|DE2_115_WEB_SERVER
CLOCK_50 => clock_50.IN7
KEY[0] => reset_n.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
LEDG[0] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[1] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[2] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[3] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[4] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[5] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[6] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDG[7] <= DE2_115_SOPC:DE2_115_SOPC_inst.out_port_from_the_led_pio
LEDR[0] <= capture_select_sensor[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= capture_select_sensor[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= capture_select_sensor[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= capture_select_sensor[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= out_camera_write.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= sensor_done.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= image_captured.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= DE2_115_SOPC:DE2_115_SOPC_inst.avs_export_capture_start_from_the_camera
LEDR[15] <= DE2_115_SOPC:DE2_115_SOPC_inst.avs_export_capture_select_vga_from_the_camera
LEDR[16] <= camera_ready.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= configure_n.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= display_controller:display_ctrl.HEX0
HEX0[1] <= display_controller:display_ctrl.HEX0
HEX0[2] <= display_controller:display_ctrl.HEX0
HEX0[3] <= display_controller:display_ctrl.HEX0
HEX0[4] <= display_controller:display_ctrl.HEX0
HEX0[5] <= display_controller:display_ctrl.HEX0
HEX0[6] <= display_controller:display_ctrl.HEX0
HEX1[0] <= display_controller:display_ctrl.HEX1
HEX1[1] <= display_controller:display_ctrl.HEX1
HEX1[2] <= display_controller:display_ctrl.HEX1
HEX1[3] <= display_controller:display_ctrl.HEX1
HEX1[4] <= display_controller:display_ctrl.HEX1
HEX1[5] <= display_controller:display_ctrl.HEX1
HEX1[6] <= display_controller:display_ctrl.HEX1
HEX2[0] <= display_controller:display_ctrl.HEX2
HEX2[1] <= display_controller:display_ctrl.HEX2
HEX2[2] <= display_controller:display_ctrl.HEX2
HEX2[3] <= display_controller:display_ctrl.HEX2
HEX2[4] <= display_controller:display_ctrl.HEX2
HEX2[5] <= display_controller:display_ctrl.HEX2
HEX2[6] <= display_controller:display_ctrl.HEX2
HEX3[0] <= display_controller:display_ctrl.HEX3
HEX3[1] <= display_controller:display_ctrl.HEX3
HEX3[2] <= display_controller:display_ctrl.HEX3
HEX3[3] <= display_controller:display_ctrl.HEX3
HEX3[4] <= display_controller:display_ctrl.HEX3
HEX3[5] <= display_controller:display_ctrl.HEX3
HEX3[6] <= display_controller:display_ctrl.HEX3
HEX4[0] <= display_controller:display_ctrl.HEX4
HEX4[1] <= display_controller:display_ctrl.HEX4
HEX4[2] <= display_controller:display_ctrl.HEX4
HEX4[3] <= display_controller:display_ctrl.HEX4
HEX4[4] <= display_controller:display_ctrl.HEX4
HEX4[5] <= display_controller:display_ctrl.HEX4
HEX4[6] <= display_controller:display_ctrl.HEX4
HEX5[0] <= display_controller:display_ctrl.HEX5
HEX5[1] <= display_controller:display_ctrl.HEX5
HEX5[2] <= display_controller:display_ctrl.HEX5
HEX5[3] <= display_controller:display_ctrl.HEX5
HEX5[4] <= display_controller:display_ctrl.HEX5
HEX5[5] <= display_controller:display_ctrl.HEX5
HEX5[6] <= display_controller:display_ctrl.HEX5
HEX6[0] <= display_controller:display_ctrl.HEX6
HEX6[1] <= display_controller:display_ctrl.HEX6
HEX6[2] <= display_controller:display_ctrl.HEX6
HEX6[3] <= display_controller:display_ctrl.HEX6
HEX6[4] <= display_controller:display_ctrl.HEX6
HEX6[5] <= display_controller:display_ctrl.HEX6
HEX6[6] <= display_controller:display_ctrl.HEX6
HEX7[0] <= display_controller:display_ctrl.HEX7
HEX7[1] <= display_controller:display_ctrl.HEX7
HEX7[2] <= display_controller:display_ctrl.HEX7
HEX7[3] <= display_controller:display_ctrl.HEX7
HEX7[4] <= display_controller:display_ctrl.HEX7
HEX7[5] <= display_controller:display_ctrl.HEX7
HEX7[6] <= display_controller:display_ctrl.HEX7
DRAM_DQ[0] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[1] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[2] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[3] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[4] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[5] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[6] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[7] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[8] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[9] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[10] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[11] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[12] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[13] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[14] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[15] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[16] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[17] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[18] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[19] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[20] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[21] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[22] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[23] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[24] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[25] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[26] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[27] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[28] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[29] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[30] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_DQ[31] <> sdram_controller:sdram_ctrl.DRAM_DQ
DRAM_ADDR[0] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[1] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[2] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[3] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[4] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[5] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[6] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[7] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[8] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[9] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[10] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[11] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_ADDR[12] <= sdram_controller:sdram_ctrl.DRAM_ADDR
DRAM_DQM[0] <= sdram_controller:sdram_ctrl.DRAM_LDQM
DRAM_DQM[1] <= sdram_controller:sdram_ctrl.DRAM_UDQM
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_WE_N <= sdram_controller:sdram_ctrl.DRAM_WE_N
DRAM_CAS_N <= sdram_controller:sdram_ctrl.DRAM_CAS_N
DRAM_RAS_N <= sdram_controller:sdram_ctrl.DRAM_RAS_N
DRAM_CS_N <= sdram_controller:sdram_ctrl.DRAM_CS_N
DRAM_BA[0] <= sdram_controller:sdram_ctrl.DRAM_BA_0
DRAM_BA[1] <= sdram_controller:sdram_ctrl.DRAM_BA_1
DRAM_CLK <= sdram_controller:sdram_ctrl.DRAM_CLK
DRAM_CKE <= sdram_controller:sdram_ctrl.DRAM_CKE
SRAM_DQ[0] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[1] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[2] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[3] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[4] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[5] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[6] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[7] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[8] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[9] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[10] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[11] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[12] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[13] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[14] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_DQ[15] <> DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_DQ_to_and_from_the_sram
SRAM_ADDR[0] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[1] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[2] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[3] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[4] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[5] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[6] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[7] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[8] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[9] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[10] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[11] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[12] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[13] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[14] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[15] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[16] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[17] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[18] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_ADDR[19] <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_ADDR_from_the_sram
SRAM_UB_N <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_UB_n_from_the_sram
SRAM_LB_N <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_LB_n_from_the_sram
SRAM_WE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_WE_n_from_the_sram
SRAM_CE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_CE_n_from_the_sram
SRAM_OE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.SRAM_OE_n_from_the_sram
ENET0_GTX_CLK <= <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_MDC <= DE2_115_SOPC:DE2_115_SOPC_inst.mdc_pad_o_from_the_eth_ocm_0
ENET0_MDIO <> ENET0_MDIO
ENET0_RST_N <= gen_reset_n:net_gen_reset_n.reset_n_out
ENET0_RX_CLK => enet_rx_clk.IN1
ENET0_RX_COL => ENET0_RX_COL.IN1
ENET0_RX_CRS => ENET0_RX_CRS.IN1
ENET0_RX_DATA[0] => ENET0_RX_DATA[0].IN1
ENET0_RX_DATA[1] => ENET0_RX_DATA[1].IN1
ENET0_RX_DATA[2] => ENET0_RX_DATA[2].IN1
ENET0_RX_DATA[3] => ENET0_RX_DATA[3].IN1
ENET0_RX_DV => ENET0_RX_DV.IN1
ENET0_RX_ER => ENET0_RX_ER.IN1
ENET0_TX_CLK => enet_tx_clk.IN1
ENET0_TX_DATA[0] <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxd_pad_o_from_the_eth_ocm_0
ENET0_TX_DATA[1] <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxd_pad_o_from_the_eth_ocm_0
ENET0_TX_DATA[2] <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxd_pad_o_from_the_eth_ocm_0
ENET0_TX_DATA[3] <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxd_pad_o_from_the_eth_ocm_0
ENET0_TX_EN <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxen_pad_o_from_the_eth_ocm_0
ENET0_TX_ER <= DE2_115_SOPC:DE2_115_SOPC_inst.mtxerr_pad_o_from_the_eth_ocm_0
ENET0_LINK100 => ~NO_FANOUT~
FL_DQ[0] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[1] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[2] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[3] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[4] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[5] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[6] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_DQ[7] <> DE2_115_SOPC:DE2_115_SOPC_inst.tri_state_bridge_flash_data
FL_ADDR[0] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[1] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[2] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[3] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[4] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[5] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[6] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[7] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[8] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[9] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[10] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[11] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[12] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[13] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[14] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[15] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[16] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[17] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[18] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[19] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[20] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[21] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_ADDR[22] <= DE2_115_SOPC:DE2_115_SOPC_inst.address_to_the_ext_flash
FL_WE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.write_n_to_the_ext_flash
FL_WP_N <= <VCC>
FL_RST_N <= <VCC>
FL_OE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.read_n_to_the_ext_flash
FL_CE_N <= DE2_115_SOPC:DE2_115_SOPC_inst.select_n_to_the_ext_flash
FL_RY => ~NO_FANOUT~
LCD_DATA[0] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[1] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[2] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[3] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[4] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[5] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[6] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[7] <> DE2_115_SOPC:DE2_115_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_ON <= <VCC>
LCD_BLON <= <GND>
LCD_RW <= DE2_115_SOPC:DE2_115_SOPC_inst.LCD_RW_from_the_lcd
LCD_EN <= DE2_115_SOPC:DE2_115_SOPC_inst.LCD_E_from_the_lcd
LCD_RS <= DE2_115_SOPC:DE2_115_SOPC_inst.LCD_RS_from_the_lcd
VGA_CLK <= vga_controller:vga_ctrl.VGA_CLK
VGA_HS <= vga_controller:vga_ctrl.VGA_HS
VGA_VS <= vga_controller:vga_ctrl.VGA_VS
VGA_BLANK_N <= vga_controller:vga_ctrl.VGA_BLANK
VGA_SYNC_N <= vga_controller:vga_ctrl.VGA_SYNC
VGA_R[0] <= vga_controller:vga_ctrl.VGA_R
VGA_R[1] <= vga_controller:vga_ctrl.VGA_R
VGA_R[2] <= vga_controller:vga_ctrl.VGA_R
VGA_R[3] <= vga_controller:vga_ctrl.VGA_R
VGA_R[4] <= vga_controller:vga_ctrl.VGA_R
VGA_R[5] <= vga_controller:vga_ctrl.VGA_R
VGA_R[6] <= vga_controller:vga_ctrl.VGA_R
VGA_R[7] <= vga_controller:vga_ctrl.VGA_R
VGA_G[0] <= vga_controller:vga_ctrl.VGA_G
VGA_G[1] <= vga_controller:vga_ctrl.VGA_G
VGA_G[2] <= vga_controller:vga_ctrl.VGA_G
VGA_G[3] <= vga_controller:vga_ctrl.VGA_G
VGA_G[4] <= vga_controller:vga_ctrl.VGA_G
VGA_G[5] <= vga_controller:vga_ctrl.VGA_G
VGA_G[6] <= vga_controller:vga_ctrl.VGA_G
VGA_G[7] <= vga_controller:vga_ctrl.VGA_G
VGA_B[0] <= vga_controller:vga_ctrl.VGA_B
VGA_B[1] <= vga_controller:vga_ctrl.VGA_B
VGA_B[2] <= vga_controller:vga_ctrl.VGA_B
VGA_B[3] <= vga_controller:vga_ctrl.VGA_B
VGA_B[4] <= vga_controller:vga_ctrl.VGA_B
VGA_B[5] <= vga_controller:vga_ctrl.VGA_B
VGA_B[6] <= vga_controller:vga_ctrl.VGA_B
VGA_B[7] <= vga_controller:vga_ctrl.VGA_B
GPIO[0] <> camera_controller:camera_ctrl.GPIO_1
GPIO[1] <> camera_controller:camera_ctrl.GPIO_1
GPIO[2] <> camera_controller:camera_ctrl.GPIO_1
GPIO[3] <> camera_controller:camera_ctrl.GPIO_1
GPIO[4] <> camera_controller:camera_ctrl.GPIO_1
GPIO[5] <> camera_controller:camera_ctrl.GPIO_1
GPIO[6] <> camera_controller:camera_ctrl.GPIO_1
GPIO[7] <> camera_controller:camera_ctrl.GPIO_1
GPIO[8] <> camera_controller:camera_ctrl.GPIO_1
GPIO[9] <> camera_controller:camera_ctrl.GPIO_1
GPIO[10] <> camera_controller:camera_ctrl.GPIO_1
GPIO[11] <> camera_controller:camera_ctrl.GPIO_1
GPIO[12] <> camera_controller:camera_ctrl.GPIO_1
GPIO[13] <> camera_controller:camera_ctrl.GPIO_1
GPIO[14] <> camera_controller:camera_ctrl.GPIO_1
GPIO[15] <> camera_controller:camera_ctrl.GPIO_1
GPIO[16] <> camera_controller:camera_ctrl.GPIO_1
GPIO[17] <> camera_controller:camera_ctrl.GPIO_1
GPIO[18] <> camera_controller:camera_ctrl.GPIO_1
GPIO[19] <> camera_controller:camera_ctrl.GPIO_1
GPIO[20] <> camera_controller:camera_ctrl.GPIO_1
GPIO[21] <> camera_controller:camera_ctrl.GPIO_1
GPIO[22] <> camera_controller:camera_ctrl.GPIO_1
GPIO[23] <> camera_controller:camera_ctrl.GPIO_1
GPIO[24] <> camera_controller:camera_ctrl.GPIO_1
GPIO[25] <> camera_controller:camera_ctrl.GPIO_1
GPIO[26] <> camera_controller:camera_ctrl.GPIO_1
GPIO[27] <> camera_controller:camera_ctrl.GPIO_1
GPIO[28] <> camera_controller:camera_ctrl.GPIO_1
GPIO[29] <> camera_controller:camera_ctrl.GPIO_1
GPIO[30] <> camera_controller:camera_ctrl.GPIO_1
GPIO[31] <> camera_controller:camera_ctrl.GPIO_1
GPIO[32] <> camera_controller:camera_ctrl.GPIO_1
GPIO[33] <> camera_controller:camera_ctrl.GPIO_1
GPIO[34] <> camera_controller:camera_ctrl.GPIO_1
GPIO[35] <> camera_controller:camera_ctrl.GPIO_1


|DE2_115_WEB_SERVER|sdram_pll:u6
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|DE2_115_WEB_SERVER|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_3mr2:auto_generated.inclk[0]
inclk[1] => altpll_3mr2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_WEB_SERVER|sdram_pll:u6|altpll:altpll_component|altpll_3mr2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl
clock_24 => clock_24.IN1
reset_n => reset_n.IN1
in_start => in_start.IN1
in_width[0] => in_width[0].IN2
in_width[1] => in_width[1].IN2
in_width[2] => in_width[2].IN2
in_width[3] => in_width[3].IN2
in_width[4] => in_width[4].IN2
in_width[5] => in_width[5].IN2
in_width[6] => in_width[6].IN2
in_width[7] => in_width[7].IN2
in_width[8] => in_width[8].IN2
in_width[9] => in_width[9].IN2
in_width[10] => in_width[10].IN2
in_width[11] => in_width[11].IN2
in_width[12] => ~NO_FANOUT~
in_width[13] => ~NO_FANOUT~
in_width[14] => ~NO_FANOUT~
in_width[15] => ~NO_FANOUT~
in_height[0] => in_height[0].IN2
in_height[1] => in_height[1].IN2
in_height[2] => in_height[2].IN2
in_height[3] => in_height[3].IN2
in_height[4] => in_height[4].IN2
in_height[5] => in_height[5].IN2
in_height[6] => in_height[6].IN2
in_height[7] => in_height[7].IN2
in_height[8] => in_height[8].IN2
in_height[9] => in_height[9].IN2
in_height[10] => in_height[10].IN2
in_height[11] => in_height[11].IN2
in_height[12] => ~NO_FANOUT~
in_height[13] => ~NO_FANOUT~
in_height[14] => ~NO_FANOUT~
in_height[15] => ~NO_FANOUT~
in_exposure[0] => in_exposure[0].IN1
in_exposure[1] => in_exposure[1].IN1
in_exposure[2] => in_exposure[2].IN1
in_exposure[3] => in_exposure[3].IN1
in_exposure[4] => in_exposure[4].IN1
in_exposure[5] => in_exposure[5].IN1
in_exposure[6] => in_exposure[6].IN1
in_exposure[7] => in_exposure[7].IN1
in_exposure[8] => in_exposure[8].IN1
in_exposure[9] => in_exposure[9].IN1
in_exposure[10] => in_exposure[10].IN1
in_exposure[11] => in_exposure[11].IN1
in_exposure[12] => in_exposure[12].IN1
in_exposure[13] => in_exposure[13].IN1
in_exposure[14] => in_exposure[14].IN1
in_exposure[15] => in_exposure[15].IN1
in_start_row[0] => in_start_row[0].IN1
in_start_row[1] => in_start_row[1].IN1
in_start_row[2] => in_start_row[2].IN1
in_start_row[3] => in_start_row[3].IN1
in_start_row[4] => in_start_row[4].IN1
in_start_row[5] => in_start_row[5].IN1
in_start_row[6] => in_start_row[6].IN1
in_start_row[7] => in_start_row[7].IN1
in_start_row[8] => in_start_row[8].IN1
in_start_row[9] => in_start_row[9].IN1
in_start_row[10] => in_start_row[10].IN1
in_start_row[11] => in_start_row[11].IN1
in_start_row[12] => in_start_row[12].IN1
in_start_row[13] => in_start_row[13].IN1
in_start_row[14] => in_start_row[14].IN1
in_start_row[15] => in_start_row[15].IN1
in_start_column[0] => in_start_column[0].IN1
in_start_column[1] => in_start_column[1].IN1
in_start_column[2] => in_start_column[2].IN1
in_start_column[3] => in_start_column[3].IN1
in_start_column[4] => in_start_column[4].IN1
in_start_column[5] => in_start_column[5].IN1
in_start_column[6] => in_start_column[6].IN1
in_start_column[7] => in_start_column[7].IN1
in_start_column[8] => in_start_column[8].IN1
in_start_column[9] => in_start_column[9].IN1
in_start_column[10] => in_start_column[10].IN1
in_start_column[11] => in_start_column[11].IN1
in_start_column[12] => in_start_column[12].IN1
in_start_column[13] => in_start_column[13].IN1
in_start_column[14] => in_start_column[14].IN1
in_start_column[15] => in_start_column[15].IN1
in_row_size[0] => in_row_size[0].IN1
in_row_size[1] => in_row_size[1].IN1
in_row_size[2] => in_row_size[2].IN1
in_row_size[3] => in_row_size[3].IN1
in_row_size[4] => in_row_size[4].IN1
in_row_size[5] => in_row_size[5].IN1
in_row_size[6] => in_row_size[6].IN1
in_row_size[7] => in_row_size[7].IN1
in_row_size[8] => in_row_size[8].IN1
in_row_size[9] => in_row_size[9].IN1
in_row_size[10] => in_row_size[10].IN1
in_row_size[11] => in_row_size[11].IN1
in_row_size[12] => in_row_size[12].IN1
in_row_size[13] => in_row_size[13].IN1
in_row_size[14] => in_row_size[14].IN1
in_row_size[15] => in_row_size[15].IN1
in_column_size[0] => in_column_size[0].IN1
in_column_size[1] => in_column_size[1].IN1
in_column_size[2] => in_column_size[2].IN1
in_column_size[3] => in_column_size[3].IN1
in_column_size[4] => in_column_size[4].IN1
in_column_size[5] => in_column_size[5].IN1
in_column_size[6] => in_column_size[6].IN1
in_column_size[7] => in_column_size[7].IN1
in_column_size[8] => in_column_size[8].IN1
in_column_size[9] => in_column_size[9].IN1
in_column_size[10] => in_column_size[10].IN1
in_column_size[11] => in_column_size[11].IN1
in_column_size[12] => in_column_size[12].IN1
in_column_size[13] => in_column_size[13].IN1
in_column_size[14] => in_column_size[14].IN1
in_column_size[15] => in_column_size[15].IN1
in_row_mode[0] => in_row_mode[0].IN1
in_row_mode[1] => in_row_mode[1].IN1
in_row_mode[2] => in_row_mode[2].IN1
in_row_mode[3] => in_row_mode[3].IN1
in_row_mode[4] => in_row_mode[4].IN1
in_row_mode[5] => in_row_mode[5].IN1
in_row_mode[6] => in_row_mode[6].IN1
in_row_mode[7] => in_row_mode[7].IN1
in_row_mode[8] => in_row_mode[8].IN1
in_row_mode[9] => in_row_mode[9].IN1
in_row_mode[10] => in_row_mode[10].IN1
in_row_mode[11] => in_row_mode[11].IN1
in_row_mode[12] => in_row_mode[12].IN1
in_row_mode[13] => in_row_mode[13].IN1
in_row_mode[14] => in_row_mode[14].IN1
in_row_mode[15] => in_row_mode[15].IN1
in_column_mode[0] => in_column_mode[0].IN1
in_column_mode[1] => in_column_mode[1].IN1
in_column_mode[2] => in_column_mode[2].IN1
in_column_mode[3] => in_column_mode[3].IN1
in_column_mode[4] => in_column_mode[4].IN1
in_column_mode[5] => in_column_mode[5].IN1
in_column_mode[6] => in_column_mode[6].IN1
in_column_mode[7] => in_column_mode[7].IN1
in_column_mode[8] => in_column_mode[8].IN1
in_column_mode[9] => in_column_mode[9].IN1
in_column_mode[10] => in_column_mode[10].IN1
in_column_mode[11] => in_column_mode[11].IN1
in_column_mode[12] => in_column_mode[12].IN1
in_column_mode[13] => in_column_mode[13].IN1
in_column_mode[14] => in_column_mode[14].IN1
in_column_mode[15] => in_column_mode[15].IN1
out_ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
out_clock <= CCD_PIXCLK.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= rgb2hue:hue.out_valid
out_display <= rgb2hue:hue.out_visual
out_red[0] <= <GND>
out_red[1] <= <GND>
out_red[2] <= rgb2hue:hue.out_blue
out_red[3] <= rgb2hue:hue.out_blue
out_red[4] <= rgb2hue:hue.out_blue
out_red[5] <= rgb2hue:hue.out_blue
out_red[6] <= rgb2hue:hue.out_blue
out_red[7] <= rgb2hue:hue.out_blue
out_red[8] <= rgb2hue:hue.out_blue
out_red[9] <= rgb2hue:hue.out_blue
out_green[0] <= <GND>
out_green[1] <= <GND>
out_green[2] <= rgb2hue:hue.out_green
out_green[3] <= rgb2hue:hue.out_green
out_green[4] <= rgb2hue:hue.out_green
out_green[5] <= rgb2hue:hue.out_green
out_green[6] <= rgb2hue:hue.out_green
out_green[7] <= rgb2hue:hue.out_green
out_green[8] <= rgb2hue:hue.out_green
out_green[9] <= rgb2hue:hue.out_green
out_blue[0] <= <GND>
out_blue[1] <= <GND>
out_blue[2] <= rgb2hue:hue.out_red
out_blue[3] <= rgb2hue:hue.out_red
out_blue[4] <= rgb2hue:hue.out_red
out_blue[5] <= rgb2hue:hue.out_red
out_blue[6] <= rgb2hue:hue.out_red
out_blue[7] <= rgb2hue:hue.out_red
out_blue[8] <= rgb2hue:hue.out_red
out_blue[9] <= rgb2hue:hue.out_red
out_gray[0] <= <GND>
out_gray[1] <= <GND>
out_gray[2] <= rgb2hue:hue.out_hue
out_gray[3] <= rgb2hue:hue.out_hue
out_gray[4] <= rgb2hue:hue.out_hue
out_gray[5] <= rgb2hue:hue.out_hue
out_gray[6] <= rgb2hue:hue.out_hue
out_gray[7] <= rgb2hue:hue.out_hue
out_gray[8] <= rgb2hue:hue.out_hue
out_gray[9] <= rgb2hue:hue.out_hue
out_captured <= rgb2hue:hue.out_done
GPIO_1[0] <> clock_buffer:clk_buff.inclk
GPIO_1[2] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> <UNC>
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> <UNC>
GPIO_1[23] <> camera_config:camera_conf.I2C_SDAT
GPIO_1[24] <> camera_config:camera_conf.I2C_SCLK
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|clock_buffer:clk_buff
inclk => sub_wire4[0].IN1
outclk <= clock_buffer_altclkctrl_7ji:clock_buffer_altclkctrl_7ji_component.outclk


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|clock_buffer:clk_buff|clock_buffer_altclkctrl_7ji:clock_buffer_altclkctrl_7ji_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf
clock => ready.CLK
clock => mI2C_CLK_DIV[0].CLK
clock => mI2C_CLK_DIV[1].CLK
clock => mI2C_CLK_DIV[2].CLK
clock => mI2C_CLK_DIV[3].CLK
clock => mI2C_CLK_DIV[4].CLK
clock => mI2C_CLK_DIV[5].CLK
clock => mI2C_CLK_DIV[6].CLK
clock => mI2C_CLK_DIV[7].CLK
clock => mI2C_CLK_DIV[8].CLK
clock => mI2C_CLK_DIV[9].CLK
clock => mI2C_CLK_DIV[10].CLK
clock => mI2C_CLK_DIV[11].CLK
clock => mI2C_CLK_DIV[12].CLK
clock => mI2C_CLK_DIV[13].CLK
clock => mI2C_CLK_DIV[14].CLK
clock => mI2C_CLK_DIV[15].CLK
clock => mI2C_CTRL_CLK.CLK
reset_n => reset_n.IN1
exposure[0] => Mux15.IN57
exposure[1] => Mux14.IN57
exposure[2] => Mux13.IN57
exposure[3] => Mux12.IN57
exposure[4] => Mux11.IN57
exposure[5] => Mux10.IN57
exposure[6] => Mux9.IN57
exposure[7] => Mux8.IN57
exposure[8] => Mux7.IN57
exposure[9] => Mux6.IN57
exposure[10] => Mux5.IN57
exposure[11] => Mux4.IN57
exposure[12] => Mux3.IN57
exposure[13] => Mux2.IN57
exposure[14] => Mux1.IN57
exposure[15] => Mux0.IN57
start_row[0] => Mux15.IN58
start_row[1] => Mux14.IN58
start_row[2] => Mux13.IN58
start_row[3] => Mux12.IN58
start_row[4] => Mux11.IN58
start_row[5] => Mux10.IN58
start_row[6] => Mux9.IN58
start_row[7] => Mux8.IN58
start_row[8] => Mux7.IN58
start_row[9] => Mux6.IN58
start_row[10] => Mux5.IN58
start_row[11] => Mux4.IN58
start_row[12] => Mux3.IN58
start_row[13] => Mux2.IN58
start_row[14] => Mux1.IN58
start_row[15] => Mux0.IN58
start_column[0] => Mux15.IN59
start_column[1] => Mux14.IN59
start_column[2] => Mux13.IN59
start_column[3] => Mux12.IN59
start_column[4] => Mux11.IN59
start_column[5] => Mux10.IN59
start_column[6] => Mux9.IN59
start_column[7] => Mux8.IN59
start_column[8] => Mux7.IN59
start_column[9] => Mux6.IN59
start_column[10] => Mux5.IN59
start_column[11] => Mux4.IN59
start_column[12] => Mux3.IN59
start_column[13] => Mux2.IN59
start_column[14] => Mux1.IN59
start_column[15] => Mux0.IN59
row_size[0] => Mux15.IN60
row_size[1] => Mux14.IN60
row_size[2] => Mux13.IN60
row_size[3] => Mux12.IN60
row_size[4] => Mux11.IN60
row_size[5] => Mux10.IN60
row_size[6] => Mux9.IN60
row_size[7] => Mux8.IN60
row_size[8] => Mux7.IN60
row_size[9] => Mux6.IN60
row_size[10] => Mux5.IN60
row_size[11] => Mux4.IN60
row_size[12] => Mux3.IN60
row_size[13] => Mux2.IN60
row_size[14] => Mux1.IN60
row_size[15] => Mux0.IN60
column_size[0] => Mux15.IN61
column_size[1] => Mux14.IN61
column_size[2] => Mux13.IN61
column_size[3] => Mux12.IN61
column_size[4] => Mux11.IN61
column_size[5] => Mux10.IN61
column_size[6] => Mux9.IN61
column_size[7] => Mux8.IN61
column_size[8] => Mux7.IN61
column_size[9] => Mux6.IN61
column_size[10] => Mux5.IN61
column_size[11] => Mux4.IN61
column_size[12] => Mux3.IN61
column_size[13] => Mux2.IN61
column_size[14] => Mux1.IN61
column_size[15] => Mux0.IN61
row_mode[0] => Mux15.IN62
row_mode[1] => Mux14.IN62
row_mode[2] => Mux13.IN62
row_mode[3] => Mux12.IN62
row_mode[4] => Mux11.IN62
row_mode[5] => Mux10.IN62
row_mode[6] => Mux9.IN62
row_mode[7] => Mux8.IN62
row_mode[8] => Mux7.IN62
row_mode[9] => Mux6.IN62
row_mode[10] => Mux5.IN62
row_mode[11] => Mux4.IN62
row_mode[12] => Mux3.IN62
row_mode[13] => Mux2.IN62
row_mode[14] => Mux1.IN62
row_mode[15] => Mux0.IN62
column_mode[0] => Mux15.IN63
column_mode[1] => Mux14.IN63
column_mode[2] => Mux13.IN63
column_mode[3] => Mux12.IN63
column_mode[4] => Mux11.IN63
column_mode[5] => Mux10.IN63
column_mode[6] => Mux9.IN63
column_mode[7] => Mux8.IN63
column_mode[8] => Mux7.IN63
column_mode[9] => Mux6.IN63
column_mode[10] => Mux5.IN63
column_mode[11] => Mux4.IN63
column_mode[12] => Mux3.IN63
column_mode[13] => Mux2.IN63
column_mode[14] => Mux1.IN63
column_mode[15] => Mux0.IN63
out_ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_config:camera_conf|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => I2C_SCLK.DATAB
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= ACK.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|camera_capture:camera_cap
clock => captured.CLK
clock => count_y[0].CLK
clock => count_y[1].CLK
clock => count_y[2].CLK
clock => count_y[3].CLK
clock => count_y[4].CLK
clock => count_y[5].CLK
clock => count_y[6].CLK
clock => count_y[7].CLK
clock => count_y[8].CLK
clock => count_y[9].CLK
clock => count_y[10].CLK
clock => count_y[11].CLK
clock => count_x[0].CLK
clock => count_x[1].CLK
clock => count_x[2].CLK
clock => count_x[3].CLK
clock => count_x[4].CLK
clock => count_x[5].CLK
clock => count_x[6].CLK
clock => count_x[7].CLK
clock => count_x[8].CLK
clock => count_x[9].CLK
clock => count_x[10].CLK
clock => count_x[11].CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => data[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => valid.CLK
clock => capture_valid.CLK
clock => data_valid[0].CLK
clock => data_valid[1].CLK
clock => data_valid[2].CLK
clock => data_valid[3].CLK
clock => data_valid[4].CLK
clock => data_valid[5].CLK
clock => data_valid[6].CLK
clock => data_valid[7].CLK
clock => frame_valid.CLK
clock => _in_frame_valid.CLK
clock => start.CLK
clock => _captured.CLK
clock => ROW_HEIGHT[0].CLK
clock => ROW_HEIGHT[1].CLK
clock => ROW_HEIGHT[2].CLK
clock => ROW_HEIGHT[3].CLK
clock => ROW_HEIGHT[4].CLK
clock => ROW_HEIGHT[5].CLK
clock => ROW_HEIGHT[6].CLK
clock => ROW_HEIGHT[7].CLK
clock => ROW_HEIGHT[8].CLK
clock => ROW_HEIGHT[9].CLK
clock => ROW_HEIGHT[10].CLK
clock => ROW_HEIGHT[11].CLK
clock => COLUMN_WIDTH[0].CLK
clock => COLUMN_WIDTH[1].CLK
clock => COLUMN_WIDTH[2].CLK
clock => COLUMN_WIDTH[3].CLK
clock => COLUMN_WIDTH[4].CLK
clock => COLUMN_WIDTH[5].CLK
clock => COLUMN_WIDTH[6].CLK
clock => COLUMN_WIDTH[7].CLK
clock => COLUMN_WIDTH[8].CLK
clock => COLUMN_WIDTH[9].CLK
clock => COLUMN_WIDTH[10].CLK
clock => COLUMN_WIDTH[11].CLK
reset_n => start.OUTPUTSELECT
reset_n => ROW_HEIGHT[0].ENA
reset_n => _captured.ENA
reset_n => ROW_HEIGHT[1].ENA
reset_n => ROW_HEIGHT[2].ENA
reset_n => ROW_HEIGHT[3].ENA
reset_n => ROW_HEIGHT[4].ENA
reset_n => ROW_HEIGHT[5].ENA
reset_n => ROW_HEIGHT[6].ENA
reset_n => ROW_HEIGHT[7].ENA
reset_n => ROW_HEIGHT[8].ENA
reset_n => ROW_HEIGHT[9].ENA
reset_n => ROW_HEIGHT[10].ENA
reset_n => ROW_HEIGHT[11].ENA
reset_n => COLUMN_WIDTH[0].ENA
reset_n => COLUMN_WIDTH[1].ENA
reset_n => COLUMN_WIDTH[2].ENA
reset_n => COLUMN_WIDTH[3].ENA
reset_n => COLUMN_WIDTH[4].ENA
reset_n => COLUMN_WIDTH[5].ENA
reset_n => COLUMN_WIDTH[6].ENA
reset_n => COLUMN_WIDTH[7].ENA
reset_n => COLUMN_WIDTH[8].ENA
reset_n => COLUMN_WIDTH[9].ENA
reset_n => COLUMN_WIDTH[10].ENA
reset_n => COLUMN_WIDTH[11].ENA
in_width[0] => COLUMN_WIDTH[1].DATAIN
in_width[1] => COLUMN_WIDTH[2].DATAIN
in_width[2] => COLUMN_WIDTH[3].DATAIN
in_width[3] => COLUMN_WIDTH[4].DATAIN
in_width[4] => COLUMN_WIDTH[5].DATAIN
in_width[5] => COLUMN_WIDTH[6].DATAIN
in_width[6] => COLUMN_WIDTH[7].DATAIN
in_width[7] => COLUMN_WIDTH[8].DATAIN
in_width[8] => COLUMN_WIDTH[9].DATAIN
in_width[9] => COLUMN_WIDTH[10].DATAIN
in_width[10] => COLUMN_WIDTH[11].DATAIN
in_width[11] => ~NO_FANOUT~
in_height[0] => ROW_HEIGHT[1].DATAIN
in_height[1] => ROW_HEIGHT[2].DATAIN
in_height[2] => ROW_HEIGHT[3].DATAIN
in_height[3] => ROW_HEIGHT[4].DATAIN
in_height[4] => ROW_HEIGHT[5].DATAIN
in_height[5] => ROW_HEIGHT[6].DATAIN
in_height[6] => ROW_HEIGHT[7].DATAIN
in_height[7] => ROW_HEIGHT[8].DATAIN
in_height[8] => ROW_HEIGHT[9].DATAIN
in_height[9] => ROW_HEIGHT[10].DATAIN
in_height[10] => ROW_HEIGHT[11].DATAIN
in_height[11] => ~NO_FANOUT~
in_start => start.OUTPUTSELECT
in_line_valid => frame_valid.IN0
in_frame_valid => frame_valid.IN1
in_frame_valid => always2.IN1
in_frame_valid => _in_frame_valid.DATAIN
in_frame_valid => always2.IN1
in_data[0] => data_valid.DATAB
in_data[1] => data_valid.DATAB
in_data[2] => data_valid.DATAB
in_data[3] => data_valid.DATAB
in_data[4] => data_valid.DATAB
in_data[5] => data_valid.DATAB
in_data[6] => data_valid.DATAB
in_data[7] => data_valid.DATAB
out_valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[0] <= count_x[0].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[1] <= count_x[1].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[2] <= count_x[2].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[3] <= count_x[3].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[4] <= count_x[4].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[5] <= count_x[5].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[6] <= count_x[6].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[7] <= count_x[7].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[8] <= count_x[8].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[9] <= count_x[9].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[10] <= count_x[10].DB_MAX_OUTPUT_PORT_TYPE
out_count_x[11] <= count_x[11].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[0] <= count_y[0].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[1] <= count_y[1].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[2] <= count_y[2].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[3] <= count_y[3].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[4] <= count_y[4].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[5] <= count_y[5].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[6] <= count_y[6].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[7] <= count_y[7].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[8] <= count_y[8].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[9] <= count_y[9].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[10] <= count_y[10].DB_MAX_OUTPUT_PORT_TYPE
out_count_y[11] <= count_y[11].DB_MAX_OUTPUT_PORT_TYPE
out_captured <= out_captured.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb
clock => clock.IN1
reset_n => reset_n.IN1
width[0] => COLUMN_WIDTH.DATAB
width[1] => COLUMN_WIDTH.DATAB
width[2] => COLUMN_WIDTH.DATAB
width[3] => COLUMN_WIDTH.DATAB
width[4] => COLUMN_WIDTH.DATAB
width[5] => COLUMN_WIDTH.DATAB
width[6] => COLUMN_WIDTH.DATAB
width[7] => COLUMN_WIDTH.DATAB
width[8] => COLUMN_WIDTH.DATAB
width[9] => COLUMN_WIDTH.DATAB
width[10] => COLUMN_WIDTH.DATAB
width[11] => ~NO_FANOUT~
height[0] => ~NO_FANOUT~
height[1] => ~NO_FANOUT~
height[2] => ~NO_FANOUT~
height[3] => ~NO_FANOUT~
height[4] => ~NO_FANOUT~
height[5] => ~NO_FANOUT~
height[6] => ~NO_FANOUT~
height[7] => ~NO_FANOUT~
height[8] => ~NO_FANOUT~
height[9] => ~NO_FANOUT~
height[10] => ~NO_FANOUT~
height[11] => ~NO_FANOUT~
in_valid => in_valid.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_x[0] => in_x[0].IN1
in_x[1] => in_x[1].IN1
in_x[2] => in_x[2].IN1
in_x[3] => in_x[3].IN1
in_x[4] => in_x[4].IN1
in_x[5] => in_x[5].IN1
in_x[6] => in_x[6].IN1
in_x[7] => in_x[7].IN1
in_x[8] => in_x[8].IN1
in_x[9] => in_x[9].IN1
in_x[10] => in_x[10].IN1
in_x[11] => in_x[11].IN1
in_y[0] => in_y[0].IN1
in_y[1] => in_y[1].IN1
in_y[2] => in_y[2].IN1
in_y[3] => in_y[3].IN1
in_y[4] => in_y[4].IN1
in_y[5] => in_y[5].IN1
in_y[6] => in_y[6].IN1
in_y[7] => in_y[7].IN1
in_y[8] => in_y[8].IN1
in_y[9] => in_y[9].IN1
in_y[10] => in_y[10].IN1
in_y[11] => in_y[11].IN1
in_done => in_done.IN1
out_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
out_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
out_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
out_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
out_red[4] <= red[4].DB_MAX_OUTPUT_PORT_TYPE
out_red[5] <= red[5].DB_MAX_OUTPUT_PORT_TYPE
out_red[6] <= red[6].DB_MAX_OUTPUT_PORT_TYPE
out_red[7] <= red[7].DB_MAX_OUTPUT_PORT_TYPE
out_green[0] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
out_green[1] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
out_green[2] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
out_green[3] <= green[4].DB_MAX_OUTPUT_PORT_TYPE
out_green[4] <= green[5].DB_MAX_OUTPUT_PORT_TYPE
out_green[5] <= green[6].DB_MAX_OUTPUT_PORT_TYPE
out_green[6] <= green[7].DB_MAX_OUTPUT_PORT_TYPE
out_green[7] <= green[8].DB_MAX_OUTPUT_PORT_TYPE
out_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
out_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
out_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
out_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
out_blue[4] <= blue[4].DB_MAX_OUTPUT_PORT_TYPE
out_blue[5] <= blue[5].DB_MAX_OUTPUT_PORT_TYPE
out_blue[6] <= blue[6].DB_MAX_OUTPUT_PORT_TYPE
out_blue[7] <= blue[7].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= _valid.DB_MAX_OUTPUT_PORT_TYPE
out_val00 <= val00.DB_MAX_OUTPUT_PORT_TYPE
out_val01 <= val01.DB_MAX_OUTPUT_PORT_TYPE
out_val10 <= val10.DB_MAX_OUTPUT_PORT_TYPE
out_val11 <= val11.DB_MAX_OUTPUT_PORT_TYPE
out_done <= _done.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff
clock => clock.IN1
reset_n => reset_n.IN1
size[0] => size[0].IN1
size[1] => Add0.IN22
size[2] => Add0.IN21
size[3] => Add0.IN20
size[4] => Add0.IN19
size[5] => Add0.IN18
size[6] => Add0.IN17
size[7] => Add0.IN16
size[8] => Add0.IN15
size[9] => Add0.IN14
size[10] => Add0.IN13
size[11] => Add0.IN12
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data11.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => out_data01.OUTPUTSELECT
in_valid => valid.DATAIN
in_data[0] => out_data11.DATAB
in_data[1] => out_data11.DATAB
in_data[2] => out_data11.DATAB
in_data[3] => out_data11.DATAB
in_data[4] => out_data11.DATAB
in_data[5] => out_data11.DATAB
in_data[6] => out_data11.DATAB
in_data[7] => out_data11.DATAB
in_x[0] => x[0].DATAIN
in_x[1] => x[1].DATAIN
in_x[2] => x[2].DATAIN
in_x[3] => x[3].DATAIN
in_x[4] => x[4].DATAIN
in_x[5] => x[5].DATAIN
in_x[6] => x[6].DATAIN
in_x[7] => x[7].DATAIN
in_x[8] => x[8].DATAIN
in_x[9] => x[9].DATAIN
in_x[10] => x[10].DATAIN
in_x[11] => x[11].DATAIN
in_y[0] => y[0].DATAIN
in_y[1] => y[1].DATAIN
in_y[2] => y[2].DATAIN
in_y[3] => y[3].DATAIN
in_y[4] => y[4].DATAIN
in_y[5] => y[5].DATAIN
in_y[6] => y[6].DATAIN
in_y[7] => y[7].DATAIN
in_y[8] => y[8].DATAIN
in_y[9] => y[9].DATAIN
in_y[10] => y[10].DATAIN
in_y[11] => y[11].DATAIN
in_done => done.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data00[0] <= out_data00[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[1] <= out_data00[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[2] <= out_data00[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[3] <= out_data00[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[4] <= out_data00[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[5] <= out_data00[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[6] <= out_data00[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data00[7] <= out_data00[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[0] <= out_data01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[1] <= out_data01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[2] <= out_data01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[3] <= out_data01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[4] <= out_data01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[5] <= out_data01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[6] <= out_data01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data01[7] <= out_data01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data10[0] <= out_data10[0].DB_MAX_OUTPUT_PORT_TYPE
out_data10[1] <= out_data10[1].DB_MAX_OUTPUT_PORT_TYPE
out_data10[2] <= out_data10[2].DB_MAX_OUTPUT_PORT_TYPE
out_data10[3] <= out_data10[3].DB_MAX_OUTPUT_PORT_TYPE
out_data10[4] <= out_data10[4].DB_MAX_OUTPUT_PORT_TYPE
out_data10[5] <= out_data10[5].DB_MAX_OUTPUT_PORT_TYPE
out_data10[6] <= out_data10[6].DB_MAX_OUTPUT_PORT_TYPE
out_data10[7] <= out_data10[7].DB_MAX_OUTPUT_PORT_TYPE
out_data11[0] <= out_data11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[1] <= out_data11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[2] <= out_data11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[3] <= out_data11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[4] <= out_data11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[5] <= out_data11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[6] <= out_data11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data11[7] <= out_data11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_done <= out_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo
clk => clk.IN2
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
enable => enable.IN2
data_in[0] => data_in[0].IN2
data_in[1] => data_in[1].IN2
data_in[2] => data_in[2].IN2
data_in[3] => data_in[3].IN2
data_in[4] => data_in[4].IN2
data_in[5] => data_in[5].IN2
data_in[6] => data_in[6].IN2
data_in[7] => data_in[7].IN2
size[0] => Add1.IN32
size[1] => Add1.IN31
size[2] => Add1.IN30
size[3] => Add1.IN29
size[4] => Add1.IN28
size[5] => Add1.IN27
size[6] => Add1.IN26
size[7] => Add1.IN25
size[8] => Add1.IN24
size[9] => Add1.IN23
size[10] => Add1.IN22
size[11] => Add1.IN21
size[12] => Add1.IN20
size[13] => Add1.IN19
size[14] => Add1.IN18
size[15] => Add1.IN17
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem1
clock => data.we_a.CLK
clock => data.waddr_a[10].CLK
clock => data.waddr_a[9].CLK
clock => data.waddr_a[8].CLK
clock => data.waddr_a[7].CLK
clock => data.waddr_a[6].CLK
clock => data.waddr_a[5].CLK
clock => data.waddr_a[4].CLK
clock => data.waddr_a[3].CLK
clock => data.waddr_a[2].CLK
clock => data.waddr_a[1].CLK
clock => data.waddr_a[0].CLK
clock => data.data_a[7].CLK
clock => data.data_a[6].CLK
clock => data.data_a[5].CLK
clock => data.data_a[4].CLK
clock => data.data_a[3].CLK
clock => data.data_a[2].CLK
clock => data.data_a[1].CLK
clock => data.data_a[0].CLK
clock => _data_out[0].CLK
clock => _data_out[1].CLK
clock => _data_out[2].CLK
clock => _data_out[3].CLK
clock => _data_out[4].CLK
clock => _data_out[5].CLK
clock => _data_out[6].CLK
clock => _data_out[7].CLK
clock => data.CLK0
enable => data.OUTPUTSELECT
enable => _data_out[1].ENA
enable => _data_out[0].ENA
enable => _data_out[2].ENA
enable => _data_out[3].ENA
enable => _data_out[4].ENA
enable => _data_out[5].ENA
enable => _data_out[6].ENA
enable => _data_out[7].ENA
address_write[0] => data.waddr_a[0].DATAIN
address_write[0] => data.WADDR
address_write[1] => data.waddr_a[1].DATAIN
address_write[1] => data.WADDR1
address_write[2] => data.waddr_a[2].DATAIN
address_write[2] => data.WADDR2
address_write[3] => data.waddr_a[3].DATAIN
address_write[3] => data.WADDR3
address_write[4] => data.waddr_a[4].DATAIN
address_write[4] => data.WADDR4
address_write[5] => data.waddr_a[5].DATAIN
address_write[5] => data.WADDR5
address_write[6] => data.waddr_a[6].DATAIN
address_write[6] => data.WADDR6
address_write[7] => data.waddr_a[7].DATAIN
address_write[7] => data.WADDR7
address_write[8] => data.waddr_a[8].DATAIN
address_write[8] => data.WADDR8
address_write[9] => data.waddr_a[9].DATAIN
address_write[9] => data.WADDR9
address_write[10] => data.waddr_a[10].DATAIN
address_write[10] => data.WADDR10
write => data.DATAB
data_in[0] => data.data_a[0].DATAIN
data_in[0] => data.DATAIN
data_in[1] => data.data_a[1].DATAIN
data_in[1] => data.DATAIN1
data_in[2] => data.data_a[2].DATAIN
data_in[2] => data.DATAIN2
data_in[3] => data.data_a[3].DATAIN
data_in[3] => data.DATAIN3
data_in[4] => data.data_a[4].DATAIN
data_in[4] => data.DATAIN4
data_in[5] => data.data_a[5].DATAIN
data_in[5] => data.DATAIN5
data_in[6] => data.data_a[6].DATAIN
data_in[6] => data.DATAIN6
data_in[7] => data.data_a[7].DATAIN
data_in[7] => data.DATAIN7
address_read[0] => data.RADDR
address_read[1] => data.RADDR1
address_read[2] => data.RADDR2
address_read[3] => data.RADDR3
address_read[4] => data.RADDR4
address_read[5] => data.RADDR5
address_read[6] => data.RADDR6
address_read[7] => data.RADDR7
address_read[8] => data.RADDR8
address_read[9] => data.RADDR9
address_read[10] => data.RADDR10
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
data_out[0] <= _data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= _data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= _data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= _data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= _data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= _data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= _data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= _data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|raw2rgb:rgb|Line_Buffer:lbuff|fifo_prog:fifo|fifo_ram:mem2
clock => data.we_a.CLK
clock => data.waddr_a[9].CLK
clock => data.waddr_a[8].CLK
clock => data.waddr_a[7].CLK
clock => data.waddr_a[6].CLK
clock => data.waddr_a[5].CLK
clock => data.waddr_a[4].CLK
clock => data.waddr_a[3].CLK
clock => data.waddr_a[2].CLK
clock => data.waddr_a[1].CLK
clock => data.waddr_a[0].CLK
clock => data.data_a[7].CLK
clock => data.data_a[6].CLK
clock => data.data_a[5].CLK
clock => data.data_a[4].CLK
clock => data.data_a[3].CLK
clock => data.data_a[2].CLK
clock => data.data_a[1].CLK
clock => data.data_a[0].CLK
clock => _data_out[0].CLK
clock => _data_out[1].CLK
clock => _data_out[2].CLK
clock => _data_out[3].CLK
clock => _data_out[4].CLK
clock => _data_out[5].CLK
clock => _data_out[6].CLK
clock => _data_out[7].CLK
clock => data.CLK0
enable => data.OUTPUTSELECT
enable => _data_out[1].ENA
enable => _data_out[0].ENA
enable => _data_out[2].ENA
enable => _data_out[3].ENA
enable => _data_out[4].ENA
enable => _data_out[5].ENA
enable => _data_out[6].ENA
enable => _data_out[7].ENA
address_write[0] => data.waddr_a[0].DATAIN
address_write[0] => data.WADDR
address_write[1] => data.waddr_a[1].DATAIN
address_write[1] => data.WADDR1
address_write[2] => data.waddr_a[2].DATAIN
address_write[2] => data.WADDR2
address_write[3] => data.waddr_a[3].DATAIN
address_write[3] => data.WADDR3
address_write[4] => data.waddr_a[4].DATAIN
address_write[4] => data.WADDR4
address_write[5] => data.waddr_a[5].DATAIN
address_write[5] => data.WADDR5
address_write[6] => data.waddr_a[6].DATAIN
address_write[6] => data.WADDR6
address_write[7] => data.waddr_a[7].DATAIN
address_write[7] => data.WADDR7
address_write[8] => data.waddr_a[8].DATAIN
address_write[8] => data.WADDR8
address_write[9] => data.waddr_a[9].DATAIN
address_write[9] => data.WADDR9
write => data.DATAB
data_in[0] => data.data_a[0].DATAIN
data_in[0] => data.DATAIN
data_in[1] => data.data_a[1].DATAIN
data_in[1] => data.DATAIN1
data_in[2] => data.data_a[2].DATAIN
data_in[2] => data.DATAIN2
data_in[3] => data.data_a[3].DATAIN
data_in[3] => data.DATAIN3
data_in[4] => data.data_a[4].DATAIN
data_in[4] => data.DATAIN4
data_in[5] => data.data_a[5].DATAIN
data_in[5] => data.DATAIN5
data_in[6] => data.data_a[6].DATAIN
data_in[6] => data.DATAIN6
data_in[7] => data.data_a[7].DATAIN
data_in[7] => data.DATAIN7
address_read[0] => data.RADDR
address_read[1] => data.RADDR1
address_read[2] => data.RADDR2
address_read[3] => data.RADDR3
address_read[4] => data.RADDR4
address_read[5] => data.RADDR5
address_read[6] => data.RADDR6
address_read[7] => data.RADDR7
address_read[8] => data.RADDR8
address_read[9] => data.RADDR9
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
data_out[0] <= _data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= _data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= _data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= _data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= _data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= _data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= _data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= _data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|camera_controller:camera_ctrl|rgb2hue:hue
clock => hue[5].CLK
clock => hue[6].CLK
clock => hue[7].CLK
clock => hue[8].CLK
clock => hue[9].CLK
clock => hue[10].CLK
clock => hue[11].CLK
clock => hue[12].CLK
clock => done.CLK
clock => visual.CLK
clock => blue[0].CLK
clock => blue[1].CLK
clock => blue[2].CLK
clock => blue[3].CLK
clock => blue[4].CLK
clock => blue[5].CLK
clock => blue[6].CLK
clock => blue[7].CLK
clock => green[0].CLK
clock => green[1].CLK
clock => green[2].CLK
clock => green[3].CLK
clock => green[4].CLK
clock => green[5].CLK
clock => green[6].CLK
clock => green[7].CLK
clock => red[0].CLK
clock => red[1].CLK
clock => red[2].CLK
clock => red[3].CLK
clock => red[4].CLK
clock => red[5].CLK
clock => red[6].CLK
clock => red[7].CLK
clock => valid.CLK
clock => hue5[0].CLK
clock => hue5[1].CLK
clock => hue5[2].CLK
clock => hue5[3].CLK
clock => hue5[4].CLK
clock => hue5[5].CLK
clock => hue5[6].CLK
clock => hue5[7].CLK
clock => hue5[8].CLK
clock => hue5[9].CLK
clock => hue5[10].CLK
clock => hue5[11].CLK
clock => done5.CLK
clock => visual5.CLK
clock => blue5[0].CLK
clock => blue5[1].CLK
clock => blue5[2].CLK
clock => blue5[3].CLK
clock => blue5[4].CLK
clock => blue5[5].CLK
clock => blue5[6].CLK
clock => blue5[7].CLK
clock => green5[0].CLK
clock => green5[1].CLK
clock => green5[2].CLK
clock => green5[3].CLK
clock => green5[4].CLK
clock => green5[5].CLK
clock => green5[6].CLK
clock => green5[7].CLK
clock => red5[0].CLK
clock => red5[1].CLK
clock => red5[2].CLK
clock => red5[3].CLK
clock => red5[4].CLK
clock => red5[5].CLK
clock => red5[6].CLK
clock => red5[7].CLK
clock => valid5.CLK
clock => hue4[0].CLK
clock => hue4[1].CLK
clock => hue4[2].CLK
clock => hue4[3].CLK
clock => hue4[4].CLK
clock => hue4[5].CLK
clock => hue4[6].CLK
clock => hue4[7].CLK
clock => hue4[8].CLK
clock => hue4[9].CLK
clock => hue4[10].CLK
clock => hue4[11].CLK
clock => i_max4[0].CLK
clock => i_max4[1].CLK
clock => dif4[0].CLK
clock => dif4[1].CLK
clock => dif4[2].CLK
clock => dif4[3].CLK
clock => dif4[4].CLK
clock => dif4[5].CLK
clock => dif4[6].CLK
clock => dif4[7].CLK
clock => done4.CLK
clock => visual4.CLK
clock => blue4[0].CLK
clock => blue4[1].CLK
clock => blue4[2].CLK
clock => blue4[3].CLK
clock => blue4[4].CLK
clock => blue4[5].CLK
clock => blue4[6].CLK
clock => blue4[7].CLK
clock => green4[0].CLK
clock => green4[1].CLK
clock => green4[2].CLK
clock => green4[3].CLK
clock => green4[4].CLK
clock => green4[5].CLK
clock => green4[6].CLK
clock => green4[7].CLK
clock => red4[0].CLK
clock => red4[1].CLK
clock => red4[2].CLK
clock => red4[3].CLK
clock => red4[4].CLK
clock => red4[5].CLK
clock => red4[6].CLK
clock => red4[7].CLK
clock => valid4.CLK
clock => hue3[0].CLK
clock => hue3[1].CLK
clock => hue3[2].CLK
clock => hue3[3].CLK
clock => hue3[4].CLK
clock => hue3[5].CLK
clock => hue3[6].CLK
clock => hue3[7].CLK
clock => hue3[8].CLK
clock => hue3[9].CLK
clock => hue3[10].CLK
clock => hue3[11].CLK
clock => i_max3[0].CLK
clock => i_max3[1].CLK
clock => dif3[0].CLK
clock => dif3[1].CLK
clock => dif3[2].CLK
clock => dif3[3].CLK
clock => dif3[4].CLK
clock => dif3[5].CLK
clock => dif3[6].CLK
clock => dif3[7].CLK
clock => done3.CLK
clock => visual3.CLK
clock => blue3[0].CLK
clock => blue3[1].CLK
clock => blue3[2].CLK
clock => blue3[3].CLK
clock => blue3[4].CLK
clock => blue3[5].CLK
clock => blue3[6].CLK
clock => blue3[7].CLK
clock => green3[0].CLK
clock => green3[1].CLK
clock => green3[2].CLK
clock => green3[3].CLK
clock => green3[4].CLK
clock => green3[5].CLK
clock => green3[6].CLK
clock => green3[7].CLK
clock => red3[0].CLK
clock => red3[1].CLK
clock => red3[2].CLK
clock => red3[3].CLK
clock => red3[4].CLK
clock => red3[5].CLK
clock => red3[6].CLK
clock => red3[7].CLK
clock => valid3.CLK
clock => i_max2[0].CLK
clock => i_max2[1].CLK
clock => dif2[0].CLK
clock => dif2[1].CLK
clock => dif2[2].CLK
clock => dif2[3].CLK
clock => dif2[4].CLK
clock => dif2[5].CLK
clock => dif2[6].CLK
clock => dif2[7].CLK
clock => done2.CLK
clock => visual2.CLK
clock => blue2[0].CLK
clock => blue2[1].CLK
clock => blue2[2].CLK
clock => blue2[3].CLK
clock => blue2[4].CLK
clock => blue2[5].CLK
clock => blue2[6].CLK
clock => blue2[7].CLK
clock => green2[0].CLK
clock => green2[1].CLK
clock => green2[2].CLK
clock => green2[3].CLK
clock => green2[4].CLK
clock => green2[5].CLK
clock => green2[6].CLK
clock => green2[7].CLK
clock => red2[0].CLK
clock => red2[1].CLK
clock => red2[2].CLK
clock => red2[3].CLK
clock => red2[4].CLK
clock => red2[5].CLK
clock => red2[6].CLK
clock => red2[7].CLK
clock => valid2.CLK
clock => v_min1[0].CLK
clock => v_min1[1].CLK
clock => v_min1[2].CLK
clock => v_min1[3].CLK
clock => v_min1[4].CLK
clock => v_min1[5].CLK
clock => v_min1[6].CLK
clock => v_min1[7].CLK
clock => i_max1[0].CLK
clock => i_max1[1].CLK
clock => v_max1[0].CLK
clock => v_max1[1].CLK
clock => v_max1[2].CLK
clock => v_max1[3].CLK
clock => v_max1[4].CLK
clock => v_max1[5].CLK
clock => v_max1[6].CLK
clock => v_max1[7].CLK
clock => done1.CLK
clock => visual1.CLK
clock => blue1[0].CLK
clock => blue1[1].CLK
clock => blue1[2].CLK
clock => blue1[3].CLK
clock => blue1[4].CLK
clock => blue1[5].CLK
clock => blue1[6].CLK
clock => blue1[7].CLK
clock => green1[0].CLK
clock => green1[1].CLK
clock => green1[2].CLK
clock => green1[3].CLK
clock => green1[4].CLK
clock => green1[5].CLK
clock => green1[6].CLK
clock => green1[7].CLK
clock => red1[0].CLK
clock => red1[1].CLK
clock => red1[2].CLK
clock => red1[3].CLK
clock => red1[4].CLK
clock => red1[5].CLK
clock => red1[6].CLK
clock => red1[7].CLK
clock => valid1.CLK
reset_n => valid1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => red1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => green1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => blue1.OUTPUTSELECT
reset_n => visual1.OUTPUTSELECT
reset_n => done1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => v_max1.OUTPUTSELECT
reset_n => i_max1.OUTPUTSELECT
reset_n => i_max1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => v_min1.OUTPUTSELECT
reset_n => valid2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => red2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => green2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => blue2.OUTPUTSELECT
reset_n => visual2.OUTPUTSELECT
reset_n => done2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => dif2.OUTPUTSELECT
reset_n => i_max2.OUTPUTSELECT
reset_n => i_max2.OUTPUTSELECT
reset_n => valid3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => red3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => green3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => blue3.OUTPUTSELECT
reset_n => visual3.OUTPUTSELECT
reset_n => done3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => dif3.OUTPUTSELECT
reset_n => i_max3.OUTPUTSELECT
reset_n => i_max3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => hue3.OUTPUTSELECT
reset_n => valid4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => red4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => green4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => blue4.OUTPUTSELECT
reset_n => visual4.OUTPUTSELECT
reset_n => done4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => dif4.OUTPUTSELECT
reset_n => i_max4.OUTPUTSELECT
reset_n => i_max4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => hue4.OUTPUTSELECT
reset_n => valid5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => red5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => green5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => blue5.OUTPUTSELECT
reset_n => visual5.OUTPUTSELECT
reset_n => done5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => hue5.OUTPUTSELECT
reset_n => valid.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => red.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => green.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => blue.OUTPUTSELECT
reset_n => visual.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
reset_n => hue.OUTPUTSELECT
in_valid => valid1.DATAB
in_red[0] => LessThan0.IN8
in_red[0] => LessThan1.IN8
in_red[0] => v_max1.DATAB
in_red[0] => LessThan3.IN8
in_red[0] => LessThan4.IN8
in_red[0] => v_min1.DATAB
in_red[0] => red1.DATAB
in_red[1] => LessThan0.IN7
in_red[1] => LessThan1.IN7
in_red[1] => v_max1.DATAB
in_red[1] => LessThan3.IN7
in_red[1] => LessThan4.IN7
in_red[1] => v_min1.DATAB
in_red[1] => red1.DATAB
in_red[2] => LessThan0.IN6
in_red[2] => LessThan1.IN6
in_red[2] => v_max1.DATAB
in_red[2] => LessThan3.IN6
in_red[2] => LessThan4.IN6
in_red[2] => v_min1.DATAB
in_red[2] => red1.DATAB
in_red[3] => LessThan0.IN5
in_red[3] => LessThan1.IN5
in_red[3] => v_max1.DATAB
in_red[3] => LessThan3.IN5
in_red[3] => LessThan4.IN5
in_red[3] => v_min1.DATAB
in_red[3] => red1.DATAB
in_red[4] => LessThan0.IN4
in_red[4] => LessThan1.IN4
in_red[4] => v_max1.DATAB
in_red[4] => LessThan3.IN4
in_red[4] => LessThan4.IN4
in_red[4] => v_min1.DATAB
in_red[4] => red1.DATAB
in_red[5] => LessThan0.IN3
in_red[5] => LessThan1.IN3
in_red[5] => v_max1.DATAB
in_red[5] => LessThan3.IN3
in_red[5] => LessThan4.IN3
in_red[5] => v_min1.DATAB
in_red[5] => red1.DATAB
in_red[6] => LessThan0.IN2
in_red[6] => LessThan1.IN2
in_red[6] => v_max1.DATAB
in_red[6] => LessThan3.IN2
in_red[6] => LessThan4.IN2
in_red[6] => v_min1.DATAB
in_red[6] => red1.DATAB
in_red[7] => LessThan0.IN1
in_red[7] => LessThan1.IN1
in_red[7] => v_max1.DATAB
in_red[7] => LessThan3.IN1
in_red[7] => LessThan4.IN1
in_red[7] => v_min1.DATAB
in_red[7] => red1.DATAB
in_green[0] => LessThan0.IN16
in_green[0] => LessThan2.IN8
in_green[0] => v_max1.DATAB
in_green[0] => LessThan3.IN16
in_green[0] => LessThan5.IN8
in_green[0] => v_min1.DATAB
in_green[0] => green1.DATAB
in_green[1] => LessThan0.IN15
in_green[1] => LessThan2.IN7
in_green[1] => v_max1.DATAB
in_green[1] => LessThan3.IN15
in_green[1] => LessThan5.IN7
in_green[1] => v_min1.DATAB
in_green[1] => green1.DATAB
in_green[2] => LessThan0.IN14
in_green[2] => LessThan2.IN6
in_green[2] => v_max1.DATAB
in_green[2] => LessThan3.IN14
in_green[2] => LessThan5.IN6
in_green[2] => v_min1.DATAB
in_green[2] => green1.DATAB
in_green[3] => LessThan0.IN13
in_green[3] => LessThan2.IN5
in_green[3] => v_max1.DATAB
in_green[3] => LessThan3.IN13
in_green[3] => LessThan5.IN5
in_green[3] => v_min1.DATAB
in_green[3] => green1.DATAB
in_green[4] => LessThan0.IN12
in_green[4] => LessThan2.IN4
in_green[4] => v_max1.DATAB
in_green[4] => LessThan3.IN12
in_green[4] => LessThan5.IN4
in_green[4] => v_min1.DATAB
in_green[4] => green1.DATAB
in_green[5] => LessThan0.IN11
in_green[5] => LessThan2.IN3
in_green[5] => v_max1.DATAB
in_green[5] => LessThan3.IN11
in_green[5] => LessThan5.IN3
in_green[5] => v_min1.DATAB
in_green[5] => green1.DATAB
in_green[6] => LessThan0.IN10
in_green[6] => LessThan2.IN2
in_green[6] => v_max1.DATAB
in_green[6] => LessThan3.IN10
in_green[6] => LessThan5.IN2
in_green[6] => v_min1.DATAB
in_green[6] => green1.DATAB
in_green[7] => LessThan0.IN9
in_green[7] => LessThan2.IN1
in_green[7] => v_max1.DATAB
in_green[7] => LessThan3.IN9
in_green[7] => LessThan5.IN1
in_green[7] => v_min1.DATAB
in_green[7] => green1.DATAB
in_blue[0] => LessThan1.IN16
in_blue[0] => v_max1.DATAA
in_blue[0] => LessThan2.IN16
in_blue[0] => v_max1.DATAA
in_blue[0] => LessThan4.IN16
in_blue[0] => v_min1.DATAA
in_blue[0] => LessThan5.IN16
in_blue[0] => v_min1.DATAA
in_blue[0] => blue1.DATAB
in_blue[1] => LessThan1.IN15
in_blue[1] => v_max1.DATAA
in_blue[1] => LessThan2.IN15
in_blue[1] => v_max1.DATAA
in_blue[1] => LessThan4.IN15
in_blue[1] => v_min1.DATAA
in_blue[1] => LessThan5.IN15
in_blue[1] => v_min1.DATAA
in_blue[1] => blue1.DATAB
in_blue[2] => LessThan1.IN14
in_blue[2] => v_max1.DATAA
in_blue[2] => LessThan2.IN14
in_blue[2] => v_max1.DATAA
in_blue[2] => LessThan4.IN14
in_blue[2] => v_min1.DATAA
in_blue[2] => LessThan5.IN14
in_blue[2] => v_min1.DATAA
in_blue[2] => blue1.DATAB
in_blue[3] => LessThan1.IN13
in_blue[3] => v_max1.DATAA
in_blue[3] => LessThan2.IN13
in_blue[3] => v_max1.DATAA
in_blue[3] => LessThan4.IN13
in_blue[3] => v_min1.DATAA
in_blue[3] => LessThan5.IN13
in_blue[3] => v_min1.DATAA
in_blue[3] => blue1.DATAB
in_blue[4] => LessThan1.IN12
in_blue[4] => v_max1.DATAA
in_blue[4] => LessThan2.IN12
in_blue[4] => v_max1.DATAA
in_blue[4] => LessThan4.IN12
in_blue[4] => v_min1.DATAA
in_blue[4] => LessThan5.IN12
in_blue[4] => v_min1.DATAA
in_blue[4] => blue1.DATAB
in_blue[5] => LessThan1.IN11
in_blue[5] => v_max1.DATAA
in_blue[5] => LessThan2.IN11
in_blue[5] => v_max1.DATAA
in_blue[5] => LessThan4.IN11
in_blue[5] => v_min1.DATAA
in_blue[5] => LessThan5.IN11
in_blue[5] => v_min1.DATAA
in_blue[5] => blue1.DATAB
in_blue[6] => LessThan1.IN10
in_blue[6] => v_max1.DATAA
in_blue[6] => LessThan2.IN10
in_blue[6] => v_max1.DATAA
in_blue[6] => LessThan4.IN10
in_blue[6] => v_min1.DATAA
in_blue[6] => LessThan5.IN10
in_blue[6] => v_min1.DATAA
in_blue[6] => blue1.DATAB
in_blue[7] => LessThan1.IN9
in_blue[7] => v_max1.DATAA
in_blue[7] => LessThan2.IN9
in_blue[7] => v_max1.DATAA
in_blue[7] => LessThan4.IN9
in_blue[7] => v_min1.DATAA
in_blue[7] => LessThan5.IN9
in_blue[7] => v_min1.DATAA
in_blue[7] => blue1.DATAB
in_visual => visual1.DATAB
in_done => done1.DATAB
out_valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
out_red[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
out_red[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
out_red[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
out_red[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
out_red[4] <= red[4].DB_MAX_OUTPUT_PORT_TYPE
out_red[5] <= red[5].DB_MAX_OUTPUT_PORT_TYPE
out_red[6] <= red[6].DB_MAX_OUTPUT_PORT_TYPE
out_red[7] <= red[7].DB_MAX_OUTPUT_PORT_TYPE
out_green[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
out_green[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
out_green[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
out_green[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
out_green[4] <= green[4].DB_MAX_OUTPUT_PORT_TYPE
out_green[5] <= green[5].DB_MAX_OUTPUT_PORT_TYPE
out_green[6] <= green[6].DB_MAX_OUTPUT_PORT_TYPE
out_green[7] <= green[7].DB_MAX_OUTPUT_PORT_TYPE
out_blue[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
out_blue[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
out_blue[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
out_blue[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
out_blue[4] <= blue[4].DB_MAX_OUTPUT_PORT_TYPE
out_blue[5] <= blue[5].DB_MAX_OUTPUT_PORT_TYPE
out_blue[6] <= blue[6].DB_MAX_OUTPUT_PORT_TYPE
out_blue[7] <= blue[7].DB_MAX_OUTPUT_PORT_TYPE
out_hue[0] <= hue[5].DB_MAX_OUTPUT_PORT_TYPE
out_hue[1] <= hue[6].DB_MAX_OUTPUT_PORT_TYPE
out_hue[2] <= hue[7].DB_MAX_OUTPUT_PORT_TYPE
out_hue[3] <= hue[8].DB_MAX_OUTPUT_PORT_TYPE
out_hue[4] <= hue[9].DB_MAX_OUTPUT_PORT_TYPE
out_hue[5] <= hue[10].DB_MAX_OUTPUT_PORT_TYPE
out_hue[6] <= hue[11].DB_MAX_OUTPUT_PORT_TYPE
out_hue[7] <= hue[12].DB_MAX_OUTPUT_PORT_TYPE
out_visual <= visual.DB_MAX_OUTPUT_PORT_TYPE
out_done <= done.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl
clock_50 => clock_50.IN1
sdram_clock => sdram_clock.IN1
dram_clock => DRAM_CLK.DATAIN
reset_n => max_addr2[1].LATCH_ENABLE
reset_n => max_addr2[2].LATCH_ENABLE
reset_n => max_addr2[3].LATCH_ENABLE
reset_n => max_addr2[4].LATCH_ENABLE
reset_n => max_addr2[5].LATCH_ENABLE
reset_n => max_addr2[6].LATCH_ENABLE
reset_n => max_addr2[7].LATCH_ENABLE
reset_n => max_addr2[8].LATCH_ENABLE
reset_n => max_addr2[9].LATCH_ENABLE
reset_n => max_addr2[10].LATCH_ENABLE
reset_n => max_addr2[11].LATCH_ENABLE
reset_n => max_addr2[12].LATCH_ENABLE
reset_n => max_addr2[13].LATCH_ENABLE
reset_n => max_addr2[14].LATCH_ENABLE
reset_n => max_addr2[15].LATCH_ENABLE
reset_n => max_addr2[16].LATCH_ENABLE
reset_n => max_addr2[17].LATCH_ENABLE
reset_n => max_addr2[18].LATCH_ENABLE
reset_n => max_addr2[19].LATCH_ENABLE
reset_n => max_addr2[20].LATCH_ENABLE
reset_n => max_addr2[21].LATCH_ENABLE
reset_n => max_addr2[22].LATCH_ENABLE
reset_n => max_addr1[0].LATCH_ENABLE
reset_n => max_addr1[1].LATCH_ENABLE
reset_n => max_addr1[2].LATCH_ENABLE
reset_n => max_addr1[3].LATCH_ENABLE
reset_n => max_addr1[4].LATCH_ENABLE
reset_n => max_addr1[5].LATCH_ENABLE
reset_n => max_addr1[6].LATCH_ENABLE
reset_n => max_addr1[7].LATCH_ENABLE
reset_n => max_addr1[8].LATCH_ENABLE
reset_n => max_addr1[9].LATCH_ENABLE
reset_n => max_addr1[10].LATCH_ENABLE
reset_n => max_addr1[11].LATCH_ENABLE
reset_n => max_addr1[12].LATCH_ENABLE
reset_n => max_addr1[13].LATCH_ENABLE
reset_n => max_addr1[14].LATCH_ENABLE
reset_n => max_addr1[15].LATCH_ENABLE
reset_n => max_addr1[16].LATCH_ENABLE
reset_n => max_addr1[17].LATCH_ENABLE
reset_n => max_addr1[18].LATCH_ENABLE
reset_n => max_addr1[19].LATCH_ENABLE
reset_n => max_addr1[20].LATCH_ENABLE
reset_n => max_addr1[21].LATCH_ENABLE
reset_n => max_addr1[22].LATCH_ENABLE
reset_n => addr2[0].LATCH_ENABLE
reset_n => addr2[1].LATCH_ENABLE
reset_n => addr2[2].LATCH_ENABLE
reset_n => addr2[3].LATCH_ENABLE
reset_n => addr2[4].LATCH_ENABLE
reset_n => addr2[5].LATCH_ENABLE
reset_n => addr2[6].LATCH_ENABLE
reset_n => addr2[7].LATCH_ENABLE
reset_n => addr2[8].LATCH_ENABLE
reset_n => addr2[9].LATCH_ENABLE
reset_n => addr2[10].LATCH_ENABLE
reset_n => addr2[11].LATCH_ENABLE
reset_n => addr2[12].LATCH_ENABLE
reset_n => addr2[13].LATCH_ENABLE
reset_n => addr2[14].LATCH_ENABLE
reset_n => addr2[15].LATCH_ENABLE
reset_n => addr2[16].LATCH_ENABLE
reset_n => addr2[17].LATCH_ENABLE
reset_n => addr2[18].LATCH_ENABLE
reset_n => addr2[19].LATCH_ENABLE
reset_n => addr2[20].LATCH_ENABLE
reset_n => addr2[21].LATCH_ENABLE
reset_n => addr2[22].LATCH_ENABLE
reset_n => _.IN1
reset_n => size[0].ENA
reset_n => size[1].ENA
reset_n => size[2].ENA
reset_n => size[3].ENA
reset_n => size[4].ENA
reset_n => size[5].ENA
reset_n => size[6].ENA
reset_n => size[7].ENA
reset_n => size[8].ENA
reset_n => size[9].ENA
reset_n => size[10].ENA
reset_n => size[11].ENA
reset_n => size[12].ENA
reset_n => size[13].ENA
reset_n => size[14].ENA
reset_n => size[15].ENA
reset_n => size[16].ENA
reset_n => size[17].ENA
reset_n => size[18].ENA
reset_n => size[19].ENA
reset_n => size[20].ENA
reset_n => size[21].ENA
reset_n => size[22].ENA
width[0] => Mult0.IN15
width[1] => Mult0.IN14
width[2] => Mult0.IN13
width[3] => Mult0.IN12
width[4] => Mult0.IN11
width[5] => Mult0.IN10
width[6] => Mult0.IN9
width[7] => Mult0.IN8
width[8] => Mult0.IN7
width[9] => Mult0.IN6
width[10] => Mult0.IN5
width[11] => Mult0.IN4
width[12] => Mult0.IN3
width[13] => Mult0.IN2
width[14] => Mult0.IN1
width[15] => Mult0.IN0
height[0] => Mult0.IN31
height[1] => Mult0.IN30
height[2] => Mult0.IN29
height[3] => Mult0.IN28
height[4] => Mult0.IN27
height[5] => Mult0.IN26
height[6] => Mult0.IN25
height[7] => Mult0.IN24
height[8] => Mult0.IN23
height[9] => Mult0.IN22
height[10] => Mult0.IN21
height[11] => Mult0.IN20
height[12] => Mult0.IN19
height[13] => Mult0.IN18
height[14] => Mult0.IN17
height[15] => Mult0.IN16
iWrite => iWrite.IN1
iWriteClock => iWriteClock.IN1
iRed[0] => iRed[0].IN1
iRed[1] => iRed[1].IN1
iRed[2] => iRed[2].IN1
iRed[3] => iRed[3].IN1
iRed[4] => iRed[4].IN1
iRed[5] => iRed[5].IN1
iRed[6] => iRed[6].IN1
iRed[7] => iRed[7].IN1
iGreen[0] => iGreen[0].IN1
iGreen[1] => iGreen[1].IN1
iGreen[2] => iGreen[2].IN1
iGreen[3] => iGreen[3].IN1
iGreen[4] => iGreen[4].IN1
iGreen[5] => iGreen[5].IN1
iGreen[6] => iGreen[6].IN1
iGreen[7] => iGreen[7].IN1
iBlue[0] => iBlue[0].IN1
iBlue[1] => iBlue[1].IN1
iBlue[2] => iBlue[2].IN1
iBlue[3] => iBlue[3].IN1
iBlue[4] => iBlue[4].IN1
iBlue[5] => iBlue[5].IN1
iBlue[6] => iBlue[6].IN1
iBlue[7] => iBlue[7].IN1
iGray[0] => iGray[0].IN1
iGray[1] => iGray[1].IN1
iGray[2] => iGray[2].IN1
iGray[3] => iGray[3].IN1
iGray[4] => iGray[4].IN1
iGray[5] => iGray[5].IN1
iGray[6] => iGray[6].IN1
iGray[7] => iGray[7].IN1
iRead => iRead.IN1
iReadClock => iReadClock.IN1
oRed[0] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[1] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[2] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[3] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[4] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[5] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[6] <= sdram_control:sdram_ctrl.RD2_DATA
oRed[7] <= sdram_control:sdram_ctrl.RD2_DATA
oGreen[0] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[1] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[2] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[3] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[4] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[5] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[6] <= sdram_control:sdram_ctrl.RD1_DATA
oGreen[7] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[0] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[1] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[2] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[3] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[4] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[5] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[6] <= sdram_control:sdram_ctrl.RD1_DATA
oBlue[7] <= sdram_control:sdram_ctrl.RD1_DATA
oGray[0] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[1] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[2] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[3] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[4] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[5] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[6] <= sdram_control:sdram_ctrl.RD2_DATA
oGray[7] <= sdram_control:sdram_ctrl.RD2_DATA
DRAM_DQ[0] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[1] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[2] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[3] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[4] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[5] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[6] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[7] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[8] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[9] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[10] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[11] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[12] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[13] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[14] <> sdram_control:sdram_ctrl.DQ
DRAM_DQ[15] <> sdram_control:sdram_ctrl.DQ
DRAM_ADDR[0] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[1] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[2] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[3] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[4] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[5] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[6] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[7] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[8] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[9] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[10] <= sdram_control:sdram_ctrl.SA
DRAM_ADDR[11] <= sdram_control:sdram_ctrl.SA
DRAM_LDQM <= sdram_control:sdram_ctrl.DQM
DRAM_UDQM <= sdram_control:sdram_ctrl.DQM
DRAM_WE_N <= sdram_control:sdram_ctrl.WE_N
DRAM_CAS_N <= sdram_control:sdram_ctrl.CAS_N
DRAM_RAS_N <= sdram_control:sdram_ctrl.RAS_N
DRAM_CS_N <= sdram_control:sdram_ctrl.CS_N
DRAM_BA_0 <= sdram_control:sdram_ctrl.BA
DRAM_BA_1 <= sdram_control:sdram_ctrl.BA
DRAM_CLK <= dram_clock.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= sdram_control:sdram_ctrl.CKE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN7
LOAD => LOAD.IN4
ADDR1[0] => rWR1_ADDR.DATAA
ADDR1[0] => rRD1_ADDR.DATAA
ADDR1[0] => rWR1_ADDR.DATAB
ADDR1[0] => rRD1_ADDR.DATAB
ADDR1[0] => rRD1_ADDR[0].ADATA
ADDR1[0] => rWR1_ADDR[0].ADATA
ADDR1[1] => rWR1_ADDR.DATAA
ADDR1[1] => rRD1_ADDR.DATAA
ADDR1[1] => rWR1_ADDR.DATAB
ADDR1[1] => rRD1_ADDR.DATAB
ADDR1[1] => rRD1_ADDR[1].ADATA
ADDR1[1] => rWR1_ADDR[1].ADATA
ADDR1[2] => rWR1_ADDR.DATAA
ADDR1[2] => rRD1_ADDR.DATAA
ADDR1[2] => rWR1_ADDR.DATAB
ADDR1[2] => rRD1_ADDR.DATAB
ADDR1[2] => rRD1_ADDR[2].ADATA
ADDR1[2] => rWR1_ADDR[2].ADATA
ADDR1[3] => rWR1_ADDR.DATAA
ADDR1[3] => rRD1_ADDR.DATAA
ADDR1[3] => rWR1_ADDR.DATAB
ADDR1[3] => rRD1_ADDR.DATAB
ADDR1[3] => rRD1_ADDR[3].ADATA
ADDR1[3] => rWR1_ADDR[3].ADATA
ADDR1[4] => rWR1_ADDR.DATAA
ADDR1[4] => rRD1_ADDR.DATAA
ADDR1[4] => rWR1_ADDR.DATAB
ADDR1[4] => rRD1_ADDR.DATAB
ADDR1[4] => rRD1_ADDR[4].ADATA
ADDR1[4] => rWR1_ADDR[4].ADATA
ADDR1[5] => rWR1_ADDR.DATAA
ADDR1[5] => rRD1_ADDR.DATAA
ADDR1[5] => rWR1_ADDR.DATAB
ADDR1[5] => rRD1_ADDR.DATAB
ADDR1[5] => rRD1_ADDR[5].ADATA
ADDR1[5] => rWR1_ADDR[5].ADATA
ADDR1[6] => rWR1_ADDR.DATAA
ADDR1[6] => rRD1_ADDR.DATAA
ADDR1[6] => rWR1_ADDR.DATAB
ADDR1[6] => rRD1_ADDR.DATAB
ADDR1[6] => rRD1_ADDR[6].ADATA
ADDR1[6] => rWR1_ADDR[6].ADATA
ADDR1[7] => rWR1_ADDR.DATAA
ADDR1[7] => rRD1_ADDR.DATAA
ADDR1[7] => rWR1_ADDR.DATAB
ADDR1[7] => rRD1_ADDR.DATAB
ADDR1[7] => rRD1_ADDR[7].ADATA
ADDR1[7] => rWR1_ADDR[7].ADATA
ADDR1[8] => rWR1_ADDR.DATAA
ADDR1[8] => rRD1_ADDR.DATAA
ADDR1[8] => rWR1_ADDR.DATAB
ADDR1[8] => rRD1_ADDR.DATAB
ADDR1[8] => rRD1_ADDR[8].ADATA
ADDR1[8] => rWR1_ADDR[8].ADATA
ADDR1[9] => rWR1_ADDR.DATAA
ADDR1[9] => rRD1_ADDR.DATAA
ADDR1[9] => rWR1_ADDR.DATAB
ADDR1[9] => rRD1_ADDR.DATAB
ADDR1[9] => rRD1_ADDR[9].ADATA
ADDR1[9] => rWR1_ADDR[9].ADATA
ADDR1[10] => rWR1_ADDR.DATAA
ADDR1[10] => rRD1_ADDR.DATAA
ADDR1[10] => rWR1_ADDR.DATAB
ADDR1[10] => rRD1_ADDR.DATAB
ADDR1[10] => rRD1_ADDR[10].ADATA
ADDR1[10] => rWR1_ADDR[10].ADATA
ADDR1[11] => rWR1_ADDR.DATAA
ADDR1[11] => rRD1_ADDR.DATAA
ADDR1[11] => rWR1_ADDR.DATAB
ADDR1[11] => rRD1_ADDR.DATAB
ADDR1[11] => rRD1_ADDR[11].ADATA
ADDR1[11] => rWR1_ADDR[11].ADATA
ADDR1[12] => rWR1_ADDR.DATAA
ADDR1[12] => rRD1_ADDR.DATAA
ADDR1[12] => rWR1_ADDR.DATAB
ADDR1[12] => rRD1_ADDR.DATAB
ADDR1[12] => rRD1_ADDR[12].ADATA
ADDR1[12] => rWR1_ADDR[12].ADATA
ADDR1[13] => rWR1_ADDR.DATAA
ADDR1[13] => rRD1_ADDR.DATAA
ADDR1[13] => rWR1_ADDR.DATAB
ADDR1[13] => rRD1_ADDR.DATAB
ADDR1[13] => rRD1_ADDR[13].ADATA
ADDR1[13] => rWR1_ADDR[13].ADATA
ADDR1[14] => rWR1_ADDR.DATAA
ADDR1[14] => rRD1_ADDR.DATAA
ADDR1[14] => rWR1_ADDR.DATAB
ADDR1[14] => rRD1_ADDR.DATAB
ADDR1[14] => rRD1_ADDR[14].ADATA
ADDR1[14] => rWR1_ADDR[14].ADATA
ADDR1[15] => rWR1_ADDR.DATAA
ADDR1[15] => rRD1_ADDR.DATAA
ADDR1[15] => rWR1_ADDR.DATAB
ADDR1[15] => rRD1_ADDR.DATAB
ADDR1[15] => rRD1_ADDR[15].ADATA
ADDR1[15] => rWR1_ADDR[15].ADATA
ADDR1[16] => rWR1_ADDR.DATAA
ADDR1[16] => rRD1_ADDR.DATAA
ADDR1[16] => rWR1_ADDR.DATAB
ADDR1[16] => rRD1_ADDR.DATAB
ADDR1[16] => rRD1_ADDR[16].ADATA
ADDR1[16] => rWR1_ADDR[16].ADATA
ADDR1[17] => rWR1_ADDR.DATAA
ADDR1[17] => rRD1_ADDR.DATAA
ADDR1[17] => rWR1_ADDR.DATAB
ADDR1[17] => rRD1_ADDR.DATAB
ADDR1[17] => rRD1_ADDR[17].ADATA
ADDR1[17] => rWR1_ADDR[17].ADATA
ADDR1[18] => rWR1_ADDR.DATAA
ADDR1[18] => rRD1_ADDR.DATAA
ADDR1[18] => rWR1_ADDR.DATAB
ADDR1[18] => rRD1_ADDR.DATAB
ADDR1[18] => rRD1_ADDR[18].ADATA
ADDR1[18] => rWR1_ADDR[18].ADATA
ADDR1[19] => rWR1_ADDR.DATAA
ADDR1[19] => rRD1_ADDR.DATAA
ADDR1[19] => rWR1_ADDR.DATAB
ADDR1[19] => rRD1_ADDR.DATAB
ADDR1[19] => rRD1_ADDR[19].ADATA
ADDR1[19] => rWR1_ADDR[19].ADATA
ADDR1[20] => rWR1_ADDR.DATAA
ADDR1[20] => rRD1_ADDR.DATAA
ADDR1[20] => rWR1_ADDR.DATAB
ADDR1[20] => rRD1_ADDR.DATAB
ADDR1[20] => rRD1_ADDR[20].ADATA
ADDR1[20] => rWR1_ADDR[20].ADATA
ADDR1[21] => rWR1_ADDR.DATAA
ADDR1[21] => rRD1_ADDR.DATAA
ADDR1[21] => rWR1_ADDR.DATAB
ADDR1[21] => rRD1_ADDR.DATAB
ADDR1[21] => rRD1_ADDR[21].ADATA
ADDR1[21] => rWR1_ADDR[21].ADATA
ADDR1[22] => rWR1_ADDR.DATAA
ADDR1[22] => rRD1_ADDR.DATAA
ADDR1[22] => rWR1_ADDR.DATAB
ADDR1[22] => rRD1_ADDR.DATAB
ADDR1[22] => rRD1_ADDR[22].ADATA
ADDR1[22] => rWR1_ADDR[22].ADATA
ADDR2[0] => rWR2_ADDR.DATAA
ADDR2[0] => rRD2_ADDR.DATAA
ADDR2[0] => rWR2_ADDR.DATAB
ADDR2[0] => rRD2_ADDR.DATAB
ADDR2[0] => rRD2_ADDR[0].ADATA
ADDR2[0] => rWR2_ADDR[0].ADATA
ADDR2[1] => rWR2_ADDR.DATAA
ADDR2[1] => rRD2_ADDR.DATAA
ADDR2[1] => rWR2_ADDR.DATAB
ADDR2[1] => rRD2_ADDR.DATAB
ADDR2[1] => rRD2_ADDR[1].ADATA
ADDR2[1] => rWR2_ADDR[1].ADATA
ADDR2[2] => rWR2_ADDR.DATAA
ADDR2[2] => rRD2_ADDR.DATAA
ADDR2[2] => rWR2_ADDR.DATAB
ADDR2[2] => rRD2_ADDR.DATAB
ADDR2[2] => rRD2_ADDR[2].ADATA
ADDR2[2] => rWR2_ADDR[2].ADATA
ADDR2[3] => rWR2_ADDR.DATAA
ADDR2[3] => rRD2_ADDR.DATAA
ADDR2[3] => rWR2_ADDR.DATAB
ADDR2[3] => rRD2_ADDR.DATAB
ADDR2[3] => rRD2_ADDR[3].ADATA
ADDR2[3] => rWR2_ADDR[3].ADATA
ADDR2[4] => rWR2_ADDR.DATAA
ADDR2[4] => rRD2_ADDR.DATAA
ADDR2[4] => rWR2_ADDR.DATAB
ADDR2[4] => rRD2_ADDR.DATAB
ADDR2[4] => rRD2_ADDR[4].ADATA
ADDR2[4] => rWR2_ADDR[4].ADATA
ADDR2[5] => rWR2_ADDR.DATAA
ADDR2[5] => rRD2_ADDR.DATAA
ADDR2[5] => rWR2_ADDR.DATAB
ADDR2[5] => rRD2_ADDR.DATAB
ADDR2[5] => rRD2_ADDR[5].ADATA
ADDR2[5] => rWR2_ADDR[5].ADATA
ADDR2[6] => rWR2_ADDR.DATAA
ADDR2[6] => rRD2_ADDR.DATAA
ADDR2[6] => rWR2_ADDR.DATAB
ADDR2[6] => rRD2_ADDR.DATAB
ADDR2[6] => rRD2_ADDR[6].ADATA
ADDR2[6] => rWR2_ADDR[6].ADATA
ADDR2[7] => rWR2_ADDR.DATAA
ADDR2[7] => rRD2_ADDR.DATAA
ADDR2[7] => rWR2_ADDR.DATAB
ADDR2[7] => rRD2_ADDR.DATAB
ADDR2[7] => rRD2_ADDR[7].ADATA
ADDR2[7] => rWR2_ADDR[7].ADATA
ADDR2[8] => rWR2_ADDR.DATAA
ADDR2[8] => rRD2_ADDR.DATAA
ADDR2[8] => rWR2_ADDR.DATAB
ADDR2[8] => rRD2_ADDR.DATAB
ADDR2[8] => rRD2_ADDR[8].ADATA
ADDR2[8] => rWR2_ADDR[8].ADATA
ADDR2[9] => rWR2_ADDR.DATAA
ADDR2[9] => rRD2_ADDR.DATAA
ADDR2[9] => rWR2_ADDR.DATAB
ADDR2[9] => rRD2_ADDR.DATAB
ADDR2[9] => rRD2_ADDR[9].ADATA
ADDR2[9] => rWR2_ADDR[9].ADATA
ADDR2[10] => rWR2_ADDR.DATAA
ADDR2[10] => rRD2_ADDR.DATAA
ADDR2[10] => rWR2_ADDR.DATAB
ADDR2[10] => rRD2_ADDR.DATAB
ADDR2[10] => rRD2_ADDR[10].ADATA
ADDR2[10] => rWR2_ADDR[10].ADATA
ADDR2[11] => rWR2_ADDR.DATAA
ADDR2[11] => rRD2_ADDR.DATAA
ADDR2[11] => rWR2_ADDR.DATAB
ADDR2[11] => rRD2_ADDR.DATAB
ADDR2[11] => rRD2_ADDR[11].ADATA
ADDR2[11] => rWR2_ADDR[11].ADATA
ADDR2[12] => rWR2_ADDR.DATAA
ADDR2[12] => rRD2_ADDR.DATAA
ADDR2[12] => rWR2_ADDR.DATAB
ADDR2[12] => rRD2_ADDR.DATAB
ADDR2[12] => rRD2_ADDR[12].ADATA
ADDR2[12] => rWR2_ADDR[12].ADATA
ADDR2[13] => rWR2_ADDR.DATAA
ADDR2[13] => rRD2_ADDR.DATAA
ADDR2[13] => rWR2_ADDR.DATAB
ADDR2[13] => rRD2_ADDR.DATAB
ADDR2[13] => rRD2_ADDR[13].ADATA
ADDR2[13] => rWR2_ADDR[13].ADATA
ADDR2[14] => rWR2_ADDR.DATAA
ADDR2[14] => rRD2_ADDR.DATAA
ADDR2[14] => rWR2_ADDR.DATAB
ADDR2[14] => rRD2_ADDR.DATAB
ADDR2[14] => rRD2_ADDR[14].ADATA
ADDR2[14] => rWR2_ADDR[14].ADATA
ADDR2[15] => rWR2_ADDR.DATAA
ADDR2[15] => rRD2_ADDR.DATAA
ADDR2[15] => rWR2_ADDR.DATAB
ADDR2[15] => rRD2_ADDR.DATAB
ADDR2[15] => rRD2_ADDR[15].ADATA
ADDR2[15] => rWR2_ADDR[15].ADATA
ADDR2[16] => rWR2_ADDR.DATAA
ADDR2[16] => rRD2_ADDR.DATAA
ADDR2[16] => rWR2_ADDR.DATAB
ADDR2[16] => rRD2_ADDR.DATAB
ADDR2[16] => rRD2_ADDR[16].ADATA
ADDR2[16] => rWR2_ADDR[16].ADATA
ADDR2[17] => rWR2_ADDR.DATAA
ADDR2[17] => rRD2_ADDR.DATAA
ADDR2[17] => rWR2_ADDR.DATAB
ADDR2[17] => rRD2_ADDR.DATAB
ADDR2[17] => rRD2_ADDR[17].ADATA
ADDR2[17] => rWR2_ADDR[17].ADATA
ADDR2[18] => rWR2_ADDR.DATAA
ADDR2[18] => rRD2_ADDR.DATAA
ADDR2[18] => rWR2_ADDR.DATAB
ADDR2[18] => rRD2_ADDR.DATAB
ADDR2[18] => rRD2_ADDR[18].ADATA
ADDR2[18] => rWR2_ADDR[18].ADATA
ADDR2[19] => rWR2_ADDR.DATAA
ADDR2[19] => rRD2_ADDR.DATAA
ADDR2[19] => rWR2_ADDR.DATAB
ADDR2[19] => rRD2_ADDR.DATAB
ADDR2[19] => rRD2_ADDR[19].ADATA
ADDR2[19] => rWR2_ADDR[19].ADATA
ADDR2[20] => rWR2_ADDR.DATAA
ADDR2[20] => rRD2_ADDR.DATAA
ADDR2[20] => rWR2_ADDR.DATAB
ADDR2[20] => rRD2_ADDR.DATAB
ADDR2[20] => rRD2_ADDR[20].ADATA
ADDR2[20] => rWR2_ADDR[20].ADATA
ADDR2[21] => rWR2_ADDR.DATAA
ADDR2[21] => rRD2_ADDR.DATAA
ADDR2[21] => rWR2_ADDR.DATAB
ADDR2[21] => rRD2_ADDR.DATAB
ADDR2[21] => rRD2_ADDR[21].ADATA
ADDR2[21] => rWR2_ADDR[21].ADATA
ADDR2[22] => rWR2_ADDR.DATAA
ADDR2[22] => rRD2_ADDR.DATAA
ADDR2[22] => rWR2_ADDR.DATAB
ADDR2[22] => rRD2_ADDR.DATAB
ADDR2[22] => rRD2_ADDR[22].ADATA
ADDR2[22] => rWR2_ADDR[22].ADATA
MAX_ADDR1[0] => rMAX_ADDR1[0].ADATA
MAX_ADDR1[0] => rMAX_ADDR1[0].DATAIN
MAX_ADDR1[1] => rMAX_ADDR1[1].ADATA
MAX_ADDR1[1] => rMAX_ADDR1[1].DATAIN
MAX_ADDR1[2] => rMAX_ADDR1[2].ADATA
MAX_ADDR1[2] => rMAX_ADDR1[2].DATAIN
MAX_ADDR1[3] => rMAX_ADDR1[3].ADATA
MAX_ADDR1[3] => rMAX_ADDR1[3].DATAIN
MAX_ADDR1[4] => rMAX_ADDR1[4].ADATA
MAX_ADDR1[4] => rMAX_ADDR1[4].DATAIN
MAX_ADDR1[5] => rMAX_ADDR1[5].ADATA
MAX_ADDR1[5] => rMAX_ADDR1[5].DATAIN
MAX_ADDR1[6] => rMAX_ADDR1[6].ADATA
MAX_ADDR1[6] => rMAX_ADDR1[6].DATAIN
MAX_ADDR1[7] => rMAX_ADDR1[7].ADATA
MAX_ADDR1[7] => rMAX_ADDR1[7].DATAIN
MAX_ADDR1[8] => rMAX_ADDR1[8].ADATA
MAX_ADDR1[8] => rMAX_ADDR1[8].DATAIN
MAX_ADDR1[9] => rMAX_ADDR1[9].ADATA
MAX_ADDR1[9] => rMAX_ADDR1[9].DATAIN
MAX_ADDR1[10] => rMAX_ADDR1[10].ADATA
MAX_ADDR1[10] => rMAX_ADDR1[10].DATAIN
MAX_ADDR1[11] => rMAX_ADDR1[11].ADATA
MAX_ADDR1[11] => rMAX_ADDR1[11].DATAIN
MAX_ADDR1[12] => rMAX_ADDR1[12].ADATA
MAX_ADDR1[12] => rMAX_ADDR1[12].DATAIN
MAX_ADDR1[13] => rMAX_ADDR1[13].ADATA
MAX_ADDR1[13] => rMAX_ADDR1[13].DATAIN
MAX_ADDR1[14] => rMAX_ADDR1[14].ADATA
MAX_ADDR1[14] => rMAX_ADDR1[14].DATAIN
MAX_ADDR1[15] => rMAX_ADDR1[15].ADATA
MAX_ADDR1[15] => rMAX_ADDR1[15].DATAIN
MAX_ADDR1[16] => rMAX_ADDR1[16].ADATA
MAX_ADDR1[16] => rMAX_ADDR1[16].DATAIN
MAX_ADDR1[17] => rMAX_ADDR1[17].ADATA
MAX_ADDR1[17] => rMAX_ADDR1[17].DATAIN
MAX_ADDR1[18] => rMAX_ADDR1[18].ADATA
MAX_ADDR1[18] => rMAX_ADDR1[18].DATAIN
MAX_ADDR1[19] => rMAX_ADDR1[19].ADATA
MAX_ADDR1[19] => rMAX_ADDR1[19].DATAIN
MAX_ADDR1[20] => rMAX_ADDR1[20].ADATA
MAX_ADDR1[20] => rMAX_ADDR1[20].DATAIN
MAX_ADDR1[21] => rMAX_ADDR1[21].ADATA
MAX_ADDR1[21] => rMAX_ADDR1[21].DATAIN
MAX_ADDR1[22] => rMAX_ADDR1[22].ADATA
MAX_ADDR1[22] => rMAX_ADDR1[22].DATAIN
MAX_ADDR2[0] => rMAX_ADDR2[0].ADATA
MAX_ADDR2[0] => rMAX_ADDR2[0].DATAIN
MAX_ADDR2[1] => rMAX_ADDR2[1].ADATA
MAX_ADDR2[1] => rMAX_ADDR2[1].DATAIN
MAX_ADDR2[2] => rMAX_ADDR2[2].ADATA
MAX_ADDR2[2] => rMAX_ADDR2[2].DATAIN
MAX_ADDR2[3] => rMAX_ADDR2[3].ADATA
MAX_ADDR2[3] => rMAX_ADDR2[3].DATAIN
MAX_ADDR2[4] => rMAX_ADDR2[4].ADATA
MAX_ADDR2[4] => rMAX_ADDR2[4].DATAIN
MAX_ADDR2[5] => rMAX_ADDR2[5].ADATA
MAX_ADDR2[5] => rMAX_ADDR2[5].DATAIN
MAX_ADDR2[6] => rMAX_ADDR2[6].ADATA
MAX_ADDR2[6] => rMAX_ADDR2[6].DATAIN
MAX_ADDR2[7] => rMAX_ADDR2[7].ADATA
MAX_ADDR2[7] => rMAX_ADDR2[7].DATAIN
MAX_ADDR2[8] => rMAX_ADDR2[8].ADATA
MAX_ADDR2[8] => rMAX_ADDR2[8].DATAIN
MAX_ADDR2[9] => rMAX_ADDR2[9].ADATA
MAX_ADDR2[9] => rMAX_ADDR2[9].DATAIN
MAX_ADDR2[10] => rMAX_ADDR2[10].ADATA
MAX_ADDR2[10] => rMAX_ADDR2[10].DATAIN
MAX_ADDR2[11] => rMAX_ADDR2[11].ADATA
MAX_ADDR2[11] => rMAX_ADDR2[11].DATAIN
MAX_ADDR2[12] => rMAX_ADDR2[12].ADATA
MAX_ADDR2[12] => rMAX_ADDR2[12].DATAIN
MAX_ADDR2[13] => rMAX_ADDR2[13].ADATA
MAX_ADDR2[13] => rMAX_ADDR2[13].DATAIN
MAX_ADDR2[14] => rMAX_ADDR2[14].ADATA
MAX_ADDR2[14] => rMAX_ADDR2[14].DATAIN
MAX_ADDR2[15] => rMAX_ADDR2[15].ADATA
MAX_ADDR2[15] => rMAX_ADDR2[15].DATAIN
MAX_ADDR2[16] => rMAX_ADDR2[16].ADATA
MAX_ADDR2[16] => rMAX_ADDR2[16].DATAIN
MAX_ADDR2[17] => rMAX_ADDR2[17].ADATA
MAX_ADDR2[17] => rMAX_ADDR2[17].DATAIN
MAX_ADDR2[18] => rMAX_ADDR2[18].ADATA
MAX_ADDR2[18] => rMAX_ADDR2[18].DATAIN
MAX_ADDR2[19] => rMAX_ADDR2[19].ADATA
MAX_ADDR2[19] => rMAX_ADDR2[19].DATAIN
MAX_ADDR2[20] => rMAX_ADDR2[20].ADATA
MAX_ADDR2[20] => rMAX_ADDR2[20].DATAIN
MAX_ADDR2[21] => rMAX_ADDR2[21].ADATA
MAX_ADDR2[21] => rMAX_ADDR2[21].DATAIN
MAX_ADDR2[22] => rMAX_ADDR2[22].ADATA
MAX_ADDR2[22] => rMAX_ADDR2[22].DATAIN
write => WR2.IN2
write_clk => WR2_CLK.IN2
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR1_FULL <= Sdram_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_FIFO:write_fifo1.wrusedw
WR2_FULL <= Sdram_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_FIFO:write_fifo2.wrusedw
read => RD2.IN2
read_clk => RD2_CLK.IN2
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD1_EMPTY <= Sdram_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_FIFO:read_fifo1.rdusedw
RD2_EMPTY <= Sdram_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_FIFO:read_fifo2.rdusedw
SA[0] <= _SA[0].DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= _SA[1].DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= _SA[2].DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= _SA[3].DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= _SA[4].DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= _SA[5].DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= _SA[6].DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= _SA[7].DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= _SA[8].DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= _SA[9].DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= _SA[10].DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= _SA[11].DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= _BA[0].DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= _BA[1].DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= _CS_N[0].DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= _CS_N[1].DB_MAX_OUTPUT_PORT_TYPE
CKE <= _CKE.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= _RAS_N.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= _CAS_N.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= _WE_N.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= _DQM[0].DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= _DQM[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_6rp1:auto_generated.data[0]
data[1] => dcfifo_6rp1:auto_generated.data[1]
data[2] => dcfifo_6rp1:auto_generated.data[2]
data[3] => dcfifo_6rp1:auto_generated.data[3]
data[4] => dcfifo_6rp1:auto_generated.data[4]
data[5] => dcfifo_6rp1:auto_generated.data[5]
data[6] => dcfifo_6rp1:auto_generated.data[6]
data[7] => dcfifo_6rp1:auto_generated.data[7]
data[8] => dcfifo_6rp1:auto_generated.data[8]
data[9] => dcfifo_6rp1:auto_generated.data[9]
data[10] => dcfifo_6rp1:auto_generated.data[10]
data[11] => dcfifo_6rp1:auto_generated.data[11]
data[12] => dcfifo_6rp1:auto_generated.data[12]
data[13] => dcfifo_6rp1:auto_generated.data[13]
data[14] => dcfifo_6rp1:auto_generated.data[14]
data[15] => dcfifo_6rp1:auto_generated.data[15]
q[0] <= dcfifo_6rp1:auto_generated.q[0]
q[1] <= dcfifo_6rp1:auto_generated.q[1]
q[2] <= dcfifo_6rp1:auto_generated.q[2]
q[3] <= dcfifo_6rp1:auto_generated.q[3]
q[4] <= dcfifo_6rp1:auto_generated.q[4]
q[5] <= dcfifo_6rp1:auto_generated.q[5]
q[6] <= dcfifo_6rp1:auto_generated.q[6]
q[7] <= dcfifo_6rp1:auto_generated.q[7]
q[8] <= dcfifo_6rp1:auto_generated.q[8]
q[9] <= dcfifo_6rp1:auto_generated.q[9]
q[10] <= dcfifo_6rp1:auto_generated.q[10]
q[11] <= dcfifo_6rp1:auto_generated.q[11]
q[12] <= dcfifo_6rp1:auto_generated.q[12]
q[13] <= dcfifo_6rp1:auto_generated.q[13]
q[14] <= dcfifo_6rp1:auto_generated.q[14]
q[15] <= dcfifo_6rp1:auto_generated.q[15]
rdclk => dcfifo_6rp1:auto_generated.rdclk
rdreq => dcfifo_6rp1:auto_generated.rdreq
wrclk => dcfifo_6rp1:auto_generated.wrclk
wrreq => dcfifo_6rp1:auto_generated.wrreq
aclr => dcfifo_6rp1:auto_generated.aclr
rdempty <= dcfifo_6rp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6rp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6rp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6rp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6rp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6rp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6rp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6rp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6rp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6rp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6rp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6rp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_6rp1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_6rp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6rp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6rp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6rp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6rp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6rp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6rp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6rp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6rp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6rp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_6rp1:auto_generated.wrusedw[10]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_8i51:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => rs_dgwp_reg[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => ws_dgrp_reg[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_8i51:fifo_ram.data_a[0]
data[1] => altsyncram_8i51:fifo_ram.data_a[1]
data[2] => altsyncram_8i51:fifo_ram.data_a[2]
data[3] => altsyncram_8i51:fifo_ram.data_a[3]
data[4] => altsyncram_8i51:fifo_ram.data_a[4]
data[5] => altsyncram_8i51:fifo_ram.data_a[5]
data[6] => altsyncram_8i51:fifo_ram.data_a[6]
data[7] => altsyncram_8i51:fifo_ram.data_a[7]
data[8] => altsyncram_8i51:fifo_ram.data_a[8]
data[9] => altsyncram_8i51:fifo_ram.data_a[9]
data[10] => altsyncram_8i51:fifo_ram.data_a[10]
data[11] => altsyncram_8i51:fifo_ram.data_a[11]
data[12] => altsyncram_8i51:fifo_ram.data_a[12]
data[13] => altsyncram_8i51:fifo_ram.data_a[13]
data[14] => altsyncram_8i51:fifo_ram.data_a[14]
data[15] => altsyncram_8i51:fifo_ram.data_a[15]
q[0] <= altsyncram_8i51:fifo_ram.q_b[0]
q[1] <= altsyncram_8i51:fifo_ram.q_b[1]
q[2] <= altsyncram_8i51:fifo_ram.q_b[2]
q[3] <= altsyncram_8i51:fifo_ram.q_b[3]
q[4] <= altsyncram_8i51:fifo_ram.q_b[4]
q[5] <= altsyncram_8i51:fifo_ram.q_b[5]
q[6] <= altsyncram_8i51:fifo_ram.q_b[6]
q[7] <= altsyncram_8i51:fifo_ram.q_b[7]
q[8] <= altsyncram_8i51:fifo_ram.q_b[8]
q[9] <= altsyncram_8i51:fifo_ram.q_b[9]
q[10] <= altsyncram_8i51:fifo_ram.q_b[10]
q[11] <= altsyncram_8i51:fifo_ram.q_b[11]
q[12] <= altsyncram_8i51:fifo_ram.q_b[12]
q[13] <= altsyncram_8i51:fifo_ram.q_b[13]
q[14] <= altsyncram_8i51:fifo_ram.q_b[14]
q[15] <= altsyncram_8i51:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_8i51:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_sld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_8i51:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_tld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_6rp1:auto_generated.data[0]
data[1] => dcfifo_6rp1:auto_generated.data[1]
data[2] => dcfifo_6rp1:auto_generated.data[2]
data[3] => dcfifo_6rp1:auto_generated.data[3]
data[4] => dcfifo_6rp1:auto_generated.data[4]
data[5] => dcfifo_6rp1:auto_generated.data[5]
data[6] => dcfifo_6rp1:auto_generated.data[6]
data[7] => dcfifo_6rp1:auto_generated.data[7]
data[8] => dcfifo_6rp1:auto_generated.data[8]
data[9] => dcfifo_6rp1:auto_generated.data[9]
data[10] => dcfifo_6rp1:auto_generated.data[10]
data[11] => dcfifo_6rp1:auto_generated.data[11]
data[12] => dcfifo_6rp1:auto_generated.data[12]
data[13] => dcfifo_6rp1:auto_generated.data[13]
data[14] => dcfifo_6rp1:auto_generated.data[14]
data[15] => dcfifo_6rp1:auto_generated.data[15]
q[0] <= dcfifo_6rp1:auto_generated.q[0]
q[1] <= dcfifo_6rp1:auto_generated.q[1]
q[2] <= dcfifo_6rp1:auto_generated.q[2]
q[3] <= dcfifo_6rp1:auto_generated.q[3]
q[4] <= dcfifo_6rp1:auto_generated.q[4]
q[5] <= dcfifo_6rp1:auto_generated.q[5]
q[6] <= dcfifo_6rp1:auto_generated.q[6]
q[7] <= dcfifo_6rp1:auto_generated.q[7]
q[8] <= dcfifo_6rp1:auto_generated.q[8]
q[9] <= dcfifo_6rp1:auto_generated.q[9]
q[10] <= dcfifo_6rp1:auto_generated.q[10]
q[11] <= dcfifo_6rp1:auto_generated.q[11]
q[12] <= dcfifo_6rp1:auto_generated.q[12]
q[13] <= dcfifo_6rp1:auto_generated.q[13]
q[14] <= dcfifo_6rp1:auto_generated.q[14]
q[15] <= dcfifo_6rp1:auto_generated.q[15]
rdclk => dcfifo_6rp1:auto_generated.rdclk
rdreq => dcfifo_6rp1:auto_generated.rdreq
wrclk => dcfifo_6rp1:auto_generated.wrclk
wrreq => dcfifo_6rp1:auto_generated.wrreq
aclr => dcfifo_6rp1:auto_generated.aclr
rdempty <= dcfifo_6rp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6rp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6rp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6rp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6rp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6rp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6rp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6rp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6rp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6rp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6rp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6rp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_6rp1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_6rp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6rp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6rp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6rp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6rp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6rp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6rp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6rp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6rp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6rp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_6rp1:auto_generated.wrusedw[10]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_8i51:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => rs_dgwp_reg[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => ws_dgrp_reg[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_8i51:fifo_ram.data_a[0]
data[1] => altsyncram_8i51:fifo_ram.data_a[1]
data[2] => altsyncram_8i51:fifo_ram.data_a[2]
data[3] => altsyncram_8i51:fifo_ram.data_a[3]
data[4] => altsyncram_8i51:fifo_ram.data_a[4]
data[5] => altsyncram_8i51:fifo_ram.data_a[5]
data[6] => altsyncram_8i51:fifo_ram.data_a[6]
data[7] => altsyncram_8i51:fifo_ram.data_a[7]
data[8] => altsyncram_8i51:fifo_ram.data_a[8]
data[9] => altsyncram_8i51:fifo_ram.data_a[9]
data[10] => altsyncram_8i51:fifo_ram.data_a[10]
data[11] => altsyncram_8i51:fifo_ram.data_a[11]
data[12] => altsyncram_8i51:fifo_ram.data_a[12]
data[13] => altsyncram_8i51:fifo_ram.data_a[13]
data[14] => altsyncram_8i51:fifo_ram.data_a[14]
data[15] => altsyncram_8i51:fifo_ram.data_a[15]
q[0] <= altsyncram_8i51:fifo_ram.q_b[0]
q[1] <= altsyncram_8i51:fifo_ram.q_b[1]
q[2] <= altsyncram_8i51:fifo_ram.q_b[2]
q[3] <= altsyncram_8i51:fifo_ram.q_b[3]
q[4] <= altsyncram_8i51:fifo_ram.q_b[4]
q[5] <= altsyncram_8i51:fifo_ram.q_b[5]
q[6] <= altsyncram_8i51:fifo_ram.q_b[6]
q[7] <= altsyncram_8i51:fifo_ram.q_b[7]
q[8] <= altsyncram_8i51:fifo_ram.q_b[8]
q[9] <= altsyncram_8i51:fifo_ram.q_b[9]
q[10] <= altsyncram_8i51:fifo_ram.q_b[10]
q[11] <= altsyncram_8i51:fifo_ram.q_b[11]
q[12] <= altsyncram_8i51:fifo_ram.q_b[12]
q[13] <= altsyncram_8i51:fifo_ram.q_b[13]
q[14] <= altsyncram_8i51:fifo_ram.q_b[14]
q[15] <= altsyncram_8i51:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_8i51:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_sld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_8i51:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_tld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_6rp1:auto_generated.data[0]
data[1] => dcfifo_6rp1:auto_generated.data[1]
data[2] => dcfifo_6rp1:auto_generated.data[2]
data[3] => dcfifo_6rp1:auto_generated.data[3]
data[4] => dcfifo_6rp1:auto_generated.data[4]
data[5] => dcfifo_6rp1:auto_generated.data[5]
data[6] => dcfifo_6rp1:auto_generated.data[6]
data[7] => dcfifo_6rp1:auto_generated.data[7]
data[8] => dcfifo_6rp1:auto_generated.data[8]
data[9] => dcfifo_6rp1:auto_generated.data[9]
data[10] => dcfifo_6rp1:auto_generated.data[10]
data[11] => dcfifo_6rp1:auto_generated.data[11]
data[12] => dcfifo_6rp1:auto_generated.data[12]
data[13] => dcfifo_6rp1:auto_generated.data[13]
data[14] => dcfifo_6rp1:auto_generated.data[14]
data[15] => dcfifo_6rp1:auto_generated.data[15]
q[0] <= dcfifo_6rp1:auto_generated.q[0]
q[1] <= dcfifo_6rp1:auto_generated.q[1]
q[2] <= dcfifo_6rp1:auto_generated.q[2]
q[3] <= dcfifo_6rp1:auto_generated.q[3]
q[4] <= dcfifo_6rp1:auto_generated.q[4]
q[5] <= dcfifo_6rp1:auto_generated.q[5]
q[6] <= dcfifo_6rp1:auto_generated.q[6]
q[7] <= dcfifo_6rp1:auto_generated.q[7]
q[8] <= dcfifo_6rp1:auto_generated.q[8]
q[9] <= dcfifo_6rp1:auto_generated.q[9]
q[10] <= dcfifo_6rp1:auto_generated.q[10]
q[11] <= dcfifo_6rp1:auto_generated.q[11]
q[12] <= dcfifo_6rp1:auto_generated.q[12]
q[13] <= dcfifo_6rp1:auto_generated.q[13]
q[14] <= dcfifo_6rp1:auto_generated.q[14]
q[15] <= dcfifo_6rp1:auto_generated.q[15]
rdclk => dcfifo_6rp1:auto_generated.rdclk
rdreq => dcfifo_6rp1:auto_generated.rdreq
wrclk => dcfifo_6rp1:auto_generated.wrclk
wrreq => dcfifo_6rp1:auto_generated.wrreq
aclr => dcfifo_6rp1:auto_generated.aclr
rdempty <= dcfifo_6rp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6rp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6rp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6rp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6rp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6rp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6rp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6rp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6rp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6rp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6rp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6rp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_6rp1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_6rp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6rp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6rp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6rp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6rp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6rp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6rp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6rp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6rp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6rp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_6rp1:auto_generated.wrusedw[10]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_8i51:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => rs_dgwp_reg[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => ws_dgrp_reg[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_8i51:fifo_ram.data_a[0]
data[1] => altsyncram_8i51:fifo_ram.data_a[1]
data[2] => altsyncram_8i51:fifo_ram.data_a[2]
data[3] => altsyncram_8i51:fifo_ram.data_a[3]
data[4] => altsyncram_8i51:fifo_ram.data_a[4]
data[5] => altsyncram_8i51:fifo_ram.data_a[5]
data[6] => altsyncram_8i51:fifo_ram.data_a[6]
data[7] => altsyncram_8i51:fifo_ram.data_a[7]
data[8] => altsyncram_8i51:fifo_ram.data_a[8]
data[9] => altsyncram_8i51:fifo_ram.data_a[9]
data[10] => altsyncram_8i51:fifo_ram.data_a[10]
data[11] => altsyncram_8i51:fifo_ram.data_a[11]
data[12] => altsyncram_8i51:fifo_ram.data_a[12]
data[13] => altsyncram_8i51:fifo_ram.data_a[13]
data[14] => altsyncram_8i51:fifo_ram.data_a[14]
data[15] => altsyncram_8i51:fifo_ram.data_a[15]
q[0] <= altsyncram_8i51:fifo_ram.q_b[0]
q[1] <= altsyncram_8i51:fifo_ram.q_b[1]
q[2] <= altsyncram_8i51:fifo_ram.q_b[2]
q[3] <= altsyncram_8i51:fifo_ram.q_b[3]
q[4] <= altsyncram_8i51:fifo_ram.q_b[4]
q[5] <= altsyncram_8i51:fifo_ram.q_b[5]
q[6] <= altsyncram_8i51:fifo_ram.q_b[6]
q[7] <= altsyncram_8i51:fifo_ram.q_b[7]
q[8] <= altsyncram_8i51:fifo_ram.q_b[8]
q[9] <= altsyncram_8i51:fifo_ram.q_b[9]
q[10] <= altsyncram_8i51:fifo_ram.q_b[10]
q[11] <= altsyncram_8i51:fifo_ram.q_b[11]
q[12] <= altsyncram_8i51:fifo_ram.q_b[12]
q[13] <= altsyncram_8i51:fifo_ram.q_b[13]
q[14] <= altsyncram_8i51:fifo_ram.q_b[14]
q[15] <= altsyncram_8i51:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_8i51:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_sld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_8i51:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_tld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_6rp1:auto_generated.data[0]
data[1] => dcfifo_6rp1:auto_generated.data[1]
data[2] => dcfifo_6rp1:auto_generated.data[2]
data[3] => dcfifo_6rp1:auto_generated.data[3]
data[4] => dcfifo_6rp1:auto_generated.data[4]
data[5] => dcfifo_6rp1:auto_generated.data[5]
data[6] => dcfifo_6rp1:auto_generated.data[6]
data[7] => dcfifo_6rp1:auto_generated.data[7]
data[8] => dcfifo_6rp1:auto_generated.data[8]
data[9] => dcfifo_6rp1:auto_generated.data[9]
data[10] => dcfifo_6rp1:auto_generated.data[10]
data[11] => dcfifo_6rp1:auto_generated.data[11]
data[12] => dcfifo_6rp1:auto_generated.data[12]
data[13] => dcfifo_6rp1:auto_generated.data[13]
data[14] => dcfifo_6rp1:auto_generated.data[14]
data[15] => dcfifo_6rp1:auto_generated.data[15]
q[0] <= dcfifo_6rp1:auto_generated.q[0]
q[1] <= dcfifo_6rp1:auto_generated.q[1]
q[2] <= dcfifo_6rp1:auto_generated.q[2]
q[3] <= dcfifo_6rp1:auto_generated.q[3]
q[4] <= dcfifo_6rp1:auto_generated.q[4]
q[5] <= dcfifo_6rp1:auto_generated.q[5]
q[6] <= dcfifo_6rp1:auto_generated.q[6]
q[7] <= dcfifo_6rp1:auto_generated.q[7]
q[8] <= dcfifo_6rp1:auto_generated.q[8]
q[9] <= dcfifo_6rp1:auto_generated.q[9]
q[10] <= dcfifo_6rp1:auto_generated.q[10]
q[11] <= dcfifo_6rp1:auto_generated.q[11]
q[12] <= dcfifo_6rp1:auto_generated.q[12]
q[13] <= dcfifo_6rp1:auto_generated.q[13]
q[14] <= dcfifo_6rp1:auto_generated.q[14]
q[15] <= dcfifo_6rp1:auto_generated.q[15]
rdclk => dcfifo_6rp1:auto_generated.rdclk
rdreq => dcfifo_6rp1:auto_generated.rdreq
wrclk => dcfifo_6rp1:auto_generated.wrclk
wrreq => dcfifo_6rp1:auto_generated.wrreq
aclr => dcfifo_6rp1:auto_generated.aclr
rdempty <= dcfifo_6rp1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6rp1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6rp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6rp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6rp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6rp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6rp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6rp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6rp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6rp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6rp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6rp1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_6rp1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_6rp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6rp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6rp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6rp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6rp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6rp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6rp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6rp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6rp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6rp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_6rp1:auto_generated.wrusedw[10]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_8i51:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[11].IN0
aclr => rs_dgwp_reg[11].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[11].IN0
aclr => ws_dgrp_reg[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_8i51:fifo_ram.data_a[0]
data[1] => altsyncram_8i51:fifo_ram.data_a[1]
data[2] => altsyncram_8i51:fifo_ram.data_a[2]
data[3] => altsyncram_8i51:fifo_ram.data_a[3]
data[4] => altsyncram_8i51:fifo_ram.data_a[4]
data[5] => altsyncram_8i51:fifo_ram.data_a[5]
data[6] => altsyncram_8i51:fifo_ram.data_a[6]
data[7] => altsyncram_8i51:fifo_ram.data_a[7]
data[8] => altsyncram_8i51:fifo_ram.data_a[8]
data[9] => altsyncram_8i51:fifo_ram.data_a[9]
data[10] => altsyncram_8i51:fifo_ram.data_a[10]
data[11] => altsyncram_8i51:fifo_ram.data_a[11]
data[12] => altsyncram_8i51:fifo_ram.data_a[12]
data[13] => altsyncram_8i51:fifo_ram.data_a[13]
data[14] => altsyncram_8i51:fifo_ram.data_a[14]
data[15] => altsyncram_8i51:fifo_ram.data_a[15]
q[0] <= altsyncram_8i51:fifo_ram.q_b[0]
q[1] <= altsyncram_8i51:fifo_ram.q_b[1]
q[2] <= altsyncram_8i51:fifo_ram.q_b[2]
q[3] <= altsyncram_8i51:fifo_ram.q_b[3]
q[4] <= altsyncram_8i51:fifo_ram.q_b[4]
q[5] <= altsyncram_8i51:fifo_ram.q_b[5]
q[6] <= altsyncram_8i51:fifo_ram.q_b[6]
q[7] <= altsyncram_8i51:fifo_ram.q_b[7]
q[8] <= altsyncram_8i51:fifo_ram.q_b[8]
q[9] <= altsyncram_8i51:fifo_ram.q_b[9]
q[10] <= altsyncram_8i51:fifo_ram.q_b[10]
q[11] <= altsyncram_8i51:fifo_ram.q_b[11]
q[12] <= altsyncram_8i51:fifo_ram.q_b[12]
q[13] <= altsyncram_8i51:fifo_ram.q_b[13]
q[14] <= altsyncram_8i51:fifo_ram.q_b[14]
q[15] <= altsyncram_8i51:fifo_ram.q_b[15]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_8i51:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_sld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_8i51:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_tld:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|altsyncram_8i51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|cmpr_c66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_6rp1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sdram_controller:sdram_ctrl|sdram_control:sdram_ctrl|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.ACLR
RESET_N => WE_N~reg0.PRESET
RESET_N => CAS_N~reg0.PRESET
RESET_N => RAS_N~reg0.PRESET
RESET_N => CS_N[0]~reg0.PRESET
RESET_N => CS_N[1]~reg0.ACLR
RESET_N => BA[0]~reg0.ACLR
RESET_N => BA[1]~reg0.ACLR
RESET_N => SA[0]~reg0.ACLR
RESET_N => SA[1]~reg0.ACLR
RESET_N => SA[2]~reg0.ACLR
RESET_N => SA[3]~reg0.ACLR
RESET_N => SA[4]~reg0.ACLR
RESET_N => SA[5]~reg0.ACLR
RESET_N => SA[6]~reg0.ACLR
RESET_N => SA[7]~reg0.ACLR
RESET_N => SA[8]~reg0.ACLR
RESET_N => SA[9]~reg0.ACLR
RESET_N => SA[10]~reg0.ACLR
RESET_N => SA[11]~reg0.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl
clock => ~NO_FANOUT~
reset_n => reset_n.IN3
select[0] => Mux0.IN1
select[0] => Mux1.IN1
select[0] => Mux2.IN1
select[0] => Mux3.IN1
select[0] => Mux4.IN1
select[0] => Mux5.IN2
select[0] => Decoder0.IN1
select[0] => Equal0.IN31
select[0] => Equal1.IN31
select[1] => Mux0.IN0
select[1] => Mux1.IN0
select[1] => Mux2.IN0
select[1] => Mux3.IN0
select[1] => Mux4.IN0
select[1] => Mux5.IN1
select[1] => Decoder0.IN0
select[1] => Equal0.IN30
select[1] => Equal1.IN30
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_red.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_green.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => i_blue.OUTPUTSELECT
select[2] => Equal0.IN29
select[2] => Equal1.IN0
select[3] => Equal0.IN28
select[3] => Equal1.IN29
start => enable.OUTPUTSELECT
width[0] => width[0].IN2
width[1] => width[1].IN2
width[2] => width[2].IN2
width[3] => width[3].IN2
width[4] => width[4].IN2
width[5] => width[5].IN2
width[6] => width[6].IN2
width[7] => width[7].IN2
width[8] => width[8].IN2
width[9] => width[9].IN2
width[10] => width[10].IN2
width[11] => width[11].IN2
width[12] => width[12].IN1
width[13] => width[13].IN1
width[14] => width[14].IN1
width[15] => width[15].IN1
height[0] => height[0].IN1
height[1] => height[1].IN1
height[2] => height[2].IN1
height[3] => height[3].IN1
height[4] => height[4].IN1
height[5] => height[5].IN1
height[6] => height[6].IN1
height[7] => height[7].IN1
height[8] => height[8].IN1
height[9] => height[9].IN1
height[10] => height[10].IN1
height[11] => height[11].IN1
height[12] => ~NO_FANOUT~
height[13] => ~NO_FANOUT~
height[14] => ~NO_FANOUT~
height[15] => ~NO_FANOUT~
in_write => in_write.IN1
in_display => Mux1.IN2
in_display => bin_display.DATAIN
in_clock => in_clock.IN3
in_red[0] => i_red.DATAA
in_red[1] => i_red.DATAA
in_red[2] => i_red.DATAA
in_red[3] => i_red.DATAA
in_red[4] => i_red.DATAA
in_red[5] => i_red.DATAA
in_red[6] => i_red.DATAA
in_red[7] => i_red.DATAA
in_red[8] => i_red.DATAA
in_red[9] => i_red.DATAA
in_green[0] => i_green.DATAA
in_green[1] => i_green.DATAA
in_green[2] => i_green.DATAA
in_green[3] => i_green.DATAA
in_green[4] => i_green.DATAA
in_green[5] => i_green.DATAA
in_green[6] => i_green.DATAA
in_green[7] => i_green.DATAA
in_green[8] => i_green.DATAA
in_green[9] => i_green.DATAA
in_blue[0] => i_blue.DATAA
in_blue[1] => i_blue.DATAA
in_blue[2] => i_blue.DATAA
in_blue[3] => i_blue.DATAA
in_blue[4] => i_blue.DATAA
in_blue[5] => i_blue.DATAA
in_blue[6] => i_blue.DATAA
in_blue[7] => i_blue.DATAA
in_blue[8] => i_blue.DATAA
in_blue[9] => i_blue.DATAA
in_gray[0] => i_red.DATAB
in_gray[0] => i_green.DATAB
in_gray[0] => i_blue.DATAB
in_gray[0] => gray.DATAB
in_gray[1] => i_red.DATAB
in_gray[1] => i_green.DATAB
in_gray[1] => i_blue.DATAB
in_gray[1] => gray.DATAB
in_gray[2] => i_red.DATAB
in_gray[2] => i_green.DATAB
in_gray[2] => i_blue.DATAB
in_gray[2] => gray.DATAB
in_gray[3] => i_red.DATAB
in_gray[3] => i_green.DATAB
in_gray[3] => i_blue.DATAB
in_gray[3] => gray.DATAB
in_gray[4] => i_red.DATAB
in_gray[4] => i_green.DATAB
in_gray[4] => i_blue.DATAB
in_gray[4] => gray.DATAB
in_gray[5] => i_red.DATAB
in_gray[5] => i_green.DATAB
in_gray[5] => i_blue.DATAB
in_gray[5] => gray.DATAB
in_gray[6] => i_red.DATAB
in_gray[6] => i_green.DATAB
in_gray[6] => i_blue.DATAB
in_gray[6] => gray.DATAB
in_gray[7] => i_red.DATAB
in_gray[7] => i_green.DATAB
in_gray[7] => i_blue.DATAB
in_gray[7] => gray.DATAB
in_gray[8] => i_red.DATAB
in_gray[8] => i_green.DATAB
in_gray[8] => i_blue.DATAB
in_gray[8] => gray.DATAB
in_gray[9] => i_red.DATAB
in_gray[9] => i_green.DATAB
in_gray[9] => i_blue.DATAB
in_gray[9] => gray.DATAB
in_done => bin_done.DATAIN
red_threshold_min[0] => red_threshold_min[0].IN1
red_threshold_min[1] => red_threshold_min[1].IN1
red_threshold_min[2] => red_threshold_min[2].IN1
red_threshold_min[3] => red_threshold_min[3].IN1
red_threshold_min[4] => red_threshold_min[4].IN1
red_threshold_min[5] => red_threshold_min[5].IN1
red_threshold_min[6] => red_threshold_min[6].IN1
red_threshold_min[7] => red_threshold_min[7].IN1
red_threshold_min[8] => red_threshold_min[8].IN1
red_threshold_min[9] => red_threshold_min[9].IN1
red_threshold_min[10] => red_threshold_min[10].IN1
red_threshold_min[11] => red_threshold_min[11].IN1
red_threshold_min[12] => red_threshold_min[12].IN1
red_threshold_min[13] => red_threshold_min[13].IN1
red_threshold_min[14] => red_threshold_min[14].IN1
red_threshold_min[15] => red_threshold_min[15].IN1
red_threshold_min[16] => red_threshold_min[16].IN1
red_threshold_min[17] => red_threshold_min[17].IN1
red_threshold_min[18] => red_threshold_min[18].IN1
red_threshold_min[19] => red_threshold_min[19].IN1
red_threshold_min[20] => red_threshold_min[20].IN1
red_threshold_min[21] => red_threshold_min[21].IN1
red_threshold_min[22] => red_threshold_min[22].IN1
red_threshold_min[23] => red_threshold_min[23].IN1
red_threshold_min[24] => red_threshold_min[24].IN1
red_threshold_min[25] => red_threshold_min[25].IN1
red_threshold_min[26] => red_threshold_min[26].IN1
red_threshold_min[27] => red_threshold_min[27].IN1
red_threshold_min[28] => red_threshold_min[28].IN1
red_threshold_min[29] => red_threshold_min[29].IN1
red_threshold_min[30] => red_threshold_min[30].IN1
red_threshold_min[31] => red_threshold_min[31].IN1
red_threshold_max[0] => red_threshold_max[0].IN1
red_threshold_max[1] => red_threshold_max[1].IN1
red_threshold_max[2] => red_threshold_max[2].IN1
red_threshold_max[3] => red_threshold_max[3].IN1
red_threshold_max[4] => red_threshold_max[4].IN1
red_threshold_max[5] => red_threshold_max[5].IN1
red_threshold_max[6] => red_threshold_max[6].IN1
red_threshold_max[7] => red_threshold_max[7].IN1
red_threshold_max[8] => red_threshold_max[8].IN1
red_threshold_max[9] => red_threshold_max[9].IN1
red_threshold_max[10] => red_threshold_max[10].IN1
red_threshold_max[11] => red_threshold_max[11].IN1
red_threshold_max[12] => red_threshold_max[12].IN1
red_threshold_max[13] => red_threshold_max[13].IN1
red_threshold_max[14] => red_threshold_max[14].IN1
red_threshold_max[15] => red_threshold_max[15].IN1
red_threshold_max[16] => red_threshold_max[16].IN1
red_threshold_max[17] => red_threshold_max[17].IN1
red_threshold_max[18] => red_threshold_max[18].IN1
red_threshold_max[19] => red_threshold_max[19].IN1
red_threshold_max[20] => red_threshold_max[20].IN1
red_threshold_max[21] => red_threshold_max[21].IN1
red_threshold_max[22] => red_threshold_max[22].IN1
red_threshold_max[23] => red_threshold_max[23].IN1
red_threshold_max[24] => red_threshold_max[24].IN1
red_threshold_max[25] => red_threshold_max[25].IN1
red_threshold_max[26] => red_threshold_max[26].IN1
red_threshold_max[27] => red_threshold_max[27].IN1
red_threshold_max[28] => red_threshold_max[28].IN1
red_threshold_max[29] => red_threshold_max[29].IN1
red_threshold_max[30] => red_threshold_max[30].IN1
red_threshold_max[31] => red_threshold_max[31].IN1
green_threshold_min[0] => green_threshold_min[0].IN1
green_threshold_min[1] => green_threshold_min[1].IN1
green_threshold_min[2] => green_threshold_min[2].IN1
green_threshold_min[3] => green_threshold_min[3].IN1
green_threshold_min[4] => green_threshold_min[4].IN1
green_threshold_min[5] => green_threshold_min[5].IN1
green_threshold_min[6] => green_threshold_min[6].IN1
green_threshold_min[7] => green_threshold_min[7].IN1
green_threshold_min[8] => green_threshold_min[8].IN1
green_threshold_min[9] => green_threshold_min[9].IN1
green_threshold_min[10] => green_threshold_min[10].IN1
green_threshold_min[11] => green_threshold_min[11].IN1
green_threshold_min[12] => green_threshold_min[12].IN1
green_threshold_min[13] => green_threshold_min[13].IN1
green_threshold_min[14] => green_threshold_min[14].IN1
green_threshold_min[15] => green_threshold_min[15].IN1
green_threshold_min[16] => green_threshold_min[16].IN1
green_threshold_min[17] => green_threshold_min[17].IN1
green_threshold_min[18] => green_threshold_min[18].IN1
green_threshold_min[19] => green_threshold_min[19].IN1
green_threshold_min[20] => green_threshold_min[20].IN1
green_threshold_min[21] => green_threshold_min[21].IN1
green_threshold_min[22] => green_threshold_min[22].IN1
green_threshold_min[23] => green_threshold_min[23].IN1
green_threshold_min[24] => green_threshold_min[24].IN1
green_threshold_min[25] => green_threshold_min[25].IN1
green_threshold_min[26] => green_threshold_min[26].IN1
green_threshold_min[27] => green_threshold_min[27].IN1
green_threshold_min[28] => green_threshold_min[28].IN1
green_threshold_min[29] => green_threshold_min[29].IN1
green_threshold_min[30] => green_threshold_min[30].IN1
green_threshold_min[31] => green_threshold_min[31].IN1
green_threshold_max[0] => green_threshold_max[0].IN1
green_threshold_max[1] => green_threshold_max[1].IN1
green_threshold_max[2] => green_threshold_max[2].IN1
green_threshold_max[3] => green_threshold_max[3].IN1
green_threshold_max[4] => green_threshold_max[4].IN1
green_threshold_max[5] => green_threshold_max[5].IN1
green_threshold_max[6] => green_threshold_max[6].IN1
green_threshold_max[7] => green_threshold_max[7].IN1
green_threshold_max[8] => green_threshold_max[8].IN1
green_threshold_max[9] => green_threshold_max[9].IN1
green_threshold_max[10] => green_threshold_max[10].IN1
green_threshold_max[11] => green_threshold_max[11].IN1
green_threshold_max[12] => green_threshold_max[12].IN1
green_threshold_max[13] => green_threshold_max[13].IN1
green_threshold_max[14] => green_threshold_max[14].IN1
green_threshold_max[15] => green_threshold_max[15].IN1
green_threshold_max[16] => green_threshold_max[16].IN1
green_threshold_max[17] => green_threshold_max[17].IN1
green_threshold_max[18] => green_threshold_max[18].IN1
green_threshold_max[19] => green_threshold_max[19].IN1
green_threshold_max[20] => green_threshold_max[20].IN1
green_threshold_max[21] => green_threshold_max[21].IN1
green_threshold_max[22] => green_threshold_max[22].IN1
green_threshold_max[23] => green_threshold_max[23].IN1
green_threshold_max[24] => green_threshold_max[24].IN1
green_threshold_max[25] => green_threshold_max[25].IN1
green_threshold_max[26] => green_threshold_max[26].IN1
green_threshold_max[27] => green_threshold_max[27].IN1
green_threshold_max[28] => green_threshold_max[28].IN1
green_threshold_max[29] => green_threshold_max[29].IN1
green_threshold_max[30] => green_threshold_max[30].IN1
green_threshold_max[31] => green_threshold_max[31].IN1
blue_threshold_min[0] => blue_threshold_min[0].IN1
blue_threshold_min[1] => blue_threshold_min[1].IN1
blue_threshold_min[2] => blue_threshold_min[2].IN1
blue_threshold_min[3] => blue_threshold_min[3].IN1
blue_threshold_min[4] => blue_threshold_min[4].IN1
blue_threshold_min[5] => blue_threshold_min[5].IN1
blue_threshold_min[6] => blue_threshold_min[6].IN1
blue_threshold_min[7] => blue_threshold_min[7].IN1
blue_threshold_min[8] => blue_threshold_min[8].IN1
blue_threshold_min[9] => blue_threshold_min[9].IN1
blue_threshold_min[10] => blue_threshold_min[10].IN1
blue_threshold_min[11] => blue_threshold_min[11].IN1
blue_threshold_min[12] => blue_threshold_min[12].IN1
blue_threshold_min[13] => blue_threshold_min[13].IN1
blue_threshold_min[14] => blue_threshold_min[14].IN1
blue_threshold_min[15] => blue_threshold_min[15].IN1
blue_threshold_min[16] => blue_threshold_min[16].IN1
blue_threshold_min[17] => blue_threshold_min[17].IN1
blue_threshold_min[18] => blue_threshold_min[18].IN1
blue_threshold_min[19] => blue_threshold_min[19].IN1
blue_threshold_min[20] => blue_threshold_min[20].IN1
blue_threshold_min[21] => blue_threshold_min[21].IN1
blue_threshold_min[22] => blue_threshold_min[22].IN1
blue_threshold_min[23] => blue_threshold_min[23].IN1
blue_threshold_min[24] => blue_threshold_min[24].IN1
blue_threshold_min[25] => blue_threshold_min[25].IN1
blue_threshold_min[26] => blue_threshold_min[26].IN1
blue_threshold_min[27] => blue_threshold_min[27].IN1
blue_threshold_min[28] => blue_threshold_min[28].IN1
blue_threshold_min[29] => blue_threshold_min[29].IN1
blue_threshold_min[30] => blue_threshold_min[30].IN1
blue_threshold_min[31] => blue_threshold_min[31].IN1
blue_threshold_max[0] => blue_threshold_max[0].IN1
blue_threshold_max[1] => blue_threshold_max[1].IN1
blue_threshold_max[2] => blue_threshold_max[2].IN1
blue_threshold_max[3] => blue_threshold_max[3].IN1
blue_threshold_max[4] => blue_threshold_max[4].IN1
blue_threshold_max[5] => blue_threshold_max[5].IN1
blue_threshold_max[6] => blue_threshold_max[6].IN1
blue_threshold_max[7] => blue_threshold_max[7].IN1
blue_threshold_max[8] => blue_threshold_max[8].IN1
blue_threshold_max[9] => blue_threshold_max[9].IN1
blue_threshold_max[10] => blue_threshold_max[10].IN1
blue_threshold_max[11] => blue_threshold_max[11].IN1
blue_threshold_max[12] => blue_threshold_max[12].IN1
blue_threshold_max[13] => blue_threshold_max[13].IN1
blue_threshold_max[14] => blue_threshold_max[14].IN1
blue_threshold_max[15] => blue_threshold_max[15].IN1
blue_threshold_max[16] => blue_threshold_max[16].IN1
blue_threshold_max[17] => blue_threshold_max[17].IN1
blue_threshold_max[18] => blue_threshold_max[18].IN1
blue_threshold_max[19] => blue_threshold_max[19].IN1
blue_threshold_max[20] => blue_threshold_max[20].IN1
blue_threshold_max[21] => blue_threshold_max[21].IN1
blue_threshold_max[22] => blue_threshold_max[22].IN1
blue_threshold_max[23] => blue_threshold_max[23].IN1
blue_threshold_max[24] => blue_threshold_max[24].IN1
blue_threshold_max[25] => blue_threshold_max[25].IN1
blue_threshold_max[26] => blue_threshold_max[26].IN1
blue_threshold_max[27] => blue_threshold_max[27].IN1
blue_threshold_max[28] => blue_threshold_max[28].IN1
blue_threshold_max[29] => blue_threshold_max[29].IN1
blue_threshold_max[30] => blue_threshold_max[30].IN1
blue_threshold_max[31] => blue_threshold_max[31].IN1
out_write <= write.DB_MAX_OUTPUT_PORT_TYPE
out_display <= display.DB_MAX_OUTPUT_PORT_TYPE
out_clock <= in_clock.DB_MAX_OUTPUT_PORT_TYPE
out_red[0] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[1] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[2] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[3] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[4] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[5] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[6] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[7] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[8] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_red[9] <= out_red.DB_MAX_OUTPUT_PORT_TYPE
out_green[0] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[1] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[2] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[3] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[4] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[5] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[6] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[7] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[8] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_green[9] <= out_green.DB_MAX_OUTPUT_PORT_TYPE
out_blue[0] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[1] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[2] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[3] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[4] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[5] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[6] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[7] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[8] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_blue[9] <= out_blue.DB_MAX_OUTPUT_PORT_TYPE
out_gray[0] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[1] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[2] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[3] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[4] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[5] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[6] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[7] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[8] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_gray[9] <= out_gray.DB_MAX_OUTPUT_PORT_TYPE
out_done <= out_done.DB_MAX_OUTPUT_PORT_TYPE
out_locator_clock <= counter:stream_counter.out_clock
out_locator_write <= counter:stream_counter.out_write
out_locator_pixel[0] <= counter:stream_counter.out_data
out_locator_pixel[1] <= counter:stream_counter.out_data
out_locator_pixel[2] <= counter:stream_counter.out_data
out_locator_x[0] <= counter:stream_counter.out_x
out_locator_x[1] <= counter:stream_counter.out_x
out_locator_x[2] <= counter:stream_counter.out_x
out_locator_x[3] <= counter:stream_counter.out_x
out_locator_x[4] <= counter:stream_counter.out_x
out_locator_x[5] <= counter:stream_counter.out_x
out_locator_x[6] <= counter:stream_counter.out_x
out_locator_x[7] <= counter:stream_counter.out_x
out_locator_x[8] <= counter:stream_counter.out_x
out_locator_x[9] <= counter:stream_counter.out_x
out_locator_x[10] <= counter:stream_counter.out_x
out_locator_x[11] <= counter:stream_counter.out_x
out_locator_y[0] <= counter:stream_counter.out_y
out_locator_y[1] <= counter:stream_counter.out_y
out_locator_y[2] <= counter:stream_counter.out_y
out_locator_y[3] <= counter:stream_counter.out_y
out_locator_y[4] <= counter:stream_counter.out_y
out_locator_y[5] <= counter:stream_counter.out_y
out_locator_y[6] <= counter:stream_counter.out_y
out_locator_y[7] <= counter:stream_counter.out_y
out_locator_y[8] <= counter:stream_counter.out_y
out_locator_y[9] <= counter:stream_counter.out_y
out_locator_y[10] <= counter:stream_counter.out_y
out_locator_y[11] <= counter:stream_counter.out_y
out_locator_done <= counter:stream_counter.out_done


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|RGB2BIN:u999
clock => blue_bit.CLK
clock => green_bit.CLK
clock => red_bit.CLK
clock => valid_bit.CLK
reset_n => valid_bit.OUTPUTSELECT
reset_n => red_bit.OUTPUTSELECT
reset_n => green_bit.OUTPUTSELECT
reset_n => blue_bit.OUTPUTSELECT
in_red[0] => LessThan0.IN10
in_red[0] => LessThan3.IN10
in_red[0] => LessThan6.IN10
in_red[0] => LessThan9.IN10
in_red[0] => LessThan12.IN10
in_red[0] => LessThan15.IN10
in_red[1] => LessThan0.IN9
in_red[1] => LessThan3.IN9
in_red[1] => LessThan6.IN9
in_red[1] => LessThan9.IN9
in_red[1] => LessThan12.IN9
in_red[1] => LessThan15.IN9
in_red[2] => LessThan0.IN8
in_red[2] => LessThan3.IN8
in_red[2] => LessThan6.IN8
in_red[2] => LessThan9.IN8
in_red[2] => LessThan12.IN8
in_red[2] => LessThan15.IN8
in_red[3] => LessThan0.IN7
in_red[3] => LessThan3.IN7
in_red[3] => LessThan6.IN7
in_red[3] => LessThan9.IN7
in_red[3] => LessThan12.IN7
in_red[3] => LessThan15.IN7
in_red[4] => LessThan0.IN6
in_red[4] => LessThan3.IN6
in_red[4] => LessThan6.IN6
in_red[4] => LessThan9.IN6
in_red[4] => LessThan12.IN6
in_red[4] => LessThan15.IN6
in_red[5] => LessThan0.IN5
in_red[5] => LessThan3.IN5
in_red[5] => LessThan6.IN5
in_red[5] => LessThan9.IN5
in_red[5] => LessThan12.IN5
in_red[5] => LessThan15.IN5
in_red[6] => LessThan0.IN4
in_red[6] => LessThan3.IN4
in_red[6] => LessThan6.IN4
in_red[6] => LessThan9.IN4
in_red[6] => LessThan12.IN4
in_red[6] => LessThan15.IN4
in_red[7] => LessThan0.IN3
in_red[7] => LessThan3.IN3
in_red[7] => LessThan6.IN3
in_red[7] => LessThan9.IN3
in_red[7] => LessThan12.IN3
in_red[7] => LessThan15.IN3
in_red[8] => LessThan0.IN2
in_red[8] => LessThan3.IN2
in_red[8] => LessThan6.IN2
in_red[8] => LessThan9.IN2
in_red[8] => LessThan12.IN2
in_red[8] => LessThan15.IN2
in_red[9] => LessThan0.IN1
in_red[9] => LessThan3.IN1
in_red[9] => LessThan6.IN1
in_red[9] => LessThan9.IN1
in_red[9] => LessThan12.IN1
in_red[9] => LessThan15.IN1
in_green[0] => LessThan1.IN10
in_green[0] => LessThan4.IN10
in_green[0] => LessThan7.IN10
in_green[0] => LessThan10.IN10
in_green[0] => LessThan13.IN10
in_green[0] => LessThan16.IN10
in_green[1] => LessThan1.IN9
in_green[1] => LessThan4.IN9
in_green[1] => LessThan7.IN9
in_green[1] => LessThan10.IN9
in_green[1] => LessThan13.IN9
in_green[1] => LessThan16.IN9
in_green[2] => LessThan1.IN8
in_green[2] => LessThan4.IN8
in_green[2] => LessThan7.IN8
in_green[2] => LessThan10.IN8
in_green[2] => LessThan13.IN8
in_green[2] => LessThan16.IN8
in_green[3] => LessThan1.IN7
in_green[3] => LessThan4.IN7
in_green[3] => LessThan7.IN7
in_green[3] => LessThan10.IN7
in_green[3] => LessThan13.IN7
in_green[3] => LessThan16.IN7
in_green[4] => LessThan1.IN6
in_green[4] => LessThan4.IN6
in_green[4] => LessThan7.IN6
in_green[4] => LessThan10.IN6
in_green[4] => LessThan13.IN6
in_green[4] => LessThan16.IN6
in_green[5] => LessThan1.IN5
in_green[5] => LessThan4.IN5
in_green[5] => LessThan7.IN5
in_green[5] => LessThan10.IN5
in_green[5] => LessThan13.IN5
in_green[5] => LessThan16.IN5
in_green[6] => LessThan1.IN4
in_green[6] => LessThan4.IN4
in_green[6] => LessThan7.IN4
in_green[6] => LessThan10.IN4
in_green[6] => LessThan13.IN4
in_green[6] => LessThan16.IN4
in_green[7] => LessThan1.IN3
in_green[7] => LessThan4.IN3
in_green[7] => LessThan7.IN3
in_green[7] => LessThan10.IN3
in_green[7] => LessThan13.IN3
in_green[7] => LessThan16.IN3
in_green[8] => LessThan1.IN2
in_green[8] => LessThan4.IN2
in_green[8] => LessThan7.IN2
in_green[8] => LessThan10.IN2
in_green[8] => LessThan13.IN2
in_green[8] => LessThan16.IN2
in_green[9] => LessThan1.IN1
in_green[9] => LessThan4.IN1
in_green[9] => LessThan7.IN1
in_green[9] => LessThan10.IN1
in_green[9] => LessThan13.IN1
in_green[9] => LessThan16.IN1
in_blue[0] => LessThan2.IN10
in_blue[0] => LessThan5.IN10
in_blue[0] => LessThan8.IN10
in_blue[0] => LessThan11.IN10
in_blue[0] => LessThan14.IN10
in_blue[0] => LessThan17.IN10
in_blue[1] => LessThan2.IN9
in_blue[1] => LessThan5.IN9
in_blue[1] => LessThan8.IN9
in_blue[1] => LessThan11.IN9
in_blue[1] => LessThan14.IN9
in_blue[1] => LessThan17.IN9
in_blue[2] => LessThan2.IN8
in_blue[2] => LessThan5.IN8
in_blue[2] => LessThan8.IN8
in_blue[2] => LessThan11.IN8
in_blue[2] => LessThan14.IN8
in_blue[2] => LessThan17.IN8
in_blue[3] => LessThan2.IN7
in_blue[3] => LessThan5.IN7
in_blue[3] => LessThan8.IN7
in_blue[3] => LessThan11.IN7
in_blue[3] => LessThan14.IN7
in_blue[3] => LessThan17.IN7
in_blue[4] => LessThan2.IN6
in_blue[4] => LessThan5.IN6
in_blue[4] => LessThan8.IN6
in_blue[4] => LessThan11.IN6
in_blue[4] => LessThan14.IN6
in_blue[4] => LessThan17.IN6
in_blue[5] => LessThan2.IN5
in_blue[5] => LessThan5.IN5
in_blue[5] => LessThan8.IN5
in_blue[5] => LessThan11.IN5
in_blue[5] => LessThan14.IN5
in_blue[5] => LessThan17.IN5
in_blue[6] => LessThan2.IN4
in_blue[6] => LessThan5.IN4
in_blue[6] => LessThan8.IN4
in_blue[6] => LessThan11.IN4
in_blue[6] => LessThan14.IN4
in_blue[6] => LessThan17.IN4
in_blue[7] => LessThan2.IN3
in_blue[7] => LessThan5.IN3
in_blue[7] => LessThan8.IN3
in_blue[7] => LessThan11.IN3
in_blue[7] => LessThan14.IN3
in_blue[7] => LessThan17.IN3
in_blue[8] => LessThan2.IN2
in_blue[8] => LessThan5.IN2
in_blue[8] => LessThan8.IN2
in_blue[8] => LessThan11.IN2
in_blue[8] => LessThan14.IN2
in_blue[8] => LessThan17.IN2
in_blue[9] => LessThan2.IN1
in_blue[9] => LessThan5.IN1
in_blue[9] => LessThan8.IN1
in_blue[9] => LessThan11.IN1
in_blue[9] => LessThan14.IN1
in_blue[9] => LessThan17.IN1
in_valid => valid_bit.DATAB
in_red_threshold_min[0] => LessThan2.IN20
in_red_threshold_min[1] => LessThan2.IN19
in_red_threshold_min[2] => LessThan2.IN18
in_red_threshold_min[3] => LessThan2.IN17
in_red_threshold_min[4] => LessThan2.IN16
in_red_threshold_min[5] => LessThan2.IN15
in_red_threshold_min[6] => LessThan2.IN14
in_red_threshold_min[7] => LessThan2.IN13
in_red_threshold_min[8] => LessThan2.IN12
in_red_threshold_min[9] => LessThan2.IN11
in_red_threshold_min[10] => LessThan1.IN20
in_red_threshold_min[11] => LessThan1.IN19
in_red_threshold_min[12] => LessThan1.IN18
in_red_threshold_min[13] => LessThan1.IN17
in_red_threshold_min[14] => LessThan1.IN16
in_red_threshold_min[15] => LessThan1.IN15
in_red_threshold_min[16] => LessThan1.IN14
in_red_threshold_min[17] => LessThan1.IN13
in_red_threshold_min[18] => LessThan1.IN12
in_red_threshold_min[19] => LessThan1.IN11
in_red_threshold_min[20] => LessThan0.IN20
in_red_threshold_min[21] => LessThan0.IN19
in_red_threshold_min[22] => LessThan0.IN18
in_red_threshold_min[23] => LessThan0.IN17
in_red_threshold_min[24] => LessThan0.IN16
in_red_threshold_min[25] => LessThan0.IN15
in_red_threshold_min[26] => LessThan0.IN14
in_red_threshold_min[27] => LessThan0.IN13
in_red_threshold_min[28] => LessThan0.IN12
in_red_threshold_min[29] => LessThan0.IN11
in_red_threshold_min[30] => ~NO_FANOUT~
in_red_threshold_min[31] => ~NO_FANOUT~
in_red_threshold_max[0] => LessThan5.IN20
in_red_threshold_max[1] => LessThan5.IN19
in_red_threshold_max[2] => LessThan5.IN18
in_red_threshold_max[3] => LessThan5.IN17
in_red_threshold_max[4] => LessThan5.IN16
in_red_threshold_max[5] => LessThan5.IN15
in_red_threshold_max[6] => LessThan5.IN14
in_red_threshold_max[7] => LessThan5.IN13
in_red_threshold_max[8] => LessThan5.IN12
in_red_threshold_max[9] => LessThan5.IN11
in_red_threshold_max[10] => LessThan4.IN20
in_red_threshold_max[11] => LessThan4.IN19
in_red_threshold_max[12] => LessThan4.IN18
in_red_threshold_max[13] => LessThan4.IN17
in_red_threshold_max[14] => LessThan4.IN16
in_red_threshold_max[15] => LessThan4.IN15
in_red_threshold_max[16] => LessThan4.IN14
in_red_threshold_max[17] => LessThan4.IN13
in_red_threshold_max[18] => LessThan4.IN12
in_red_threshold_max[19] => LessThan4.IN11
in_red_threshold_max[20] => LessThan3.IN20
in_red_threshold_max[21] => LessThan3.IN19
in_red_threshold_max[22] => LessThan3.IN18
in_red_threshold_max[23] => LessThan3.IN17
in_red_threshold_max[24] => LessThan3.IN16
in_red_threshold_max[25] => LessThan3.IN15
in_red_threshold_max[26] => LessThan3.IN14
in_red_threshold_max[27] => LessThan3.IN13
in_red_threshold_max[28] => LessThan3.IN12
in_red_threshold_max[29] => LessThan3.IN11
in_red_threshold_max[30] => ~NO_FANOUT~
in_red_threshold_max[31] => ~NO_FANOUT~
in_green_threshold_min[0] => LessThan8.IN20
in_green_threshold_min[1] => LessThan8.IN19
in_green_threshold_min[2] => LessThan8.IN18
in_green_threshold_min[3] => LessThan8.IN17
in_green_threshold_min[4] => LessThan8.IN16
in_green_threshold_min[5] => LessThan8.IN15
in_green_threshold_min[6] => LessThan8.IN14
in_green_threshold_min[7] => LessThan8.IN13
in_green_threshold_min[8] => LessThan8.IN12
in_green_threshold_min[9] => LessThan8.IN11
in_green_threshold_min[10] => LessThan7.IN20
in_green_threshold_min[11] => LessThan7.IN19
in_green_threshold_min[12] => LessThan7.IN18
in_green_threshold_min[13] => LessThan7.IN17
in_green_threshold_min[14] => LessThan7.IN16
in_green_threshold_min[15] => LessThan7.IN15
in_green_threshold_min[16] => LessThan7.IN14
in_green_threshold_min[17] => LessThan7.IN13
in_green_threshold_min[18] => LessThan7.IN12
in_green_threshold_min[19] => LessThan7.IN11
in_green_threshold_min[20] => LessThan6.IN20
in_green_threshold_min[21] => LessThan6.IN19
in_green_threshold_min[22] => LessThan6.IN18
in_green_threshold_min[23] => LessThan6.IN17
in_green_threshold_min[24] => LessThan6.IN16
in_green_threshold_min[25] => LessThan6.IN15
in_green_threshold_min[26] => LessThan6.IN14
in_green_threshold_min[27] => LessThan6.IN13
in_green_threshold_min[28] => LessThan6.IN12
in_green_threshold_min[29] => LessThan6.IN11
in_green_threshold_min[30] => ~NO_FANOUT~
in_green_threshold_min[31] => ~NO_FANOUT~
in_green_threshold_max[0] => LessThan11.IN20
in_green_threshold_max[1] => LessThan11.IN19
in_green_threshold_max[2] => LessThan11.IN18
in_green_threshold_max[3] => LessThan11.IN17
in_green_threshold_max[4] => LessThan11.IN16
in_green_threshold_max[5] => LessThan11.IN15
in_green_threshold_max[6] => LessThan11.IN14
in_green_threshold_max[7] => LessThan11.IN13
in_green_threshold_max[8] => LessThan11.IN12
in_green_threshold_max[9] => LessThan11.IN11
in_green_threshold_max[10] => LessThan10.IN20
in_green_threshold_max[11] => LessThan10.IN19
in_green_threshold_max[12] => LessThan10.IN18
in_green_threshold_max[13] => LessThan10.IN17
in_green_threshold_max[14] => LessThan10.IN16
in_green_threshold_max[15] => LessThan10.IN15
in_green_threshold_max[16] => LessThan10.IN14
in_green_threshold_max[17] => LessThan10.IN13
in_green_threshold_max[18] => LessThan10.IN12
in_green_threshold_max[19] => LessThan10.IN11
in_green_threshold_max[20] => LessThan9.IN20
in_green_threshold_max[21] => LessThan9.IN19
in_green_threshold_max[22] => LessThan9.IN18
in_green_threshold_max[23] => LessThan9.IN17
in_green_threshold_max[24] => LessThan9.IN16
in_green_threshold_max[25] => LessThan9.IN15
in_green_threshold_max[26] => LessThan9.IN14
in_green_threshold_max[27] => LessThan9.IN13
in_green_threshold_max[28] => LessThan9.IN12
in_green_threshold_max[29] => LessThan9.IN11
in_green_threshold_max[30] => ~NO_FANOUT~
in_green_threshold_max[31] => ~NO_FANOUT~
in_blue_threshold_min[0] => LessThan14.IN20
in_blue_threshold_min[1] => LessThan14.IN19
in_blue_threshold_min[2] => LessThan14.IN18
in_blue_threshold_min[3] => LessThan14.IN17
in_blue_threshold_min[4] => LessThan14.IN16
in_blue_threshold_min[5] => LessThan14.IN15
in_blue_threshold_min[6] => LessThan14.IN14
in_blue_threshold_min[7] => LessThan14.IN13
in_blue_threshold_min[8] => LessThan14.IN12
in_blue_threshold_min[9] => LessThan14.IN11
in_blue_threshold_min[10] => LessThan13.IN20
in_blue_threshold_min[11] => LessThan13.IN19
in_blue_threshold_min[12] => LessThan13.IN18
in_blue_threshold_min[13] => LessThan13.IN17
in_blue_threshold_min[14] => LessThan13.IN16
in_blue_threshold_min[15] => LessThan13.IN15
in_blue_threshold_min[16] => LessThan13.IN14
in_blue_threshold_min[17] => LessThan13.IN13
in_blue_threshold_min[18] => LessThan13.IN12
in_blue_threshold_min[19] => LessThan13.IN11
in_blue_threshold_min[20] => LessThan12.IN20
in_blue_threshold_min[21] => LessThan12.IN19
in_blue_threshold_min[22] => LessThan12.IN18
in_blue_threshold_min[23] => LessThan12.IN17
in_blue_threshold_min[24] => LessThan12.IN16
in_blue_threshold_min[25] => LessThan12.IN15
in_blue_threshold_min[26] => LessThan12.IN14
in_blue_threshold_min[27] => LessThan12.IN13
in_blue_threshold_min[28] => LessThan12.IN12
in_blue_threshold_min[29] => LessThan12.IN11
in_blue_threshold_min[30] => ~NO_FANOUT~
in_blue_threshold_min[31] => ~NO_FANOUT~
in_blue_threshold_max[0] => LessThan17.IN20
in_blue_threshold_max[1] => LessThan17.IN19
in_blue_threshold_max[2] => LessThan17.IN18
in_blue_threshold_max[3] => LessThan17.IN17
in_blue_threshold_max[4] => LessThan17.IN16
in_blue_threshold_max[5] => LessThan17.IN15
in_blue_threshold_max[6] => LessThan17.IN14
in_blue_threshold_max[7] => LessThan17.IN13
in_blue_threshold_max[8] => LessThan17.IN12
in_blue_threshold_max[9] => LessThan17.IN11
in_blue_threshold_max[10] => LessThan16.IN20
in_blue_threshold_max[11] => LessThan16.IN19
in_blue_threshold_max[12] => LessThan16.IN18
in_blue_threshold_max[13] => LessThan16.IN17
in_blue_threshold_max[14] => LessThan16.IN16
in_blue_threshold_max[15] => LessThan16.IN15
in_blue_threshold_max[16] => LessThan16.IN14
in_blue_threshold_max[17] => LessThan16.IN13
in_blue_threshold_max[18] => LessThan16.IN12
in_blue_threshold_max[19] => LessThan16.IN11
in_blue_threshold_max[20] => LessThan15.IN20
in_blue_threshold_max[21] => LessThan15.IN19
in_blue_threshold_max[22] => LessThan15.IN18
in_blue_threshold_max[23] => LessThan15.IN17
in_blue_threshold_max[24] => LessThan15.IN16
in_blue_threshold_max[25] => LessThan15.IN15
in_blue_threshold_max[26] => LessThan15.IN14
in_blue_threshold_max[27] => LessThan15.IN13
in_blue_threshold_max[28] => LessThan15.IN12
in_blue_threshold_max[29] => LessThan15.IN11
in_blue_threshold_max[30] => ~NO_FANOUT~
in_blue_threshold_max[31] => ~NO_FANOUT~
out_red_threshold <= red_bit.DB_MAX_OUTPUT_PORT_TYPE
out_green_threshold <= green_bit.DB_MAX_OUTPUT_PORT_TYPE
out_blue_threshold <= blue_bit.DB_MAX_OUTPUT_PORT_TYPE
out_gray_threshold <= out_gray_threshold.DB_MAX_OUTPUT_PORT_TYPE
out_valid_threshold <= valid_bit.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros
clock => clock.IN1
reset_n => reset_n.IN1
width[0] => width[0].IN1
width[1] => width[1].IN1
width[2] => width[2].IN1
width[3] => width[3].IN1
width[4] => width[4].IN1
width[5] => width[5].IN1
width[6] => width[6].IN1
width[7] => width[7].IN1
width[8] => width[8].IN1
width[9] => width[9].IN1
width[10] => width[10].IN1
width[11] => width[11].IN1
width[12] => width[12].IN1
width[13] => width[13].IN1
width[14] => width[14].IN1
width[15] => width[15].IN1
in_write => in_write.IN1
in_pixel[0] => in_pixel[0].IN1
in_pixel[1] => in_pixel[1].IN1
in_pixel[2] => in_pixel[2].IN1
out_read <= fifo3x3:fifo.valid
out_pixel[0] <= out_pixel.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[1] <= out_pixel.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[2] <= out_pixel.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo
clock => clock.IN5
reset_n => reset_n.IN2
width[0] => Add0.IN32
width[1] => Add0.IN31
width[2] => Add0.IN30
width[3] => Add0.IN29
width[4] => Add0.IN28
width[5] => Add0.IN27
width[6] => Add0.IN26
width[7] => Add0.IN25
width[8] => Add0.IN24
width[9] => Add0.IN23
width[10] => Add0.IN22
width[11] => Add0.IN21
width[12] => Add0.IN20
width[13] => Add0.IN19
width[14] => Add0.IN18
width[15] => Add0.IN17
read => read.IN5
pi[0] => net_out[0][0].IN1
pi[1] => net_out[0][1].IN1
pi[2] => net_out[0][2].IN1
po00[0] <= register3:rbuffer[2].regs.q2
po00[1] <= register3:rbuffer[2].regs.q2
po00[2] <= register3:rbuffer[2].regs.q2
po01[0] <= register3:rbuffer[2].regs.q1
po01[1] <= register3:rbuffer[2].regs.q1
po01[2] <= register3:rbuffer[2].regs.q1
po02[0] <= register3:rbuffer[2].regs.q0
po02[1] <= register3:rbuffer[2].regs.q0
po02[2] <= register3:rbuffer[2].regs.q0
po10[0] <= net_o2[1][0].DB_MAX_OUTPUT_PORT_TYPE
po10[1] <= net_o2[1][1].DB_MAX_OUTPUT_PORT_TYPE
po10[2] <= net_o2[1][2].DB_MAX_OUTPUT_PORT_TYPE
po11[0] <= register3:rbuffer[1].regs.q1
po11[1] <= register3:rbuffer[1].regs.q1
po11[2] <= register3:rbuffer[1].regs.q1
po12[0] <= register3:rbuffer[1].regs.q0
po12[1] <= register3:rbuffer[1].regs.q0
po12[2] <= register3:rbuffer[1].regs.q0
po20[0] <= net_o2[0][0].DB_MAX_OUTPUT_PORT_TYPE
po20[1] <= net_o2[0][1].DB_MAX_OUTPUT_PORT_TYPE
po20[2] <= net_o2[0][2].DB_MAX_OUTPUT_PORT_TYPE
po21[0] <= register3:rbuffer[0].regs.q1
po21[1] <= register3:rbuffer[0].regs.q1
po21[2] <= register3:rbuffer[0].regs.q1
po22[0] <= register3:rbuffer[0].regs.q0
po22[1] <= register3:rbuffer[0].regs.q0
po22[2] <= register3:rbuffer[0].regs.q0
valid <= _valid.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf
clk => clk.IN1
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
enable => enable.IN3
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
size[0] => Add1.IN32
size[1] => Add1.IN31
size[2] => Add1.IN30
size[3] => Add1.IN29
size[4] => Add1.IN28
size[5] => Add1.IN27
size[6] => Add1.IN26
size[7] => Add1.IN25
size[8] => Add1.IN24
size[9] => Add1.IN23
size[10] => Add1.IN22
size[11] => Add1.IN21
size[12] => Add1.IN20
size[13] => Add1.IN19
size[14] => Add1.IN18
size[15] => Add1.IN17
data_out[0] <= ff_ram:mem.data_out
data_out[1] <= ff_ram:mem.data_out
data_out[2] <= ff_ram:mem.data_out


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[1].ffbuf|ff_ram:mem
clock => data.we_a.CLK
clock => data.waddr_a[11].CLK
clock => data.waddr_a[10].CLK
clock => data.waddr_a[9].CLK
clock => data.waddr_a[8].CLK
clock => data.waddr_a[7].CLK
clock => data.waddr_a[6].CLK
clock => data.waddr_a[5].CLK
clock => data.waddr_a[4].CLK
clock => data.waddr_a[3].CLK
clock => data.waddr_a[2].CLK
clock => data.waddr_a[1].CLK
clock => data.waddr_a[0].CLK
clock => data.data_a[2].CLK
clock => data.data_a[1].CLK
clock => data.data_a[0].CLK
clock => _data_out[0].CLK
clock => _data_out[1].CLK
clock => _data_out[2].CLK
clock => data.CLK0
enable => data.OUTPUTSELECT
enable => _data_out[0].ENA
enable => _data_out[1].ENA
enable => _data_out[2].ENA
address_write[0] => data.waddr_a[0].DATAIN
address_write[0] => data.WADDR
address_write[1] => data.waddr_a[1].DATAIN
address_write[1] => data.WADDR1
address_write[2] => data.waddr_a[2].DATAIN
address_write[2] => data.WADDR2
address_write[3] => data.waddr_a[3].DATAIN
address_write[3] => data.WADDR3
address_write[4] => data.waddr_a[4].DATAIN
address_write[4] => data.WADDR4
address_write[5] => data.waddr_a[5].DATAIN
address_write[5] => data.WADDR5
address_write[6] => data.waddr_a[6].DATAIN
address_write[6] => data.WADDR6
address_write[7] => data.waddr_a[7].DATAIN
address_write[7] => data.WADDR7
address_write[8] => data.waddr_a[8].DATAIN
address_write[8] => data.WADDR8
address_write[9] => data.waddr_a[9].DATAIN
address_write[9] => data.WADDR9
address_write[10] => data.waddr_a[10].DATAIN
address_write[10] => data.WADDR10
address_write[11] => data.waddr_a[11].DATAIN
address_write[11] => data.WADDR11
write => data.DATAB
data_in[0] => data.data_a[0].DATAIN
data_in[0] => data.DATAIN
data_in[1] => data.data_a[1].DATAIN
data_in[1] => data.DATAIN1
data_in[2] => data.data_a[2].DATAIN
data_in[2] => data.DATAIN2
address_read[0] => data.RADDR
address_read[1] => data.RADDR1
address_read[2] => data.RADDR2
address_read[3] => data.RADDR3
address_read[4] => data.RADDR4
address_read[5] => data.RADDR5
address_read[6] => data.RADDR6
address_read[7] => data.RADDR7
address_read[8] => data.RADDR8
address_read[9] => data.RADDR9
address_read[10] => data.RADDR10
address_read[11] => data.RADDR11
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
data_out[0] <= _data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= _data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= _data_out[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf
clk => clk.IN1
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => write_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
reset_n => read_pointer.OUTPUTSELECT
enable => enable.IN3
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
size[0] => Add1.IN32
size[1] => Add1.IN31
size[2] => Add1.IN30
size[3] => Add1.IN29
size[4] => Add1.IN28
size[5] => Add1.IN27
size[6] => Add1.IN26
size[7] => Add1.IN25
size[8] => Add1.IN24
size[9] => Add1.IN23
size[10] => Add1.IN22
size[11] => Add1.IN21
size[12] => Add1.IN20
size[13] => Add1.IN19
size[14] => Add1.IN18
size[15] => Add1.IN17
data_out[0] <= ff_ram:mem.data_out
data_out[1] <= ff_ram:mem.data_out
data_out[2] <= ff_ram:mem.data_out


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|fifo_prg:fbuffer[2].ffbuf|ff_ram:mem
clock => data.we_a.CLK
clock => data.waddr_a[11].CLK
clock => data.waddr_a[10].CLK
clock => data.waddr_a[9].CLK
clock => data.waddr_a[8].CLK
clock => data.waddr_a[7].CLK
clock => data.waddr_a[6].CLK
clock => data.waddr_a[5].CLK
clock => data.waddr_a[4].CLK
clock => data.waddr_a[3].CLK
clock => data.waddr_a[2].CLK
clock => data.waddr_a[1].CLK
clock => data.waddr_a[0].CLK
clock => data.data_a[2].CLK
clock => data.data_a[1].CLK
clock => data.data_a[0].CLK
clock => _data_out[0].CLK
clock => _data_out[1].CLK
clock => _data_out[2].CLK
clock => data.CLK0
enable => data.OUTPUTSELECT
enable => _data_out[0].ENA
enable => _data_out[1].ENA
enable => _data_out[2].ENA
address_write[0] => data.waddr_a[0].DATAIN
address_write[0] => data.WADDR
address_write[1] => data.waddr_a[1].DATAIN
address_write[1] => data.WADDR1
address_write[2] => data.waddr_a[2].DATAIN
address_write[2] => data.WADDR2
address_write[3] => data.waddr_a[3].DATAIN
address_write[3] => data.WADDR3
address_write[4] => data.waddr_a[4].DATAIN
address_write[4] => data.WADDR4
address_write[5] => data.waddr_a[5].DATAIN
address_write[5] => data.WADDR5
address_write[6] => data.waddr_a[6].DATAIN
address_write[6] => data.WADDR6
address_write[7] => data.waddr_a[7].DATAIN
address_write[7] => data.WADDR7
address_write[8] => data.waddr_a[8].DATAIN
address_write[8] => data.WADDR8
address_write[9] => data.waddr_a[9].DATAIN
address_write[9] => data.WADDR9
address_write[10] => data.waddr_a[10].DATAIN
address_write[10] => data.WADDR10
address_write[11] => data.waddr_a[11].DATAIN
address_write[11] => data.WADDR11
write => data.DATAB
data_in[0] => data.data_a[0].DATAIN
data_in[0] => data.DATAIN
data_in[1] => data.data_a[1].DATAIN
data_in[1] => data.DATAIN1
data_in[2] => data.data_a[2].DATAIN
data_in[2] => data.DATAIN2
address_read[0] => data.RADDR
address_read[1] => data.RADDR1
address_read[2] => data.RADDR2
address_read[3] => data.RADDR3
address_read[4] => data.RADDR4
address_read[5] => data.RADDR5
address_read[6] => data.RADDR6
address_read[7] => data.RADDR7
address_read[8] => data.RADDR8
address_read[9] => data.RADDR9
address_read[10] => data.RADDR10
address_read[11] => data.RADDR11
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
read => _data_out.OUTPUTSELECT
data_out[0] <= _data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= _data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= _data_out[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs
clock => clock.IN3
enable => enable.IN3
d[0] => net_i[0][0].IN1
d[1] => net_i[0][1].IN1
d[2] => net_i[0][2].IN1
q0[0] <= net_o[0][0].DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= net_o[0][1].DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= net_o[0][2].DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= net_o[1][0].DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= net_o[1][1].DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= net_o[1][2].DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= register1:rbuff[2].regs.q
q2[1] <= register1:rbuff[2].regs.q
q2[2] <= register1:rbuff[2].regs.q


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[0].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[1].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[0].regs|register1:rbuff[2].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs
clock => clock.IN3
enable => enable.IN3
d[0] => net_i[0][0].IN1
d[1] => net_i[0][1].IN1
d[2] => net_i[0][2].IN1
q0[0] <= net_o[0][0].DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= net_o[0][1].DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= net_o[0][2].DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= net_o[1][0].DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= net_o[1][1].DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= net_o[1][2].DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= register1:rbuff[2].regs.q
q2[1] <= register1:rbuff[2].regs.q
q2[2] <= register1:rbuff[2].regs.q


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[0].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[1].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[1].regs|register1:rbuff[2].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs
clock => clock.IN3
enable => enable.IN3
d[0] => net_i[0][0].IN1
d[1] => net_i[0][1].IN1
d[2] => net_i[0][2].IN1
q0[0] <= net_o[0][0].DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= net_o[0][1].DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= net_o[0][2].DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= net_o[1][0].DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= net_o[1][1].DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= net_o[1][2].DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= register1:rbuff[2].regs.q
q2[1] <= register1:rbuff[2].regs.q
q2[2] <= register1:rbuff[2].regs.q


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[0].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[1].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|erosion:eros|fifo3x3:fifo|register3:rbuffer[2].regs|register1:rbuff[2].regs
clock => _q[0].CLK
clock => _q[1].CLK
clock => _q[2].CLK
enable => _q[0].ENA
enable => _q[1].ENA
enable => _q[2].ENA
d[0] => _q[0].DATAIN
d[1] => _q[1].DATAIN
d[2] => _q[2].DATAIN
q[0] <= _q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= _q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= _q[2].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|sensor_controller:sensor_ctrl|counter:stream_counter
clock => done.CLK
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => y[8].CLK
clock => y[9].CLK
clock => y[10].CLK
clock => y[11].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
clock => x[8].CLK
clock => x[9].CLK
clock => x[10].CLK
clock => x[11].CLK
clock => data[0].CLK
clock => data[1].CLK
clock => data[2].CLK
clock => write.CLK
clock => HEIGHT[0].CLK
clock => HEIGHT[1].CLK
clock => HEIGHT[2].CLK
clock => HEIGHT[3].CLK
clock => HEIGHT[4].CLK
clock => HEIGHT[5].CLK
clock => HEIGHT[6].CLK
clock => HEIGHT[7].CLK
clock => HEIGHT[8].CLK
clock => HEIGHT[9].CLK
clock => HEIGHT[10].CLK
clock => HEIGHT[11].CLK
clock => WIDTH[0].CLK
clock => WIDTH[1].CLK
clock => WIDTH[2].CLK
clock => WIDTH[3].CLK
clock => WIDTH[4].CLK
clock => WIDTH[5].CLK
clock => WIDTH[6].CLK
clock => WIDTH[7].CLK
clock => WIDTH[8].CLK
clock => WIDTH[9].CLK
clock => WIDTH[10].CLK
clock => WIDTH[11].CLK
clock => out_clock.DATAIN
reset_n => write.OUTPUTSELECT
reset_n => data.OUTPUTSELECT
reset_n => data.OUTPUTSELECT
reset_n => data.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
reset_n => out_reset_n.DATAIN
reset_n => HEIGHT[0].ENA
reset_n => HEIGHT[1].ENA
reset_n => HEIGHT[2].ENA
reset_n => HEIGHT[3].ENA
reset_n => HEIGHT[4].ENA
reset_n => HEIGHT[5].ENA
reset_n => HEIGHT[6].ENA
reset_n => HEIGHT[7].ENA
reset_n => HEIGHT[8].ENA
reset_n => HEIGHT[9].ENA
reset_n => HEIGHT[10].ENA
reset_n => HEIGHT[11].ENA
reset_n => WIDTH[0].ENA
reset_n => WIDTH[1].ENA
reset_n => WIDTH[2].ENA
reset_n => WIDTH[3].ENA
reset_n => WIDTH[4].ENA
reset_n => WIDTH[5].ENA
reset_n => WIDTH[6].ENA
reset_n => WIDTH[7].ENA
reset_n => WIDTH[8].ENA
reset_n => WIDTH[9].ENA
reset_n => WIDTH[10].ENA
reset_n => WIDTH[11].ENA
width[0] => WIDTH[0].DATAIN
width[1] => WIDTH[1].DATAIN
width[2] => WIDTH[2].DATAIN
width[3] => WIDTH[3].DATAIN
width[4] => WIDTH[4].DATAIN
width[5] => WIDTH[5].DATAIN
width[6] => WIDTH[6].DATAIN
width[7] => WIDTH[7].DATAIN
width[8] => WIDTH[8].DATAIN
width[9] => WIDTH[9].DATAIN
width[10] => WIDTH[10].DATAIN
width[11] => WIDTH[11].DATAIN
height[0] => HEIGHT[0].DATAIN
height[1] => HEIGHT[1].DATAIN
height[2] => HEIGHT[2].DATAIN
height[3] => HEIGHT[3].DATAIN
height[4] => HEIGHT[4].DATAIN
height[5] => HEIGHT[5].DATAIN
height[6] => HEIGHT[6].DATAIN
height[7] => HEIGHT[7].DATAIN
height[8] => HEIGHT[8].DATAIN
height[9] => HEIGHT[9].DATAIN
height[10] => HEIGHT[10].DATAIN
height[11] => HEIGHT[11].DATAIN
in_write => write.DATAB
in_data[0] => data.DATAB
in_data[1] => data.DATAB
in_data[2] => data.DATAB
out_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
out_write <= write.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= y[9].DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= y[10].DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= y[11].DB_MAX_OUTPUT_PORT_TYPE
out_done <= done.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|gen_reset_n:system_gen_reset_n
tx_clk => ctr[0].CLK
tx_clk => ctr[1].CLK
tx_clk => ctr[2].CLK
tx_clk => ctr[3].CLK
tx_clk => ctr[4].CLK
tx_clk => ctr[5].CLK
tx_clk => ctr[6].CLK
tx_clk => ctr[7].CLK
tx_clk => ctr[8].CLK
tx_clk => ctr[9].CLK
tx_clk => ctr[10].CLK
tx_clk => ctr[11].CLK
tx_clk => ctr[12].CLK
tx_clk => ctr[13].CLK
tx_clk => ctr[14].CLK
tx_clk => ctr[15].CLK
tx_clk => ctr[16].CLK
tx_clk => ctr[17].CLK
tx_clk => ctr[18].CLK
tx_clk => ctr[19].CLK
tx_clk => reset_n_out~reg0.CLK
reset_n_in => ctr[0].ACLR
reset_n_in => ctr[1].ACLR
reset_n_in => ctr[2].ACLR
reset_n_in => ctr[3].ACLR
reset_n_in => ctr[4].ACLR
reset_n_in => ctr[5].ACLR
reset_n_in => ctr[6].ACLR
reset_n_in => ctr[7].ACLR
reset_n_in => ctr[8].ACLR
reset_n_in => ctr[9].ACLR
reset_n_in => ctr[10].ACLR
reset_n_in => ctr[11].ACLR
reset_n_in => ctr[12].ACLR
reset_n_in => ctr[13].ACLR
reset_n_in => ctr[14].ACLR
reset_n_in => ctr[15].ACLR
reset_n_in => ctr[16].ACLR
reset_n_in => ctr[17].ACLR
reset_n_in => ctr[18].ACLR
reset_n_in => ctr[19].ACLR
reset_n_in => reset_n_out~reg0.ACLR
reset_n_out <= reset_n_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|gen_reset_n:net_gen_reset_n
tx_clk => ctr[0].CLK
tx_clk => ctr[1].CLK
tx_clk => ctr[2].CLK
tx_clk => ctr[3].CLK
tx_clk => ctr[4].CLK
tx_clk => ctr[5].CLK
tx_clk => ctr[6].CLK
tx_clk => ctr[7].CLK
tx_clk => ctr[8].CLK
tx_clk => ctr[9].CLK
tx_clk => ctr[10].CLK
tx_clk => ctr[11].CLK
tx_clk => ctr[12].CLK
tx_clk => ctr[13].CLK
tx_clk => ctr[14].CLK
tx_clk => ctr[15].CLK
tx_clk => ctr[16].CLK
tx_clk => ctr[17].CLK
tx_clk => ctr[18].CLK
tx_clk => ctr[19].CLK
tx_clk => reset_n_out~reg0.CLK
reset_n_in => ctr[0].ACLR
reset_n_in => ctr[1].ACLR
reset_n_in => ctr[2].ACLR
reset_n_in => ctr[3].ACLR
reset_n_in => ctr[4].ACLR
reset_n_in => ctr[5].ACLR
reset_n_in => ctr[6].ACLR
reset_n_in => ctr[7].ACLR
reset_n_in => ctr[8].ACLR
reset_n_in => ctr[9].ACLR
reset_n_in => ctr[10].ACLR
reset_n_in => ctr[11].ACLR
reset_n_in => ctr[12].ACLR
reset_n_in => ctr[13].ACLR
reset_n_in => ctr[14].ACLR
reset_n_in => ctr[15].ACLR
reset_n_in => ctr[16].ACLR
reset_n_in => ctr[17].ACLR
reset_n_in => ctr[18].ACLR
reset_n_in => ctr[19].ACLR
reset_n_in => reset_n_out~reg0.ACLR
reset_n_out <= reset_n_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst
altpll_24 <= pll:the_pll.c4
altpll_25 <= pll:the_pll.c3
altpll_io <= altpll_io.DB_MAX_OUTPUT_PORT_TYPE
altpll_sdram <= pll:the_pll.c1
altpll_sys <= altpll_sys.DB_MAX_OUTPUT_PORT_TYPE
clk_50 => clk_50.IN5
reset_n => reset_n_sources.IN1
avs_export_capture_configure_from_the_camera <= camera:the_camera.avs_export_capture_configure
avs_export_capture_done_to_the_camera => avs_export_capture_done_to_the_camera.IN1
avs_export_capture_read_from_the_camera <= camera:the_camera.avs_export_capture_read
avs_export_capture_readdata_to_the_camera[0] => avs_export_capture_readdata_to_the_camera[0].IN1
avs_export_capture_readdata_to_the_camera[1] => avs_export_capture_readdata_to_the_camera[1].IN1
avs_export_capture_readdata_to_the_camera[2] => avs_export_capture_readdata_to_the_camera[2].IN1
avs_export_capture_readdata_to_the_camera[3] => avs_export_capture_readdata_to_the_camera[3].IN1
avs_export_capture_readdata_to_the_camera[4] => avs_export_capture_readdata_to_the_camera[4].IN1
avs_export_capture_readdata_to_the_camera[5] => avs_export_capture_readdata_to_the_camera[5].IN1
avs_export_capture_readdata_to_the_camera[6] => avs_export_capture_readdata_to_the_camera[6].IN1
avs_export_capture_readdata_to_the_camera[7] => avs_export_capture_readdata_to_the_camera[7].IN1
avs_export_capture_readdata_to_the_camera[8] => avs_export_capture_readdata_to_the_camera[8].IN1
avs_export_capture_readdata_to_the_camera[9] => avs_export_capture_readdata_to_the_camera[9].IN1
avs_export_capture_readdata_to_the_camera[10] => avs_export_capture_readdata_to_the_camera[10].IN1
avs_export_capture_readdata_to_the_camera[11] => avs_export_capture_readdata_to_the_camera[11].IN1
avs_export_capture_readdata_to_the_camera[12] => avs_export_capture_readdata_to_the_camera[12].IN1
avs_export_capture_readdata_to_the_camera[13] => avs_export_capture_readdata_to_the_camera[13].IN1
avs_export_capture_readdata_to_the_camera[14] => avs_export_capture_readdata_to_the_camera[14].IN1
avs_export_capture_readdata_to_the_camera[15] => avs_export_capture_readdata_to_the_camera[15].IN1
avs_export_capture_readdata_to_the_camera[16] => avs_export_capture_readdata_to_the_camera[16].IN1
avs_export_capture_readdata_to_the_camera[17] => avs_export_capture_readdata_to_the_camera[17].IN1
avs_export_capture_readdata_to_the_camera[18] => avs_export_capture_readdata_to_the_camera[18].IN1
avs_export_capture_readdata_to_the_camera[19] => avs_export_capture_readdata_to_the_camera[19].IN1
avs_export_capture_readdata_to_the_camera[20] => avs_export_capture_readdata_to_the_camera[20].IN1
avs_export_capture_readdata_to_the_camera[21] => avs_export_capture_readdata_to_the_camera[21].IN1
avs_export_capture_readdata_to_the_camera[22] => avs_export_capture_readdata_to_the_camera[22].IN1
avs_export_capture_readdata_to_the_camera[23] => avs_export_capture_readdata_to_the_camera[23].IN1
avs_export_capture_readdata_to_the_camera[24] => avs_export_capture_readdata_to_the_camera[24].IN1
avs_export_capture_readdata_to_the_camera[25] => avs_export_capture_readdata_to_the_camera[25].IN1
avs_export_capture_readdata_to_the_camera[26] => avs_export_capture_readdata_to_the_camera[26].IN1
avs_export_capture_readdata_to_the_camera[27] => avs_export_capture_readdata_to_the_camera[27].IN1
avs_export_capture_readdata_to_the_camera[28] => avs_export_capture_readdata_to_the_camera[28].IN1
avs_export_capture_readdata_to_the_camera[29] => avs_export_capture_readdata_to_the_camera[29].IN1
avs_export_capture_readdata_to_the_camera[30] => avs_export_capture_readdata_to_the_camera[30].IN1
avs_export_capture_readdata_to_the_camera[31] => avs_export_capture_readdata_to_the_camera[31].IN1
avs_export_capture_ready_to_the_camera => avs_export_capture_ready_to_the_camera.IN1
avs_export_capture_select_output_from_the_camera[0] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[1] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[2] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[3] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[4] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[5] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[6] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_output_from_the_camera[7] <= camera:the_camera.avs_export_capture_select_output
avs_export_capture_select_vga_from_the_camera <= camera:the_camera.avs_export_capture_select_vga
avs_export_capture_start_from_the_camera <= camera:the_camera.avs_export_capture_start
avs_export_clk_from_the_camera <= camera:the_camera.avs_export_clk
avs_export_column_mode_from_the_camera[0] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[1] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[2] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[3] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[4] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[5] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[6] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[7] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[8] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[9] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[10] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[11] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[12] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[13] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[14] <= camera:the_camera.avs_export_column_mode
avs_export_column_mode_from_the_camera[15] <= camera:the_camera.avs_export_column_mode
avs_export_column_size_from_the_camera[0] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[1] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[2] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[3] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[4] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[5] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[6] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[7] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[8] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[9] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[10] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[11] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[12] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[13] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[14] <= camera:the_camera.avs_export_column_size
avs_export_column_size_from_the_camera[15] <= camera:the_camera.avs_export_column_size
avs_export_exposure_from_the_camera[0] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[1] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[2] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[3] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[4] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[5] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[6] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[7] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[8] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[9] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[10] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[11] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[12] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[13] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[14] <= camera:the_camera.avs_export_exposure
avs_export_exposure_from_the_camera[15] <= camera:the_camera.avs_export_exposure
avs_export_height_from_the_camera[0] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[1] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[2] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[3] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[4] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[5] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[6] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[7] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[8] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[9] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[10] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[11] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[12] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[13] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[14] <= camera:the_camera.avs_export_height
avs_export_height_from_the_camera[15] <= camera:the_camera.avs_export_height
avs_export_row_mode_from_the_camera[0] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[1] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[2] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[3] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[4] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[5] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[6] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[7] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[8] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[9] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[10] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[11] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[12] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[13] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[14] <= camera:the_camera.avs_export_row_mode
avs_export_row_mode_from_the_camera[15] <= camera:the_camera.avs_export_row_mode
avs_export_row_size_from_the_camera[0] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[1] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[2] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[3] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[4] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[5] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[6] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[7] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[8] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[9] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[10] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[11] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[12] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[13] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[14] <= camera:the_camera.avs_export_row_size
avs_export_row_size_from_the_camera[15] <= camera:the_camera.avs_export_row_size
avs_export_start_column_from_the_camera[0] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[1] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[2] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[3] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[4] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[5] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[6] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[7] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[8] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[9] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[10] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[11] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[12] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[13] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[14] <= camera:the_camera.avs_export_start_column
avs_export_start_column_from_the_camera[15] <= camera:the_camera.avs_export_start_column
avs_export_start_row_from_the_camera[0] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[1] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[2] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[3] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[4] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[5] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[6] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[7] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[8] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[9] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[10] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[11] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[12] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[13] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[14] <= camera:the_camera.avs_export_start_row
avs_export_start_row_from_the_camera[15] <= camera:the_camera.avs_export_start_row
avs_export_width_from_the_camera[0] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[1] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[2] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[3] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[4] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[5] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[6] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[7] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[8] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[9] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[10] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[11] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[12] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[13] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[14] <= camera:the_camera.avs_export_width
avs_export_width_from_the_camera[15] <= camera:the_camera.avs_export_width
mcoll_pad_i_to_the_eth_ocm_0 => mcoll_pad_i_to_the_eth_ocm_0.IN1
mcrs_pad_i_to_the_eth_ocm_0 => mcrs_pad_i_to_the_eth_ocm_0.IN1
md_pad_i_to_the_eth_ocm_0 => md_pad_i_to_the_eth_ocm_0.IN1
md_pad_o_from_the_eth_ocm_0 <= eth_ocm_0:the_eth_ocm_0.md_pad_o
md_padoe_o_from_the_eth_ocm_0 <= eth_ocm_0:the_eth_ocm_0.md_padoe_o
mdc_pad_o_from_the_eth_ocm_0 <= eth_ocm_0:the_eth_ocm_0.mdc_pad_o
mrx_clk_pad_i_to_the_eth_ocm_0 => mrx_clk_pad_i_to_the_eth_ocm_0.IN1
mrxd_pad_i_to_the_eth_ocm_0[0] => mrxd_pad_i_to_the_eth_ocm_0[0].IN1
mrxd_pad_i_to_the_eth_ocm_0[1] => mrxd_pad_i_to_the_eth_ocm_0[1].IN1
mrxd_pad_i_to_the_eth_ocm_0[2] => mrxd_pad_i_to_the_eth_ocm_0[2].IN1
mrxd_pad_i_to_the_eth_ocm_0[3] => mrxd_pad_i_to_the_eth_ocm_0[3].IN1
mrxdv_pad_i_to_the_eth_ocm_0 => mrxdv_pad_i_to_the_eth_ocm_0.IN1
mrxerr_pad_i_to_the_eth_ocm_0 => mrxerr_pad_i_to_the_eth_ocm_0.IN1
mtx_clk_pad_i_to_the_eth_ocm_0 => mtx_clk_pad_i_to_the_eth_ocm_0.IN1
mtxd_pad_o_from_the_eth_ocm_0[0] <= eth_ocm_0:the_eth_ocm_0.mtxd_pad_o
mtxd_pad_o_from_the_eth_ocm_0[1] <= eth_ocm_0:the_eth_ocm_0.mtxd_pad_o
mtxd_pad_o_from_the_eth_ocm_0[2] <= eth_ocm_0:the_eth_ocm_0.mtxd_pad_o
mtxd_pad_o_from_the_eth_ocm_0[3] <= eth_ocm_0:the_eth_ocm_0.mtxd_pad_o
mtxen_pad_o_from_the_eth_ocm_0 <= eth_ocm_0:the_eth_ocm_0.mtxen_pad_o
mtxerr_pad_o_from_the_eth_ocm_0 <= eth_ocm_0:the_eth_ocm_0.mtxerr_pad_o
LCD_E_from_the_lcd <= lcd:the_lcd.LCD_E
LCD_RS_from_the_lcd <= lcd:the_lcd.LCD_RS
LCD_RW_from_the_lcd <= lcd:the_lcd.LCD_RW
LCD_data_to_and_from_the_lcd[0] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[1] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[2] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[3] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[4] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[5] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[6] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[7] <> lcd:the_lcd.LCD_data
out_port_from_the_led_pio[0] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[1] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[2] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[3] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[4] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[5] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[6] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[7] <= led_pio:the_led_pio.out_port
locked_from_the_pll <= pll:the_pll.locked
phasedone_from_the_pll <= pll:the_pll.phasedone
avs_export_blue_threshold_max_from_the_sensor[0] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[1] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[2] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[3] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[4] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[5] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[6] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[7] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[8] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[9] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[10] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[11] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[12] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[13] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[14] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[15] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[16] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[17] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[18] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[19] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[20] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[21] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[22] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[23] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[24] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[25] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[26] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[27] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[28] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[29] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[30] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max_from_the_sensor[31] <= sensor:the_sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_min_from_the_sensor[0] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[1] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[2] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[3] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[4] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[5] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[6] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[7] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[8] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[9] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[10] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[11] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[12] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[13] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[14] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[15] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[16] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[17] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[18] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[19] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[20] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[21] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[22] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[23] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[24] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[25] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[26] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[27] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[28] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[29] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[30] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min_from_the_sensor[31] <= sensor:the_sensor.avs_export_blue_threshold_min
avs_export_green_threshold_max_from_the_sensor[0] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[1] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[2] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[3] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[4] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[5] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[6] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[7] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[8] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[9] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[10] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[11] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[12] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[13] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[14] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[15] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[16] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[17] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[18] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[19] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[20] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[21] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[22] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[23] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[24] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[25] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[26] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[27] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[28] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[29] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[30] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_max_from_the_sensor[31] <= sensor:the_sensor.avs_export_green_threshold_max
avs_export_green_threshold_min_from_the_sensor[0] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[1] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[2] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[3] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[4] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[5] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[6] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[7] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[8] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[9] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[10] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[11] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[12] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[13] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[14] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[15] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[16] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[17] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[18] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[19] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[20] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[21] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[22] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[23] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[24] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[25] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[26] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[27] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[28] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[29] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[30] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_green_threshold_min_from_the_sensor[31] <= sensor:the_sensor.avs_export_green_threshold_min
avs_export_red_threshold_max_from_the_sensor[0] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[1] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[2] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[3] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[4] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[5] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[6] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[7] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[8] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[9] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[10] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[11] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[12] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[13] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[14] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[15] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[16] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[17] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[18] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[19] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[20] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[21] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[22] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[23] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[24] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[25] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[26] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[27] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[28] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[29] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[30] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_max_from_the_sensor[31] <= sensor:the_sensor.avs_export_red_threshold_max
avs_export_red_threshold_min_from_the_sensor[0] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[1] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[2] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[3] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[4] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[5] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[6] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[7] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[8] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[9] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[10] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[11] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[12] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[13] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[14] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[15] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[16] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[17] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[18] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[19] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[20] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[21] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[22] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[23] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[24] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[25] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[26] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[27] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[28] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[29] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[30] <= sensor:the_sensor.avs_export_red_threshold_min
avs_export_red_threshold_min_from_the_sensor[31] <= sensor:the_sensor.avs_export_red_threshold_min
SRAM_ADDR_from_the_sram[0] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[1] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[2] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[3] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[4] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[5] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[6] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[7] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[8] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[9] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[10] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[11] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[12] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[13] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[14] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[15] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[16] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[17] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[18] <= sram:the_sram.SRAM_ADDR
SRAM_ADDR_from_the_sram[19] <= sram:the_sram.SRAM_ADDR
SRAM_CE_n_from_the_sram <= sram:the_sram.SRAM_CE_n
SRAM_DQ_to_and_from_the_sram[0] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[1] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[2] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[3] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[4] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[5] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[6] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[7] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[8] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[9] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[10] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[11] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[12] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[13] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[14] <> sram:the_sram.SRAM_DQ
SRAM_DQ_to_and_from_the_sram[15] <> sram:the_sram.SRAM_DQ
SRAM_LB_n_from_the_sram <= sram:the_sram.SRAM_LB_n
SRAM_OE_n_from_the_sram <= sram:the_sram.SRAM_OE_n
SRAM_UB_n_from_the_sram <= sram:the_sram.SRAM_UB_n
SRAM_WE_n_from_the_sram <= sram:the_sram.SRAM_WE_n
avs_export_clock_to_the_tracker_0 => avs_export_clock_to_the_tracker_0.IN1
avs_export_done_to_the_tracker_0 => avs_export_done_to_the_tracker_0.IN1
avs_export_height_to_the_tracker_0[0] => avs_export_height_to_the_tracker_0[0].IN1
avs_export_height_to_the_tracker_0[1] => avs_export_height_to_the_tracker_0[1].IN1
avs_export_height_to_the_tracker_0[2] => avs_export_height_to_the_tracker_0[2].IN1
avs_export_height_to_the_tracker_0[3] => avs_export_height_to_the_tracker_0[3].IN1
avs_export_height_to_the_tracker_0[4] => avs_export_height_to_the_tracker_0[4].IN1
avs_export_height_to_the_tracker_0[5] => avs_export_height_to_the_tracker_0[5].IN1
avs_export_height_to_the_tracker_0[6] => avs_export_height_to_the_tracker_0[6].IN1
avs_export_height_to_the_tracker_0[7] => avs_export_height_to_the_tracker_0[7].IN1
avs_export_height_to_the_tracker_0[8] => avs_export_height_to_the_tracker_0[8].IN1
avs_export_height_to_the_tracker_0[9] => avs_export_height_to_the_tracker_0[9].IN1
avs_export_height_to_the_tracker_0[10] => avs_export_height_to_the_tracker_0[10].IN1
avs_export_height_to_the_tracker_0[11] => avs_export_height_to_the_tracker_0[11].IN1
avs_export_pixel_to_the_tracker_0 => avs_export_pixel_to_the_tracker_0.IN1
avs_export_width_to_the_tracker_0[0] => avs_export_width_to_the_tracker_0[0].IN1
avs_export_width_to_the_tracker_0[1] => avs_export_width_to_the_tracker_0[1].IN1
avs_export_width_to_the_tracker_0[2] => avs_export_width_to_the_tracker_0[2].IN1
avs_export_width_to_the_tracker_0[3] => avs_export_width_to_the_tracker_0[3].IN1
avs_export_width_to_the_tracker_0[4] => avs_export_width_to_the_tracker_0[4].IN1
avs_export_width_to_the_tracker_0[5] => avs_export_width_to_the_tracker_0[5].IN1
avs_export_width_to_the_tracker_0[6] => avs_export_width_to_the_tracker_0[6].IN1
avs_export_width_to_the_tracker_0[7] => avs_export_width_to_the_tracker_0[7].IN1
avs_export_width_to_the_tracker_0[8] => avs_export_width_to_the_tracker_0[8].IN1
avs_export_width_to_the_tracker_0[9] => avs_export_width_to_the_tracker_0[9].IN1
avs_export_width_to_the_tracker_0[10] => avs_export_width_to_the_tracker_0[10].IN1
avs_export_width_to_the_tracker_0[11] => avs_export_width_to_the_tracker_0[11].IN1
avs_export_write_to_the_tracker_0 => avs_export_write_to_the_tracker_0.IN1
avs_export_x_to_the_tracker_0[0] => avs_export_x_to_the_tracker_0[0].IN1
avs_export_x_to_the_tracker_0[1] => avs_export_x_to_the_tracker_0[1].IN1
avs_export_x_to_the_tracker_0[2] => avs_export_x_to_the_tracker_0[2].IN1
avs_export_x_to_the_tracker_0[3] => avs_export_x_to_the_tracker_0[3].IN1
avs_export_x_to_the_tracker_0[4] => avs_export_x_to_the_tracker_0[4].IN1
avs_export_x_to_the_tracker_0[5] => avs_export_x_to_the_tracker_0[5].IN1
avs_export_x_to_the_tracker_0[6] => avs_export_x_to_the_tracker_0[6].IN1
avs_export_x_to_the_tracker_0[7] => avs_export_x_to_the_tracker_0[7].IN1
avs_export_x_to_the_tracker_0[8] => avs_export_x_to_the_tracker_0[8].IN1
avs_export_x_to_the_tracker_0[9] => avs_export_x_to_the_tracker_0[9].IN1
avs_export_x_to_the_tracker_0[10] => avs_export_x_to_the_tracker_0[10].IN1
avs_export_x_to_the_tracker_0[11] => avs_export_x_to_the_tracker_0[11].IN1
avs_export_y_to_the_tracker_0[0] => avs_export_y_to_the_tracker_0[0].IN1
avs_export_y_to_the_tracker_0[1] => avs_export_y_to_the_tracker_0[1].IN1
avs_export_y_to_the_tracker_0[2] => avs_export_y_to_the_tracker_0[2].IN1
avs_export_y_to_the_tracker_0[3] => avs_export_y_to_the_tracker_0[3].IN1
avs_export_y_to_the_tracker_0[4] => avs_export_y_to_the_tracker_0[4].IN1
avs_export_y_to_the_tracker_0[5] => avs_export_y_to_the_tracker_0[5].IN1
avs_export_y_to_the_tracker_0[6] => avs_export_y_to_the_tracker_0[6].IN1
avs_export_y_to_the_tracker_0[7] => avs_export_y_to_the_tracker_0[7].IN1
avs_export_y_to_the_tracker_0[8] => avs_export_y_to_the_tracker_0[8].IN1
avs_export_y_to_the_tracker_0[9] => avs_export_y_to_the_tracker_0[9].IN1
avs_export_y_to_the_tracker_0[10] => avs_export_y_to_the_tracker_0[10].IN1
avs_export_y_to_the_tracker_0[11] => avs_export_y_to_the_tracker_0[11].IN1
avs_export_clock_to_the_tracker_1 => avs_export_clock_to_the_tracker_1.IN1
avs_export_done_to_the_tracker_1 => avs_export_done_to_the_tracker_1.IN1
avs_export_height_to_the_tracker_1[0] => avs_export_height_to_the_tracker_1[0].IN1
avs_export_height_to_the_tracker_1[1] => avs_export_height_to_the_tracker_1[1].IN1
avs_export_height_to_the_tracker_1[2] => avs_export_height_to_the_tracker_1[2].IN1
avs_export_height_to_the_tracker_1[3] => avs_export_height_to_the_tracker_1[3].IN1
avs_export_height_to_the_tracker_1[4] => avs_export_height_to_the_tracker_1[4].IN1
avs_export_height_to_the_tracker_1[5] => avs_export_height_to_the_tracker_1[5].IN1
avs_export_height_to_the_tracker_1[6] => avs_export_height_to_the_tracker_1[6].IN1
avs_export_height_to_the_tracker_1[7] => avs_export_height_to_the_tracker_1[7].IN1
avs_export_height_to_the_tracker_1[8] => avs_export_height_to_the_tracker_1[8].IN1
avs_export_height_to_the_tracker_1[9] => avs_export_height_to_the_tracker_1[9].IN1
avs_export_height_to_the_tracker_1[10] => avs_export_height_to_the_tracker_1[10].IN1
avs_export_height_to_the_tracker_1[11] => avs_export_height_to_the_tracker_1[11].IN1
avs_export_pixel_to_the_tracker_1 => avs_export_pixel_to_the_tracker_1.IN1
avs_export_width_to_the_tracker_1[0] => avs_export_width_to_the_tracker_1[0].IN1
avs_export_width_to_the_tracker_1[1] => avs_export_width_to_the_tracker_1[1].IN1
avs_export_width_to_the_tracker_1[2] => avs_export_width_to_the_tracker_1[2].IN1
avs_export_width_to_the_tracker_1[3] => avs_export_width_to_the_tracker_1[3].IN1
avs_export_width_to_the_tracker_1[4] => avs_export_width_to_the_tracker_1[4].IN1
avs_export_width_to_the_tracker_1[5] => avs_export_width_to_the_tracker_1[5].IN1
avs_export_width_to_the_tracker_1[6] => avs_export_width_to_the_tracker_1[6].IN1
avs_export_width_to_the_tracker_1[7] => avs_export_width_to_the_tracker_1[7].IN1
avs_export_width_to_the_tracker_1[8] => avs_export_width_to_the_tracker_1[8].IN1
avs_export_width_to_the_tracker_1[9] => avs_export_width_to_the_tracker_1[9].IN1
avs_export_width_to_the_tracker_1[10] => avs_export_width_to_the_tracker_1[10].IN1
avs_export_width_to_the_tracker_1[11] => avs_export_width_to_the_tracker_1[11].IN1
avs_export_write_to_the_tracker_1 => avs_export_write_to_the_tracker_1.IN1
avs_export_x_to_the_tracker_1[0] => avs_export_x_to_the_tracker_1[0].IN1
avs_export_x_to_the_tracker_1[1] => avs_export_x_to_the_tracker_1[1].IN1
avs_export_x_to_the_tracker_1[2] => avs_export_x_to_the_tracker_1[2].IN1
avs_export_x_to_the_tracker_1[3] => avs_export_x_to_the_tracker_1[3].IN1
avs_export_x_to_the_tracker_1[4] => avs_export_x_to_the_tracker_1[4].IN1
avs_export_x_to_the_tracker_1[5] => avs_export_x_to_the_tracker_1[5].IN1
avs_export_x_to_the_tracker_1[6] => avs_export_x_to_the_tracker_1[6].IN1
avs_export_x_to_the_tracker_1[7] => avs_export_x_to_the_tracker_1[7].IN1
avs_export_x_to_the_tracker_1[8] => avs_export_x_to_the_tracker_1[8].IN1
avs_export_x_to_the_tracker_1[9] => avs_export_x_to_the_tracker_1[9].IN1
avs_export_x_to_the_tracker_1[10] => avs_export_x_to_the_tracker_1[10].IN1
avs_export_x_to_the_tracker_1[11] => avs_export_x_to_the_tracker_1[11].IN1
avs_export_y_to_the_tracker_1[0] => avs_export_y_to_the_tracker_1[0].IN1
avs_export_y_to_the_tracker_1[1] => avs_export_y_to_the_tracker_1[1].IN1
avs_export_y_to_the_tracker_1[2] => avs_export_y_to_the_tracker_1[2].IN1
avs_export_y_to_the_tracker_1[3] => avs_export_y_to_the_tracker_1[3].IN1
avs_export_y_to_the_tracker_1[4] => avs_export_y_to_the_tracker_1[4].IN1
avs_export_y_to_the_tracker_1[5] => avs_export_y_to_the_tracker_1[5].IN1
avs_export_y_to_the_tracker_1[6] => avs_export_y_to_the_tracker_1[6].IN1
avs_export_y_to_the_tracker_1[7] => avs_export_y_to_the_tracker_1[7].IN1
avs_export_y_to_the_tracker_1[8] => avs_export_y_to_the_tracker_1[8].IN1
avs_export_y_to_the_tracker_1[9] => avs_export_y_to_the_tracker_1[9].IN1
avs_export_y_to_the_tracker_1[10] => avs_export_y_to_the_tracker_1[10].IN1
avs_export_y_to_the_tracker_1[11] => avs_export_y_to_the_tracker_1[11].IN1
avs_export_clock_to_the_tracker_2 => avs_export_clock_to_the_tracker_2.IN1
avs_export_done_to_the_tracker_2 => avs_export_done_to_the_tracker_2.IN1
avs_export_height_to_the_tracker_2[0] => avs_export_height_to_the_tracker_2[0].IN1
avs_export_height_to_the_tracker_2[1] => avs_export_height_to_the_tracker_2[1].IN1
avs_export_height_to_the_tracker_2[2] => avs_export_height_to_the_tracker_2[2].IN1
avs_export_height_to_the_tracker_2[3] => avs_export_height_to_the_tracker_2[3].IN1
avs_export_height_to_the_tracker_2[4] => avs_export_height_to_the_tracker_2[4].IN1
avs_export_height_to_the_tracker_2[5] => avs_export_height_to_the_tracker_2[5].IN1
avs_export_height_to_the_tracker_2[6] => avs_export_height_to_the_tracker_2[6].IN1
avs_export_height_to_the_tracker_2[7] => avs_export_height_to_the_tracker_2[7].IN1
avs_export_height_to_the_tracker_2[8] => avs_export_height_to_the_tracker_2[8].IN1
avs_export_height_to_the_tracker_2[9] => avs_export_height_to_the_tracker_2[9].IN1
avs_export_height_to_the_tracker_2[10] => avs_export_height_to_the_tracker_2[10].IN1
avs_export_height_to_the_tracker_2[11] => avs_export_height_to_the_tracker_2[11].IN1
avs_export_pixel_to_the_tracker_2 => avs_export_pixel_to_the_tracker_2.IN1
avs_export_width_to_the_tracker_2[0] => avs_export_width_to_the_tracker_2[0].IN1
avs_export_width_to_the_tracker_2[1] => avs_export_width_to_the_tracker_2[1].IN1
avs_export_width_to_the_tracker_2[2] => avs_export_width_to_the_tracker_2[2].IN1
avs_export_width_to_the_tracker_2[3] => avs_export_width_to_the_tracker_2[3].IN1
avs_export_width_to_the_tracker_2[4] => avs_export_width_to_the_tracker_2[4].IN1
avs_export_width_to_the_tracker_2[5] => avs_export_width_to_the_tracker_2[5].IN1
avs_export_width_to_the_tracker_2[6] => avs_export_width_to_the_tracker_2[6].IN1
avs_export_width_to_the_tracker_2[7] => avs_export_width_to_the_tracker_2[7].IN1
avs_export_width_to_the_tracker_2[8] => avs_export_width_to_the_tracker_2[8].IN1
avs_export_width_to_the_tracker_2[9] => avs_export_width_to_the_tracker_2[9].IN1
avs_export_width_to_the_tracker_2[10] => avs_export_width_to_the_tracker_2[10].IN1
avs_export_width_to_the_tracker_2[11] => avs_export_width_to_the_tracker_2[11].IN1
avs_export_write_to_the_tracker_2 => avs_export_write_to_the_tracker_2.IN1
avs_export_x_to_the_tracker_2[0] => avs_export_x_to_the_tracker_2[0].IN1
avs_export_x_to_the_tracker_2[1] => avs_export_x_to_the_tracker_2[1].IN1
avs_export_x_to_the_tracker_2[2] => avs_export_x_to_the_tracker_2[2].IN1
avs_export_x_to_the_tracker_2[3] => avs_export_x_to_the_tracker_2[3].IN1
avs_export_x_to_the_tracker_2[4] => avs_export_x_to_the_tracker_2[4].IN1
avs_export_x_to_the_tracker_2[5] => avs_export_x_to_the_tracker_2[5].IN1
avs_export_x_to_the_tracker_2[6] => avs_export_x_to_the_tracker_2[6].IN1
avs_export_x_to_the_tracker_2[7] => avs_export_x_to_the_tracker_2[7].IN1
avs_export_x_to_the_tracker_2[8] => avs_export_x_to_the_tracker_2[8].IN1
avs_export_x_to_the_tracker_2[9] => avs_export_x_to_the_tracker_2[9].IN1
avs_export_x_to_the_tracker_2[10] => avs_export_x_to_the_tracker_2[10].IN1
avs_export_x_to_the_tracker_2[11] => avs_export_x_to_the_tracker_2[11].IN1
avs_export_y_to_the_tracker_2[0] => avs_export_y_to_the_tracker_2[0].IN1
avs_export_y_to_the_tracker_2[1] => avs_export_y_to_the_tracker_2[1].IN1
avs_export_y_to_the_tracker_2[2] => avs_export_y_to_the_tracker_2[2].IN1
avs_export_y_to_the_tracker_2[3] => avs_export_y_to_the_tracker_2[3].IN1
avs_export_y_to_the_tracker_2[4] => avs_export_y_to_the_tracker_2[4].IN1
avs_export_y_to_the_tracker_2[5] => avs_export_y_to_the_tracker_2[5].IN1
avs_export_y_to_the_tracker_2[6] => avs_export_y_to_the_tracker_2[6].IN1
avs_export_y_to_the_tracker_2[7] => avs_export_y_to_the_tracker_2[7].IN1
avs_export_y_to_the_tracker_2[8] => avs_export_y_to_the_tracker_2[8].IN1
avs_export_y_to_the_tracker_2[9] => avs_export_y_to_the_tracker_2[9].IN1
avs_export_y_to_the_tracker_2[10] => avs_export_y_to_the_tracker_2[10].IN1
avs_export_y_to_the_tracker_2[11] => avs_export_y_to_the_tracker_2[11].IN1
avs_export_clock_to_the_tracker_3 => avs_export_clock_to_the_tracker_3.IN1
avs_export_done_to_the_tracker_3 => avs_export_done_to_the_tracker_3.IN1
avs_export_height_to_the_tracker_3[0] => avs_export_height_to_the_tracker_3[0].IN1
avs_export_height_to_the_tracker_3[1] => avs_export_height_to_the_tracker_3[1].IN1
avs_export_height_to_the_tracker_3[2] => avs_export_height_to_the_tracker_3[2].IN1
avs_export_height_to_the_tracker_3[3] => avs_export_height_to_the_tracker_3[3].IN1
avs_export_height_to_the_tracker_3[4] => avs_export_height_to_the_tracker_3[4].IN1
avs_export_height_to_the_tracker_3[5] => avs_export_height_to_the_tracker_3[5].IN1
avs_export_height_to_the_tracker_3[6] => avs_export_height_to_the_tracker_3[6].IN1
avs_export_height_to_the_tracker_3[7] => avs_export_height_to_the_tracker_3[7].IN1
avs_export_height_to_the_tracker_3[8] => avs_export_height_to_the_tracker_3[8].IN1
avs_export_height_to_the_tracker_3[9] => avs_export_height_to_the_tracker_3[9].IN1
avs_export_height_to_the_tracker_3[10] => avs_export_height_to_the_tracker_3[10].IN1
avs_export_height_to_the_tracker_3[11] => avs_export_height_to_the_tracker_3[11].IN1
avs_export_pixel_to_the_tracker_3 => avs_export_pixel_to_the_tracker_3.IN1
avs_export_width_to_the_tracker_3[0] => avs_export_width_to_the_tracker_3[0].IN1
avs_export_width_to_the_tracker_3[1] => avs_export_width_to_the_tracker_3[1].IN1
avs_export_width_to_the_tracker_3[2] => avs_export_width_to_the_tracker_3[2].IN1
avs_export_width_to_the_tracker_3[3] => avs_export_width_to_the_tracker_3[3].IN1
avs_export_width_to_the_tracker_3[4] => avs_export_width_to_the_tracker_3[4].IN1
avs_export_width_to_the_tracker_3[5] => avs_export_width_to_the_tracker_3[5].IN1
avs_export_width_to_the_tracker_3[6] => avs_export_width_to_the_tracker_3[6].IN1
avs_export_width_to_the_tracker_3[7] => avs_export_width_to_the_tracker_3[7].IN1
avs_export_width_to_the_tracker_3[8] => avs_export_width_to_the_tracker_3[8].IN1
avs_export_width_to_the_tracker_3[9] => avs_export_width_to_the_tracker_3[9].IN1
avs_export_width_to_the_tracker_3[10] => avs_export_width_to_the_tracker_3[10].IN1
avs_export_width_to_the_tracker_3[11] => avs_export_width_to_the_tracker_3[11].IN1
avs_export_write_to_the_tracker_3 => avs_export_write_to_the_tracker_3.IN1
avs_export_x_to_the_tracker_3[0] => avs_export_x_to_the_tracker_3[0].IN1
avs_export_x_to_the_tracker_3[1] => avs_export_x_to_the_tracker_3[1].IN1
avs_export_x_to_the_tracker_3[2] => avs_export_x_to_the_tracker_3[2].IN1
avs_export_x_to_the_tracker_3[3] => avs_export_x_to_the_tracker_3[3].IN1
avs_export_x_to_the_tracker_3[4] => avs_export_x_to_the_tracker_3[4].IN1
avs_export_x_to_the_tracker_3[5] => avs_export_x_to_the_tracker_3[5].IN1
avs_export_x_to_the_tracker_3[6] => avs_export_x_to_the_tracker_3[6].IN1
avs_export_x_to_the_tracker_3[7] => avs_export_x_to_the_tracker_3[7].IN1
avs_export_x_to_the_tracker_3[8] => avs_export_x_to_the_tracker_3[8].IN1
avs_export_x_to_the_tracker_3[9] => avs_export_x_to_the_tracker_3[9].IN1
avs_export_x_to_the_tracker_3[10] => avs_export_x_to_the_tracker_3[10].IN1
avs_export_x_to_the_tracker_3[11] => avs_export_x_to_the_tracker_3[11].IN1
avs_export_y_to_the_tracker_3[0] => avs_export_y_to_the_tracker_3[0].IN1
avs_export_y_to_the_tracker_3[1] => avs_export_y_to_the_tracker_3[1].IN1
avs_export_y_to_the_tracker_3[2] => avs_export_y_to_the_tracker_3[2].IN1
avs_export_y_to_the_tracker_3[3] => avs_export_y_to_the_tracker_3[3].IN1
avs_export_y_to_the_tracker_3[4] => avs_export_y_to_the_tracker_3[4].IN1
avs_export_y_to_the_tracker_3[5] => avs_export_y_to_the_tracker_3[5].IN1
avs_export_y_to_the_tracker_3[6] => avs_export_y_to_the_tracker_3[6].IN1
avs_export_y_to_the_tracker_3[7] => avs_export_y_to_the_tracker_3[7].IN1
avs_export_y_to_the_tracker_3[8] => avs_export_y_to_the_tracker_3[8].IN1
avs_export_y_to_the_tracker_3[9] => avs_export_y_to_the_tracker_3[9].IN1
avs_export_y_to_the_tracker_3[10] => avs_export_y_to_the_tracker_3[10].IN1
avs_export_y_to_the_tracker_3[11] => avs_export_y_to_the_tracker_3[11].IN1
avs_export_clock_to_the_tracker_4 => avs_export_clock_to_the_tracker_4.IN1
avs_export_done_to_the_tracker_4 => avs_export_done_to_the_tracker_4.IN1
avs_export_height_to_the_tracker_4[0] => avs_export_height_to_the_tracker_4[0].IN1
avs_export_height_to_the_tracker_4[1] => avs_export_height_to_the_tracker_4[1].IN1
avs_export_height_to_the_tracker_4[2] => avs_export_height_to_the_tracker_4[2].IN1
avs_export_height_to_the_tracker_4[3] => avs_export_height_to_the_tracker_4[3].IN1
avs_export_height_to_the_tracker_4[4] => avs_export_height_to_the_tracker_4[4].IN1
avs_export_height_to_the_tracker_4[5] => avs_export_height_to_the_tracker_4[5].IN1
avs_export_height_to_the_tracker_4[6] => avs_export_height_to_the_tracker_4[6].IN1
avs_export_height_to_the_tracker_4[7] => avs_export_height_to_the_tracker_4[7].IN1
avs_export_height_to_the_tracker_4[8] => avs_export_height_to_the_tracker_4[8].IN1
avs_export_height_to_the_tracker_4[9] => avs_export_height_to_the_tracker_4[9].IN1
avs_export_height_to_the_tracker_4[10] => avs_export_height_to_the_tracker_4[10].IN1
avs_export_height_to_the_tracker_4[11] => avs_export_height_to_the_tracker_4[11].IN1
avs_export_pixel_to_the_tracker_4 => avs_export_pixel_to_the_tracker_4.IN1
avs_export_width_to_the_tracker_4[0] => avs_export_width_to_the_tracker_4[0].IN1
avs_export_width_to_the_tracker_4[1] => avs_export_width_to_the_tracker_4[1].IN1
avs_export_width_to_the_tracker_4[2] => avs_export_width_to_the_tracker_4[2].IN1
avs_export_width_to_the_tracker_4[3] => avs_export_width_to_the_tracker_4[3].IN1
avs_export_width_to_the_tracker_4[4] => avs_export_width_to_the_tracker_4[4].IN1
avs_export_width_to_the_tracker_4[5] => avs_export_width_to_the_tracker_4[5].IN1
avs_export_width_to_the_tracker_4[6] => avs_export_width_to_the_tracker_4[6].IN1
avs_export_width_to_the_tracker_4[7] => avs_export_width_to_the_tracker_4[7].IN1
avs_export_width_to_the_tracker_4[8] => avs_export_width_to_the_tracker_4[8].IN1
avs_export_width_to_the_tracker_4[9] => avs_export_width_to_the_tracker_4[9].IN1
avs_export_width_to_the_tracker_4[10] => avs_export_width_to_the_tracker_4[10].IN1
avs_export_width_to_the_tracker_4[11] => avs_export_width_to_the_tracker_4[11].IN1
avs_export_write_to_the_tracker_4 => avs_export_write_to_the_tracker_4.IN1
avs_export_x_to_the_tracker_4[0] => avs_export_x_to_the_tracker_4[0].IN1
avs_export_x_to_the_tracker_4[1] => avs_export_x_to_the_tracker_4[1].IN1
avs_export_x_to_the_tracker_4[2] => avs_export_x_to_the_tracker_4[2].IN1
avs_export_x_to_the_tracker_4[3] => avs_export_x_to_the_tracker_4[3].IN1
avs_export_x_to_the_tracker_4[4] => avs_export_x_to_the_tracker_4[4].IN1
avs_export_x_to_the_tracker_4[5] => avs_export_x_to_the_tracker_4[5].IN1
avs_export_x_to_the_tracker_4[6] => avs_export_x_to_the_tracker_4[6].IN1
avs_export_x_to_the_tracker_4[7] => avs_export_x_to_the_tracker_4[7].IN1
avs_export_x_to_the_tracker_4[8] => avs_export_x_to_the_tracker_4[8].IN1
avs_export_x_to_the_tracker_4[9] => avs_export_x_to_the_tracker_4[9].IN1
avs_export_x_to_the_tracker_4[10] => avs_export_x_to_the_tracker_4[10].IN1
avs_export_x_to_the_tracker_4[11] => avs_export_x_to_the_tracker_4[11].IN1
avs_export_y_to_the_tracker_4[0] => avs_export_y_to_the_tracker_4[0].IN1
avs_export_y_to_the_tracker_4[1] => avs_export_y_to_the_tracker_4[1].IN1
avs_export_y_to_the_tracker_4[2] => avs_export_y_to_the_tracker_4[2].IN1
avs_export_y_to_the_tracker_4[3] => avs_export_y_to_the_tracker_4[3].IN1
avs_export_y_to_the_tracker_4[4] => avs_export_y_to_the_tracker_4[4].IN1
avs_export_y_to_the_tracker_4[5] => avs_export_y_to_the_tracker_4[5].IN1
avs_export_y_to_the_tracker_4[6] => avs_export_y_to_the_tracker_4[6].IN1
avs_export_y_to_the_tracker_4[7] => avs_export_y_to_the_tracker_4[7].IN1
avs_export_y_to_the_tracker_4[8] => avs_export_y_to_the_tracker_4[8].IN1
avs_export_y_to_the_tracker_4[9] => avs_export_y_to_the_tracker_4[9].IN1
avs_export_y_to_the_tracker_4[10] => avs_export_y_to_the_tracker_4[10].IN1
avs_export_y_to_the_tracker_4[11] => avs_export_y_to_the_tracker_4[11].IN1
avs_export_clock_to_the_tracker_5 => avs_export_clock_to_the_tracker_5.IN1
avs_export_done_to_the_tracker_5 => avs_export_done_to_the_tracker_5.IN1
avs_export_height_to_the_tracker_5[0] => avs_export_height_to_the_tracker_5[0].IN1
avs_export_height_to_the_tracker_5[1] => avs_export_height_to_the_tracker_5[1].IN1
avs_export_height_to_the_tracker_5[2] => avs_export_height_to_the_tracker_5[2].IN1
avs_export_height_to_the_tracker_5[3] => avs_export_height_to_the_tracker_5[3].IN1
avs_export_height_to_the_tracker_5[4] => avs_export_height_to_the_tracker_5[4].IN1
avs_export_height_to_the_tracker_5[5] => avs_export_height_to_the_tracker_5[5].IN1
avs_export_height_to_the_tracker_5[6] => avs_export_height_to_the_tracker_5[6].IN1
avs_export_height_to_the_tracker_5[7] => avs_export_height_to_the_tracker_5[7].IN1
avs_export_height_to_the_tracker_5[8] => avs_export_height_to_the_tracker_5[8].IN1
avs_export_height_to_the_tracker_5[9] => avs_export_height_to_the_tracker_5[9].IN1
avs_export_height_to_the_tracker_5[10] => avs_export_height_to_the_tracker_5[10].IN1
avs_export_height_to_the_tracker_5[11] => avs_export_height_to_the_tracker_5[11].IN1
avs_export_pixel_to_the_tracker_5 => avs_export_pixel_to_the_tracker_5.IN1
avs_export_width_to_the_tracker_5[0] => avs_export_width_to_the_tracker_5[0].IN1
avs_export_width_to_the_tracker_5[1] => avs_export_width_to_the_tracker_5[1].IN1
avs_export_width_to_the_tracker_5[2] => avs_export_width_to_the_tracker_5[2].IN1
avs_export_width_to_the_tracker_5[3] => avs_export_width_to_the_tracker_5[3].IN1
avs_export_width_to_the_tracker_5[4] => avs_export_width_to_the_tracker_5[4].IN1
avs_export_width_to_the_tracker_5[5] => avs_export_width_to_the_tracker_5[5].IN1
avs_export_width_to_the_tracker_5[6] => avs_export_width_to_the_tracker_5[6].IN1
avs_export_width_to_the_tracker_5[7] => avs_export_width_to_the_tracker_5[7].IN1
avs_export_width_to_the_tracker_5[8] => avs_export_width_to_the_tracker_5[8].IN1
avs_export_width_to_the_tracker_5[9] => avs_export_width_to_the_tracker_5[9].IN1
avs_export_width_to_the_tracker_5[10] => avs_export_width_to_the_tracker_5[10].IN1
avs_export_width_to_the_tracker_5[11] => avs_export_width_to_the_tracker_5[11].IN1
avs_export_write_to_the_tracker_5 => avs_export_write_to_the_tracker_5.IN1
avs_export_x_to_the_tracker_5[0] => avs_export_x_to_the_tracker_5[0].IN1
avs_export_x_to_the_tracker_5[1] => avs_export_x_to_the_tracker_5[1].IN1
avs_export_x_to_the_tracker_5[2] => avs_export_x_to_the_tracker_5[2].IN1
avs_export_x_to_the_tracker_5[3] => avs_export_x_to_the_tracker_5[3].IN1
avs_export_x_to_the_tracker_5[4] => avs_export_x_to_the_tracker_5[4].IN1
avs_export_x_to_the_tracker_5[5] => avs_export_x_to_the_tracker_5[5].IN1
avs_export_x_to_the_tracker_5[6] => avs_export_x_to_the_tracker_5[6].IN1
avs_export_x_to_the_tracker_5[7] => avs_export_x_to_the_tracker_5[7].IN1
avs_export_x_to_the_tracker_5[8] => avs_export_x_to_the_tracker_5[8].IN1
avs_export_x_to_the_tracker_5[9] => avs_export_x_to_the_tracker_5[9].IN1
avs_export_x_to_the_tracker_5[10] => avs_export_x_to_the_tracker_5[10].IN1
avs_export_x_to_the_tracker_5[11] => avs_export_x_to_the_tracker_5[11].IN1
avs_export_y_to_the_tracker_5[0] => avs_export_y_to_the_tracker_5[0].IN1
avs_export_y_to_the_tracker_5[1] => avs_export_y_to_the_tracker_5[1].IN1
avs_export_y_to_the_tracker_5[2] => avs_export_y_to_the_tracker_5[2].IN1
avs_export_y_to_the_tracker_5[3] => avs_export_y_to_the_tracker_5[3].IN1
avs_export_y_to_the_tracker_5[4] => avs_export_y_to_the_tracker_5[4].IN1
avs_export_y_to_the_tracker_5[5] => avs_export_y_to_the_tracker_5[5].IN1
avs_export_y_to_the_tracker_5[6] => avs_export_y_to_the_tracker_5[6].IN1
avs_export_y_to_the_tracker_5[7] => avs_export_y_to_the_tracker_5[7].IN1
avs_export_y_to_the_tracker_5[8] => avs_export_y_to_the_tracker_5[8].IN1
avs_export_y_to_the_tracker_5[9] => avs_export_y_to_the_tracker_5[9].IN1
avs_export_y_to_the_tracker_5[10] => avs_export_y_to_the_tracker_5[10].IN1
avs_export_y_to_the_tracker_5[11] => avs_export_y_to_the_tracker_5[11].IN1
address_to_the_ext_flash[0] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[1] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[2] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[3] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[4] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[5] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[6] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[7] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[8] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[9] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[10] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[11] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[12] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[13] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[14] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[15] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[16] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[17] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[18] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[19] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[20] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[21] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
address_to_the_ext_flash[22] <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.address_to_the_ext_flash
read_n_to_the_ext_flash <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.read_n_to_the_ext_flash
select_n_to_the_ext_flash <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.select_n_to_the_ext_flash
tri_state_bridge_flash_data[0] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[1] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[2] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[3] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[4] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[5] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[6] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
tri_state_bridge_flash_data[7] <> tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.tri_state_bridge_flash_data
write_n_to_the_ext_flash <= tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave.write_n_to_the_ext_flash


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_upstream_arbitrator:the_DE2_115_SOPC_burst_0_upstream
DE2_115_SOPC_burst_0_upstream_readdata[0] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[0].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[1] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[1].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[2] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[2].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[3] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[3].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[4] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[4].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[5] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[5].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[6] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[6].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[7] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[7].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[8] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[8].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[9] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[9].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[10] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[10].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[11] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[11].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[12] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[12].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[13] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[13].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[14] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[14].DATAIN
DE2_115_SOPC_burst_0_upstream_readdata[15] => DE2_115_SOPC_burst_0_upstream_readdata_from_sa[15].DATAIN
DE2_115_SOPC_burst_0_upstream_readdatavalid => DE2_115_SOPC_burst_0_upstream_readdatavalid_from_sa.DATAIN
DE2_115_SOPC_burst_0_upstream_waitrequest => DE2_115_SOPC_burst_0_upstream_waits_for_write.IN1
DE2_115_SOPC_burst_0_upstream_waitrequest => DE2_115_SOPC_burst_0_upstream_waitrequest_from_sa.DATAIN
clk => d1_DE2_115_SOPC_burst_0_upstream_end_xfer~reg0.CLK
eth_ocm_0_rx_master_address_to_slave[0] => DE2_115_SOPC_burst_0_upstream_byteaddress[0].DATAIN
eth_ocm_0_rx_master_address_to_slave[1] => DE2_115_SOPC_burst_0_upstream_byteaddress[1].DATAIN
eth_ocm_0_rx_master_address_to_slave[2] => DE2_115_SOPC_burst_0_upstream_address[2].DATAIN
eth_ocm_0_rx_master_address_to_slave[2] => DE2_115_SOPC_burst_0_upstream_byteaddress[2].DATAIN
eth_ocm_0_rx_master_address_to_slave[3] => DE2_115_SOPC_burst_0_upstream_address[3].DATAIN
eth_ocm_0_rx_master_address_to_slave[3] => DE2_115_SOPC_burst_0_upstream_byteaddress[3].DATAIN
eth_ocm_0_rx_master_address_to_slave[4] => DE2_115_SOPC_burst_0_upstream_address[4].DATAIN
eth_ocm_0_rx_master_address_to_slave[4] => DE2_115_SOPC_burst_0_upstream_byteaddress[4].DATAIN
eth_ocm_0_rx_master_address_to_slave[5] => DE2_115_SOPC_burst_0_upstream_address[5].DATAIN
eth_ocm_0_rx_master_address_to_slave[5] => DE2_115_SOPC_burst_0_upstream_byteaddress[5].DATAIN
eth_ocm_0_rx_master_address_to_slave[6] => DE2_115_SOPC_burst_0_upstream_address[6].DATAIN
eth_ocm_0_rx_master_address_to_slave[6] => DE2_115_SOPC_burst_0_upstream_byteaddress[6].DATAIN
eth_ocm_0_rx_master_address_to_slave[7] => DE2_115_SOPC_burst_0_upstream_address[7].DATAIN
eth_ocm_0_rx_master_address_to_slave[7] => DE2_115_SOPC_burst_0_upstream_byteaddress[7].DATAIN
eth_ocm_0_rx_master_address_to_slave[8] => DE2_115_SOPC_burst_0_upstream_address[8].DATAIN
eth_ocm_0_rx_master_address_to_slave[8] => DE2_115_SOPC_burst_0_upstream_byteaddress[8].DATAIN
eth_ocm_0_rx_master_address_to_slave[9] => DE2_115_SOPC_burst_0_upstream_address[9].DATAIN
eth_ocm_0_rx_master_address_to_slave[9] => DE2_115_SOPC_burst_0_upstream_byteaddress[9].DATAIN
eth_ocm_0_rx_master_address_to_slave[10] => DE2_115_SOPC_burst_0_upstream_address[10].DATAIN
eth_ocm_0_rx_master_address_to_slave[10] => DE2_115_SOPC_burst_0_upstream_byteaddress[10].DATAIN
eth_ocm_0_rx_master_address_to_slave[11] => DE2_115_SOPC_burst_0_upstream_address[11].DATAIN
eth_ocm_0_rx_master_address_to_slave[11] => DE2_115_SOPC_burst_0_upstream_byteaddress[11].DATAIN
eth_ocm_0_rx_master_address_to_slave[12] => DE2_115_SOPC_burst_0_upstream_address[12].DATAIN
eth_ocm_0_rx_master_address_to_slave[12] => DE2_115_SOPC_burst_0_upstream_byteaddress[12].DATAIN
eth_ocm_0_rx_master_address_to_slave[13] => DE2_115_SOPC_burst_0_upstream_address[13].DATAIN
eth_ocm_0_rx_master_address_to_slave[13] => DE2_115_SOPC_burst_0_upstream_byteaddress[13].DATAIN
eth_ocm_0_rx_master_address_to_slave[14] => DE2_115_SOPC_burst_0_upstream_address[14].DATAIN
eth_ocm_0_rx_master_address_to_slave[14] => DE2_115_SOPC_burst_0_upstream_byteaddress[14].DATAIN
eth_ocm_0_rx_master_address_to_slave[15] => DE2_115_SOPC_burst_0_upstream_address[15].DATAIN
eth_ocm_0_rx_master_address_to_slave[15] => DE2_115_SOPC_burst_0_upstream_byteaddress[15].DATAIN
eth_ocm_0_rx_master_address_to_slave[16] => DE2_115_SOPC_burst_0_upstream_address[16].DATAIN
eth_ocm_0_rx_master_address_to_slave[16] => DE2_115_SOPC_burst_0_upstream_byteaddress[16].DATAIN
eth_ocm_0_rx_master_address_to_slave[17] => DE2_115_SOPC_burst_0_upstream_address[17].DATAIN
eth_ocm_0_rx_master_address_to_slave[17] => DE2_115_SOPC_burst_0_upstream_byteaddress[17].DATAIN
eth_ocm_0_rx_master_address_to_slave[18] => DE2_115_SOPC_burst_0_upstream_address[18].DATAIN
eth_ocm_0_rx_master_address_to_slave[18] => DE2_115_SOPC_burst_0_upstream_byteaddress[18].DATAIN
eth_ocm_0_rx_master_address_to_slave[19] => DE2_115_SOPC_burst_0_upstream_address[19].DATAIN
eth_ocm_0_rx_master_address_to_slave[19] => DE2_115_SOPC_burst_0_upstream_byteaddress[19].DATAIN
eth_ocm_0_rx_master_address_to_slave[20] => DE2_115_SOPC_burst_0_upstream_address[20].DATAIN
eth_ocm_0_rx_master_address_to_slave[20] => DE2_115_SOPC_burst_0_upstream_byteaddress[20].DATAIN
eth_ocm_0_rx_master_address_to_slave[21] => DE2_115_SOPC_burst_0_upstream_byteaddress[21].DATAIN
eth_ocm_0_rx_master_address_to_slave[21] => Equal0.IN2
eth_ocm_0_rx_master_address_to_slave[22] => Equal0.IN10
eth_ocm_0_rx_master_address_to_slave[23] => Equal0.IN9
eth_ocm_0_rx_master_address_to_slave[24] => Equal0.IN1
eth_ocm_0_rx_master_address_to_slave[25] => Equal0.IN0
eth_ocm_0_rx_master_address_to_slave[26] => Equal0.IN8
eth_ocm_0_rx_master_address_to_slave[27] => Equal0.IN7
eth_ocm_0_rx_master_address_to_slave[28] => Equal0.IN6
eth_ocm_0_rx_master_address_to_slave[29] => Equal0.IN5
eth_ocm_0_rx_master_address_to_slave[30] => Equal0.IN4
eth_ocm_0_rx_master_address_to_slave[31] => Equal0.IN3
eth_ocm_0_rx_master_burstcount[0] => DE2_115_SOPC_burst_0_upstream_burstcount.DATAB
eth_ocm_0_rx_master_burstcount[1] => DE2_115_SOPC_burst_0_upstream_burstcount.DATAB
eth_ocm_0_rx_master_burstcount[2] => DE2_115_SOPC_burst_0_upstream_burstcount.DATAB
eth_ocm_0_rx_master_burstcount[3] => DE2_115_SOPC_burst_0_upstream_burstcount.DATAB
eth_ocm_0_rx_master_byteenable[0] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DATAB
eth_ocm_0_rx_master_byteenable[1] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DATAB
eth_ocm_0_rx_master_byteenable[2] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DATAA
eth_ocm_0_rx_master_byteenable[3] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DATAA
eth_ocm_0_rx_master_dbs_address[0] => ~NO_FANOUT~
eth_ocm_0_rx_master_dbs_address[1] => DE2_115_SOPC_burst_0_upstream_address[1].DATAIN
eth_ocm_0_rx_master_dbs_address[1] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.OUTPUTSELECT
eth_ocm_0_rx_master_dbs_address[1] => eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.OUTPUTSELECT
eth_ocm_0_rx_master_dbs_write_16[0] => DE2_115_SOPC_burst_0_upstream_writedata[0].DATAIN
eth_ocm_0_rx_master_dbs_write_16[1] => DE2_115_SOPC_burst_0_upstream_writedata[1].DATAIN
eth_ocm_0_rx_master_dbs_write_16[2] => DE2_115_SOPC_burst_0_upstream_writedata[2].DATAIN
eth_ocm_0_rx_master_dbs_write_16[3] => DE2_115_SOPC_burst_0_upstream_writedata[3].DATAIN
eth_ocm_0_rx_master_dbs_write_16[4] => DE2_115_SOPC_burst_0_upstream_writedata[4].DATAIN
eth_ocm_0_rx_master_dbs_write_16[5] => DE2_115_SOPC_burst_0_upstream_writedata[5].DATAIN
eth_ocm_0_rx_master_dbs_write_16[6] => DE2_115_SOPC_burst_0_upstream_writedata[6].DATAIN
eth_ocm_0_rx_master_dbs_write_16[7] => DE2_115_SOPC_burst_0_upstream_writedata[7].DATAIN
eth_ocm_0_rx_master_dbs_write_16[8] => DE2_115_SOPC_burst_0_upstream_writedata[8].DATAIN
eth_ocm_0_rx_master_dbs_write_16[9] => DE2_115_SOPC_burst_0_upstream_writedata[9].DATAIN
eth_ocm_0_rx_master_dbs_write_16[10] => DE2_115_SOPC_burst_0_upstream_writedata[10].DATAIN
eth_ocm_0_rx_master_dbs_write_16[11] => DE2_115_SOPC_burst_0_upstream_writedata[11].DATAIN
eth_ocm_0_rx_master_dbs_write_16[12] => DE2_115_SOPC_burst_0_upstream_writedata[12].DATAIN
eth_ocm_0_rx_master_dbs_write_16[13] => DE2_115_SOPC_burst_0_upstream_writedata[13].DATAIN
eth_ocm_0_rx_master_dbs_write_16[14] => DE2_115_SOPC_burst_0_upstream_writedata[14].DATAIN
eth_ocm_0_rx_master_dbs_write_16[15] => DE2_115_SOPC_burst_0_upstream_writedata[15].DATAIN
eth_ocm_0_rx_master_write => eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream.IN1
eth_ocm_0_rx_master_write => eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream.IN1
eth_ocm_0_rx_master_write => DE2_115_SOPC_burst_0_upstream_write.IN1
eth_ocm_0_rx_master_write => DE2_115_SOPC_burst_0_upstream_in_a_write_cycle.IN1
reset_n => d1_DE2_115_SOPC_burst_0_upstream_end_xfer~reg0.PRESET
DE2_115_SOPC_burst_0_upstream_address[0] <= <GND>
DE2_115_SOPC_burst_0_upstream_address[1] <= eth_ocm_0_rx_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[2] <= eth_ocm_0_rx_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[3] <= eth_ocm_0_rx_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[4] <= eth_ocm_0_rx_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[5] <= eth_ocm_0_rx_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[6] <= eth_ocm_0_rx_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[7] <= eth_ocm_0_rx_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[8] <= eth_ocm_0_rx_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[9] <= eth_ocm_0_rx_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[10] <= eth_ocm_0_rx_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[11] <= eth_ocm_0_rx_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[12] <= eth_ocm_0_rx_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[13] <= eth_ocm_0_rx_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[14] <= eth_ocm_0_rx_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[15] <= eth_ocm_0_rx_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[16] <= eth_ocm_0_rx_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[17] <= eth_ocm_0_rx_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[18] <= eth_ocm_0_rx_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[19] <= eth_ocm_0_rx_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_address[20] <= eth_ocm_0_rx_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_burstcount[0] <= DE2_115_SOPC_burst_0_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_burstcount[1] <= DE2_115_SOPC_burst_0_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_burstcount[2] <= DE2_115_SOPC_burst_0_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_burstcount[3] <= DE2_115_SOPC_burst_0_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[0] <= eth_ocm_0_rx_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[1] <= eth_ocm_0_rx_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[2] <= eth_ocm_0_rx_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[3] <= eth_ocm_0_rx_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[4] <= eth_ocm_0_rx_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[5] <= eth_ocm_0_rx_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[6] <= eth_ocm_0_rx_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[7] <= eth_ocm_0_rx_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[8] <= eth_ocm_0_rx_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[9] <= eth_ocm_0_rx_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[10] <= eth_ocm_0_rx_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[11] <= eth_ocm_0_rx_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[12] <= eth_ocm_0_rx_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[13] <= eth_ocm_0_rx_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[14] <= eth_ocm_0_rx_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[15] <= eth_ocm_0_rx_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[16] <= eth_ocm_0_rx_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[17] <= eth_ocm_0_rx_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[18] <= eth_ocm_0_rx_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[19] <= eth_ocm_0_rx_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[20] <= eth_ocm_0_rx_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteaddress[21] <= eth_ocm_0_rx_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteenable[0] <= DE2_115_SOPC_burst_0_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_byteenable[1] <= DE2_115_SOPC_burst_0_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_debugaccess <= <GND>
DE2_115_SOPC_burst_0_upstream_read <= <GND>
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[0] <= DE2_115_SOPC_burst_0_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[1] <= DE2_115_SOPC_burst_0_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[2] <= DE2_115_SOPC_burst_0_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[3] <= DE2_115_SOPC_burst_0_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[4] <= DE2_115_SOPC_burst_0_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[5] <= DE2_115_SOPC_burst_0_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[6] <= DE2_115_SOPC_burst_0_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[7] <= DE2_115_SOPC_burst_0_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[8] <= DE2_115_SOPC_burst_0_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[9] <= DE2_115_SOPC_burst_0_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[10] <= DE2_115_SOPC_burst_0_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[11] <= DE2_115_SOPC_burst_0_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[12] <= DE2_115_SOPC_burst_0_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[13] <= DE2_115_SOPC_burst_0_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[14] <= DE2_115_SOPC_burst_0_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdata_from_sa[15] <= DE2_115_SOPC_burst_0_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_readdatavalid_from_sa <= DE2_115_SOPC_burst_0_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_waitrequest_from_sa <= DE2_115_SOPC_burst_0_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_write <= DE2_115_SOPC_burst_0_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[0] <= eth_ocm_0_rx_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[1] <= eth_ocm_0_rx_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[2] <= eth_ocm_0_rx_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[3] <= eth_ocm_0_rx_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[4] <= eth_ocm_0_rx_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[5] <= eth_ocm_0_rx_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[6] <= eth_ocm_0_rx_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[7] <= eth_ocm_0_rx_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[8] <= eth_ocm_0_rx_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[9] <= eth_ocm_0_rx_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[10] <= eth_ocm_0_rx_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[11] <= eth_ocm_0_rx_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[12] <= eth_ocm_0_rx_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[13] <= eth_ocm_0_rx_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[14] <= eth_ocm_0_rx_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_upstream_writedata[15] <= eth_ocm_0_rx_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE
d1_DE2_115_SOPC_burst_0_upstream_end_xfer <= d1_DE2_115_SOPC_burst_0_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream[0] <= eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream[1] <= eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_granted_DE2_115_SOPC_burst_0_upstream <= eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_qualified_request_DE2_115_SOPC_burst_0_upstream <= eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream <= eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0_downstream_arbitrator:the_DE2_115_SOPC_burst_0_downstream
DE2_115_SOPC_burst_0_downstream_address[0] => DE2_115_SOPC_burst_0_downstream_address_to_slave[0].DATAIN
DE2_115_SOPC_burst_0_downstream_address[1] => DE2_115_SOPC_burst_0_downstream_address_to_slave[1].DATAIN
DE2_115_SOPC_burst_0_downstream_address[2] => DE2_115_SOPC_burst_0_downstream_address_to_slave[2].DATAIN
DE2_115_SOPC_burst_0_downstream_address[3] => DE2_115_SOPC_burst_0_downstream_address_to_slave[3].DATAIN
DE2_115_SOPC_burst_0_downstream_address[4] => DE2_115_SOPC_burst_0_downstream_address_to_slave[4].DATAIN
DE2_115_SOPC_burst_0_downstream_address[5] => DE2_115_SOPC_burst_0_downstream_address_to_slave[5].DATAIN
DE2_115_SOPC_burst_0_downstream_address[6] => DE2_115_SOPC_burst_0_downstream_address_to_slave[6].DATAIN
DE2_115_SOPC_burst_0_downstream_address[7] => DE2_115_SOPC_burst_0_downstream_address_to_slave[7].DATAIN
DE2_115_SOPC_burst_0_downstream_address[8] => DE2_115_SOPC_burst_0_downstream_address_to_slave[8].DATAIN
DE2_115_SOPC_burst_0_downstream_address[9] => DE2_115_SOPC_burst_0_downstream_address_to_slave[9].DATAIN
DE2_115_SOPC_burst_0_downstream_address[10] => DE2_115_SOPC_burst_0_downstream_address_to_slave[10].DATAIN
DE2_115_SOPC_burst_0_downstream_address[11] => DE2_115_SOPC_burst_0_downstream_address_to_slave[11].DATAIN
DE2_115_SOPC_burst_0_downstream_address[12] => DE2_115_SOPC_burst_0_downstream_address_to_slave[12].DATAIN
DE2_115_SOPC_burst_0_downstream_address[13] => DE2_115_SOPC_burst_0_downstream_address_to_slave[13].DATAIN
DE2_115_SOPC_burst_0_downstream_address[14] => DE2_115_SOPC_burst_0_downstream_address_to_slave[14].DATAIN
DE2_115_SOPC_burst_0_downstream_address[15] => DE2_115_SOPC_burst_0_downstream_address_to_slave[15].DATAIN
DE2_115_SOPC_burst_0_downstream_address[16] => DE2_115_SOPC_burst_0_downstream_address_to_slave[16].DATAIN
DE2_115_SOPC_burst_0_downstream_address[17] => DE2_115_SOPC_burst_0_downstream_address_to_slave[17].DATAIN
DE2_115_SOPC_burst_0_downstream_address[18] => DE2_115_SOPC_burst_0_downstream_address_to_slave[18].DATAIN
DE2_115_SOPC_burst_0_downstream_address[19] => DE2_115_SOPC_burst_0_downstream_address_to_slave[19].DATAIN
DE2_115_SOPC_burst_0_downstream_address[20] => DE2_115_SOPC_burst_0_downstream_address_to_slave[20].DATAIN
DE2_115_SOPC_burst_0_downstream_burstcount => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_byteenable[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_byteenable[1] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_granted_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_0_downstream_granted_sram_avalon_slave => DE2_115_SOPC_burst_0_downstream_read_but_no_slave_selected.IN1
DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave => r_1.IN1
DE2_115_SOPC_burst_0_downstream_read => r_1.IN1
DE2_115_SOPC_burst_0_downstream_read => p1_DE2_115_SOPC_burst_0_downstream_latency_counter.IN1
DE2_115_SOPC_burst_0_downstream_read => r_1.IN1
DE2_115_SOPC_burst_0_downstream_read_data_valid_sram_avalon_slave => DE2_115_SOPC_burst_0_downstream_readdatavalid.IN1
DE2_115_SOPC_burst_0_downstream_requests_sram_avalon_slave => r_1.IN1
DE2_115_SOPC_burst_0_downstream_write => r_1.IN1
DE2_115_SOPC_burst_0_downstream_write => r_1.IN1
DE2_115_SOPC_burst_0_downstream_writedata[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[1] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[2] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[3] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[4] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[5] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[6] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[7] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[8] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[9] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[10] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[11] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[12] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[13] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[14] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_writedata[15] => ~NO_FANOUT~
clk => DE2_115_SOPC_burst_0_downstream_latency_counter~reg0.CLK
clk => DE2_115_SOPC_burst_0_downstream_read_but_no_slave_selected.CLK
d1_sram_avalon_slave_end_xfer => r_1.IN0
reset_n => DE2_115_SOPC_burst_0_downstream_reset_n.DATAIN
reset_n => DE2_115_SOPC_burst_0_downstream_latency_counter~reg0.ACLR
reset_n => DE2_115_SOPC_burst_0_downstream_read_but_no_slave_selected.ACLR
sram_avalon_slave_readdata_from_sa[0] => DE2_115_SOPC_burst_0_downstream_readdata[0].DATAIN
sram_avalon_slave_readdata_from_sa[1] => DE2_115_SOPC_burst_0_downstream_readdata[1].DATAIN
sram_avalon_slave_readdata_from_sa[2] => DE2_115_SOPC_burst_0_downstream_readdata[2].DATAIN
sram_avalon_slave_readdata_from_sa[3] => DE2_115_SOPC_burst_0_downstream_readdata[3].DATAIN
sram_avalon_slave_readdata_from_sa[4] => DE2_115_SOPC_burst_0_downstream_readdata[4].DATAIN
sram_avalon_slave_readdata_from_sa[5] => DE2_115_SOPC_burst_0_downstream_readdata[5].DATAIN
sram_avalon_slave_readdata_from_sa[6] => DE2_115_SOPC_burst_0_downstream_readdata[6].DATAIN
sram_avalon_slave_readdata_from_sa[7] => DE2_115_SOPC_burst_0_downstream_readdata[7].DATAIN
sram_avalon_slave_readdata_from_sa[8] => DE2_115_SOPC_burst_0_downstream_readdata[8].DATAIN
sram_avalon_slave_readdata_from_sa[9] => DE2_115_SOPC_burst_0_downstream_readdata[9].DATAIN
sram_avalon_slave_readdata_from_sa[10] => DE2_115_SOPC_burst_0_downstream_readdata[10].DATAIN
sram_avalon_slave_readdata_from_sa[11] => DE2_115_SOPC_burst_0_downstream_readdata[11].DATAIN
sram_avalon_slave_readdata_from_sa[12] => DE2_115_SOPC_burst_0_downstream_readdata[12].DATAIN
sram_avalon_slave_readdata_from_sa[13] => DE2_115_SOPC_burst_0_downstream_readdata[13].DATAIN
sram_avalon_slave_readdata_from_sa[14] => DE2_115_SOPC_burst_0_downstream_readdata[14].DATAIN
sram_avalon_slave_readdata_from_sa[15] => DE2_115_SOPC_burst_0_downstream_readdata[15].DATAIN
sram_avalon_slave_wait_counter_eq_0 => r_1.IN1
DE2_115_SOPC_burst_0_downstream_address_to_slave[0] <= DE2_115_SOPC_burst_0_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[1] <= DE2_115_SOPC_burst_0_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[2] <= DE2_115_SOPC_burst_0_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[3] <= DE2_115_SOPC_burst_0_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[4] <= DE2_115_SOPC_burst_0_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[5] <= DE2_115_SOPC_burst_0_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[6] <= DE2_115_SOPC_burst_0_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[7] <= DE2_115_SOPC_burst_0_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[8] <= DE2_115_SOPC_burst_0_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[9] <= DE2_115_SOPC_burst_0_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[10] <= DE2_115_SOPC_burst_0_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[11] <= DE2_115_SOPC_burst_0_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[12] <= DE2_115_SOPC_burst_0_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[13] <= DE2_115_SOPC_burst_0_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[14] <= DE2_115_SOPC_burst_0_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[15] <= DE2_115_SOPC_burst_0_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[16] <= DE2_115_SOPC_burst_0_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[17] <= DE2_115_SOPC_burst_0_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[18] <= DE2_115_SOPC_burst_0_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[19] <= DE2_115_SOPC_burst_0_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_address_to_slave[20] <= DE2_115_SOPC_burst_0_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_latency_counter <= DE2_115_SOPC_burst_0_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[0] <= sram_avalon_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[1] <= sram_avalon_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[2] <= sram_avalon_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[3] <= sram_avalon_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[4] <= sram_avalon_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[5] <= sram_avalon_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[6] <= sram_avalon_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[7] <= sram_avalon_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[8] <= sram_avalon_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[9] <= sram_avalon_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[10] <= sram_avalon_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[11] <= sram_avalon_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[12] <= sram_avalon_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[13] <= sram_avalon_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[14] <= sram_avalon_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdata[15] <= sram_avalon_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_readdatavalid <= DE2_115_SOPC_burst_0_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_0:the_DE2_115_SOPC_burst_0
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => downstream_write_reg.CLK
clk => downstream_read~reg0.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => read_address_offset[3].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => write_address_offset[3].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => transactions_remaining_reg[4].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[4].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always16.IN1
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => downstream_read~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[4].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => transactions_remaining_reg[4].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => data_counter[4].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => write_address_offset[3].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => read_address_offset[3].ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_burstcount[0] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[1] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[2] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[3] => dbs_adjusted_upstream_burstcount.DATAB
upstream_byteenable[0] => downstream_byteenable.DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable.DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_debugaccess => downstream_debugaccess.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => downstream_writedata[0].DATAIN
upstream_writedata[1] => downstream_writedata[1].DATAIN
upstream_writedata[2] => downstream_writedata[2].DATAIN
upstream_writedata[3] => downstream_writedata[3].DATAIN
upstream_writedata[4] => downstream_writedata[4].DATAIN
upstream_writedata[5] => downstream_writedata[5].DATAIN
upstream_writedata[6] => downstream_writedata[6].DATAIN
upstream_writedata[7] => downstream_writedata[7].DATAIN
upstream_writedata[8] => downstream_writedata[8].DATAIN
upstream_writedata[9] => downstream_writedata[9].DATAIN
upstream_writedata[10] => downstream_writedata[10].DATAIN
upstream_writedata[11] => downstream_writedata[11].DATAIN
upstream_writedata[12] => downstream_writedata[12].DATAIN
upstream_writedata[13] => downstream_writedata[13].DATAIN
upstream_writedata[14] => downstream_writedata[14].DATAIN
upstream_writedata[15] => downstream_writedata[15].DATAIN
downstream_address[0] <= <GND>
downstream_address[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[0] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[1] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[2] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[3] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[4] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_burstcount <= downstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_byteenable[0] <= downstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
downstream_byteenable[1] <= downstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
downstream_debugaccess <= upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[0] <= registered_upstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[1] <= registered_upstream_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[2] <= registered_upstream_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[3] <= registered_upstream_nativeaddress[5].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[4] <= registered_upstream_nativeaddress[6].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[5] <= registered_upstream_nativeaddress[7].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[6] <= registered_upstream_nativeaddress[8].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[7] <= registered_upstream_nativeaddress[9].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[8] <= registered_upstream_nativeaddress[10].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[9] <= registered_upstream_nativeaddress[11].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[10] <= registered_upstream_nativeaddress[12].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[11] <= registered_upstream_nativeaddress[13].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[12] <= registered_upstream_nativeaddress[14].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[13] <= registered_upstream_nativeaddress[15].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[14] <= registered_upstream_nativeaddress[16].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[15] <= registered_upstream_nativeaddress[17].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[16] <= registered_upstream_nativeaddress[18].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[17] <= registered_upstream_nativeaddress[19].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[18] <= registered_upstream_nativeaddress[20].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[19] <= <GND>
downstream_nativeaddress[20] <= <GND>
downstream_read <= downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
downstream_write <= downstream_write.DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[0] <= upstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[1] <= upstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[2] <= upstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[3] <= upstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[4] <= upstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[5] <= upstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[6] <= upstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[7] <= upstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[8] <= upstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[9] <= upstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[10] <= upstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[11] <= upstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[12] <= upstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[13] <= upstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[14] <= upstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[15] <= upstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream
DE2_115_SOPC_burst_1_upstream_readdata[0] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[0].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[1] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[1].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[2] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[2].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[3] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[3].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[4] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[4].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[5] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[5].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[6] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[6].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[7] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[7].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[8] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[8].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[9] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[9].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[10] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[10].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[11] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[11].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[12] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[12].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[13] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[13].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[14] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[14].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata[15] => DE2_115_SOPC_burst_1_upstream_readdata_from_sa[15].DATAIN
DE2_115_SOPC_burst_1_upstream_readdatavalid => always3.IN1
DE2_115_SOPC_burst_1_upstream_readdatavalid => DE2_115_SOPC_burst_1_upstream_this_cycle_is_the_last_burst.IN1
DE2_115_SOPC_burst_1_upstream_readdatavalid => eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream.DATAIN
DE2_115_SOPC_burst_1_upstream_waitrequest => DE2_115_SOPC_burst_1_upstream_waits_for_read.IN1
DE2_115_SOPC_burst_1_upstream_waitrequest => DE2_115_SOPC_burst_1_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
eth_ocm_0_tx_master_address_to_slave[0] => DE2_115_SOPC_burst_1_upstream_byteaddress[0].DATAIN
eth_ocm_0_tx_master_address_to_slave[1] => DE2_115_SOPC_burst_1_upstream_byteaddress[1].DATAIN
eth_ocm_0_tx_master_address_to_slave[2] => DE2_115_SOPC_burst_1_upstream_address[2].DATAIN
eth_ocm_0_tx_master_address_to_slave[2] => DE2_115_SOPC_burst_1_upstream_byteaddress[2].DATAIN
eth_ocm_0_tx_master_address_to_slave[3] => DE2_115_SOPC_burst_1_upstream_address[3].DATAIN
eth_ocm_0_tx_master_address_to_slave[3] => DE2_115_SOPC_burst_1_upstream_byteaddress[3].DATAIN
eth_ocm_0_tx_master_address_to_slave[4] => DE2_115_SOPC_burst_1_upstream_address[4].DATAIN
eth_ocm_0_tx_master_address_to_slave[4] => DE2_115_SOPC_burst_1_upstream_byteaddress[4].DATAIN
eth_ocm_0_tx_master_address_to_slave[5] => DE2_115_SOPC_burst_1_upstream_address[5].DATAIN
eth_ocm_0_tx_master_address_to_slave[5] => DE2_115_SOPC_burst_1_upstream_byteaddress[5].DATAIN
eth_ocm_0_tx_master_address_to_slave[6] => DE2_115_SOPC_burst_1_upstream_address[6].DATAIN
eth_ocm_0_tx_master_address_to_slave[6] => DE2_115_SOPC_burst_1_upstream_byteaddress[6].DATAIN
eth_ocm_0_tx_master_address_to_slave[7] => DE2_115_SOPC_burst_1_upstream_address[7].DATAIN
eth_ocm_0_tx_master_address_to_slave[7] => DE2_115_SOPC_burst_1_upstream_byteaddress[7].DATAIN
eth_ocm_0_tx_master_address_to_slave[8] => DE2_115_SOPC_burst_1_upstream_address[8].DATAIN
eth_ocm_0_tx_master_address_to_slave[8] => DE2_115_SOPC_burst_1_upstream_byteaddress[8].DATAIN
eth_ocm_0_tx_master_address_to_slave[9] => DE2_115_SOPC_burst_1_upstream_address[9].DATAIN
eth_ocm_0_tx_master_address_to_slave[9] => DE2_115_SOPC_burst_1_upstream_byteaddress[9].DATAIN
eth_ocm_0_tx_master_address_to_slave[10] => DE2_115_SOPC_burst_1_upstream_address[10].DATAIN
eth_ocm_0_tx_master_address_to_slave[10] => DE2_115_SOPC_burst_1_upstream_byteaddress[10].DATAIN
eth_ocm_0_tx_master_address_to_slave[11] => DE2_115_SOPC_burst_1_upstream_address[11].DATAIN
eth_ocm_0_tx_master_address_to_slave[11] => DE2_115_SOPC_burst_1_upstream_byteaddress[11].DATAIN
eth_ocm_0_tx_master_address_to_slave[12] => DE2_115_SOPC_burst_1_upstream_address[12].DATAIN
eth_ocm_0_tx_master_address_to_slave[12] => DE2_115_SOPC_burst_1_upstream_byteaddress[12].DATAIN
eth_ocm_0_tx_master_address_to_slave[13] => DE2_115_SOPC_burst_1_upstream_address[13].DATAIN
eth_ocm_0_tx_master_address_to_slave[13] => DE2_115_SOPC_burst_1_upstream_byteaddress[13].DATAIN
eth_ocm_0_tx_master_address_to_slave[14] => DE2_115_SOPC_burst_1_upstream_address[14].DATAIN
eth_ocm_0_tx_master_address_to_slave[14] => DE2_115_SOPC_burst_1_upstream_byteaddress[14].DATAIN
eth_ocm_0_tx_master_address_to_slave[15] => DE2_115_SOPC_burst_1_upstream_address[15].DATAIN
eth_ocm_0_tx_master_address_to_slave[15] => DE2_115_SOPC_burst_1_upstream_byteaddress[15].DATAIN
eth_ocm_0_tx_master_address_to_slave[16] => DE2_115_SOPC_burst_1_upstream_address[16].DATAIN
eth_ocm_0_tx_master_address_to_slave[16] => DE2_115_SOPC_burst_1_upstream_byteaddress[16].DATAIN
eth_ocm_0_tx_master_address_to_slave[17] => DE2_115_SOPC_burst_1_upstream_address[17].DATAIN
eth_ocm_0_tx_master_address_to_slave[17] => DE2_115_SOPC_burst_1_upstream_byteaddress[17].DATAIN
eth_ocm_0_tx_master_address_to_slave[18] => DE2_115_SOPC_burst_1_upstream_address[18].DATAIN
eth_ocm_0_tx_master_address_to_slave[18] => DE2_115_SOPC_burst_1_upstream_byteaddress[18].DATAIN
eth_ocm_0_tx_master_address_to_slave[19] => DE2_115_SOPC_burst_1_upstream_address[19].DATAIN
eth_ocm_0_tx_master_address_to_slave[19] => DE2_115_SOPC_burst_1_upstream_byteaddress[19].DATAIN
eth_ocm_0_tx_master_address_to_slave[20] => DE2_115_SOPC_burst_1_upstream_address[20].DATAIN
eth_ocm_0_tx_master_address_to_slave[20] => DE2_115_SOPC_burst_1_upstream_byteaddress[20].DATAIN
eth_ocm_0_tx_master_address_to_slave[21] => DE2_115_SOPC_burst_1_upstream_byteaddress[21].DATAIN
eth_ocm_0_tx_master_address_to_slave[21] => Equal0.IN2
eth_ocm_0_tx_master_address_to_slave[22] => Equal0.IN10
eth_ocm_0_tx_master_address_to_slave[23] => Equal0.IN9
eth_ocm_0_tx_master_address_to_slave[24] => Equal0.IN1
eth_ocm_0_tx_master_address_to_slave[25] => Equal0.IN0
eth_ocm_0_tx_master_address_to_slave[26] => Equal0.IN8
eth_ocm_0_tx_master_address_to_slave[27] => Equal0.IN7
eth_ocm_0_tx_master_address_to_slave[28] => Equal0.IN6
eth_ocm_0_tx_master_address_to_slave[29] => Equal0.IN5
eth_ocm_0_tx_master_address_to_slave[30] => Equal0.IN4
eth_ocm_0_tx_master_address_to_slave[31] => Equal0.IN3
eth_ocm_0_tx_master_burstcount[0] => DE2_115_SOPC_burst_1_upstream_selected_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[0] => DE2_115_SOPC_burst_1_upstream_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[1] => DE2_115_SOPC_burst_1_upstream_selected_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[1] => DE2_115_SOPC_burst_1_upstream_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[2] => DE2_115_SOPC_burst_1_upstream_selected_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[2] => DE2_115_SOPC_burst_1_upstream_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[3] => DE2_115_SOPC_burst_1_upstream_selected_burstcount.DATAB
eth_ocm_0_tx_master_burstcount[3] => DE2_115_SOPC_burst_1_upstream_burstcount.DATAB
eth_ocm_0_tx_master_dbs_address[0] => ~NO_FANOUT~
eth_ocm_0_tx_master_dbs_address[1] => DE2_115_SOPC_burst_1_upstream_address[1].DATAIN
eth_ocm_0_tx_master_latency_counter => LessThan0.IN2
eth_ocm_0_tx_master_latency_counter => eth_ocm_0_tx_master_qualified_request_DE2_115_SOPC_burst_1_upstream.IN1
eth_ocm_0_tx_master_read => eth_ocm_0_tx_master_requests_DE2_115_SOPC_burst_1_upstream.IN1
eth_ocm_0_tx_master_read => eth_ocm_0_tx_master_requests_DE2_115_SOPC_burst_1_upstream.IN1
eth_ocm_0_tx_master_read => eth_ocm_0_tx_master_qualified_request_DE2_115_SOPC_burst_1_upstream.IN1
eth_ocm_0_tx_master_read => DE2_115_SOPC_burst_1_upstream_read.IN0
eth_ocm_0_tx_master_read => DE2_115_SOPC_burst_1_upstream_in_a_read_cycle.IN0
reset_n => reset_n.IN2
DE2_115_SOPC_burst_1_upstream_address[0] <= <GND>
DE2_115_SOPC_burst_1_upstream_address[1] <= eth_ocm_0_tx_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[2] <= eth_ocm_0_tx_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[3] <= eth_ocm_0_tx_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[4] <= eth_ocm_0_tx_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[5] <= eth_ocm_0_tx_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[6] <= eth_ocm_0_tx_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[7] <= eth_ocm_0_tx_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[8] <= eth_ocm_0_tx_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[9] <= eth_ocm_0_tx_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[10] <= eth_ocm_0_tx_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[11] <= eth_ocm_0_tx_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[12] <= eth_ocm_0_tx_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[13] <= eth_ocm_0_tx_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[14] <= eth_ocm_0_tx_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[15] <= eth_ocm_0_tx_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[16] <= eth_ocm_0_tx_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[17] <= eth_ocm_0_tx_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[18] <= eth_ocm_0_tx_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[19] <= eth_ocm_0_tx_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_address[20] <= eth_ocm_0_tx_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_burstcount[0] <= DE2_115_SOPC_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_burstcount[1] <= DE2_115_SOPC_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_burstcount[2] <= DE2_115_SOPC_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_burstcount[3] <= DE2_115_SOPC_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[0] <= eth_ocm_0_tx_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[1] <= eth_ocm_0_tx_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[2] <= eth_ocm_0_tx_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[3] <= eth_ocm_0_tx_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[4] <= eth_ocm_0_tx_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[5] <= eth_ocm_0_tx_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[6] <= eth_ocm_0_tx_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[7] <= eth_ocm_0_tx_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[8] <= eth_ocm_0_tx_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[9] <= eth_ocm_0_tx_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[10] <= eth_ocm_0_tx_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[11] <= eth_ocm_0_tx_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[12] <= eth_ocm_0_tx_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[13] <= eth_ocm_0_tx_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[14] <= eth_ocm_0_tx_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[15] <= eth_ocm_0_tx_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[16] <= eth_ocm_0_tx_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[17] <= eth_ocm_0_tx_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[18] <= eth_ocm_0_tx_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[19] <= eth_ocm_0_tx_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[20] <= eth_ocm_0_tx_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteaddress[21] <= eth_ocm_0_tx_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_byteenable[0] <= <VCC>
DE2_115_SOPC_burst_1_upstream_byteenable[1] <= <VCC>
DE2_115_SOPC_burst_1_upstream_debugaccess <= <GND>
DE2_115_SOPC_burst_1_upstream_read <= DE2_115_SOPC_burst_1_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[0] <= DE2_115_SOPC_burst_1_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[1] <= DE2_115_SOPC_burst_1_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[2] <= DE2_115_SOPC_burst_1_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[3] <= DE2_115_SOPC_burst_1_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[4] <= DE2_115_SOPC_burst_1_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[5] <= DE2_115_SOPC_burst_1_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[6] <= DE2_115_SOPC_burst_1_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[7] <= DE2_115_SOPC_burst_1_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[8] <= DE2_115_SOPC_burst_1_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[9] <= DE2_115_SOPC_burst_1_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[10] <= DE2_115_SOPC_burst_1_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[11] <= DE2_115_SOPC_burst_1_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[12] <= DE2_115_SOPC_burst_1_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[13] <= DE2_115_SOPC_burst_1_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[14] <= DE2_115_SOPC_burst_1_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[15] <= DE2_115_SOPC_burst_1_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_waitrequest_from_sa <= DE2_115_SOPC_burst_1_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_upstream_write <= <GND>
d1_DE2_115_SOPC_burst_1_upstream_end_xfer <= d1_DE2_115_SOPC_burst_1_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_granted_DE2_115_SOPC_burst_1_upstream <= eth_ocm_0_tx_master_granted_DE2_115_SOPC_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_qualified_request_DE2_115_SOPC_burst_1_upstream <= eth_ocm_0_tx_master_granted_DE2_115_SOPC_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream <= DE2_115_SOPC_burst_1_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream_shift_register <= rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module:rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream.fifo_contains_ones_n
eth_ocm_0_tx_master_requests_DE2_115_SOPC_burst_1_upstream <= eth_ocm_0_tx_master_requests_DE2_115_SOPC_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream_module:burstcount_fifo_for_DE2_115_SOPC_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => stage_0[4].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => stage_1[4].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
data_in[4] => p0_stage_0[4].DATAB
data_in[4] => WideOr0.IN4
data_in[4] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => stage_0[4].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => stage_1[4].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= stage_0[4].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_upstream_arbitrator:the_DE2_115_SOPC_burst_1_upstream|rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream_module:rdv_fifo_for_eth_ocm_0_tx_master_to_DE2_115_SOPC_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1_downstream_arbitrator:the_DE2_115_SOPC_burst_1_downstream
DE2_115_SOPC_burst_1_downstream_address[0] => DE2_115_SOPC_burst_1_downstream_address_to_slave[0].DATAIN
DE2_115_SOPC_burst_1_downstream_address[1] => DE2_115_SOPC_burst_1_downstream_address_to_slave[1].DATAIN
DE2_115_SOPC_burst_1_downstream_address[2] => DE2_115_SOPC_burst_1_downstream_address_to_slave[2].DATAIN
DE2_115_SOPC_burst_1_downstream_address[3] => DE2_115_SOPC_burst_1_downstream_address_to_slave[3].DATAIN
DE2_115_SOPC_burst_1_downstream_address[4] => DE2_115_SOPC_burst_1_downstream_address_to_slave[4].DATAIN
DE2_115_SOPC_burst_1_downstream_address[5] => DE2_115_SOPC_burst_1_downstream_address_to_slave[5].DATAIN
DE2_115_SOPC_burst_1_downstream_address[6] => DE2_115_SOPC_burst_1_downstream_address_to_slave[6].DATAIN
DE2_115_SOPC_burst_1_downstream_address[7] => DE2_115_SOPC_burst_1_downstream_address_to_slave[7].DATAIN
DE2_115_SOPC_burst_1_downstream_address[8] => DE2_115_SOPC_burst_1_downstream_address_to_slave[8].DATAIN
DE2_115_SOPC_burst_1_downstream_address[9] => DE2_115_SOPC_burst_1_downstream_address_to_slave[9].DATAIN
DE2_115_SOPC_burst_1_downstream_address[10] => DE2_115_SOPC_burst_1_downstream_address_to_slave[10].DATAIN
DE2_115_SOPC_burst_1_downstream_address[11] => DE2_115_SOPC_burst_1_downstream_address_to_slave[11].DATAIN
DE2_115_SOPC_burst_1_downstream_address[12] => DE2_115_SOPC_burst_1_downstream_address_to_slave[12].DATAIN
DE2_115_SOPC_burst_1_downstream_address[13] => DE2_115_SOPC_burst_1_downstream_address_to_slave[13].DATAIN
DE2_115_SOPC_burst_1_downstream_address[14] => DE2_115_SOPC_burst_1_downstream_address_to_slave[14].DATAIN
DE2_115_SOPC_burst_1_downstream_address[15] => DE2_115_SOPC_burst_1_downstream_address_to_slave[15].DATAIN
DE2_115_SOPC_burst_1_downstream_address[16] => DE2_115_SOPC_burst_1_downstream_address_to_slave[16].DATAIN
DE2_115_SOPC_burst_1_downstream_address[17] => DE2_115_SOPC_burst_1_downstream_address_to_slave[17].DATAIN
DE2_115_SOPC_burst_1_downstream_address[18] => DE2_115_SOPC_burst_1_downstream_address_to_slave[18].DATAIN
DE2_115_SOPC_burst_1_downstream_address[19] => DE2_115_SOPC_burst_1_downstream_address_to_slave[19].DATAIN
DE2_115_SOPC_burst_1_downstream_address[20] => DE2_115_SOPC_burst_1_downstream_address_to_slave[20].DATAIN
DE2_115_SOPC_burst_1_downstream_burstcount => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_byteenable[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_byteenable[1] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_granted_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_1_downstream_granted_sram_avalon_slave => DE2_115_SOPC_burst_1_downstream_read_but_no_slave_selected.IN1
DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave => r_1.IN0
DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave => r_1.IN1
DE2_115_SOPC_burst_1_downstream_read => r_1.IN1
DE2_115_SOPC_burst_1_downstream_read => p1_DE2_115_SOPC_burst_1_downstream_latency_counter.IN1
DE2_115_SOPC_burst_1_downstream_read => r_1.IN1
DE2_115_SOPC_burst_1_downstream_read_data_valid_sram_avalon_slave => DE2_115_SOPC_burst_1_downstream_readdatavalid.IN1
DE2_115_SOPC_burst_1_downstream_requests_sram_avalon_slave => r_1.IN1
DE2_115_SOPC_burst_1_downstream_write => r_1.IN1
DE2_115_SOPC_burst_1_downstream_write => r_1.IN1
DE2_115_SOPC_burst_1_downstream_writedata[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[1] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[2] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[3] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[4] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[5] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[6] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[7] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[8] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[9] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[10] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[11] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[12] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[13] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[14] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_writedata[15] => ~NO_FANOUT~
clk => DE2_115_SOPC_burst_1_downstream_latency_counter~reg0.CLK
clk => DE2_115_SOPC_burst_1_downstream_read_but_no_slave_selected.CLK
d1_sram_avalon_slave_end_xfer => r_1.IN0
reset_n => DE2_115_SOPC_burst_1_downstream_reset_n.DATAIN
reset_n => DE2_115_SOPC_burst_1_downstream_latency_counter~reg0.ACLR
reset_n => DE2_115_SOPC_burst_1_downstream_read_but_no_slave_selected.ACLR
sram_avalon_slave_readdata_from_sa[0] => DE2_115_SOPC_burst_1_downstream_readdata[0].DATAIN
sram_avalon_slave_readdata_from_sa[1] => DE2_115_SOPC_burst_1_downstream_readdata[1].DATAIN
sram_avalon_slave_readdata_from_sa[2] => DE2_115_SOPC_burst_1_downstream_readdata[2].DATAIN
sram_avalon_slave_readdata_from_sa[3] => DE2_115_SOPC_burst_1_downstream_readdata[3].DATAIN
sram_avalon_slave_readdata_from_sa[4] => DE2_115_SOPC_burst_1_downstream_readdata[4].DATAIN
sram_avalon_slave_readdata_from_sa[5] => DE2_115_SOPC_burst_1_downstream_readdata[5].DATAIN
sram_avalon_slave_readdata_from_sa[6] => DE2_115_SOPC_burst_1_downstream_readdata[6].DATAIN
sram_avalon_slave_readdata_from_sa[7] => DE2_115_SOPC_burst_1_downstream_readdata[7].DATAIN
sram_avalon_slave_readdata_from_sa[8] => DE2_115_SOPC_burst_1_downstream_readdata[8].DATAIN
sram_avalon_slave_readdata_from_sa[9] => DE2_115_SOPC_burst_1_downstream_readdata[9].DATAIN
sram_avalon_slave_readdata_from_sa[10] => DE2_115_SOPC_burst_1_downstream_readdata[10].DATAIN
sram_avalon_slave_readdata_from_sa[11] => DE2_115_SOPC_burst_1_downstream_readdata[11].DATAIN
sram_avalon_slave_readdata_from_sa[12] => DE2_115_SOPC_burst_1_downstream_readdata[12].DATAIN
sram_avalon_slave_readdata_from_sa[13] => DE2_115_SOPC_burst_1_downstream_readdata[13].DATAIN
sram_avalon_slave_readdata_from_sa[14] => DE2_115_SOPC_burst_1_downstream_readdata[14].DATAIN
sram_avalon_slave_readdata_from_sa[15] => DE2_115_SOPC_burst_1_downstream_readdata[15].DATAIN
sram_avalon_slave_wait_counter_eq_0 => r_1.IN1
DE2_115_SOPC_burst_1_downstream_address_to_slave[0] <= DE2_115_SOPC_burst_1_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[1] <= DE2_115_SOPC_burst_1_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[2] <= DE2_115_SOPC_burst_1_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[3] <= DE2_115_SOPC_burst_1_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[4] <= DE2_115_SOPC_burst_1_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[5] <= DE2_115_SOPC_burst_1_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[6] <= DE2_115_SOPC_burst_1_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[7] <= DE2_115_SOPC_burst_1_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[8] <= DE2_115_SOPC_burst_1_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[9] <= DE2_115_SOPC_burst_1_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[10] <= DE2_115_SOPC_burst_1_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[11] <= DE2_115_SOPC_burst_1_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[12] <= DE2_115_SOPC_burst_1_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[13] <= DE2_115_SOPC_burst_1_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[14] <= DE2_115_SOPC_burst_1_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[15] <= DE2_115_SOPC_burst_1_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[16] <= DE2_115_SOPC_burst_1_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[17] <= DE2_115_SOPC_burst_1_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[18] <= DE2_115_SOPC_burst_1_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[19] <= DE2_115_SOPC_burst_1_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_address_to_slave[20] <= DE2_115_SOPC_burst_1_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_latency_counter <= DE2_115_SOPC_burst_1_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[0] <= sram_avalon_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[1] <= sram_avalon_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[2] <= sram_avalon_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[3] <= sram_avalon_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[4] <= sram_avalon_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[5] <= sram_avalon_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[6] <= sram_avalon_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[7] <= sram_avalon_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[8] <= sram_avalon_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[9] <= sram_avalon_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[10] <= sram_avalon_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[11] <= sram_avalon_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[12] <= sram_avalon_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[13] <= sram_avalon_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[14] <= sram_avalon_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdata[15] <= sram_avalon_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_readdatavalid <= DE2_115_SOPC_burst_1_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_burst_1:the_DE2_115_SOPC_burst_1
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => downstream_write_reg.CLK
clk => downstream_read~reg0.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => read_address_offset[3].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => write_address_offset[3].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => transactions_remaining_reg[4].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[4].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always16.IN1
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => downstream_read~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[4].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => transactions_remaining_reg[4].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => data_counter[4].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => write_address_offset[3].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => read_address_offset[3].ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_burstcount[0] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[1] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[2] => dbs_adjusted_upstream_burstcount.DATAB
upstream_burstcount[3] => dbs_adjusted_upstream_burstcount.DATAB
upstream_byteenable[0] => downstream_byteenable.DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable.DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_debugaccess => downstream_debugaccess.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => downstream_writedata[0].DATAIN
upstream_writedata[1] => downstream_writedata[1].DATAIN
upstream_writedata[2] => downstream_writedata[2].DATAIN
upstream_writedata[3] => downstream_writedata[3].DATAIN
upstream_writedata[4] => downstream_writedata[4].DATAIN
upstream_writedata[5] => downstream_writedata[5].DATAIN
upstream_writedata[6] => downstream_writedata[6].DATAIN
upstream_writedata[7] => downstream_writedata[7].DATAIN
upstream_writedata[8] => downstream_writedata[8].DATAIN
upstream_writedata[9] => downstream_writedata[9].DATAIN
upstream_writedata[10] => downstream_writedata[10].DATAIN
upstream_writedata[11] => downstream_writedata[11].DATAIN
upstream_writedata[12] => downstream_writedata[12].DATAIN
upstream_writedata[13] => downstream_writedata[13].DATAIN
upstream_writedata[14] => downstream_writedata[14].DATAIN
upstream_writedata[15] => downstream_writedata[15].DATAIN
downstream_address[0] <= <GND>
downstream_address[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[16] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[17] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[18] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[19] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_address[20] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[0] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[1] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[2] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[3] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_arbitrationshare[4] <= dbs_adjusted_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_burstcount <= downstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
downstream_byteenable[0] <= downstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
downstream_byteenable[1] <= downstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
downstream_debugaccess <= upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[0] <= registered_upstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[1] <= registered_upstream_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[2] <= registered_upstream_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[3] <= registered_upstream_nativeaddress[5].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[4] <= registered_upstream_nativeaddress[6].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[5] <= registered_upstream_nativeaddress[7].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[6] <= registered_upstream_nativeaddress[8].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[7] <= registered_upstream_nativeaddress[9].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[8] <= registered_upstream_nativeaddress[10].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[9] <= registered_upstream_nativeaddress[11].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[10] <= registered_upstream_nativeaddress[12].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[11] <= registered_upstream_nativeaddress[13].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[12] <= registered_upstream_nativeaddress[14].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[13] <= registered_upstream_nativeaddress[15].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[14] <= registered_upstream_nativeaddress[16].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[15] <= registered_upstream_nativeaddress[17].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[16] <= registered_upstream_nativeaddress[18].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[17] <= registered_upstream_nativeaddress[19].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[18] <= registered_upstream_nativeaddress[20].DB_MAX_OUTPUT_PORT_TYPE
downstream_nativeaddress[19] <= <GND>
downstream_nativeaddress[20] <= <GND>
downstream_read <= downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
downstream_write <= downstream_write.DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[0] <= upstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[1] <= upstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[2] <= upstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[3] <= upstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[4] <= upstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[5] <= upstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[6] <= upstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[7] <= upstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[8] <= upstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[9] <= upstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[10] <= upstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[11] <= upstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[12] <= upstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[13] <= upstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[14] <= upstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
downstream_writedata[15] <= upstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in
DE2_115_SOPC_clock_0_in_endofpacket => DE2_115_SOPC_clock_0_in_endofpacket_from_sa.DATAIN
DE2_115_SOPC_clock_0_in_readdata[0] => DE2_115_SOPC_clock_0_in_readdata_from_sa[0].DATAIN
DE2_115_SOPC_clock_0_in_readdata[1] => DE2_115_SOPC_clock_0_in_readdata_from_sa[1].DATAIN
DE2_115_SOPC_clock_0_in_readdata[2] => DE2_115_SOPC_clock_0_in_readdata_from_sa[2].DATAIN
DE2_115_SOPC_clock_0_in_readdata[3] => DE2_115_SOPC_clock_0_in_readdata_from_sa[3].DATAIN
DE2_115_SOPC_clock_0_in_readdata[4] => DE2_115_SOPC_clock_0_in_readdata_from_sa[4].DATAIN
DE2_115_SOPC_clock_0_in_readdata[5] => DE2_115_SOPC_clock_0_in_readdata_from_sa[5].DATAIN
DE2_115_SOPC_clock_0_in_readdata[6] => DE2_115_SOPC_clock_0_in_readdata_from_sa[6].DATAIN
DE2_115_SOPC_clock_0_in_readdata[7] => DE2_115_SOPC_clock_0_in_readdata_from_sa[7].DATAIN
DE2_115_SOPC_clock_0_in_readdata[8] => DE2_115_SOPC_clock_0_in_readdata_from_sa[8].DATAIN
DE2_115_SOPC_clock_0_in_readdata[9] => DE2_115_SOPC_clock_0_in_readdata_from_sa[9].DATAIN
DE2_115_SOPC_clock_0_in_readdata[10] => DE2_115_SOPC_clock_0_in_readdata_from_sa[10].DATAIN
DE2_115_SOPC_clock_0_in_readdata[11] => DE2_115_SOPC_clock_0_in_readdata_from_sa[11].DATAIN
DE2_115_SOPC_clock_0_in_readdata[12] => DE2_115_SOPC_clock_0_in_readdata_from_sa[12].DATAIN
DE2_115_SOPC_clock_0_in_readdata[13] => DE2_115_SOPC_clock_0_in_readdata_from_sa[13].DATAIN
DE2_115_SOPC_clock_0_in_readdata[14] => DE2_115_SOPC_clock_0_in_readdata_from_sa[14].DATAIN
DE2_115_SOPC_clock_0_in_readdata[15] => DE2_115_SOPC_clock_0_in_readdata_from_sa[15].DATAIN
DE2_115_SOPC_clock_0_in_readdata[16] => DE2_115_SOPC_clock_0_in_readdata_from_sa[16].DATAIN
DE2_115_SOPC_clock_0_in_readdata[17] => DE2_115_SOPC_clock_0_in_readdata_from_sa[17].DATAIN
DE2_115_SOPC_clock_0_in_readdata[18] => DE2_115_SOPC_clock_0_in_readdata_from_sa[18].DATAIN
DE2_115_SOPC_clock_0_in_readdata[19] => DE2_115_SOPC_clock_0_in_readdata_from_sa[19].DATAIN
DE2_115_SOPC_clock_0_in_readdata[20] => DE2_115_SOPC_clock_0_in_readdata_from_sa[20].DATAIN
DE2_115_SOPC_clock_0_in_readdata[21] => DE2_115_SOPC_clock_0_in_readdata_from_sa[21].DATAIN
DE2_115_SOPC_clock_0_in_readdata[22] => DE2_115_SOPC_clock_0_in_readdata_from_sa[22].DATAIN
DE2_115_SOPC_clock_0_in_readdata[23] => DE2_115_SOPC_clock_0_in_readdata_from_sa[23].DATAIN
DE2_115_SOPC_clock_0_in_readdata[24] => DE2_115_SOPC_clock_0_in_readdata_from_sa[24].DATAIN
DE2_115_SOPC_clock_0_in_readdata[25] => DE2_115_SOPC_clock_0_in_readdata_from_sa[25].DATAIN
DE2_115_SOPC_clock_0_in_readdata[26] => DE2_115_SOPC_clock_0_in_readdata_from_sa[26].DATAIN
DE2_115_SOPC_clock_0_in_readdata[27] => DE2_115_SOPC_clock_0_in_readdata_from_sa[27].DATAIN
DE2_115_SOPC_clock_0_in_readdata[28] => DE2_115_SOPC_clock_0_in_readdata_from_sa[28].DATAIN
DE2_115_SOPC_clock_0_in_readdata[29] => DE2_115_SOPC_clock_0_in_readdata_from_sa[29].DATAIN
DE2_115_SOPC_clock_0_in_readdata[30] => DE2_115_SOPC_clock_0_in_readdata_from_sa[30].DATAIN
DE2_115_SOPC_clock_0_in_readdata[31] => DE2_115_SOPC_clock_0_in_readdata_from_sa[31].DATAIN
DE2_115_SOPC_clock_0_in_waitrequest => DE2_115_SOPC_clock_0_in_waits_for_read.IN1
DE2_115_SOPC_clock_0_in_waitrequest => DE2_115_SOPC_clock_0_in_waits_for_write.IN1
DE2_115_SOPC_clock_0_in_waitrequest => DE2_115_SOPC_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_DE2_115_SOPC_clock_0_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => DE2_115_SOPC_clock_0_in_address[0].DATAIN
cpu_data_master_address_to_slave[1] => DE2_115_SOPC_clock_0_in_address[1].DATAIN
cpu_data_master_address_to_slave[2] => DE2_115_SOPC_clock_0_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => DE2_115_SOPC_clock_0_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => DE2_115_SOPC_clock_0_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => DE2_115_SOPC_clock_0_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN21
cpu_data_master_address_to_slave[5] => Equal0.IN20
cpu_data_master_address_to_slave[6] => Equal0.IN19
cpu_data_master_address_to_slave[7] => Equal0.IN5
cpu_data_master_address_to_slave[8] => Equal0.IN18
cpu_data_master_address_to_slave[9] => Equal0.IN17
cpu_data_master_address_to_slave[10] => Equal0.IN4
cpu_data_master_address_to_slave[11] => Equal0.IN16
cpu_data_master_address_to_slave[12] => Equal0.IN15
cpu_data_master_address_to_slave[13] => Equal0.IN3
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN9
cpu_data_master_address_to_slave[20] => Equal0.IN8
cpu_data_master_address_to_slave[21] => Equal0.IN7
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN6
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => DE2_115_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[1] => DE2_115_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[2] => DE2_115_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_byteenable[3] => DE2_115_SOPC_clock_0_in_byteenable.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_DE2_115_SOPC_clock_0_in.IN0
cpu_data_master_read => cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in.IN1
cpu_data_master_read => DE2_115_SOPC_clock_0_in_read.IN1
cpu_data_master_read => DE2_115_SOPC_clock_0_in_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in.IN1
cpu_data_master_write => cpu_data_master_requests_DE2_115_SOPC_clock_0_in.IN1
cpu_data_master_write => DE2_115_SOPC_clock_0_in_write.IN1
cpu_data_master_write => DE2_115_SOPC_clock_0_in_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => DE2_115_SOPC_clock_0_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => DE2_115_SOPC_clock_0_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => DE2_115_SOPC_clock_0_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => DE2_115_SOPC_clock_0_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => DE2_115_SOPC_clock_0_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => DE2_115_SOPC_clock_0_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => DE2_115_SOPC_clock_0_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => DE2_115_SOPC_clock_0_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => DE2_115_SOPC_clock_0_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => DE2_115_SOPC_clock_0_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => DE2_115_SOPC_clock_0_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => DE2_115_SOPC_clock_0_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => DE2_115_SOPC_clock_0_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => DE2_115_SOPC_clock_0_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => DE2_115_SOPC_clock_0_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => DE2_115_SOPC_clock_0_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => DE2_115_SOPC_clock_0_in_writedata[16].DATAIN
cpu_data_master_writedata[17] => DE2_115_SOPC_clock_0_in_writedata[17].DATAIN
cpu_data_master_writedata[18] => DE2_115_SOPC_clock_0_in_writedata[18].DATAIN
cpu_data_master_writedata[19] => DE2_115_SOPC_clock_0_in_writedata[19].DATAIN
cpu_data_master_writedata[20] => DE2_115_SOPC_clock_0_in_writedata[20].DATAIN
cpu_data_master_writedata[21] => DE2_115_SOPC_clock_0_in_writedata[21].DATAIN
cpu_data_master_writedata[22] => DE2_115_SOPC_clock_0_in_writedata[22].DATAIN
cpu_data_master_writedata[23] => DE2_115_SOPC_clock_0_in_writedata[23].DATAIN
cpu_data_master_writedata[24] => DE2_115_SOPC_clock_0_in_writedata[24].DATAIN
cpu_data_master_writedata[25] => DE2_115_SOPC_clock_0_in_writedata[25].DATAIN
cpu_data_master_writedata[26] => DE2_115_SOPC_clock_0_in_writedata[26].DATAIN
cpu_data_master_writedata[27] => DE2_115_SOPC_clock_0_in_writedata[27].DATAIN
cpu_data_master_writedata[28] => DE2_115_SOPC_clock_0_in_writedata[28].DATAIN
cpu_data_master_writedata[29] => DE2_115_SOPC_clock_0_in_writedata[29].DATAIN
cpu_data_master_writedata[30] => DE2_115_SOPC_clock_0_in_writedata[30].DATAIN
cpu_data_master_writedata[31] => DE2_115_SOPC_clock_0_in_writedata[31].DATAIN
reset_n => DE2_115_SOPC_clock_0_in_reset_n.DATAIN
reset_n => d1_DE2_115_SOPC_clock_0_in_end_xfer~reg0.PRESET
DE2_115_SOPC_clock_0_in_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_byteenable[0] <= DE2_115_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_byteenable[1] <= DE2_115_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_byteenable[2] <= DE2_115_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_byteenable[3] <= DE2_115_SOPC_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_endofpacket_from_sa <= DE2_115_SOPC_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_nativeaddress[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_nativeaddress[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_read <= DE2_115_SOPC_clock_0_in_read.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[0] <= DE2_115_SOPC_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[1] <= DE2_115_SOPC_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[2] <= DE2_115_SOPC_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[3] <= DE2_115_SOPC_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[4] <= DE2_115_SOPC_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[5] <= DE2_115_SOPC_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[6] <= DE2_115_SOPC_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[7] <= DE2_115_SOPC_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[8] <= DE2_115_SOPC_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[9] <= DE2_115_SOPC_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[10] <= DE2_115_SOPC_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[11] <= DE2_115_SOPC_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[12] <= DE2_115_SOPC_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[13] <= DE2_115_SOPC_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[14] <= DE2_115_SOPC_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[15] <= DE2_115_SOPC_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[16] <= DE2_115_SOPC_clock_0_in_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[17] <= DE2_115_SOPC_clock_0_in_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[18] <= DE2_115_SOPC_clock_0_in_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[19] <= DE2_115_SOPC_clock_0_in_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[20] <= DE2_115_SOPC_clock_0_in_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[21] <= DE2_115_SOPC_clock_0_in_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[22] <= DE2_115_SOPC_clock_0_in_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[23] <= DE2_115_SOPC_clock_0_in_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[24] <= DE2_115_SOPC_clock_0_in_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[25] <= DE2_115_SOPC_clock_0_in_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[26] <= DE2_115_SOPC_clock_0_in_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[27] <= DE2_115_SOPC_clock_0_in_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[28] <= DE2_115_SOPC_clock_0_in_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[29] <= DE2_115_SOPC_clock_0_in_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[30] <= DE2_115_SOPC_clock_0_in_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_readdata_from_sa[31] <= DE2_115_SOPC_clock_0_in_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_waitrequest_from_sa <= DE2_115_SOPC_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_write <= DE2_115_SOPC_clock_0_in_write.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_in_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_DE2_115_SOPC_clock_0_in <= cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in <= cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in <= cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_DE2_115_SOPC_clock_0_in <= cpu_data_master_requests_DE2_115_SOPC_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
d1_DE2_115_SOPC_clock_0_in_end_xfer <= d1_DE2_115_SOPC_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out
DE2_115_SOPC_clock_0_out_address[0] => DE2_115_SOPC_clock_0_out_address_to_slave[0].DATAIN
DE2_115_SOPC_clock_0_out_address[1] => DE2_115_SOPC_clock_0_out_address_to_slave[1].DATAIN
DE2_115_SOPC_clock_0_out_address[2] => DE2_115_SOPC_clock_0_out_address_to_slave[2].DATAIN
DE2_115_SOPC_clock_0_out_address[3] => DE2_115_SOPC_clock_0_out_address_to_slave[3].DATAIN
DE2_115_SOPC_clock_0_out_byteenable[0] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_byteenable[1] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_byteenable[2] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_byteenable[3] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave => r_1.IN1
DE2_115_SOPC_clock_0_out_read => r_1.IN0
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_write => r_1.IN1
DE2_115_SOPC_clock_0_out_writedata[0] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[1] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[2] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[3] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[4] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[5] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[6] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[7] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[8] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[9] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[10] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[11] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[12] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[13] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[14] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[15] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[16] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[17] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[18] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[19] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[20] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[21] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[22] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[23] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[24] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[25] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[26] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[27] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[28] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[29] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[30] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_pll_pll_slave_end_xfer => ~NO_FANOUT~
pll_pll_slave_readdata_from_sa[0] => DE2_115_SOPC_clock_0_out_readdata[0].DATAIN
pll_pll_slave_readdata_from_sa[1] => DE2_115_SOPC_clock_0_out_readdata[1].DATAIN
pll_pll_slave_readdata_from_sa[2] => DE2_115_SOPC_clock_0_out_readdata[2].DATAIN
pll_pll_slave_readdata_from_sa[3] => DE2_115_SOPC_clock_0_out_readdata[3].DATAIN
pll_pll_slave_readdata_from_sa[4] => DE2_115_SOPC_clock_0_out_readdata[4].DATAIN
pll_pll_slave_readdata_from_sa[5] => DE2_115_SOPC_clock_0_out_readdata[5].DATAIN
pll_pll_slave_readdata_from_sa[6] => DE2_115_SOPC_clock_0_out_readdata[6].DATAIN
pll_pll_slave_readdata_from_sa[7] => DE2_115_SOPC_clock_0_out_readdata[7].DATAIN
pll_pll_slave_readdata_from_sa[8] => DE2_115_SOPC_clock_0_out_readdata[8].DATAIN
pll_pll_slave_readdata_from_sa[9] => DE2_115_SOPC_clock_0_out_readdata[9].DATAIN
pll_pll_slave_readdata_from_sa[10] => DE2_115_SOPC_clock_0_out_readdata[10].DATAIN
pll_pll_slave_readdata_from_sa[11] => DE2_115_SOPC_clock_0_out_readdata[11].DATAIN
pll_pll_slave_readdata_from_sa[12] => DE2_115_SOPC_clock_0_out_readdata[12].DATAIN
pll_pll_slave_readdata_from_sa[13] => DE2_115_SOPC_clock_0_out_readdata[13].DATAIN
pll_pll_slave_readdata_from_sa[14] => DE2_115_SOPC_clock_0_out_readdata[14].DATAIN
pll_pll_slave_readdata_from_sa[15] => DE2_115_SOPC_clock_0_out_readdata[15].DATAIN
pll_pll_slave_readdata_from_sa[16] => DE2_115_SOPC_clock_0_out_readdata[16].DATAIN
pll_pll_slave_readdata_from_sa[17] => DE2_115_SOPC_clock_0_out_readdata[17].DATAIN
pll_pll_slave_readdata_from_sa[18] => DE2_115_SOPC_clock_0_out_readdata[18].DATAIN
pll_pll_slave_readdata_from_sa[19] => DE2_115_SOPC_clock_0_out_readdata[19].DATAIN
pll_pll_slave_readdata_from_sa[20] => DE2_115_SOPC_clock_0_out_readdata[20].DATAIN
pll_pll_slave_readdata_from_sa[21] => DE2_115_SOPC_clock_0_out_readdata[21].DATAIN
pll_pll_slave_readdata_from_sa[22] => DE2_115_SOPC_clock_0_out_readdata[22].DATAIN
pll_pll_slave_readdata_from_sa[23] => DE2_115_SOPC_clock_0_out_readdata[23].DATAIN
pll_pll_slave_readdata_from_sa[24] => DE2_115_SOPC_clock_0_out_readdata[24].DATAIN
pll_pll_slave_readdata_from_sa[25] => DE2_115_SOPC_clock_0_out_readdata[25].DATAIN
pll_pll_slave_readdata_from_sa[26] => DE2_115_SOPC_clock_0_out_readdata[26].DATAIN
pll_pll_slave_readdata_from_sa[27] => DE2_115_SOPC_clock_0_out_readdata[27].DATAIN
pll_pll_slave_readdata_from_sa[28] => DE2_115_SOPC_clock_0_out_readdata[28].DATAIN
pll_pll_slave_readdata_from_sa[29] => DE2_115_SOPC_clock_0_out_readdata[29].DATAIN
pll_pll_slave_readdata_from_sa[30] => DE2_115_SOPC_clock_0_out_readdata[30].DATAIN
pll_pll_slave_readdata_from_sa[31] => DE2_115_SOPC_clock_0_out_readdata[31].DATAIN
reset_n => DE2_115_SOPC_clock_0_out_reset_n.DATAIN
DE2_115_SOPC_clock_0_out_address_to_slave[0] <= DE2_115_SOPC_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_address_to_slave[1] <= DE2_115_SOPC_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_address_to_slave[2] <= DE2_115_SOPC_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_address_to_slave[3] <= DE2_115_SOPC_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[0] <= pll_pll_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[1] <= pll_pll_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[2] <= pll_pll_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[3] <= pll_pll_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[4] <= pll_pll_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[5] <= pll_pll_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[6] <= pll_pll_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[7] <= pll_pll_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[8] <= pll_pll_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[9] <= pll_pll_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[10] <= pll_pll_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[11] <= pll_pll_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[12] <= pll_pll_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[13] <= pll_pll_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[14] <= pll_pll_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[15] <= pll_pll_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[16] <= pll_pll_slave_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[17] <= pll_pll_slave_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[18] <= pll_pll_slave_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[19] <= pll_pll_slave_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[20] <= pll_pll_slave_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[21] <= pll_pll_slave_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[22] <= pll_pll_slave_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[23] <= pll_pll_slave_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[24] <= pll_pll_slave_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[25] <= pll_pll_slave_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[26] <= pll_pll_slave_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[27] <= pll_pll_slave_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[28] <= pll_pll_slave_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[29] <= pll_pll_slave_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[30] <= pll_pll_slave_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_readdata[31] <= pll_pll_slave_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[2] <= master_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[3] <= master_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= DE2_115_SOPC_clock_0_master_FSM:master_FSM.master_read
master_write <= DE2_115_SOPC_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= DE2_115_SOPC_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera_s1_arbitrator:the_camera_s1
camera_s1_readdata[0] => camera_s1_readdata_from_sa[0].DATAIN
camera_s1_readdata[1] => camera_s1_readdata_from_sa[1].DATAIN
camera_s1_readdata[2] => camera_s1_readdata_from_sa[2].DATAIN
camera_s1_readdata[3] => camera_s1_readdata_from_sa[3].DATAIN
camera_s1_readdata[4] => camera_s1_readdata_from_sa[4].DATAIN
camera_s1_readdata[5] => camera_s1_readdata_from_sa[5].DATAIN
camera_s1_readdata[6] => camera_s1_readdata_from_sa[6].DATAIN
camera_s1_readdata[7] => camera_s1_readdata_from_sa[7].DATAIN
camera_s1_readdata[8] => camera_s1_readdata_from_sa[8].DATAIN
camera_s1_readdata[9] => camera_s1_readdata_from_sa[9].DATAIN
camera_s1_readdata[10] => camera_s1_readdata_from_sa[10].DATAIN
camera_s1_readdata[11] => camera_s1_readdata_from_sa[11].DATAIN
camera_s1_readdata[12] => camera_s1_readdata_from_sa[12].DATAIN
camera_s1_readdata[13] => camera_s1_readdata_from_sa[13].DATAIN
camera_s1_readdata[14] => camera_s1_readdata_from_sa[14].DATAIN
camera_s1_readdata[15] => camera_s1_readdata_from_sa[15].DATAIN
camera_s1_readdata[16] => camera_s1_readdata_from_sa[16].DATAIN
camera_s1_readdata[17] => camera_s1_readdata_from_sa[17].DATAIN
camera_s1_readdata[18] => camera_s1_readdata_from_sa[18].DATAIN
camera_s1_readdata[19] => camera_s1_readdata_from_sa[19].DATAIN
camera_s1_readdata[20] => camera_s1_readdata_from_sa[20].DATAIN
camera_s1_readdata[21] => camera_s1_readdata_from_sa[21].DATAIN
camera_s1_readdata[22] => camera_s1_readdata_from_sa[22].DATAIN
camera_s1_readdata[23] => camera_s1_readdata_from_sa[23].DATAIN
camera_s1_readdata[24] => camera_s1_readdata_from_sa[24].DATAIN
camera_s1_readdata[25] => camera_s1_readdata_from_sa[25].DATAIN
camera_s1_readdata[26] => camera_s1_readdata_from_sa[26].DATAIN
camera_s1_readdata[27] => camera_s1_readdata_from_sa[27].DATAIN
camera_s1_readdata[28] => camera_s1_readdata_from_sa[28].DATAIN
camera_s1_readdata[29] => camera_s1_readdata_from_sa[29].DATAIN
camera_s1_readdata[30] => camera_s1_readdata_from_sa[30].DATAIN
camera_s1_readdata[31] => camera_s1_readdata_from_sa[31].DATAIN
clk => d1_camera_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => camera_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => camera_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => camera_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => camera_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => camera_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => Equal0.IN18
cpu_data_master_address_to_slave[8] => Equal0.IN17
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN4
cpu_data_master_address_to_slave[11] => Equal0.IN15
cpu_data_master_address_to_slave[12] => Equal0.IN14
cpu_data_master_address_to_slave[13] => Equal0.IN3
cpu_data_master_address_to_slave[14] => Equal0.IN13
cpu_data_master_address_to_slave[15] => Equal0.IN12
cpu_data_master_address_to_slave[16] => Equal0.IN11
cpu_data_master_address_to_slave[17] => Equal0.IN10
cpu_data_master_address_to_slave[18] => Equal0.IN9
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN5
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_camera_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_camera_s1.IN1
cpu_data_master_read => camera_s1_read.IN1
cpu_data_master_read => camera_s1_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_camera_s1.IN1
cpu_data_master_write => cpu_data_master_requests_camera_s1.IN1
cpu_data_master_write => camera_s1_write.IN1
cpu_data_master_writedata[0] => camera_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => camera_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => camera_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => camera_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => camera_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => camera_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => camera_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => camera_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => camera_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => camera_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => camera_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => camera_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => camera_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => camera_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => camera_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => camera_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => camera_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => camera_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => camera_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => camera_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => camera_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => camera_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => camera_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => camera_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => camera_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => camera_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => camera_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => camera_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => camera_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => camera_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => camera_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => camera_s1_writedata[31].DATAIN
reset_n => camera_s1_reset_n.DATAIN
reset_n => d1_camera_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
camera_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_address[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_chipselect <= cpu_data_master_qualified_request_camera_s1.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_read <= camera_s1_read.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[0] <= camera_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[1] <= camera_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[2] <= camera_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[3] <= camera_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[4] <= camera_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[5] <= camera_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[6] <= camera_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[7] <= camera_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[8] <= camera_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[9] <= camera_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[10] <= camera_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[11] <= camera_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[12] <= camera_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[13] <= camera_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[14] <= camera_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[15] <= camera_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[16] <= camera_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[17] <= camera_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[18] <= camera_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[19] <= camera_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[20] <= camera_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[21] <= camera_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[22] <= camera_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[23] <= camera_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[24] <= camera_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[25] <= camera_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[26] <= camera_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[27] <= camera_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[28] <= camera_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[29] <= camera_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[30] <= camera_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_readdata_from_sa[31] <= camera_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_write <= camera_s1_write.DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
camera_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_camera_s1 <= cpu_data_master_qualified_request_camera_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_camera_s1 <= cpu_data_master_qualified_request_camera_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_camera_s1 <= cpu_data_master_read_data_valid_camera_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_camera_s1 <= cpu_data_master_requests_camera_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_camera_s1_end_xfer <= d1_camera_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[1] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[2] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[3] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[4] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[5] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[6] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[7] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[8] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[9] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[10] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[11] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[12] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[13] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[14] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[15] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[16] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[17] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[18] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[19] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[20] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[21] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[22] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[23] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[24] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[25] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[26] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[27] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[28] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[29] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[30] <= avalon_camera:camera.avs_s1_readdata
avs_s1_readdata[31] <= avalon_camera:camera.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clk <= avalon_camera:camera.avs_export_clk
avs_export_capture_start <= avalon_camera:camera.avs_export_capture_start
avs_export_capture_done => avs_export_capture_done.IN1
avs_export_capture_configure <= avalon_camera:camera.avs_export_capture_configure
avs_export_capture_ready => avs_export_capture_ready.IN1
avs_export_capture_select_vga <= avalon_camera:camera.avs_export_capture_select_vga
avs_export_capture_select_output[0] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[1] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[2] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[3] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[4] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[5] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[6] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_select_output[7] <= avalon_camera:camera.avs_export_capture_select_output
avs_export_capture_read <= avalon_camera:camera.avs_export_capture_read
avs_export_capture_readdata[0] => avs_export_capture_readdata[0].IN1
avs_export_capture_readdata[1] => avs_export_capture_readdata[1].IN1
avs_export_capture_readdata[2] => avs_export_capture_readdata[2].IN1
avs_export_capture_readdata[3] => avs_export_capture_readdata[3].IN1
avs_export_capture_readdata[4] => avs_export_capture_readdata[4].IN1
avs_export_capture_readdata[5] => avs_export_capture_readdata[5].IN1
avs_export_capture_readdata[6] => avs_export_capture_readdata[6].IN1
avs_export_capture_readdata[7] => avs_export_capture_readdata[7].IN1
avs_export_capture_readdata[8] => avs_export_capture_readdata[8].IN1
avs_export_capture_readdata[9] => avs_export_capture_readdata[9].IN1
avs_export_capture_readdata[10] => avs_export_capture_readdata[10].IN1
avs_export_capture_readdata[11] => avs_export_capture_readdata[11].IN1
avs_export_capture_readdata[12] => avs_export_capture_readdata[12].IN1
avs_export_capture_readdata[13] => avs_export_capture_readdata[13].IN1
avs_export_capture_readdata[14] => avs_export_capture_readdata[14].IN1
avs_export_capture_readdata[15] => avs_export_capture_readdata[15].IN1
avs_export_capture_readdata[16] => avs_export_capture_readdata[16].IN1
avs_export_capture_readdata[17] => avs_export_capture_readdata[17].IN1
avs_export_capture_readdata[18] => avs_export_capture_readdata[18].IN1
avs_export_capture_readdata[19] => avs_export_capture_readdata[19].IN1
avs_export_capture_readdata[20] => avs_export_capture_readdata[20].IN1
avs_export_capture_readdata[21] => avs_export_capture_readdata[21].IN1
avs_export_capture_readdata[22] => avs_export_capture_readdata[22].IN1
avs_export_capture_readdata[23] => avs_export_capture_readdata[23].IN1
avs_export_capture_readdata[24] => avs_export_capture_readdata[24].IN1
avs_export_capture_readdata[25] => avs_export_capture_readdata[25].IN1
avs_export_capture_readdata[26] => avs_export_capture_readdata[26].IN1
avs_export_capture_readdata[27] => avs_export_capture_readdata[27].IN1
avs_export_capture_readdata[28] => avs_export_capture_readdata[28].IN1
avs_export_capture_readdata[29] => avs_export_capture_readdata[29].IN1
avs_export_capture_readdata[30] => avs_export_capture_readdata[30].IN1
avs_export_capture_readdata[31] => avs_export_capture_readdata[31].IN1
avs_export_width[0] <= avalon_camera:camera.avs_export_width
avs_export_width[1] <= avalon_camera:camera.avs_export_width
avs_export_width[2] <= avalon_camera:camera.avs_export_width
avs_export_width[3] <= avalon_camera:camera.avs_export_width
avs_export_width[4] <= avalon_camera:camera.avs_export_width
avs_export_width[5] <= avalon_camera:camera.avs_export_width
avs_export_width[6] <= avalon_camera:camera.avs_export_width
avs_export_width[7] <= avalon_camera:camera.avs_export_width
avs_export_width[8] <= avalon_camera:camera.avs_export_width
avs_export_width[9] <= avalon_camera:camera.avs_export_width
avs_export_width[10] <= avalon_camera:camera.avs_export_width
avs_export_width[11] <= avalon_camera:camera.avs_export_width
avs_export_width[12] <= avalon_camera:camera.avs_export_width
avs_export_width[13] <= avalon_camera:camera.avs_export_width
avs_export_width[14] <= avalon_camera:camera.avs_export_width
avs_export_width[15] <= avalon_camera:camera.avs_export_width
avs_export_height[0] <= avalon_camera:camera.avs_export_height
avs_export_height[1] <= avalon_camera:camera.avs_export_height
avs_export_height[2] <= avalon_camera:camera.avs_export_height
avs_export_height[3] <= avalon_camera:camera.avs_export_height
avs_export_height[4] <= avalon_camera:camera.avs_export_height
avs_export_height[5] <= avalon_camera:camera.avs_export_height
avs_export_height[6] <= avalon_camera:camera.avs_export_height
avs_export_height[7] <= avalon_camera:camera.avs_export_height
avs_export_height[8] <= avalon_camera:camera.avs_export_height
avs_export_height[9] <= avalon_camera:camera.avs_export_height
avs_export_height[10] <= avalon_camera:camera.avs_export_height
avs_export_height[11] <= avalon_camera:camera.avs_export_height
avs_export_height[12] <= avalon_camera:camera.avs_export_height
avs_export_height[13] <= avalon_camera:camera.avs_export_height
avs_export_height[14] <= avalon_camera:camera.avs_export_height
avs_export_height[15] <= avalon_camera:camera.avs_export_height
avs_export_start_row[0] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[1] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[2] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[3] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[4] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[5] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[6] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[7] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[8] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[9] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[10] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[11] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[12] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[13] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[14] <= avalon_camera:camera.avs_export_start_row
avs_export_start_row[15] <= avalon_camera:camera.avs_export_start_row
avs_export_start_column[0] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[1] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[2] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[3] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[4] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[5] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[6] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[7] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[8] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[9] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[10] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[11] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[12] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[13] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[14] <= avalon_camera:camera.avs_export_start_column
avs_export_start_column[15] <= avalon_camera:camera.avs_export_start_column
avs_export_row_size[0] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[1] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[2] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[3] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[4] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[5] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[6] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[7] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[8] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[9] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[10] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[11] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[12] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[13] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[14] <= avalon_camera:camera.avs_export_row_size
avs_export_row_size[15] <= avalon_camera:camera.avs_export_row_size
avs_export_column_size[0] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[1] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[2] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[3] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[4] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[5] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[6] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[7] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[8] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[9] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[10] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[11] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[12] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[13] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[14] <= avalon_camera:camera.avs_export_column_size
avs_export_column_size[15] <= avalon_camera:camera.avs_export_column_size
avs_export_row_mode[0] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[1] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[2] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[3] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[4] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[5] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[6] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[7] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[8] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[9] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[10] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[11] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[12] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[13] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[14] <= avalon_camera:camera.avs_export_row_mode
avs_export_row_mode[15] <= avalon_camera:camera.avs_export_row_mode
avs_export_column_mode[0] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[1] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[2] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[3] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[4] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[5] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[6] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[7] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[8] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[9] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[10] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[11] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[12] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[13] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[14] <= avalon_camera:camera.avs_export_column_mode
avs_export_column_mode[15] <= avalon_camera:camera.avs_export_column_mode
avs_export_exposure[0] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[1] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[2] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[3] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[4] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[5] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[6] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[7] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[8] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[9] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[10] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[11] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[12] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[13] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[14] <= avalon_camera:camera.avs_export_exposure
avs_export_exposure[15] <= avalon_camera:camera.avs_export_exposure


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|camera:the_camera|avalon_camera:camera
csi_clk => data_exposure[0].CLK
csi_clk => data_exposure[1].CLK
csi_clk => data_exposure[2].CLK
csi_clk => data_exposure[3].CLK
csi_clk => data_exposure[4].CLK
csi_clk => data_exposure[5].CLK
csi_clk => data_exposure[6].CLK
csi_clk => data_exposure[7].CLK
csi_clk => data_exposure[8].CLK
csi_clk => data_exposure[9].CLK
csi_clk => data_exposure[10].CLK
csi_clk => data_exposure[11].CLK
csi_clk => data_exposure[12].CLK
csi_clk => data_exposure[13].CLK
csi_clk => data_exposure[14].CLK
csi_clk => data_exposure[15].CLK
csi_clk => data_column_mode[0].CLK
csi_clk => data_column_mode[1].CLK
csi_clk => data_column_mode[2].CLK
csi_clk => data_column_mode[3].CLK
csi_clk => data_column_mode[4].CLK
csi_clk => data_column_mode[5].CLK
csi_clk => data_column_mode[6].CLK
csi_clk => data_column_mode[7].CLK
csi_clk => data_column_mode[8].CLK
csi_clk => data_column_mode[9].CLK
csi_clk => data_column_mode[10].CLK
csi_clk => data_column_mode[11].CLK
csi_clk => data_column_mode[12].CLK
csi_clk => data_column_mode[13].CLK
csi_clk => data_column_mode[14].CLK
csi_clk => data_column_mode[15].CLK
csi_clk => data_row_mode[0].CLK
csi_clk => data_row_mode[1].CLK
csi_clk => data_row_mode[2].CLK
csi_clk => data_row_mode[3].CLK
csi_clk => data_row_mode[4].CLK
csi_clk => data_row_mode[5].CLK
csi_clk => data_row_mode[6].CLK
csi_clk => data_row_mode[7].CLK
csi_clk => data_row_mode[8].CLK
csi_clk => data_row_mode[9].CLK
csi_clk => data_row_mode[10].CLK
csi_clk => data_row_mode[11].CLK
csi_clk => data_row_mode[12].CLK
csi_clk => data_row_mode[13].CLK
csi_clk => data_row_mode[14].CLK
csi_clk => data_row_mode[15].CLK
csi_clk => data_column_size[0].CLK
csi_clk => data_column_size[1].CLK
csi_clk => data_column_size[2].CLK
csi_clk => data_column_size[3].CLK
csi_clk => data_column_size[4].CLK
csi_clk => data_column_size[5].CLK
csi_clk => data_column_size[6].CLK
csi_clk => data_column_size[7].CLK
csi_clk => data_column_size[8].CLK
csi_clk => data_column_size[9].CLK
csi_clk => data_column_size[10].CLK
csi_clk => data_column_size[11].CLK
csi_clk => data_column_size[12].CLK
csi_clk => data_column_size[13].CLK
csi_clk => data_column_size[14].CLK
csi_clk => data_column_size[15].CLK
csi_clk => data_row_size[0].CLK
csi_clk => data_row_size[1].CLK
csi_clk => data_row_size[2].CLK
csi_clk => data_row_size[3].CLK
csi_clk => data_row_size[4].CLK
csi_clk => data_row_size[5].CLK
csi_clk => data_row_size[6].CLK
csi_clk => data_row_size[7].CLK
csi_clk => data_row_size[8].CLK
csi_clk => data_row_size[9].CLK
csi_clk => data_row_size[10].CLK
csi_clk => data_row_size[11].CLK
csi_clk => data_row_size[12].CLK
csi_clk => data_row_size[13].CLK
csi_clk => data_row_size[14].CLK
csi_clk => data_row_size[15].CLK
csi_clk => data_start_column[0].CLK
csi_clk => data_start_column[1].CLK
csi_clk => data_start_column[2].CLK
csi_clk => data_start_column[3].CLK
csi_clk => data_start_column[4].CLK
csi_clk => data_start_column[5].CLK
csi_clk => data_start_column[6].CLK
csi_clk => data_start_column[7].CLK
csi_clk => data_start_column[8].CLK
csi_clk => data_start_column[9].CLK
csi_clk => data_start_column[10].CLK
csi_clk => data_start_column[11].CLK
csi_clk => data_start_column[12].CLK
csi_clk => data_start_column[13].CLK
csi_clk => data_start_column[14].CLK
csi_clk => data_start_column[15].CLK
csi_clk => data_start_row[0].CLK
csi_clk => data_start_row[1].CLK
csi_clk => data_start_row[2].CLK
csi_clk => data_start_row[3].CLK
csi_clk => data_start_row[4].CLK
csi_clk => data_start_row[5].CLK
csi_clk => data_start_row[6].CLK
csi_clk => data_start_row[7].CLK
csi_clk => data_start_row[8].CLK
csi_clk => data_start_row[9].CLK
csi_clk => data_start_row[10].CLK
csi_clk => data_start_row[11].CLK
csi_clk => data_start_row[12].CLK
csi_clk => data_start_row[13].CLK
csi_clk => data_start_row[14].CLK
csi_clk => data_start_row[15].CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_height[12].CLK
csi_clk => data_height[13].CLK
csi_clk => data_height[14].CLK
csi_clk => data_height[15].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_width[12].CLK
csi_clk => data_width[13].CLK
csi_clk => data_width[14].CLK
csi_clk => data_width[15].CLK
csi_clk => select_output[0].CLK
csi_clk => select_output[1].CLK
csi_clk => select_output[2].CLK
csi_clk => select_output[3].CLK
csi_clk => select_output[4].CLK
csi_clk => select_output[5].CLK
csi_clk => select_output[6].CLK
csi_clk => select_output[7].CLK
csi_clk => select_vga.CLK
csi_clk => capture_configure.CLK
csi_clk => capture_start.CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_clk => read.CLK
csi_clk => avs_export_clk.DATAIN
csi_reset_n => data_exposure[0].ACLR
csi_reset_n => data_exposure[1].ACLR
csi_reset_n => data_exposure[2].ACLR
csi_reset_n => data_exposure[3].ACLR
csi_reset_n => data_exposure[4].ACLR
csi_reset_n => data_exposure[5].ACLR
csi_reset_n => data_exposure[6].PRESET
csi_reset_n => data_exposure[7].PRESET
csi_reset_n => data_exposure[8].PRESET
csi_reset_n => data_exposure[9].PRESET
csi_reset_n => data_exposure[10].PRESET
csi_reset_n => data_exposure[11].ACLR
csi_reset_n => data_exposure[12].ACLR
csi_reset_n => data_exposure[13].ACLR
csi_reset_n => data_exposure[14].ACLR
csi_reset_n => data_exposure[15].ACLR
csi_reset_n => data_column_mode[0].ACLR
csi_reset_n => data_column_mode[1].PRESET
csi_reset_n => data_column_mode[2].ACLR
csi_reset_n => data_column_mode[3].ACLR
csi_reset_n => data_column_mode[4].ACLR
csi_reset_n => data_column_mode[5].ACLR
csi_reset_n => data_column_mode[6].ACLR
csi_reset_n => data_column_mode[7].ACLR
csi_reset_n => data_column_mode[8].ACLR
csi_reset_n => data_column_mode[9].ACLR
csi_reset_n => data_column_mode[10].ACLR
csi_reset_n => data_column_mode[11].ACLR
csi_reset_n => data_column_mode[12].ACLR
csi_reset_n => data_column_mode[13].ACLR
csi_reset_n => data_column_mode[14].ACLR
csi_reset_n => data_column_mode[15].ACLR
csi_reset_n => data_row_mode[0].ACLR
csi_reset_n => data_row_mode[1].PRESET
csi_reset_n => data_row_mode[2].ACLR
csi_reset_n => data_row_mode[3].ACLR
csi_reset_n => data_row_mode[4].ACLR
csi_reset_n => data_row_mode[5].ACLR
csi_reset_n => data_row_mode[6].ACLR
csi_reset_n => data_row_mode[7].ACLR
csi_reset_n => data_row_mode[8].ACLR
csi_reset_n => data_row_mode[9].ACLR
csi_reset_n => data_row_mode[10].ACLR
csi_reset_n => data_row_mode[11].ACLR
csi_reset_n => data_row_mode[12].ACLR
csi_reset_n => data_row_mode[13].ACLR
csi_reset_n => data_row_mode[14].ACLR
csi_reset_n => data_row_mode[15].ACLR
csi_reset_n => data_column_size[0].PRESET
csi_reset_n => data_column_size[1].PRESET
csi_reset_n => data_column_size[2].PRESET
csi_reset_n => data_column_size[3].PRESET
csi_reset_n => data_column_size[4].PRESET
csi_reset_n => data_column_size[5].PRESET
csi_reset_n => data_column_size[6].PRESET
csi_reset_n => data_column_size[7].ACLR
csi_reset_n => data_column_size[8].PRESET
csi_reset_n => data_column_size[9].PRESET
csi_reset_n => data_column_size[10].PRESET
csi_reset_n => data_column_size[11].ACLR
csi_reset_n => data_column_size[12].ACLR
csi_reset_n => data_column_size[13].ACLR
csi_reset_n => data_column_size[14].ACLR
csi_reset_n => data_column_size[15].ACLR
csi_reset_n => data_row_size[0].PRESET
csi_reset_n => data_row_size[1].PRESET
csi_reset_n => data_row_size[2].PRESET
csi_reset_n => data_row_size[3].PRESET
csi_reset_n => data_row_size[4].PRESET
csi_reset_n => data_row_size[5].ACLR
csi_reset_n => data_row_size[6].ACLR
csi_reset_n => data_row_size[7].PRESET
csi_reset_n => data_row_size[8].PRESET
csi_reset_n => data_row_size[9].ACLR
csi_reset_n => data_row_size[10].PRESET
csi_reset_n => data_row_size[11].ACLR
csi_reset_n => data_row_size[12].ACLR
csi_reset_n => data_row_size[13].ACLR
csi_reset_n => data_row_size[14].ACLR
csi_reset_n => data_row_size[15].ACLR
csi_reset_n => data_start_column[0].ACLR
csi_reset_n => data_start_column[1].ACLR
csi_reset_n => data_start_column[2].ACLR
csi_reset_n => data_start_column[3].ACLR
csi_reset_n => data_start_column[4].PRESET
csi_reset_n => data_start_column[5].ACLR
csi_reset_n => data_start_column[6].ACLR
csi_reset_n => data_start_column[7].ACLR
csi_reset_n => data_start_column[8].ACLR
csi_reset_n => data_start_column[9].ACLR
csi_reset_n => data_start_column[10].ACLR
csi_reset_n => data_start_column[11].ACLR
csi_reset_n => data_start_column[12].ACLR
csi_reset_n => data_start_column[13].ACLR
csi_reset_n => data_start_column[14].ACLR
csi_reset_n => data_start_column[15].ACLR
csi_reset_n => data_start_row[0].ACLR
csi_reset_n => data_start_row[1].PRESET
csi_reset_n => data_start_row[2].PRESET
csi_reset_n => data_start_row[3].ACLR
csi_reset_n => data_start_row[4].PRESET
csi_reset_n => data_start_row[5].PRESET
csi_reset_n => data_start_row[6].ACLR
csi_reset_n => data_start_row[7].ACLR
csi_reset_n => data_start_row[8].ACLR
csi_reset_n => data_start_row[9].ACLR
csi_reset_n => data_start_row[10].ACLR
csi_reset_n => data_start_row[11].ACLR
csi_reset_n => data_start_row[12].ACLR
csi_reset_n => data_start_row[13].ACLR
csi_reset_n => data_start_row[14].ACLR
csi_reset_n => data_start_row[15].ACLR
csi_reset_n => data_height[0].ACLR
csi_reset_n => data_height[1].ACLR
csi_reset_n => data_height[2].ACLR
csi_reset_n => data_height[3].ACLR
csi_reset_n => data_height[4].PRESET
csi_reset_n => data_height[5].PRESET
csi_reset_n => data_height[6].PRESET
csi_reset_n => data_height[7].PRESET
csi_reset_n => data_height[8].ACLR
csi_reset_n => data_height[9].ACLR
csi_reset_n => data_height[10].ACLR
csi_reset_n => data_height[11].ACLR
csi_reset_n => data_height[12].ACLR
csi_reset_n => data_height[13].ACLR
csi_reset_n => data_height[14].ACLR
csi_reset_n => data_height[15].ACLR
csi_reset_n => data_width[0].ACLR
csi_reset_n => data_width[1].ACLR
csi_reset_n => data_width[2].ACLR
csi_reset_n => data_width[3].ACLR
csi_reset_n => data_width[4].ACLR
csi_reset_n => data_width[5].ACLR
csi_reset_n => data_width[6].PRESET
csi_reset_n => data_width[7].ACLR
csi_reset_n => data_width[8].PRESET
csi_reset_n => data_width[9].ACLR
csi_reset_n => data_width[10].ACLR
csi_reset_n => data_width[11].ACLR
csi_reset_n => data_width[12].ACLR
csi_reset_n => data_width[13].ACLR
csi_reset_n => data_width[14].ACLR
csi_reset_n => data_width[15].ACLR
csi_reset_n => select_output[0].ACLR
csi_reset_n => select_output[1].ACLR
csi_reset_n => select_output[2].ACLR
csi_reset_n => select_output[3].ACLR
csi_reset_n => select_output[4].ACLR
csi_reset_n => select_output[5].ACLR
csi_reset_n => select_output[6].ACLR
csi_reset_n => select_output[7].ACLR
csi_reset_n => select_vga.ACLR
csi_reset_n => capture_configure.ACLR
csi_reset_n => capture_start.ACLR
csi_reset_n => avs_s1_readdata[0]~reg0.ACLR
csi_reset_n => avs_s1_readdata[1]~reg0.ACLR
csi_reset_n => avs_s1_readdata[2]~reg0.ACLR
csi_reset_n => avs_s1_readdata[3]~reg0.ACLR
csi_reset_n => avs_s1_readdata[4]~reg0.ACLR
csi_reset_n => avs_s1_readdata[5]~reg0.ACLR
csi_reset_n => avs_s1_readdata[6]~reg0.ACLR
csi_reset_n => avs_s1_readdata[7]~reg0.ACLR
csi_reset_n => avs_s1_readdata[8]~reg0.ACLR
csi_reset_n => avs_s1_readdata[9]~reg0.ACLR
csi_reset_n => avs_s1_readdata[10]~reg0.ACLR
csi_reset_n => avs_s1_readdata[11]~reg0.ACLR
csi_reset_n => avs_s1_readdata[12]~reg0.ACLR
csi_reset_n => avs_s1_readdata[13]~reg0.ACLR
csi_reset_n => avs_s1_readdata[14]~reg0.ACLR
csi_reset_n => avs_s1_readdata[15]~reg0.ACLR
csi_reset_n => avs_s1_readdata[16]~reg0.ACLR
csi_reset_n => avs_s1_readdata[17]~reg0.ACLR
csi_reset_n => avs_s1_readdata[18]~reg0.ACLR
csi_reset_n => avs_s1_readdata[19]~reg0.ACLR
csi_reset_n => avs_s1_readdata[20]~reg0.ACLR
csi_reset_n => avs_s1_readdata[21]~reg0.ACLR
csi_reset_n => avs_s1_readdata[22]~reg0.ACLR
csi_reset_n => avs_s1_readdata[23]~reg0.ACLR
csi_reset_n => avs_s1_readdata[24]~reg0.ACLR
csi_reset_n => avs_s1_readdata[25]~reg0.ACLR
csi_reset_n => avs_s1_readdata[26]~reg0.ACLR
csi_reset_n => avs_s1_readdata[27]~reg0.ACLR
csi_reset_n => avs_s1_readdata[28]~reg0.ACLR
csi_reset_n => avs_s1_readdata[29]~reg0.ACLR
csi_reset_n => avs_s1_readdata[30]~reg0.ACLR
csi_reset_n => avs_s1_readdata[31]~reg0.ACLR
csi_reset_n => read.ACLR
avs_s1_address[0] => Mux0.IN6
avs_s1_address[0] => Mux1.IN6
avs_s1_address[0] => Mux2.IN6
avs_s1_address[0] => Mux3.IN6
avs_s1_address[0] => Mux4.IN6
avs_s1_address[0] => Mux5.IN6
avs_s1_address[0] => Mux6.IN6
avs_s1_address[0] => Mux7.IN6
avs_s1_address[0] => Mux8.IN6
avs_s1_address[0] => Mux9.IN6
avs_s1_address[0] => Mux10.IN6
avs_s1_address[0] => Mux11.IN6
avs_s1_address[0] => Mux12.IN6
avs_s1_address[0] => Mux13.IN6
avs_s1_address[0] => Mux14.IN6
avs_s1_address[0] => Mux15.IN6
avs_s1_address[0] => Mux16.IN6
avs_s1_address[0] => Mux17.IN6
avs_s1_address[0] => Mux18.IN6
avs_s1_address[0] => Mux19.IN6
avs_s1_address[0] => Mux20.IN6
avs_s1_address[0] => Mux21.IN6
avs_s1_address[0] => Mux22.IN6
avs_s1_address[0] => Mux23.IN6
avs_s1_address[0] => Mux24.IN6
avs_s1_address[0] => Mux25.IN6
avs_s1_address[0] => Mux26.IN6
avs_s1_address[0] => Mux27.IN6
avs_s1_address[0] => Mux28.IN6
avs_s1_address[0] => Mux29.IN6
avs_s1_address[0] => Mux30.IN6
avs_s1_address[0] => Mux31.IN4
avs_s1_address[0] => Decoder0.IN4
avs_s1_address[1] => Mux0.IN5
avs_s1_address[1] => Mux1.IN5
avs_s1_address[1] => Mux2.IN5
avs_s1_address[1] => Mux3.IN5
avs_s1_address[1] => Mux4.IN5
avs_s1_address[1] => Mux5.IN5
avs_s1_address[1] => Mux6.IN5
avs_s1_address[1] => Mux7.IN5
avs_s1_address[1] => Mux8.IN5
avs_s1_address[1] => Mux9.IN5
avs_s1_address[1] => Mux10.IN5
avs_s1_address[1] => Mux11.IN5
avs_s1_address[1] => Mux12.IN5
avs_s1_address[1] => Mux13.IN5
avs_s1_address[1] => Mux14.IN5
avs_s1_address[1] => Mux15.IN5
avs_s1_address[1] => Mux16.IN5
avs_s1_address[1] => Mux17.IN5
avs_s1_address[1] => Mux18.IN5
avs_s1_address[1] => Mux19.IN5
avs_s1_address[1] => Mux20.IN5
avs_s1_address[1] => Mux21.IN5
avs_s1_address[1] => Mux22.IN5
avs_s1_address[1] => Mux23.IN5
avs_s1_address[1] => Mux24.IN5
avs_s1_address[1] => Mux25.IN5
avs_s1_address[1] => Mux26.IN5
avs_s1_address[1] => Mux27.IN5
avs_s1_address[1] => Mux28.IN5
avs_s1_address[1] => Mux29.IN5
avs_s1_address[1] => Mux30.IN5
avs_s1_address[1] => Mux31.IN3
avs_s1_address[1] => Decoder0.IN3
avs_s1_address[2] => Mux0.IN4
avs_s1_address[2] => Mux1.IN4
avs_s1_address[2] => Mux2.IN4
avs_s1_address[2] => Mux3.IN4
avs_s1_address[2] => Mux4.IN4
avs_s1_address[2] => Mux5.IN4
avs_s1_address[2] => Mux6.IN4
avs_s1_address[2] => Mux7.IN4
avs_s1_address[2] => Mux8.IN4
avs_s1_address[2] => Mux9.IN4
avs_s1_address[2] => Mux10.IN4
avs_s1_address[2] => Mux11.IN4
avs_s1_address[2] => Mux12.IN4
avs_s1_address[2] => Mux13.IN4
avs_s1_address[2] => Mux14.IN4
avs_s1_address[2] => Mux15.IN4
avs_s1_address[2] => Mux16.IN4
avs_s1_address[2] => Mux17.IN4
avs_s1_address[2] => Mux18.IN4
avs_s1_address[2] => Mux19.IN4
avs_s1_address[2] => Mux20.IN4
avs_s1_address[2] => Mux21.IN4
avs_s1_address[2] => Mux22.IN4
avs_s1_address[2] => Mux23.IN4
avs_s1_address[2] => Mux24.IN4
avs_s1_address[2] => Mux25.IN4
avs_s1_address[2] => Mux26.IN4
avs_s1_address[2] => Mux27.IN4
avs_s1_address[2] => Mux28.IN4
avs_s1_address[2] => Mux29.IN4
avs_s1_address[2] => Mux30.IN4
avs_s1_address[2] => Mux31.IN2
avs_s1_address[2] => Decoder0.IN2
avs_s1_address[3] => Mux0.IN3
avs_s1_address[3] => Mux1.IN3
avs_s1_address[3] => Mux2.IN3
avs_s1_address[3] => Mux3.IN3
avs_s1_address[3] => Mux4.IN3
avs_s1_address[3] => Mux5.IN3
avs_s1_address[3] => Mux6.IN3
avs_s1_address[3] => Mux7.IN3
avs_s1_address[3] => Mux8.IN3
avs_s1_address[3] => Mux9.IN3
avs_s1_address[3] => Mux10.IN3
avs_s1_address[3] => Mux11.IN3
avs_s1_address[3] => Mux12.IN3
avs_s1_address[3] => Mux13.IN3
avs_s1_address[3] => Mux14.IN3
avs_s1_address[3] => Mux15.IN3
avs_s1_address[3] => Mux16.IN3
avs_s1_address[3] => Mux17.IN3
avs_s1_address[3] => Mux18.IN3
avs_s1_address[3] => Mux19.IN3
avs_s1_address[3] => Mux20.IN3
avs_s1_address[3] => Mux21.IN3
avs_s1_address[3] => Mux22.IN3
avs_s1_address[3] => Mux23.IN3
avs_s1_address[3] => Mux24.IN3
avs_s1_address[3] => Mux25.IN3
avs_s1_address[3] => Mux26.IN3
avs_s1_address[3] => Mux27.IN3
avs_s1_address[3] => Mux28.IN3
avs_s1_address[3] => Mux29.IN3
avs_s1_address[3] => Mux30.IN3
avs_s1_address[3] => Mux31.IN1
avs_s1_address[3] => Decoder0.IN1
avs_s1_address[4] => Mux0.IN2
avs_s1_address[4] => Mux1.IN2
avs_s1_address[4] => Mux2.IN2
avs_s1_address[4] => Mux3.IN2
avs_s1_address[4] => Mux4.IN2
avs_s1_address[4] => Mux5.IN2
avs_s1_address[4] => Mux6.IN2
avs_s1_address[4] => Mux7.IN2
avs_s1_address[4] => Mux8.IN2
avs_s1_address[4] => Mux9.IN2
avs_s1_address[4] => Mux10.IN2
avs_s1_address[4] => Mux11.IN2
avs_s1_address[4] => Mux12.IN2
avs_s1_address[4] => Mux13.IN2
avs_s1_address[4] => Mux14.IN2
avs_s1_address[4] => Mux15.IN2
avs_s1_address[4] => Mux16.IN2
avs_s1_address[4] => Mux17.IN2
avs_s1_address[4] => Mux18.IN2
avs_s1_address[4] => Mux19.IN2
avs_s1_address[4] => Mux20.IN2
avs_s1_address[4] => Mux21.IN2
avs_s1_address[4] => Mux22.IN2
avs_s1_address[4] => Mux23.IN2
avs_s1_address[4] => Mux24.IN2
avs_s1_address[4] => Mux25.IN2
avs_s1_address[4] => Mux26.IN2
avs_s1_address[4] => Mux27.IN2
avs_s1_address[4] => Mux28.IN2
avs_s1_address[4] => Mux29.IN2
avs_s1_address[4] => Mux30.IN2
avs_s1_address[4] => Mux31.IN0
avs_s1_address[4] => Decoder0.IN0
avs_s1_chipselect => data_exposure[0].ENA
avs_s1_chipselect => read.ENA
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_chipselect => capture_start.ENA
avs_s1_chipselect => capture_configure.ENA
avs_s1_chipselect => select_vga.ENA
avs_s1_chipselect => select_output[7].ENA
avs_s1_chipselect => select_output[6].ENA
avs_s1_chipselect => select_output[5].ENA
avs_s1_chipselect => select_output[4].ENA
avs_s1_chipselect => select_output[3].ENA
avs_s1_chipselect => select_output[2].ENA
avs_s1_chipselect => select_output[1].ENA
avs_s1_chipselect => select_output[0].ENA
avs_s1_chipselect => data_width[15].ENA
avs_s1_chipselect => data_width[14].ENA
avs_s1_chipselect => data_width[13].ENA
avs_s1_chipselect => data_width[12].ENA
avs_s1_chipselect => data_width[11].ENA
avs_s1_chipselect => data_width[10].ENA
avs_s1_chipselect => data_width[9].ENA
avs_s1_chipselect => data_width[8].ENA
avs_s1_chipselect => data_width[7].ENA
avs_s1_chipselect => data_width[6].ENA
avs_s1_chipselect => data_width[5].ENA
avs_s1_chipselect => data_width[4].ENA
avs_s1_chipselect => data_width[3].ENA
avs_s1_chipselect => data_width[2].ENA
avs_s1_chipselect => data_width[1].ENA
avs_s1_chipselect => data_width[0].ENA
avs_s1_chipselect => data_height[15].ENA
avs_s1_chipselect => data_height[14].ENA
avs_s1_chipselect => data_height[13].ENA
avs_s1_chipselect => data_height[12].ENA
avs_s1_chipselect => data_height[11].ENA
avs_s1_chipselect => data_height[10].ENA
avs_s1_chipselect => data_height[9].ENA
avs_s1_chipselect => data_height[8].ENA
avs_s1_chipselect => data_height[7].ENA
avs_s1_chipselect => data_height[6].ENA
avs_s1_chipselect => data_height[5].ENA
avs_s1_chipselect => data_height[4].ENA
avs_s1_chipselect => data_height[3].ENA
avs_s1_chipselect => data_height[2].ENA
avs_s1_chipselect => data_height[1].ENA
avs_s1_chipselect => data_height[0].ENA
avs_s1_chipselect => data_start_row[15].ENA
avs_s1_chipselect => data_start_row[14].ENA
avs_s1_chipselect => data_start_row[13].ENA
avs_s1_chipselect => data_start_row[12].ENA
avs_s1_chipselect => data_start_row[11].ENA
avs_s1_chipselect => data_start_row[10].ENA
avs_s1_chipselect => data_start_row[9].ENA
avs_s1_chipselect => data_start_row[8].ENA
avs_s1_chipselect => data_start_row[7].ENA
avs_s1_chipselect => data_start_row[6].ENA
avs_s1_chipselect => data_start_row[5].ENA
avs_s1_chipselect => data_start_row[4].ENA
avs_s1_chipselect => data_start_row[3].ENA
avs_s1_chipselect => data_start_row[2].ENA
avs_s1_chipselect => data_start_row[1].ENA
avs_s1_chipselect => data_start_row[0].ENA
avs_s1_chipselect => data_start_column[15].ENA
avs_s1_chipselect => data_start_column[14].ENA
avs_s1_chipselect => data_start_column[13].ENA
avs_s1_chipselect => data_start_column[12].ENA
avs_s1_chipselect => data_start_column[11].ENA
avs_s1_chipselect => data_start_column[10].ENA
avs_s1_chipselect => data_start_column[9].ENA
avs_s1_chipselect => data_start_column[8].ENA
avs_s1_chipselect => data_start_column[7].ENA
avs_s1_chipselect => data_start_column[6].ENA
avs_s1_chipselect => data_start_column[5].ENA
avs_s1_chipselect => data_start_column[4].ENA
avs_s1_chipselect => data_start_column[3].ENA
avs_s1_chipselect => data_start_column[2].ENA
avs_s1_chipselect => data_start_column[1].ENA
avs_s1_chipselect => data_start_column[0].ENA
avs_s1_chipselect => data_row_size[15].ENA
avs_s1_chipselect => data_row_size[14].ENA
avs_s1_chipselect => data_row_size[13].ENA
avs_s1_chipselect => data_row_size[12].ENA
avs_s1_chipselect => data_row_size[11].ENA
avs_s1_chipselect => data_row_size[10].ENA
avs_s1_chipselect => data_row_size[9].ENA
avs_s1_chipselect => data_row_size[8].ENA
avs_s1_chipselect => data_row_size[7].ENA
avs_s1_chipselect => data_row_size[6].ENA
avs_s1_chipselect => data_row_size[5].ENA
avs_s1_chipselect => data_row_size[4].ENA
avs_s1_chipselect => data_row_size[3].ENA
avs_s1_chipselect => data_row_size[2].ENA
avs_s1_chipselect => data_row_size[1].ENA
avs_s1_chipselect => data_row_size[0].ENA
avs_s1_chipselect => data_column_size[15].ENA
avs_s1_chipselect => data_column_size[14].ENA
avs_s1_chipselect => data_column_size[13].ENA
avs_s1_chipselect => data_column_size[12].ENA
avs_s1_chipselect => data_column_size[11].ENA
avs_s1_chipselect => data_column_size[10].ENA
avs_s1_chipselect => data_column_size[9].ENA
avs_s1_chipselect => data_column_size[8].ENA
avs_s1_chipselect => data_column_size[7].ENA
avs_s1_chipselect => data_column_size[6].ENA
avs_s1_chipselect => data_column_size[5].ENA
avs_s1_chipselect => data_column_size[4].ENA
avs_s1_chipselect => data_column_size[3].ENA
avs_s1_chipselect => data_column_size[2].ENA
avs_s1_chipselect => data_column_size[1].ENA
avs_s1_chipselect => data_column_size[0].ENA
avs_s1_chipselect => data_row_mode[15].ENA
avs_s1_chipselect => data_row_mode[14].ENA
avs_s1_chipselect => data_row_mode[13].ENA
avs_s1_chipselect => data_row_mode[12].ENA
avs_s1_chipselect => data_row_mode[11].ENA
avs_s1_chipselect => data_row_mode[10].ENA
avs_s1_chipselect => data_row_mode[9].ENA
avs_s1_chipselect => data_row_mode[8].ENA
avs_s1_chipselect => data_row_mode[7].ENA
avs_s1_chipselect => data_row_mode[6].ENA
avs_s1_chipselect => data_row_mode[5].ENA
avs_s1_chipselect => data_row_mode[4].ENA
avs_s1_chipselect => data_row_mode[3].ENA
avs_s1_chipselect => data_row_mode[2].ENA
avs_s1_chipselect => data_row_mode[1].ENA
avs_s1_chipselect => data_row_mode[0].ENA
avs_s1_chipselect => data_column_mode[15].ENA
avs_s1_chipselect => data_column_mode[14].ENA
avs_s1_chipselect => data_column_mode[13].ENA
avs_s1_chipselect => data_column_mode[12].ENA
avs_s1_chipselect => data_column_mode[11].ENA
avs_s1_chipselect => data_column_mode[10].ENA
avs_s1_chipselect => data_column_mode[9].ENA
avs_s1_chipselect => data_column_mode[8].ENA
avs_s1_chipselect => data_column_mode[7].ENA
avs_s1_chipselect => data_column_mode[6].ENA
avs_s1_chipselect => data_column_mode[5].ENA
avs_s1_chipselect => data_column_mode[4].ENA
avs_s1_chipselect => data_column_mode[3].ENA
avs_s1_chipselect => data_column_mode[2].ENA
avs_s1_chipselect => data_column_mode[1].ENA
avs_s1_chipselect => data_column_mode[0].ENA
avs_s1_chipselect => data_exposure[15].ENA
avs_s1_chipselect => data_exposure[14].ENA
avs_s1_chipselect => data_exposure[13].ENA
avs_s1_chipselect => data_exposure[12].ENA
avs_s1_chipselect => data_exposure[11].ENA
avs_s1_chipselect => data_exposure[10].ENA
avs_s1_chipselect => data_exposure[9].ENA
avs_s1_chipselect => data_exposure[8].ENA
avs_s1_chipselect => data_exposure[7].ENA
avs_s1_chipselect => data_exposure[6].ENA
avs_s1_chipselect => data_exposure[5].ENA
avs_s1_chipselect => data_exposure[4].ENA
avs_s1_chipselect => data_exposure[3].ENA
avs_s1_chipselect => data_exposure[2].ENA
avs_s1_chipselect => data_exposure[1].ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => read.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_exposure.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_column_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_row_mode.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_column_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_row_size.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_column.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_start_row.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_output.OUTPUTSELECT
avs_s1_write => select_vga.OUTPUTSELECT
avs_s1_write => capture_configure.OUTPUTSELECT
avs_s1_write => capture_start.OUTPUTSELECT
avs_s1_writedata[0] => data_exposure.DATAB
avs_s1_writedata[0] => data_column_mode.DATAB
avs_s1_writedata[0] => data_row_mode.DATAB
avs_s1_writedata[0] => data_column_size.DATAB
avs_s1_writedata[0] => data_row_size.DATAB
avs_s1_writedata[0] => data_start_column.DATAB
avs_s1_writedata[0] => data_start_row.DATAB
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => select_output.DATAB
avs_s1_writedata[0] => select_vga.DATAB
avs_s1_writedata[0] => capture_configure.DATAB
avs_s1_writedata[0] => capture_start.DATAB
avs_s1_writedata[1] => data_exposure.DATAB
avs_s1_writedata[1] => data_column_mode.DATAB
avs_s1_writedata[1] => data_row_mode.DATAB
avs_s1_writedata[1] => data_column_size.DATAB
avs_s1_writedata[1] => data_row_size.DATAB
avs_s1_writedata[1] => data_start_column.DATAB
avs_s1_writedata[1] => data_start_row.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => select_output.DATAB
avs_s1_writedata[2] => data_exposure.DATAB
avs_s1_writedata[2] => data_column_mode.DATAB
avs_s1_writedata[2] => data_row_mode.DATAB
avs_s1_writedata[2] => data_column_size.DATAB
avs_s1_writedata[2] => data_row_size.DATAB
avs_s1_writedata[2] => data_start_column.DATAB
avs_s1_writedata[2] => data_start_row.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => select_output.DATAB
avs_s1_writedata[3] => data_exposure.DATAB
avs_s1_writedata[3] => data_column_mode.DATAB
avs_s1_writedata[3] => data_row_mode.DATAB
avs_s1_writedata[3] => data_column_size.DATAB
avs_s1_writedata[3] => data_row_size.DATAB
avs_s1_writedata[3] => data_start_column.DATAB
avs_s1_writedata[3] => data_start_row.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => select_output.DATAB
avs_s1_writedata[4] => data_exposure.DATAB
avs_s1_writedata[4] => data_column_mode.DATAB
avs_s1_writedata[4] => data_row_mode.DATAB
avs_s1_writedata[4] => data_column_size.DATAB
avs_s1_writedata[4] => data_row_size.DATAB
avs_s1_writedata[4] => data_start_column.DATAB
avs_s1_writedata[4] => data_start_row.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => select_output.DATAB
avs_s1_writedata[5] => data_exposure.DATAB
avs_s1_writedata[5] => data_column_mode.DATAB
avs_s1_writedata[5] => data_row_mode.DATAB
avs_s1_writedata[5] => data_column_size.DATAB
avs_s1_writedata[5] => data_row_size.DATAB
avs_s1_writedata[5] => data_start_column.DATAB
avs_s1_writedata[5] => data_start_row.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => select_output.DATAB
avs_s1_writedata[6] => data_exposure.DATAB
avs_s1_writedata[6] => data_column_mode.DATAB
avs_s1_writedata[6] => data_row_mode.DATAB
avs_s1_writedata[6] => data_column_size.DATAB
avs_s1_writedata[6] => data_row_size.DATAB
avs_s1_writedata[6] => data_start_column.DATAB
avs_s1_writedata[6] => data_start_row.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => select_output.DATAB
avs_s1_writedata[7] => data_exposure.DATAB
avs_s1_writedata[7] => data_column_mode.DATAB
avs_s1_writedata[7] => data_row_mode.DATAB
avs_s1_writedata[7] => data_column_size.DATAB
avs_s1_writedata[7] => data_row_size.DATAB
avs_s1_writedata[7] => data_start_column.DATAB
avs_s1_writedata[7] => data_start_row.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => select_output.DATAB
avs_s1_writedata[8] => data_exposure.DATAB
avs_s1_writedata[8] => data_column_mode.DATAB
avs_s1_writedata[8] => data_row_mode.DATAB
avs_s1_writedata[8] => data_column_size.DATAB
avs_s1_writedata[8] => data_row_size.DATAB
avs_s1_writedata[8] => data_start_column.DATAB
avs_s1_writedata[8] => data_start_row.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[9] => data_exposure.DATAB
avs_s1_writedata[9] => data_column_mode.DATAB
avs_s1_writedata[9] => data_row_mode.DATAB
avs_s1_writedata[9] => data_column_size.DATAB
avs_s1_writedata[9] => data_row_size.DATAB
avs_s1_writedata[9] => data_start_column.DATAB
avs_s1_writedata[9] => data_start_row.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[10] => data_exposure.DATAB
avs_s1_writedata[10] => data_column_mode.DATAB
avs_s1_writedata[10] => data_row_mode.DATAB
avs_s1_writedata[10] => data_column_size.DATAB
avs_s1_writedata[10] => data_row_size.DATAB
avs_s1_writedata[10] => data_start_column.DATAB
avs_s1_writedata[10] => data_start_row.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[11] => data_exposure.DATAB
avs_s1_writedata[11] => data_column_mode.DATAB
avs_s1_writedata[11] => data_row_mode.DATAB
avs_s1_writedata[11] => data_column_size.DATAB
avs_s1_writedata[11] => data_row_size.DATAB
avs_s1_writedata[11] => data_start_column.DATAB
avs_s1_writedata[11] => data_start_row.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[12] => data_exposure.DATAB
avs_s1_writedata[12] => data_column_mode.DATAB
avs_s1_writedata[12] => data_row_mode.DATAB
avs_s1_writedata[12] => data_column_size.DATAB
avs_s1_writedata[12] => data_row_size.DATAB
avs_s1_writedata[12] => data_start_column.DATAB
avs_s1_writedata[12] => data_start_row.DATAB
avs_s1_writedata[12] => data_height.DATAB
avs_s1_writedata[12] => data_width.DATAB
avs_s1_writedata[13] => data_exposure.DATAB
avs_s1_writedata[13] => data_column_mode.DATAB
avs_s1_writedata[13] => data_row_mode.DATAB
avs_s1_writedata[13] => data_column_size.DATAB
avs_s1_writedata[13] => data_row_size.DATAB
avs_s1_writedata[13] => data_start_column.DATAB
avs_s1_writedata[13] => data_start_row.DATAB
avs_s1_writedata[13] => data_height.DATAB
avs_s1_writedata[13] => data_width.DATAB
avs_s1_writedata[14] => data_exposure.DATAB
avs_s1_writedata[14] => data_column_mode.DATAB
avs_s1_writedata[14] => data_row_mode.DATAB
avs_s1_writedata[14] => data_column_size.DATAB
avs_s1_writedata[14] => data_row_size.DATAB
avs_s1_writedata[14] => data_start_column.DATAB
avs_s1_writedata[14] => data_start_row.DATAB
avs_s1_writedata[14] => data_height.DATAB
avs_s1_writedata[14] => data_width.DATAB
avs_s1_writedata[15] => data_exposure.DATAB
avs_s1_writedata[15] => data_column_mode.DATAB
avs_s1_writedata[15] => data_row_mode.DATAB
avs_s1_writedata[15] => data_column_size.DATAB
avs_s1_writedata[15] => data_row_size.DATAB
avs_s1_writedata[15] => data_start_column.DATAB
avs_s1_writedata[15] => data_start_row.DATAB
avs_s1_writedata[15] => data_height.DATAB
avs_s1_writedata[15] => data_width.DATAB
avs_s1_writedata[16] => ~NO_FANOUT~
avs_s1_writedata[17] => ~NO_FANOUT~
avs_s1_writedata[18] => ~NO_FANOUT~
avs_s1_writedata[19] => ~NO_FANOUT~
avs_s1_writedata[20] => ~NO_FANOUT~
avs_s1_writedata[21] => ~NO_FANOUT~
avs_s1_writedata[22] => ~NO_FANOUT~
avs_s1_writedata[23] => ~NO_FANOUT~
avs_s1_writedata[24] => ~NO_FANOUT~
avs_s1_writedata[25] => ~NO_FANOUT~
avs_s1_writedata[26] => ~NO_FANOUT~
avs_s1_writedata[27] => ~NO_FANOUT~
avs_s1_writedata[28] => ~NO_FANOUT~
avs_s1_writedata[29] => ~NO_FANOUT~
avs_s1_writedata[30] => ~NO_FANOUT~
avs_s1_writedata[31] => ~NO_FANOUT~
avs_export_clk <= csi_clk.DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_start <= capture_start.DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_done => Mux31.IN25
avs_export_capture_configure <= capture_configure.DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_ready => Mux31.IN26
avs_export_capture_select_vga <= select_vga.DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[0] <= select_output[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[1] <= select_output[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[2] <= select_output[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[3] <= select_output[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[4] <= select_output[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[5] <= select_output[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[6] <= select_output[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_select_output[7] <= select_output[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_read <= read.DB_MAX_OUTPUT_PORT_TYPE
avs_export_capture_readdata[0] => Mux31.IN27
avs_export_capture_readdata[1] => Mux30.IN27
avs_export_capture_readdata[2] => Mux29.IN27
avs_export_capture_readdata[3] => Mux28.IN27
avs_export_capture_readdata[4] => Mux27.IN27
avs_export_capture_readdata[5] => Mux26.IN27
avs_export_capture_readdata[6] => Mux25.IN27
avs_export_capture_readdata[7] => Mux24.IN27
avs_export_capture_readdata[8] => Mux23.IN27
avs_export_capture_readdata[9] => Mux22.IN27
avs_export_capture_readdata[10] => Mux21.IN27
avs_export_capture_readdata[11] => Mux20.IN27
avs_export_capture_readdata[12] => Mux19.IN27
avs_export_capture_readdata[13] => Mux18.IN27
avs_export_capture_readdata[14] => Mux17.IN27
avs_export_capture_readdata[15] => Mux16.IN27
avs_export_capture_readdata[16] => Mux15.IN36
avs_export_capture_readdata[17] => Mux14.IN36
avs_export_capture_readdata[18] => Mux13.IN36
avs_export_capture_readdata[19] => Mux12.IN36
avs_export_capture_readdata[20] => Mux11.IN36
avs_export_capture_readdata[21] => Mux10.IN36
avs_export_capture_readdata[22] => Mux9.IN36
avs_export_capture_readdata[23] => Mux8.IN36
avs_export_capture_readdata[24] => Mux7.IN36
avs_export_capture_readdata[25] => Mux6.IN36
avs_export_capture_readdata[26] => Mux5.IN36
avs_export_capture_readdata[27] => Mux4.IN36
avs_export_capture_readdata[28] => Mux3.IN36
avs_export_capture_readdata[29] => Mux2.IN36
avs_export_capture_readdata[30] => Mux1.IN36
avs_export_capture_readdata[31] => Mux0.IN36
avs_export_width[0] <= data_width[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[1] <= data_width[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[2] <= data_width[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[3] <= data_width[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[4] <= data_width[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[5] <= data_width[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[6] <= data_width[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[7] <= data_width[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[8] <= data_width[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[9] <= data_width[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[10] <= data_width[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[11] <= data_width[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[12] <= data_width[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[13] <= data_width[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[14] <= data_width[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_width[15] <= data_width[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[0] <= data_height[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[1] <= data_height[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[2] <= data_height[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[3] <= data_height[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[4] <= data_height[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[5] <= data_height[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[6] <= data_height[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[7] <= data_height[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[8] <= data_height[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[9] <= data_height[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[10] <= data_height[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[11] <= data_height[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[12] <= data_height[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[13] <= data_height[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[14] <= data_height[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_height[15] <= data_height[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[0] <= data_start_row[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[1] <= data_start_row[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[2] <= data_start_row[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[3] <= data_start_row[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[4] <= data_start_row[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[5] <= data_start_row[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[6] <= data_start_row[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[7] <= data_start_row[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[8] <= data_start_row[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[9] <= data_start_row[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[10] <= data_start_row[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[11] <= data_start_row[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[12] <= data_start_row[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[13] <= data_start_row[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[14] <= data_start_row[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_row[15] <= data_start_row[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[0] <= data_start_column[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[1] <= data_start_column[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[2] <= data_start_column[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[3] <= data_start_column[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[4] <= data_start_column[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[5] <= data_start_column[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[6] <= data_start_column[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[7] <= data_start_column[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[8] <= data_start_column[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[9] <= data_start_column[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[10] <= data_start_column[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[11] <= data_start_column[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[12] <= data_start_column[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[13] <= data_start_column[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[14] <= data_start_column[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_start_column[15] <= data_start_column[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[0] <= data_row_size[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[1] <= data_row_size[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[2] <= data_row_size[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[3] <= data_row_size[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[4] <= data_row_size[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[5] <= data_row_size[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[6] <= data_row_size[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[7] <= data_row_size[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[8] <= data_row_size[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[9] <= data_row_size[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[10] <= data_row_size[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[11] <= data_row_size[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[12] <= data_row_size[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[13] <= data_row_size[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[14] <= data_row_size[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_size[15] <= data_row_size[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[0] <= data_column_size[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[1] <= data_column_size[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[2] <= data_column_size[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[3] <= data_column_size[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[4] <= data_column_size[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[5] <= data_column_size[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[6] <= data_column_size[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[7] <= data_column_size[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[8] <= data_column_size[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[9] <= data_column_size[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[10] <= data_column_size[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[11] <= data_column_size[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[12] <= data_column_size[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[13] <= data_column_size[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[14] <= data_column_size[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_size[15] <= data_column_size[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[0] <= data_row_mode[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[1] <= data_row_mode[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[2] <= data_row_mode[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[3] <= data_row_mode[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[4] <= data_row_mode[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[5] <= data_row_mode[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[6] <= data_row_mode[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[7] <= data_row_mode[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[8] <= data_row_mode[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[9] <= data_row_mode[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[10] <= data_row_mode[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[11] <= data_row_mode[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[12] <= data_row_mode[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[13] <= data_row_mode[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[14] <= data_row_mode[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_row_mode[15] <= data_row_mode[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[0] <= data_column_mode[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[1] <= data_column_mode[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[2] <= data_column_mode[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[3] <= data_column_mode[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[4] <= data_column_mode[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[5] <= data_column_mode[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[6] <= data_column_mode[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[7] <= data_column_mode[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[8] <= data_column_mode[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[9] <= data_column_mode[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[10] <= data_column_mode[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[11] <= data_column_mode[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[12] <= data_column_mode[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[13] <= data_column_mode[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[14] <= data_column_mode[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_column_mode[15] <= data_column_mode[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[0] <= data_exposure[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[1] <= data_exposure[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[2] <= data_exposure[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[3] <= data_exposure[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[4] <= data_exposure[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[5] <= data_exposure[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[6] <= data_exposure[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[7] <= data_exposure[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[8] <= data_exposure[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[9] <= data_exposure[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[10] <= data_exposure[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[11] <= data_exposure[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[12] <= data_exposure[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[13] <= data_exposure[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[14] <= data_exposure[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_exposure[15] <= data_exposure[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1
clk => clk.IN2
clock_crossing_io_s1_endofpacket => clock_crossing_io_s1_endofpacket_from_sa.DATAIN
clock_crossing_io_s1_readdata[0] => clock_crossing_io_s1_readdata_from_sa[0].DATAIN
clock_crossing_io_s1_readdata[1] => clock_crossing_io_s1_readdata_from_sa[1].DATAIN
clock_crossing_io_s1_readdata[2] => clock_crossing_io_s1_readdata_from_sa[2].DATAIN
clock_crossing_io_s1_readdata[3] => clock_crossing_io_s1_readdata_from_sa[3].DATAIN
clock_crossing_io_s1_readdata[4] => clock_crossing_io_s1_readdata_from_sa[4].DATAIN
clock_crossing_io_s1_readdata[5] => clock_crossing_io_s1_readdata_from_sa[5].DATAIN
clock_crossing_io_s1_readdata[6] => clock_crossing_io_s1_readdata_from_sa[6].DATAIN
clock_crossing_io_s1_readdata[7] => clock_crossing_io_s1_readdata_from_sa[7].DATAIN
clock_crossing_io_s1_readdata[8] => clock_crossing_io_s1_readdata_from_sa[8].DATAIN
clock_crossing_io_s1_readdata[9] => clock_crossing_io_s1_readdata_from_sa[9].DATAIN
clock_crossing_io_s1_readdata[10] => clock_crossing_io_s1_readdata_from_sa[10].DATAIN
clock_crossing_io_s1_readdata[11] => clock_crossing_io_s1_readdata_from_sa[11].DATAIN
clock_crossing_io_s1_readdata[12] => clock_crossing_io_s1_readdata_from_sa[12].DATAIN
clock_crossing_io_s1_readdata[13] => clock_crossing_io_s1_readdata_from_sa[13].DATAIN
clock_crossing_io_s1_readdata[14] => clock_crossing_io_s1_readdata_from_sa[14].DATAIN
clock_crossing_io_s1_readdata[15] => clock_crossing_io_s1_readdata_from_sa[15].DATAIN
clock_crossing_io_s1_readdata[16] => clock_crossing_io_s1_readdata_from_sa[16].DATAIN
clock_crossing_io_s1_readdata[17] => clock_crossing_io_s1_readdata_from_sa[17].DATAIN
clock_crossing_io_s1_readdata[18] => clock_crossing_io_s1_readdata_from_sa[18].DATAIN
clock_crossing_io_s1_readdata[19] => clock_crossing_io_s1_readdata_from_sa[19].DATAIN
clock_crossing_io_s1_readdata[20] => clock_crossing_io_s1_readdata_from_sa[20].DATAIN
clock_crossing_io_s1_readdata[21] => clock_crossing_io_s1_readdata_from_sa[21].DATAIN
clock_crossing_io_s1_readdata[22] => clock_crossing_io_s1_readdata_from_sa[22].DATAIN
clock_crossing_io_s1_readdata[23] => clock_crossing_io_s1_readdata_from_sa[23].DATAIN
clock_crossing_io_s1_readdata[24] => clock_crossing_io_s1_readdata_from_sa[24].DATAIN
clock_crossing_io_s1_readdata[25] => clock_crossing_io_s1_readdata_from_sa[25].DATAIN
clock_crossing_io_s1_readdata[26] => clock_crossing_io_s1_readdata_from_sa[26].DATAIN
clock_crossing_io_s1_readdata[27] => clock_crossing_io_s1_readdata_from_sa[27].DATAIN
clock_crossing_io_s1_readdata[28] => clock_crossing_io_s1_readdata_from_sa[28].DATAIN
clock_crossing_io_s1_readdata[29] => clock_crossing_io_s1_readdata_from_sa[29].DATAIN
clock_crossing_io_s1_readdata[30] => clock_crossing_io_s1_readdata_from_sa[30].DATAIN
clock_crossing_io_s1_readdata[31] => clock_crossing_io_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_s1_readdatavalid => clock_crossing_io_s1_move_on_to_next_transaction.IN2
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waits_for_read.IN1
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waits_for_write.IN1
clock_crossing_io_s1_waitrequest => clock_crossing_io_s1_waitrequest_from_sa.DATAIN
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[2] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[3] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[3] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[4] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[4] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[5] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[5] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[6] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[6] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[7] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[7] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[8] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[8] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[9] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[9] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[10] => clock_crossing_io_s1_address.DATAB
cpu_data_master_address_to_slave[10] => clock_crossing_io_s1_nativeaddress.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN13
cpu_data_master_address_to_slave[12] => Equal0.IN12
cpu_data_master_address_to_slave[13] => Equal0.IN11
cpu_data_master_address_to_slave[14] => Equal0.IN10
cpu_data_master_address_to_slave[15] => Equal0.IN9
cpu_data_master_address_to_slave[16] => Equal0.IN8
cpu_data_master_address_to_slave[17] => Equal0.IN7
cpu_data_master_address_to_slave[18] => Equal0.IN6
cpu_data_master_address_to_slave[19] => Equal0.IN5
cpu_data_master_address_to_slave[20] => Equal0.IN4
cpu_data_master_address_to_slave[21] => Equal0.IN3
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN1
cpu_data_master_address_to_slave[24] => Equal0.IN36
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => clock_crossing_io_s1_byteenable.DATAB
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_clock_crossing_io_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_clock_crossing_io_s1.IN1
cpu_data_master_read => clock_crossing_io_s1_read.IN0
cpu_data_master_write => cpu_data_master_requests_clock_crossing_io_s1.IN1
cpu_data_master_write => clock_crossing_io_s1_write.IN0
cpu_data_master_write => in_a_write_cycle.IN0
cpu_data_master_writedata[0] => clock_crossing_io_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => clock_crossing_io_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => clock_crossing_io_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => clock_crossing_io_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => clock_crossing_io_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => clock_crossing_io_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => clock_crossing_io_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => clock_crossing_io_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => clock_crossing_io_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => clock_crossing_io_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => clock_crossing_io_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => clock_crossing_io_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => clock_crossing_io_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => clock_crossing_io_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => clock_crossing_io_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => clock_crossing_io_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => clock_crossing_io_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => clock_crossing_io_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => clock_crossing_io_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => clock_crossing_io_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => clock_crossing_io_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => clock_crossing_io_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => clock_crossing_io_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => clock_crossing_io_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => clock_crossing_io_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => clock_crossing_io_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => clock_crossing_io_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => clock_crossing_io_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => clock_crossing_io_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => clock_crossing_io_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => clock_crossing_io_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => clock_crossing_io_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[2] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[3] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[3] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[4] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[4] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[5] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[5] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[6] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[6] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[7] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[7] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[8] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[8] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[9] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[9] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[10] => clock_crossing_io_s1_address.DATAA
cpu_instruction_master_address_to_slave[10] => clock_crossing_io_s1_nativeaddress.DATAA
cpu_instruction_master_address_to_slave[11] => Equal2.IN13
cpu_instruction_master_address_to_slave[12] => Equal2.IN12
cpu_instruction_master_address_to_slave[13] => Equal2.IN11
cpu_instruction_master_address_to_slave[14] => Equal2.IN10
cpu_instruction_master_address_to_slave[15] => Equal2.IN9
cpu_instruction_master_address_to_slave[16] => Equal2.IN8
cpu_instruction_master_address_to_slave[17] => Equal2.IN7
cpu_instruction_master_address_to_slave[18] => Equal2.IN6
cpu_instruction_master_address_to_slave[19] => Equal2.IN5
cpu_instruction_master_address_to_slave[20] => Equal2.IN4
cpu_instruction_master_address_to_slave[21] => Equal2.IN3
cpu_instruction_master_address_to_slave[22] => Equal2.IN2
cpu_instruction_master_address_to_slave[23] => Equal2.IN1
cpu_instruction_master_address_to_slave[24] => Equal2.IN36
cpu_instruction_master_address_to_slave[25] => Equal2.IN0
cpu_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_instruction_master_latency_counter[0] => Equal3.IN31
cpu_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_instruction_master_latency_counter[1] => Equal3.IN30
cpu_instruction_master_read => cpu_instruction_master_requests_clock_crossing_io_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_clock_crossing_io_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_clock_crossing_io_s1.IN1
cpu_instruction_master_read => clock_crossing_io_s1_read.IN0
reset_n => reset_n.IN2
clock_crossing_io_s1_address[0] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[1] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[2] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[3] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[4] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[5] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[6] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[7] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_address[8] <= clock_crossing_io_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[0] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[1] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[2] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_byteenable[3] <= clock_crossing_io_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_endofpacket_from_sa <= clock_crossing_io_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[0] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[1] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[2] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[3] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[4] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[5] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[6] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[7] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_nativeaddress[8] <= clock_crossing_io_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_read <= clock_crossing_io_s1_read.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[0] <= clock_crossing_io_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[1] <= clock_crossing_io_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[2] <= clock_crossing_io_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[3] <= clock_crossing_io_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[4] <= clock_crossing_io_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[5] <= clock_crossing_io_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[6] <= clock_crossing_io_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[7] <= clock_crossing_io_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[8] <= clock_crossing_io_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[9] <= clock_crossing_io_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[10] <= clock_crossing_io_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[11] <= clock_crossing_io_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[12] <= clock_crossing_io_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[13] <= clock_crossing_io_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[14] <= clock_crossing_io_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[15] <= clock_crossing_io_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[16] <= clock_crossing_io_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[17] <= clock_crossing_io_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[18] <= clock_crossing_io_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[19] <= clock_crossing_io_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[20] <= clock_crossing_io_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[21] <= clock_crossing_io_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[22] <= clock_crossing_io_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[23] <= clock_crossing_io_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[24] <= clock_crossing_io_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[25] <= clock_crossing_io_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[26] <= clock_crossing_io_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[27] <= clock_crossing_io_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[28] <= clock_crossing_io_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[29] <= clock_crossing_io_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[30] <= clock_crossing_io_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_readdata_from_sa[31] <= clock_crossing_io_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_waitrequest_from_sa <= clock_crossing_io_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_write <= clock_crossing_io_s1_write.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_clock_crossing_io_s1 <= cpu_data_master_granted_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_clock_crossing_io_s1 <= cpu_data_master_qualified_request_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_io_s1 <= cpu_data_master_read_data_valid_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register <= rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1.fifo_contains_ones_n
cpu_data_master_requests_clock_crossing_io_s1 <= cpu_data_master_requests_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_clock_crossing_io_s1 <= cpu_instruction_master_granted_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_clock_crossing_io_s1 <= cpu_instruction_master_qualified_request_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 <= cpu_instruction_master_read_data_valid_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_clock_crossing_io_s1_shift_register <= rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1.fifo_contains_ones_n
cpu_instruction_master_requests_clock_crossing_io_s1 <= cpu_instruction_master_requests_clock_crossing_io_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_clock_crossing_io_s1_end_xfer <= d1_clock_crossing_io_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1
clear_fifo => always1.IN1
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always126.IN0
clear_fifo => always127.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_63.DATAA
read => p63_full_63.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always126.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_63.ACLR
reset_n => stage_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always126.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always129.IN1
write => updated_one_count.IN1
write => p63_full_63.IN1
write => always127.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_63.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1
clear_fifo => always1.IN1
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always126.IN0
clear_fifo => always127.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_63.DATAA
read => p63_full_63.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always126.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_63.ACLR
reset_n => stage_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always126.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always129.IN1
write => updated_one_count.IN1
write => p63_full_63.IN1
write => always127.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_63.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1
clk => clock_crossing_io_m1_latency_counter~reg0.CLK
clk => clock_crossing_io_m1_read_but_no_slave_selected.CLK
clock_crossing_io_m1_address[0] => clock_crossing_io_m1_address_to_slave[0].DATAIN
clock_crossing_io_m1_address[1] => clock_crossing_io_m1_address_to_slave[1].DATAIN
clock_crossing_io_m1_address[2] => clock_crossing_io_m1_address_to_slave[2].DATAIN
clock_crossing_io_m1_address[3] => clock_crossing_io_m1_address_to_slave[3].DATAIN
clock_crossing_io_m1_address[4] => clock_crossing_io_m1_address_to_slave[4].DATAIN
clock_crossing_io_m1_address[5] => clock_crossing_io_m1_address_to_slave[5].DATAIN
clock_crossing_io_m1_address[6] => clock_crossing_io_m1_address_to_slave[6].DATAIN
clock_crossing_io_m1_address[7] => clock_crossing_io_m1_address_to_slave[7].DATAIN
clock_crossing_io_m1_address[8] => clock_crossing_io_m1_address_to_slave[8].DATAIN
clock_crossing_io_m1_address[9] => clock_crossing_io_m1_address_to_slave[9].DATAIN
clock_crossing_io_m1_address[10] => clock_crossing_io_m1_address_to_slave[10].DATAIN
clock_crossing_io_m1_byteenable[0] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_io_m1_granted_lcd_control_slave => clock_crossing_io_m1_is_granted_some_slave.IN0
clock_crossing_io_m1_granted_led_pio_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_sysid_control_slave => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_timer_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_0_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_1_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_2_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_3_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_4_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_granted_tracker_5_s1 => clock_crossing_io_m1_is_granted_some_slave.IN1
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_led_pio_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_led_pio_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_led_pio_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_led_pio_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_sysid_control_slave => r_1.IN0
clock_crossing_io_m1_qualified_request_timer_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_timer_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_timer_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_timer_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_tracker_0_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_tracker_0_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_0_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_tracker_0_s1 => r_1.IN0
clock_crossing_io_m1_qualified_request_tracker_1_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_1_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_1_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_1_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_2_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_2_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_2_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_2_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_3_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_3_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_3_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_3_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_4_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_4_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_4_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_4_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_5_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_5_s1 => clock_crossing_io_m1_readdata.IN0
clock_crossing_io_m1_qualified_request_tracker_5_s1 => r_2.IN0
clock_crossing_io_m1_qualified_request_tracker_5_s1 => r_2.IN0
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_1.IN0
clock_crossing_io_m1_read => r_2.IN0
clock_crossing_io_m1_read => r_2.IN0
clock_crossing_io_m1_read => r_2.IN0
clock_crossing_io_m1_read => r_2.IN0
clock_crossing_io_m1_read => r_2.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_read => p1_clock_crossing_io_m1_latency_counter.IN1
clock_crossing_io_m1_read => r_2.IN1
clock_crossing_io_m1_read => r_2.IN1
clock_crossing_io_m1_read => r_2.IN1
clock_crossing_io_m1_read => r_2.IN1
clock_crossing_io_m1_read => r_2.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read => r_1.IN1
clock_crossing_io_m1_read_data_valid_lcd_control_slave => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_led_pio_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_sysid_control_slave => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_timer_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_0_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_1_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_2_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_3_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_4_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_read_data_valid_tracker_5_s1 => clock_crossing_io_m1_readdatavalid.IN1
clock_crossing_io_m1_requests_lcd_control_slave => r_1.IN1
clock_crossing_io_m1_requests_led_pio_s1 => r_1.IN1
clock_crossing_io_m1_requests_sysid_control_slave => r_1.IN1
clock_crossing_io_m1_requests_timer_s1 => r_1.IN1
clock_crossing_io_m1_requests_tracker_0_s1 => r_1.IN1
clock_crossing_io_m1_requests_tracker_1_s1 => r_2.IN1
clock_crossing_io_m1_requests_tracker_2_s1 => r_2.IN1
clock_crossing_io_m1_requests_tracker_3_s1 => r_2.IN1
clock_crossing_io_m1_requests_tracker_4_s1 => r_2.IN1
clock_crossing_io_m1_requests_tracker_5_s1 => r_2.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_2.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_write => r_1.IN1
clock_crossing_io_m1_writedata[0] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
d1_lcd_control_slave_end_xfer => r_1.IN0
d1_led_pio_s1_end_xfer => r_1.IN1
d1_sysid_control_slave_end_xfer => r_1.IN1
d1_timer_s1_end_xfer => r_1.IN1
d1_tracker_0_s1_end_xfer => r_1.IN1
d1_tracker_1_s1_end_xfer => r_2.IN1
d1_tracker_2_s1_end_xfer => r_2.IN1
d1_tracker_3_s1_end_xfer => r_2.IN1
d1_tracker_4_s1_end_xfer => r_2.IN1
d1_tracker_5_s1_end_xfer => r_2.IN1
lcd_control_slave_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
lcd_control_slave_wait_counter_eq_0 => r_1.IN1
led_pio_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
led_pio_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
reset_n => clock_crossing_io_m1_reset_n.DATAIN
reset_n => clock_crossing_io_m1_latency_counter~reg0.ACLR
reset_n => clock_crossing_io_m1_read_but_no_slave_selected.ACLR
sysid_control_slave_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
timer_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_0_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_1_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_2_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_3_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_4_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[0] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[1] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[2] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[3] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[4] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[5] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[6] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[7] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[8] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[9] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[10] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[11] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[12] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[13] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[14] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[15] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[16] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[17] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[18] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[19] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[20] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[21] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[22] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[23] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[24] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[25] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[26] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[27] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[28] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[29] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[30] => clock_crossing_io_m1_readdata.IN1
tracker_5_s1_readdata_from_sa[31] => clock_crossing_io_m1_readdata.IN1
clock_crossing_io_m1_address_to_slave[0] <= clock_crossing_io_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[1] <= clock_crossing_io_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[2] <= clock_crossing_io_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[3] <= clock_crossing_io_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[4] <= clock_crossing_io_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[5] <= clock_crossing_io_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[6] <= clock_crossing_io_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[7] <= clock_crossing_io_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[8] <= clock_crossing_io_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[9] <= clock_crossing_io_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_address_to_slave[10] <= clock_crossing_io_m1_address[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_latency_counter <= clock_crossing_io_m1_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[0] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[1] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[2] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[3] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[4] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[5] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[6] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[7] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[8] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[9] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[10] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[11] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[12] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[13] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[14] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[15] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[16] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[17] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[18] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[19] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[20] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[21] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[22] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[23] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[24] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[25] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[26] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[27] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[28] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[29] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[30] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdata[31] <= clock_crossing_io_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_readdatavalid <= clock_crossing_io_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_waitrequest <= clock_crossing_io_m1_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[15].IN1
slave_address[1] => downstream_data_in[16].IN1
slave_address[2] => downstream_data_in[17].IN1
slave_address[3] => downstream_data_in[18].IN1
slave_address[4] => downstream_data_in[19].IN1
slave_address[5] => downstream_data_in[20].IN1
slave_address[6] => downstream_data_in[21].IN1
slave_address[7] => downstream_data_in[22].IN1
slave_address[8] => downstream_data_in[23].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_nativeaddress[7] => downstream_data_in[11].IN1
slave_nativeaddress[8] => downstream_data_in[12].IN1
slave_read => downstream_data_in[14].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[13].IN1
slave_writedata[0] => downstream_data_in[24].IN1
slave_writedata[1] => downstream_data_in[25].IN1
slave_writedata[2] => downstream_data_in[26].IN1
slave_writedata[3] => downstream_data_in[27].IN1
slave_writedata[4] => downstream_data_in[28].IN1
slave_writedata[5] => downstream_data_in[29].IN1
slave_writedata[6] => downstream_data_in[30].IN1
slave_writedata[7] => downstream_data_in[31].IN1
slave_writedata[8] => downstream_data_in[32].IN1
slave_writedata[9] => downstream_data_in[33].IN1
slave_writedata[10] => downstream_data_in[34].IN1
slave_writedata[11] => downstream_data_in[35].IN1
slave_writedata[12] => downstream_data_in[36].IN1
slave_writedata[13] => downstream_data_in[37].IN1
slave_writedata[14] => downstream_data_in[38].IN1
slave_writedata[15] => downstream_data_in[39].IN1
slave_writedata[16] => downstream_data_in[40].IN1
slave_writedata[17] => downstream_data_in[41].IN1
slave_writedata[18] => downstream_data_in[42].IN1
slave_writedata[19] => downstream_data_in[43].IN1
slave_writedata[20] => downstream_data_in[44].IN1
slave_writedata[21] => downstream_data_in[45].IN1
slave_writedata[22] => downstream_data_in[46].IN1
slave_writedata[23] => downstream_data_in[47].IN1
slave_writedata[24] => downstream_data_in[48].IN1
slave_writedata[25] => downstream_data_in[49].IN1
slave_writedata[26] => downstream_data_in[50].IN1
slave_writedata[27] => downstream_data_in[51].IN1
slave_writedata[28] => downstream_data_in[52].IN1
slave_writedata[29] => downstream_data_in[53].IN1
slave_writedata[30] => downstream_data_in[54].IN1
slave_writedata[31] => downstream_data_in[55].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[6] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[7] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[8] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[9] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_address[10] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[6] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[7] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[8] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= clock_crossing_io_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= clock_crossing_io_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= clock_crossing_io_downstream_fifo:the_downstream_fifo.wrfull


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
q[48] <= dcfifo:downstream_fifo.q
q[49] <= dcfifo:downstream_fifo.q
q[50] <= dcfifo:downstream_fifo.q
q[51] <= dcfifo:downstream_fifo.q
q[52] <= dcfifo:downstream_fifo.q
q[53] <= dcfifo:downstream_fifo.q
q[54] <= dcfifo:downstream_fifo.q
q[55] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_uvf1:auto_generated.data[0]
data[1] => dcfifo_uvf1:auto_generated.data[1]
data[2] => dcfifo_uvf1:auto_generated.data[2]
data[3] => dcfifo_uvf1:auto_generated.data[3]
data[4] => dcfifo_uvf1:auto_generated.data[4]
data[5] => dcfifo_uvf1:auto_generated.data[5]
data[6] => dcfifo_uvf1:auto_generated.data[6]
data[7] => dcfifo_uvf1:auto_generated.data[7]
data[8] => dcfifo_uvf1:auto_generated.data[8]
data[9] => dcfifo_uvf1:auto_generated.data[9]
data[10] => dcfifo_uvf1:auto_generated.data[10]
data[11] => dcfifo_uvf1:auto_generated.data[11]
data[12] => dcfifo_uvf1:auto_generated.data[12]
data[13] => dcfifo_uvf1:auto_generated.data[13]
data[14] => dcfifo_uvf1:auto_generated.data[14]
data[15] => dcfifo_uvf1:auto_generated.data[15]
data[16] => dcfifo_uvf1:auto_generated.data[16]
data[17] => dcfifo_uvf1:auto_generated.data[17]
data[18] => dcfifo_uvf1:auto_generated.data[18]
data[19] => dcfifo_uvf1:auto_generated.data[19]
data[20] => dcfifo_uvf1:auto_generated.data[20]
data[21] => dcfifo_uvf1:auto_generated.data[21]
data[22] => dcfifo_uvf1:auto_generated.data[22]
data[23] => dcfifo_uvf1:auto_generated.data[23]
data[24] => dcfifo_uvf1:auto_generated.data[24]
data[25] => dcfifo_uvf1:auto_generated.data[25]
data[26] => dcfifo_uvf1:auto_generated.data[26]
data[27] => dcfifo_uvf1:auto_generated.data[27]
data[28] => dcfifo_uvf1:auto_generated.data[28]
data[29] => dcfifo_uvf1:auto_generated.data[29]
data[30] => dcfifo_uvf1:auto_generated.data[30]
data[31] => dcfifo_uvf1:auto_generated.data[31]
data[32] => dcfifo_uvf1:auto_generated.data[32]
data[33] => dcfifo_uvf1:auto_generated.data[33]
data[34] => dcfifo_uvf1:auto_generated.data[34]
data[35] => dcfifo_uvf1:auto_generated.data[35]
data[36] => dcfifo_uvf1:auto_generated.data[36]
data[37] => dcfifo_uvf1:auto_generated.data[37]
data[38] => dcfifo_uvf1:auto_generated.data[38]
data[39] => dcfifo_uvf1:auto_generated.data[39]
data[40] => dcfifo_uvf1:auto_generated.data[40]
data[41] => dcfifo_uvf1:auto_generated.data[41]
data[42] => dcfifo_uvf1:auto_generated.data[42]
data[43] => dcfifo_uvf1:auto_generated.data[43]
data[44] => dcfifo_uvf1:auto_generated.data[44]
data[45] => dcfifo_uvf1:auto_generated.data[45]
data[46] => dcfifo_uvf1:auto_generated.data[46]
data[47] => dcfifo_uvf1:auto_generated.data[47]
data[48] => dcfifo_uvf1:auto_generated.data[48]
data[49] => dcfifo_uvf1:auto_generated.data[49]
data[50] => dcfifo_uvf1:auto_generated.data[50]
data[51] => dcfifo_uvf1:auto_generated.data[51]
data[52] => dcfifo_uvf1:auto_generated.data[52]
data[53] => dcfifo_uvf1:auto_generated.data[53]
data[54] => dcfifo_uvf1:auto_generated.data[54]
data[55] => dcfifo_uvf1:auto_generated.data[55]
q[0] <= dcfifo_uvf1:auto_generated.q[0]
q[1] <= dcfifo_uvf1:auto_generated.q[1]
q[2] <= dcfifo_uvf1:auto_generated.q[2]
q[3] <= dcfifo_uvf1:auto_generated.q[3]
q[4] <= dcfifo_uvf1:auto_generated.q[4]
q[5] <= dcfifo_uvf1:auto_generated.q[5]
q[6] <= dcfifo_uvf1:auto_generated.q[6]
q[7] <= dcfifo_uvf1:auto_generated.q[7]
q[8] <= dcfifo_uvf1:auto_generated.q[8]
q[9] <= dcfifo_uvf1:auto_generated.q[9]
q[10] <= dcfifo_uvf1:auto_generated.q[10]
q[11] <= dcfifo_uvf1:auto_generated.q[11]
q[12] <= dcfifo_uvf1:auto_generated.q[12]
q[13] <= dcfifo_uvf1:auto_generated.q[13]
q[14] <= dcfifo_uvf1:auto_generated.q[14]
q[15] <= dcfifo_uvf1:auto_generated.q[15]
q[16] <= dcfifo_uvf1:auto_generated.q[16]
q[17] <= dcfifo_uvf1:auto_generated.q[17]
q[18] <= dcfifo_uvf1:auto_generated.q[18]
q[19] <= dcfifo_uvf1:auto_generated.q[19]
q[20] <= dcfifo_uvf1:auto_generated.q[20]
q[21] <= dcfifo_uvf1:auto_generated.q[21]
q[22] <= dcfifo_uvf1:auto_generated.q[22]
q[23] <= dcfifo_uvf1:auto_generated.q[23]
q[24] <= dcfifo_uvf1:auto_generated.q[24]
q[25] <= dcfifo_uvf1:auto_generated.q[25]
q[26] <= dcfifo_uvf1:auto_generated.q[26]
q[27] <= dcfifo_uvf1:auto_generated.q[27]
q[28] <= dcfifo_uvf1:auto_generated.q[28]
q[29] <= dcfifo_uvf1:auto_generated.q[29]
q[30] <= dcfifo_uvf1:auto_generated.q[30]
q[31] <= dcfifo_uvf1:auto_generated.q[31]
q[32] <= dcfifo_uvf1:auto_generated.q[32]
q[33] <= dcfifo_uvf1:auto_generated.q[33]
q[34] <= dcfifo_uvf1:auto_generated.q[34]
q[35] <= dcfifo_uvf1:auto_generated.q[35]
q[36] <= dcfifo_uvf1:auto_generated.q[36]
q[37] <= dcfifo_uvf1:auto_generated.q[37]
q[38] <= dcfifo_uvf1:auto_generated.q[38]
q[39] <= dcfifo_uvf1:auto_generated.q[39]
q[40] <= dcfifo_uvf1:auto_generated.q[40]
q[41] <= dcfifo_uvf1:auto_generated.q[41]
q[42] <= dcfifo_uvf1:auto_generated.q[42]
q[43] <= dcfifo_uvf1:auto_generated.q[43]
q[44] <= dcfifo_uvf1:auto_generated.q[44]
q[45] <= dcfifo_uvf1:auto_generated.q[45]
q[46] <= dcfifo_uvf1:auto_generated.q[46]
q[47] <= dcfifo_uvf1:auto_generated.q[47]
q[48] <= dcfifo_uvf1:auto_generated.q[48]
q[49] <= dcfifo_uvf1:auto_generated.q[49]
q[50] <= dcfifo_uvf1:auto_generated.q[50]
q[51] <= dcfifo_uvf1:auto_generated.q[51]
q[52] <= dcfifo_uvf1:auto_generated.q[52]
q[53] <= dcfifo_uvf1:auto_generated.q[53]
q[54] <= dcfifo_uvf1:auto_generated.q[54]
q[55] <= dcfifo_uvf1:auto_generated.q[55]
rdclk => dcfifo_uvf1:auto_generated.rdclk
rdreq => dcfifo_uvf1:auto_generated.rdreq
wrclk => dcfifo_uvf1:auto_generated.wrclk
wrreq => dcfifo_uvf1:auto_generated.wrreq
aclr => dcfifo_uvf1:auto_generated.aclr
rdempty <= dcfifo_uvf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_uvf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_uj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[5].IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uj31:fifo_ram.data_a[0]
data[1] => altsyncram_uj31:fifo_ram.data_a[1]
data[2] => altsyncram_uj31:fifo_ram.data_a[2]
data[3] => altsyncram_uj31:fifo_ram.data_a[3]
data[4] => altsyncram_uj31:fifo_ram.data_a[4]
data[5] => altsyncram_uj31:fifo_ram.data_a[5]
data[6] => altsyncram_uj31:fifo_ram.data_a[6]
data[7] => altsyncram_uj31:fifo_ram.data_a[7]
data[8] => altsyncram_uj31:fifo_ram.data_a[8]
data[9] => altsyncram_uj31:fifo_ram.data_a[9]
data[10] => altsyncram_uj31:fifo_ram.data_a[10]
data[11] => altsyncram_uj31:fifo_ram.data_a[11]
data[12] => altsyncram_uj31:fifo_ram.data_a[12]
data[13] => altsyncram_uj31:fifo_ram.data_a[13]
data[14] => altsyncram_uj31:fifo_ram.data_a[14]
data[15] => altsyncram_uj31:fifo_ram.data_a[15]
data[16] => altsyncram_uj31:fifo_ram.data_a[16]
data[17] => altsyncram_uj31:fifo_ram.data_a[17]
data[18] => altsyncram_uj31:fifo_ram.data_a[18]
data[19] => altsyncram_uj31:fifo_ram.data_a[19]
data[20] => altsyncram_uj31:fifo_ram.data_a[20]
data[21] => altsyncram_uj31:fifo_ram.data_a[21]
data[22] => altsyncram_uj31:fifo_ram.data_a[22]
data[23] => altsyncram_uj31:fifo_ram.data_a[23]
data[24] => altsyncram_uj31:fifo_ram.data_a[24]
data[25] => altsyncram_uj31:fifo_ram.data_a[25]
data[26] => altsyncram_uj31:fifo_ram.data_a[26]
data[27] => altsyncram_uj31:fifo_ram.data_a[27]
data[28] => altsyncram_uj31:fifo_ram.data_a[28]
data[29] => altsyncram_uj31:fifo_ram.data_a[29]
data[30] => altsyncram_uj31:fifo_ram.data_a[30]
data[31] => altsyncram_uj31:fifo_ram.data_a[31]
data[32] => altsyncram_uj31:fifo_ram.data_a[32]
data[33] => altsyncram_uj31:fifo_ram.data_a[33]
data[34] => altsyncram_uj31:fifo_ram.data_a[34]
data[35] => altsyncram_uj31:fifo_ram.data_a[35]
data[36] => altsyncram_uj31:fifo_ram.data_a[36]
data[37] => altsyncram_uj31:fifo_ram.data_a[37]
data[38] => altsyncram_uj31:fifo_ram.data_a[38]
data[39] => altsyncram_uj31:fifo_ram.data_a[39]
data[40] => altsyncram_uj31:fifo_ram.data_a[40]
data[41] => altsyncram_uj31:fifo_ram.data_a[41]
data[42] => altsyncram_uj31:fifo_ram.data_a[42]
data[43] => altsyncram_uj31:fifo_ram.data_a[43]
data[44] => altsyncram_uj31:fifo_ram.data_a[44]
data[45] => altsyncram_uj31:fifo_ram.data_a[45]
data[46] => altsyncram_uj31:fifo_ram.data_a[46]
data[47] => altsyncram_uj31:fifo_ram.data_a[47]
data[48] => altsyncram_uj31:fifo_ram.data_a[48]
data[49] => altsyncram_uj31:fifo_ram.data_a[49]
data[50] => altsyncram_uj31:fifo_ram.data_a[50]
data[51] => altsyncram_uj31:fifo_ram.data_a[51]
data[52] => altsyncram_uj31:fifo_ram.data_a[52]
data[53] => altsyncram_uj31:fifo_ram.data_a[53]
data[54] => altsyncram_uj31:fifo_ram.data_a[54]
data[55] => altsyncram_uj31:fifo_ram.data_a[55]
q[0] <= altsyncram_uj31:fifo_ram.q_b[0]
q[1] <= altsyncram_uj31:fifo_ram.q_b[1]
q[2] <= altsyncram_uj31:fifo_ram.q_b[2]
q[3] <= altsyncram_uj31:fifo_ram.q_b[3]
q[4] <= altsyncram_uj31:fifo_ram.q_b[4]
q[5] <= altsyncram_uj31:fifo_ram.q_b[5]
q[6] <= altsyncram_uj31:fifo_ram.q_b[6]
q[7] <= altsyncram_uj31:fifo_ram.q_b[7]
q[8] <= altsyncram_uj31:fifo_ram.q_b[8]
q[9] <= altsyncram_uj31:fifo_ram.q_b[9]
q[10] <= altsyncram_uj31:fifo_ram.q_b[10]
q[11] <= altsyncram_uj31:fifo_ram.q_b[11]
q[12] <= altsyncram_uj31:fifo_ram.q_b[12]
q[13] <= altsyncram_uj31:fifo_ram.q_b[13]
q[14] <= altsyncram_uj31:fifo_ram.q_b[14]
q[15] <= altsyncram_uj31:fifo_ram.q_b[15]
q[16] <= altsyncram_uj31:fifo_ram.q_b[16]
q[17] <= altsyncram_uj31:fifo_ram.q_b[17]
q[18] <= altsyncram_uj31:fifo_ram.q_b[18]
q[19] <= altsyncram_uj31:fifo_ram.q_b[19]
q[20] <= altsyncram_uj31:fifo_ram.q_b[20]
q[21] <= altsyncram_uj31:fifo_ram.q_b[21]
q[22] <= altsyncram_uj31:fifo_ram.q_b[22]
q[23] <= altsyncram_uj31:fifo_ram.q_b[23]
q[24] <= altsyncram_uj31:fifo_ram.q_b[24]
q[25] <= altsyncram_uj31:fifo_ram.q_b[25]
q[26] <= altsyncram_uj31:fifo_ram.q_b[26]
q[27] <= altsyncram_uj31:fifo_ram.q_b[27]
q[28] <= altsyncram_uj31:fifo_ram.q_b[28]
q[29] <= altsyncram_uj31:fifo_ram.q_b[29]
q[30] <= altsyncram_uj31:fifo_ram.q_b[30]
q[31] <= altsyncram_uj31:fifo_ram.q_b[31]
q[32] <= altsyncram_uj31:fifo_ram.q_b[32]
q[33] <= altsyncram_uj31:fifo_ram.q_b[33]
q[34] <= altsyncram_uj31:fifo_ram.q_b[34]
q[35] <= altsyncram_uj31:fifo_ram.q_b[35]
q[36] <= altsyncram_uj31:fifo_ram.q_b[36]
q[37] <= altsyncram_uj31:fifo_ram.q_b[37]
q[38] <= altsyncram_uj31:fifo_ram.q_b[38]
q[39] <= altsyncram_uj31:fifo_ram.q_b[39]
q[40] <= altsyncram_uj31:fifo_ram.q_b[40]
q[41] <= altsyncram_uj31:fifo_ram.q_b[41]
q[42] <= altsyncram_uj31:fifo_ram.q_b[42]
q[43] <= altsyncram_uj31:fifo_ram.q_b[43]
q[44] <= altsyncram_uj31:fifo_ram.q_b[44]
q[45] <= altsyncram_uj31:fifo_ram.q_b[45]
q[46] <= altsyncram_uj31:fifo_ram.q_b[46]
q[47] <= altsyncram_uj31:fifo_ram.q_b[47]
q[48] <= altsyncram_uj31:fifo_ram.q_b[48]
q[49] <= altsyncram_uj31:fifo_ram.q_b[49]
q[50] <= altsyncram_uj31:fifo_ram.q_b[50]
q[51] <= altsyncram_uj31:fifo_ram.q_b[51]
q[52] <= altsyncram_uj31:fifo_ram.q_b[52]
q[53] <= altsyncram_uj31:fifo_ram.q_b[53]
q[54] <= altsyncram_uj31:fifo_ram.q_b[54]
q[55] <= altsyncram_uj31:fifo_ram.q_b[55]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_uj31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_uj31:fifo_ram.clock0
wrclk => alt_synch_pipe_gkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|altsyncram_uj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a55.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_ed9:dffpipe12.clock
clrn => dffpipe_ed9:dffpipe12.clrn
d[0] => dffpipe_ed9:dffpipe12.d[0]
d[1] => dffpipe_ed9:dffpipe12.d[1]
d[2] => dffpipe_ed9:dffpipe12.d[2]
d[3] => dffpipe_ed9:dffpipe12.d[3]
d[4] => dffpipe_ed9:dffpipe12.d[4]
d[5] => dffpipe_ed9:dffpipe12.d[5]
q[0] <= dffpipe_ed9:dffpipe12.q[0]
q[1] <= dffpipe_ed9:dffpipe12.q[1]
q[2] <= dffpipe_ed9:dffpipe12.q[2]
q[3] <= dffpipe_ed9:dffpipe12.q[3]
q[4] <= dffpipe_ed9:dffpipe12.q[4]
q[5] <= dffpipe_ed9:dffpipe12.q[5]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
clock => dffpipe_fd9:dffpipe15.clock
clrn => dffpipe_fd9:dffpipe15.clrn
d[0] => dffpipe_fd9:dffpipe15.d[0]
d[1] => dffpipe_fd9:dffpipe15.d[1]
d[2] => dffpipe_fd9:dffpipe15.d[2]
d[3] => dffpipe_fd9:dffpipe15.d[3]
d[4] => dffpipe_fd9:dffpipe15.d[4]
d[5] => dffpipe_fd9:dffpipe15.d[5]
q[0] <= dffpipe_fd9:dffpipe15.q[0]
q[1] <= dffpipe_fd9:dffpipe15.q[1]
q[2] <= dffpipe_fd9:dffpipe15.q[2]
q[3] <= dffpipe_fd9:dffpipe15.q[3]
q[4] <= dffpipe_fd9:dffpipe15.q[4]
q[5] <= dffpipe_fd9:dffpipe15.q[5]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_uvf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw
wrusedw[6] <= dcfifo:upstream_fifo.wrusedw
wrusedw[7] <= dcfifo:upstream_fifo.wrusedw


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_75g1:auto_generated.data[0]
data[1] => dcfifo_75g1:auto_generated.data[1]
data[2] => dcfifo_75g1:auto_generated.data[2]
data[3] => dcfifo_75g1:auto_generated.data[3]
data[4] => dcfifo_75g1:auto_generated.data[4]
data[5] => dcfifo_75g1:auto_generated.data[5]
data[6] => dcfifo_75g1:auto_generated.data[6]
data[7] => dcfifo_75g1:auto_generated.data[7]
data[8] => dcfifo_75g1:auto_generated.data[8]
data[9] => dcfifo_75g1:auto_generated.data[9]
data[10] => dcfifo_75g1:auto_generated.data[10]
data[11] => dcfifo_75g1:auto_generated.data[11]
data[12] => dcfifo_75g1:auto_generated.data[12]
data[13] => dcfifo_75g1:auto_generated.data[13]
data[14] => dcfifo_75g1:auto_generated.data[14]
data[15] => dcfifo_75g1:auto_generated.data[15]
data[16] => dcfifo_75g1:auto_generated.data[16]
data[17] => dcfifo_75g1:auto_generated.data[17]
data[18] => dcfifo_75g1:auto_generated.data[18]
data[19] => dcfifo_75g1:auto_generated.data[19]
data[20] => dcfifo_75g1:auto_generated.data[20]
data[21] => dcfifo_75g1:auto_generated.data[21]
data[22] => dcfifo_75g1:auto_generated.data[22]
data[23] => dcfifo_75g1:auto_generated.data[23]
data[24] => dcfifo_75g1:auto_generated.data[24]
data[25] => dcfifo_75g1:auto_generated.data[25]
data[26] => dcfifo_75g1:auto_generated.data[26]
data[27] => dcfifo_75g1:auto_generated.data[27]
data[28] => dcfifo_75g1:auto_generated.data[28]
data[29] => dcfifo_75g1:auto_generated.data[29]
data[30] => dcfifo_75g1:auto_generated.data[30]
data[31] => dcfifo_75g1:auto_generated.data[31]
data[32] => dcfifo_75g1:auto_generated.data[32]
q[0] <= dcfifo_75g1:auto_generated.q[0]
q[1] <= dcfifo_75g1:auto_generated.q[1]
q[2] <= dcfifo_75g1:auto_generated.q[2]
q[3] <= dcfifo_75g1:auto_generated.q[3]
q[4] <= dcfifo_75g1:auto_generated.q[4]
q[5] <= dcfifo_75g1:auto_generated.q[5]
q[6] <= dcfifo_75g1:auto_generated.q[6]
q[7] <= dcfifo_75g1:auto_generated.q[7]
q[8] <= dcfifo_75g1:auto_generated.q[8]
q[9] <= dcfifo_75g1:auto_generated.q[9]
q[10] <= dcfifo_75g1:auto_generated.q[10]
q[11] <= dcfifo_75g1:auto_generated.q[11]
q[12] <= dcfifo_75g1:auto_generated.q[12]
q[13] <= dcfifo_75g1:auto_generated.q[13]
q[14] <= dcfifo_75g1:auto_generated.q[14]
q[15] <= dcfifo_75g1:auto_generated.q[15]
q[16] <= dcfifo_75g1:auto_generated.q[16]
q[17] <= dcfifo_75g1:auto_generated.q[17]
q[18] <= dcfifo_75g1:auto_generated.q[18]
q[19] <= dcfifo_75g1:auto_generated.q[19]
q[20] <= dcfifo_75g1:auto_generated.q[20]
q[21] <= dcfifo_75g1:auto_generated.q[21]
q[22] <= dcfifo_75g1:auto_generated.q[22]
q[23] <= dcfifo_75g1:auto_generated.q[23]
q[24] <= dcfifo_75g1:auto_generated.q[24]
q[25] <= dcfifo_75g1:auto_generated.q[25]
q[26] <= dcfifo_75g1:auto_generated.q[26]
q[27] <= dcfifo_75g1:auto_generated.q[27]
q[28] <= dcfifo_75g1:auto_generated.q[28]
q[29] <= dcfifo_75g1:auto_generated.q[29]
q[30] <= dcfifo_75g1:auto_generated.q[30]
q[31] <= dcfifo_75g1:auto_generated.q[31]
q[32] <= dcfifo_75g1:auto_generated.q[32]
rdclk => dcfifo_75g1:auto_generated.rdclk
rdreq => dcfifo_75g1:auto_generated.rdreq
wrclk => dcfifo_75g1:auto_generated.wrclk
wrreq => dcfifo_75g1:auto_generated.wrreq
aclr => dcfifo_75g1:auto_generated.aclr
rdempty <= dcfifo_75g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= dcfifo_75g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_75g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_75g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_75g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_75g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_75g1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_75g1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_75g1:auto_generated.wrusedw[7]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
data[9] => altsyncram_qj31:fifo_ram.data_a[9]
data[10] => altsyncram_qj31:fifo_ram.data_a[10]
data[11] => altsyncram_qj31:fifo_ram.data_a[11]
data[12] => altsyncram_qj31:fifo_ram.data_a[12]
data[13] => altsyncram_qj31:fifo_ram.data_a[13]
data[14] => altsyncram_qj31:fifo_ram.data_a[14]
data[15] => altsyncram_qj31:fifo_ram.data_a[15]
data[16] => altsyncram_qj31:fifo_ram.data_a[16]
data[17] => altsyncram_qj31:fifo_ram.data_a[17]
data[18] => altsyncram_qj31:fifo_ram.data_a[18]
data[19] => altsyncram_qj31:fifo_ram.data_a[19]
data[20] => altsyncram_qj31:fifo_ram.data_a[20]
data[21] => altsyncram_qj31:fifo_ram.data_a[21]
data[22] => altsyncram_qj31:fifo_ram.data_a[22]
data[23] => altsyncram_qj31:fifo_ram.data_a[23]
data[24] => altsyncram_qj31:fifo_ram.data_a[24]
data[25] => altsyncram_qj31:fifo_ram.data_a[25]
data[26] => altsyncram_qj31:fifo_ram.data_a[26]
data[27] => altsyncram_qj31:fifo_ram.data_a[27]
data[28] => altsyncram_qj31:fifo_ram.data_a[28]
data[29] => altsyncram_qj31:fifo_ram.data_a[29]
data[30] => altsyncram_qj31:fifo_ram.data_a[30]
data[31] => altsyncram_qj31:fifo_ram.data_a[31]
data[32] => altsyncram_qj31:fifo_ram.data_a[32]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
q[9] <= altsyncram_qj31:fifo_ram.q_b[9]
q[10] <= altsyncram_qj31:fifo_ram.q_b[10]
q[11] <= altsyncram_qj31:fifo_ram.q_b[11]
q[12] <= altsyncram_qj31:fifo_ram.q_b[12]
q[13] <= altsyncram_qj31:fifo_ram.q_b[13]
q[14] <= altsyncram_qj31:fifo_ram.q_b[14]
q[15] <= altsyncram_qj31:fifo_ram.q_b[15]
q[16] <= altsyncram_qj31:fifo_ram.q_b[16]
q[17] <= altsyncram_qj31:fifo_ram.q_b[17]
q[18] <= altsyncram_qj31:fifo_ram.q_b[18]
q[19] <= altsyncram_qj31:fifo_ram.q_b[19]
q[20] <= altsyncram_qj31:fifo_ram.q_b[20]
q[21] <= altsyncram_qj31:fifo_ram.q_b[21]
q[22] <= altsyncram_qj31:fifo_ram.q_b[22]
q[23] <= altsyncram_qj31:fifo_ram.q_b[23]
q[24] <= altsyncram_qj31:fifo_ram.q_b[24]
q[25] <= altsyncram_qj31:fifo_ram.q_b[25]
q[26] <= altsyncram_qj31:fifo_ram.q_b[26]
q[27] <= altsyncram_qj31:fifo_ram.q_b[27]
q[28] <= altsyncram_qj31:fifo_ram.q_b[28]
q[29] <= altsyncram_qj31:fifo_ram.q_b[29]
q[30] <= altsyncram_qj31:fifo_ram.q_b[30]
q[31] <= altsyncram_qj31:fifo_ram.q_b[31]
q[32] <= altsyncram_qj31:fifo_ram.q_b[32]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN36
cpu_data_master_address_to_slave[12] => Equal0.IN35
cpu_data_master_address_to_slave[13] => Equal0.IN9
cpu_data_master_address_to_slave[14] => Equal0.IN8
cpu_data_master_address_to_slave[15] => Equal0.IN7
cpu_data_master_address_to_slave[16] => Equal0.IN6
cpu_data_master_address_to_slave[17] => Equal0.IN5
cpu_data_master_address_to_slave[18] => Equal0.IN4
cpu_data_master_address_to_slave[19] => Equal0.IN3
cpu_data_master_address_to_slave[20] => Equal0.IN2
cpu_data_master_address_to_slave[21] => Equal0.IN1
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN0
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal2.IN36
cpu_instruction_master_address_to_slave[12] => Equal2.IN35
cpu_instruction_master_address_to_slave[13] => Equal2.IN9
cpu_instruction_master_address_to_slave[14] => Equal2.IN8
cpu_instruction_master_address_to_slave[15] => Equal2.IN7
cpu_instruction_master_address_to_slave[16] => Equal2.IN6
cpu_instruction_master_address_to_slave[17] => Equal2.IN5
cpu_instruction_master_address_to_slave[18] => Equal2.IN4
cpu_instruction_master_address_to_slave[19] => Equal2.IN3
cpu_instruction_master_address_to_slave[20] => Equal2.IN2
cpu_instruction_master_address_to_slave[21] => Equal2.IN1
cpu_instruction_master_address_to_slave[22] => Equal2.IN34
cpu_instruction_master_address_to_slave[23] => Equal2.IN0
cpu_instruction_master_address_to_slave[24] => Equal2.IN33
cpu_instruction_master_address_to_slave[25] => Equal2.IN32
cpu_instruction_master_latency_counter[0] => Equal3.IN31
cpu_instruction_master_latency_counter[1] => Equal3.IN30
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
cpu_data_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cpu_jtag_debug_module <= cpu_data_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cpu_jtag_debug_module <= cpu_data_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_cpu_jtag_debug_module <= cpu_data_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cpu_jtag_debug_module <= cpu_instruction_master_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module <= cpu_instruction_master_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_cpu_jtag_debug_module <= cpu_instruction_master_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[0] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master
DE2_115_SOPC_clock_0_in_readdata_from_sa[0] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[1] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[2] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[3] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[4] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[5] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[6] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[7] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[8] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[9] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[10] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[11] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[12] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[13] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[14] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[15] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[16] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[17] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[18] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[19] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[20] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[21] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[22] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[23] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[24] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[25] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[26] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[27] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[28] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[29] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[30] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_readdata_from_sa[31] => cpu_data_master_readdata.IN1
DE2_115_SOPC_clock_0_in_waitrequest_from_sa => r_0.IN1
altpll_sys => altpll_sys.IN1
altpll_sys_reset_n => altpll_sys_reset_n.IN1
camera_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
camera_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
clk => cpu_data_master_dbs_rdv_counter[0].CLK
clk => cpu_data_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_data_master_dbs_address[0]~reg0.CLK
clk => cpu_data_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_data_master_latency_counter[0]~reg0.CLK
clk => cpu_data_master_latency_counter[1]~reg0.CLK
clk => cpu_data_master_read_but_no_slave_selected.CLK
clock_crossing_io_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN0
clock_crossing_io_s1_waitrequest_from_sa => r_0.IN1
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_byteenable_ext_flash_s1 => pre_dbs_count_enable.IN1
cpu_data_master_byteenable_ext_flash_s1 => r_3.IN0
cpu_data_master_byteenable_sram_avalon_slave[0] => WideNor0.IN0
cpu_data_master_byteenable_sram_avalon_slave[1] => WideNor0.IN1
cpu_data_master_granted_DE2_115_SOPC_clock_0_in => cpu_data_master_is_granted_some_slave.IN0
cpu_data_master_granted_camera_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_clock_crossing_io_s1 => r_0.IN0
cpu_data_master_granted_clock_crossing_io_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_granted_cpu_jtag_debug_module => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_eth_ocm_0_control_port => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_ext_flash_s1 => r_3.IN0
cpu_data_master_granted_ext_flash_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_ext_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_ext_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sensor_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sram_avalon_slave => r_1.IN0
cpu_data_master_granted_sram_avalon_slave => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sram_avalon_slave => pre_dbs_count_enable.IN0
cpu_data_master_granted_sram_avalon_slave => pre_dbs_count_enable.IN0
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in => r_0.IN0
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_DE2_115_SOPC_clock_0_in => r_0.IN1
cpu_data_master_qualified_request_camera_s1 => r_0.IN0
cpu_data_master_qualified_request_camera_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_camera_s1 => r_0.IN0
cpu_data_master_qualified_request_camera_s1 => r_0.IN0
cpu_data_master_qualified_request_clock_crossing_io_s1 => r_0.IN0
cpu_data_master_qualified_request_clock_crossing_io_s1 => r_0.IN1
cpu_data_master_qualified_request_clock_crossing_io_s1 => r_0.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_qualified_request_eth_ocm_0_control_port => r_0.IN0
cpu_data_master_qualified_request_eth_ocm_0_control_port => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_eth_ocm_0_control_port => r_1.IN1
cpu_data_master_qualified_request_ext_flash_s1 => r_3.IN1
cpu_data_master_qualified_request_ext_flash_s1 => r_3.IN0
cpu_data_master_qualified_request_ext_flash_s1 => r_3.IN0
cpu_data_master_qualified_request_ext_flash_s1 => r_3.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_qualified_request_sensor_s1 => r_1.IN0
cpu_data_master_qualified_request_sensor_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sensor_s1 => r_1.IN0
cpu_data_master_qualified_request_sensor_s1 => r_1.IN0
cpu_data_master_qualified_request_sram_avalon_slave => r_1.IN1
cpu_data_master_qualified_request_sram_avalon_slave => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sram_avalon_slave => r_1.IN0
cpu_data_master_qualified_request_sram_avalon_slave => r_1.IN0
cpu_data_master_qualified_request_sram_avalon_slave => r_1.IN1
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => p1_cpu_data_master_latency_counter.IN1
cpu_data_master_read => pre_dbs_count_enable.IN1
cpu_data_master_read => pre_dbs_count_enable.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read_data_valid_DE2_115_SOPC_clock_0_in => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_camera_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_eth_ocm_0_control_port => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => always4.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => always5.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => always6.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_dbs_rdv_counter[0].ENA
cpu_data_master_read_data_valid_ext_flash_s1 => cpu_data_master_dbs_rdv_counter[1].ENA
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sensor_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sram_avalon_slave => cpu_data_master_readdatavalid.IN1
cpu_data_master_requests_DE2_115_SOPC_clock_0_in => r_0.IN1
cpu_data_master_requests_camera_s1 => r_0.IN1
cpu_data_master_requests_clock_crossing_io_s1 => r_0.IN1
cpu_data_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_data_master_requests_eth_ocm_0_control_port => r_0.IN1
cpu_data_master_requests_ext_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_requests_ext_flash_s1 => p1_cpu_data_master_latency_counter[1].DATAB
cpu_data_master_requests_ext_flash_s1 => cpu_data_master_dbs_increment[0].DATAA
cpu_data_master_requests_ext_flash_s1 => r_3.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_requests_sensor_s1 => r_1.IN1
cpu_data_master_requests_sram_avalon_slave => pre_dbs_count_enable.IN0
cpu_data_master_requests_sram_avalon_slave => cpu_data_master_dbs_increment[0].OUTPUTSELECT
cpu_data_master_requests_sram_avalon_slave => r_1.IN1
cpu_data_master_requests_sram_avalon_slave => Add1.IN3
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_8.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_8.DATAA
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_8.DATAA
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_DE2_115_SOPC_clock_0_in_end_xfer => ~NO_FANOUT~
d1_camera_s1_end_xfer => r_0.IN1
d1_clock_crossing_io_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_eth_ocm_0_control_port_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_sensor_s1_end_xfer => r_1.IN1
d1_sram_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
d1_tri_state_bridge_flash_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
eth_ocm_0_control_port_irq_from_sa => cpu_data_master_irq[2].DATAIN
eth_ocm_0_control_port_readdata_from_sa[0] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[1] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[2] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[3] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[4] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[5] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[6] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[7] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[8] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[9] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[10] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[11] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[12] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[13] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[14] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[15] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[16] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[17] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[18] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[19] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[20] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[21] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[22] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[23] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[24] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[25] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[26] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[27] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[28] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[29] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[30] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_readdata_from_sa[31] => cpu_data_master_readdata.IN1
eth_ocm_0_control_port_waitrequest_n_from_sa => r_1.IN1
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7] => cpu_data_master_readdata.IN1
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7] => dbs_latent_8_reg_segment_2[7].DATAIN
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_data_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
reset_n => cpu_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_data_master_dbs_rdv_counter[1].ACLR
sensor_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sensor_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sram_avalon_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sram_avalon_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sram_avalon_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sram_avalon_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sram_avalon_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sram_avalon_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sram_avalon_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sram_avalon_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sram_avalon_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sram_avalon_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sram_avalon_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sram_avalon_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sram_avalon_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sram_avalon_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sram_avalon_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sram_avalon_slave_wait_counter_eq_0 => pre_dbs_count_enable.IN1
timer_s1_irq_from_sa => timer_s1_irq_from_sa.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[25] <= cpu_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[0] <= cpu_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_address[1] <= cpu_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[0] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[1] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[2] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[3] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[4] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[5] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[6] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[7] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[8] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[9] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[10] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[11] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[12] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[13] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[14] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_16[15] <= cpu_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[0] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[1] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[2] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[3] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[4] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[5] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[6] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_dbs_write_8[7] <= cpu_data_master_dbs_write_8.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= jtag_uart_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[1] <= timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[2] <= eth_ocm_0_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= <GND>
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= <GND>
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= <GND>
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= <GND>
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= <GND>
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= <GND>
cpu_data_master_irq[17] <= <GND>
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_latency_counter[0] <= cpu_data_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_latency_counter[1] <= cpu_data_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdatavalid <= cpu_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= cpu_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_instruction_master_dbs_rdv_counter[1].CLK
clk => dbs_latent_8_reg_segment_2[0].CLK
clk => dbs_latent_8_reg_segment_2[1].CLK
clk => dbs_latent_8_reg_segment_2[2].CLK
clk => dbs_latent_8_reg_segment_2[3].CLK
clk => dbs_latent_8_reg_segment_2[4].CLK
clk => dbs_latent_8_reg_segment_2[5].CLK
clk => dbs_latent_8_reg_segment_2[6].CLK
clk => dbs_latent_8_reg_segment_2[7].CLK
clk => dbs_latent_8_reg_segment_1[0].CLK
clk => dbs_latent_8_reg_segment_1[1].CLK
clk => dbs_latent_8_reg_segment_1[2].CLK
clk => dbs_latent_8_reg_segment_1[3].CLK
clk => dbs_latent_8_reg_segment_1[4].CLK
clk => dbs_latent_8_reg_segment_1[5].CLK
clk => dbs_latent_8_reg_segment_1[6].CLK
clk => dbs_latent_8_reg_segment_1[7].CLK
clk => dbs_latent_8_reg_segment_0[0].CLK
clk => dbs_latent_8_reg_segment_0[1].CLK
clk => dbs_latent_8_reg_segment_0[2].CLK
clk => dbs_latent_8_reg_segment_0[3].CLK
clk => dbs_latent_8_reg_segment_0[4].CLK
clk => dbs_latent_8_reg_segment_0[5].CLK
clk => dbs_latent_8_reg_segment_0[6].CLK
clk => dbs_latent_8_reg_segment_0[7].CLK
clk => cpu_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_instruction_master_latency_counter[0]~reg0.CLK
clk => cpu_instruction_master_latency_counter[1]~reg0.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
clock_crossing_io_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN0
clock_crossing_io_s1_waitrequest_from_sa => r_0.IN0
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_granted_clock_crossing_io_s1 => r_0.IN0
cpu_instruction_master_granted_clock_crossing_io_s1 => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_ext_flash_s1 => r_3.IN0
cpu_instruction_master_granted_ext_flash_s1 => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_ext_flash_s1 => pre_dbs_count_enable.IN0
cpu_instruction_master_granted_sram_avalon_slave => r_1.IN0
cpu_instruction_master_granted_sram_avalon_slave => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_sram_avalon_slave => pre_dbs_count_enable.IN0
cpu_instruction_master_qualified_request_clock_crossing_io_s1 => r_0.IN0
cpu_instruction_master_qualified_request_clock_crossing_io_s1 => r_0.IN0
cpu_instruction_master_qualified_request_clock_crossing_io_s1 => r_0.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_qualified_request_ext_flash_s1 => r_3.IN0
cpu_instruction_master_qualified_request_ext_flash_s1 => r_3.IN0
cpu_instruction_master_qualified_request_ext_flash_s1 => r_3.IN1
cpu_instruction_master_qualified_request_sram_avalon_slave => r_1.IN0
cpu_instruction_master_qualified_request_sram_avalon_slave => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_sram_avalon_slave => r_1.IN0
cpu_instruction_master_qualified_request_sram_avalon_slave => r_1.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_3.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => r_3.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1_shift_register => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => always4.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => always5.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => always6.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_dbs_rdv_counter[0].ENA
cpu_instruction_master_read_data_valid_ext_flash_s1 => cpu_instruction_master_dbs_rdv_counter[1].ENA
cpu_instruction_master_read_data_valid_sram_avalon_slave => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_requests_clock_crossing_io_s1 => r_0.IN1
cpu_instruction_master_requests_cpu_jtag_debug_module => r_0.IN1
cpu_instruction_master_requests_ext_flash_s1 => p1_cpu_instruction_master_latency_counter[1].DATAB
cpu_instruction_master_requests_ext_flash_s1 => cpu_instruction_master_dbs_increment[0].DATAA
cpu_instruction_master_requests_ext_flash_s1 => r_3.IN1
cpu_instruction_master_requests_sram_avalon_slave => cpu_instruction_master_dbs_increment[0].OUTPUTSELECT
cpu_instruction_master_requests_sram_avalon_slave => r_1.IN1
cpu_instruction_master_requests_sram_avalon_slave => Add1.IN3
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_clock_crossing_io_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
d1_sram_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
d1_tri_state_bridge_flash_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN1
incoming_tri_state_bridge_flash_data[0] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[0] => dbs_latent_8_reg_segment_0[0].DATAIN
incoming_tri_state_bridge_flash_data[0] => dbs_latent_8_reg_segment_1[0].DATAIN
incoming_tri_state_bridge_flash_data[0] => dbs_latent_8_reg_segment_2[0].DATAIN
incoming_tri_state_bridge_flash_data[1] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[1] => dbs_latent_8_reg_segment_0[1].DATAIN
incoming_tri_state_bridge_flash_data[1] => dbs_latent_8_reg_segment_1[1].DATAIN
incoming_tri_state_bridge_flash_data[1] => dbs_latent_8_reg_segment_2[1].DATAIN
incoming_tri_state_bridge_flash_data[2] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[2] => dbs_latent_8_reg_segment_0[2].DATAIN
incoming_tri_state_bridge_flash_data[2] => dbs_latent_8_reg_segment_1[2].DATAIN
incoming_tri_state_bridge_flash_data[2] => dbs_latent_8_reg_segment_2[2].DATAIN
incoming_tri_state_bridge_flash_data[3] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[3] => dbs_latent_8_reg_segment_0[3].DATAIN
incoming_tri_state_bridge_flash_data[3] => dbs_latent_8_reg_segment_1[3].DATAIN
incoming_tri_state_bridge_flash_data[3] => dbs_latent_8_reg_segment_2[3].DATAIN
incoming_tri_state_bridge_flash_data[4] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[4] => dbs_latent_8_reg_segment_0[4].DATAIN
incoming_tri_state_bridge_flash_data[4] => dbs_latent_8_reg_segment_1[4].DATAIN
incoming_tri_state_bridge_flash_data[4] => dbs_latent_8_reg_segment_2[4].DATAIN
incoming_tri_state_bridge_flash_data[5] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[5] => dbs_latent_8_reg_segment_0[5].DATAIN
incoming_tri_state_bridge_flash_data[5] => dbs_latent_8_reg_segment_1[5].DATAIN
incoming_tri_state_bridge_flash_data[5] => dbs_latent_8_reg_segment_2[5].DATAIN
incoming_tri_state_bridge_flash_data[6] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[6] => dbs_latent_8_reg_segment_0[6].DATAIN
incoming_tri_state_bridge_flash_data[6] => dbs_latent_8_reg_segment_1[6].DATAIN
incoming_tri_state_bridge_flash_data[6] => dbs_latent_8_reg_segment_2[6].DATAIN
incoming_tri_state_bridge_flash_data[7] => cpu_instruction_master_readdata.IN1
incoming_tri_state_bridge_flash_data[7] => dbs_latent_8_reg_segment_0[7].DATAIN
incoming_tri_state_bridge_flash_data[7] => dbs_latent_8_reg_segment_1[7].DATAIN
incoming_tri_state_bridge_flash_data[7] => dbs_latent_8_reg_segment_2[7].DATAIN
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_instruction_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_8_reg_segment_0[0].ACLR
reset_n => dbs_latent_8_reg_segment_0[1].ACLR
reset_n => dbs_latent_8_reg_segment_0[2].ACLR
reset_n => dbs_latent_8_reg_segment_0[3].ACLR
reset_n => dbs_latent_8_reg_segment_0[4].ACLR
reset_n => dbs_latent_8_reg_segment_0[5].ACLR
reset_n => dbs_latent_8_reg_segment_0[6].ACLR
reset_n => dbs_latent_8_reg_segment_0[7].ACLR
reset_n => dbs_latent_8_reg_segment_1[0].ACLR
reset_n => dbs_latent_8_reg_segment_1[1].ACLR
reset_n => dbs_latent_8_reg_segment_1[2].ACLR
reset_n => dbs_latent_8_reg_segment_1[3].ACLR
reset_n => dbs_latent_8_reg_segment_1[4].ACLR
reset_n => dbs_latent_8_reg_segment_1[5].ACLR
reset_n => dbs_latent_8_reg_segment_1[6].ACLR
reset_n => dbs_latent_8_reg_segment_1[7].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_instruction_master_dbs_rdv_counter[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[0].ACLR
reset_n => dbs_latent_8_reg_segment_2[1].ACLR
reset_n => dbs_latent_8_reg_segment_2[2].ACLR
reset_n => dbs_latent_8_reg_segment_2[3].ACLR
reset_n => dbs_latent_8_reg_segment_2[4].ACLR
reset_n => dbs_latent_8_reg_segment_2[5].ACLR
reset_n => dbs_latent_8_reg_segment_2[6].ACLR
reset_n => dbs_latent_8_reg_segment_2[7].ACLR
sram_avalon_slave_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sram_avalon_slave_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sram_avalon_slave_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sram_avalon_slave_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sram_avalon_slave_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sram_avalon_slave_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sram_avalon_slave_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sram_avalon_slave_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sram_avalon_slave_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sram_avalon_slave_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sram_avalon_slave_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sram_avalon_slave_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sram_avalon_slave_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sram_avalon_slave_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sram_avalon_slave_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sram_avalon_slave_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
sram_avalon_slave_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sram_avalon_slave_wait_counter_eq_0 => pre_dbs_count_enable.IN1
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[25] <= cpu_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[0] <= cpu_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_dbs_address[1] <= cpu_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[0] <= cpu_instruction_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter[1] <= cpu_instruction_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= cpu_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_line[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_line[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_8kd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8kd1:auto_generated.rden_b
data_a[0] => altsyncram_8kd1:auto_generated.data_a[0]
data_a[1] => altsyncram_8kd1:auto_generated.data_a[1]
data_a[2] => altsyncram_8kd1:auto_generated.data_a[2]
data_a[3] => altsyncram_8kd1:auto_generated.data_a[3]
data_a[4] => altsyncram_8kd1:auto_generated.data_a[4]
data_a[5] => altsyncram_8kd1:auto_generated.data_a[5]
data_a[6] => altsyncram_8kd1:auto_generated.data_a[6]
data_a[7] => altsyncram_8kd1:auto_generated.data_a[7]
data_a[8] => altsyncram_8kd1:auto_generated.data_a[8]
data_a[9] => altsyncram_8kd1:auto_generated.data_a[9]
data_a[10] => altsyncram_8kd1:auto_generated.data_a[10]
data_a[11] => altsyncram_8kd1:auto_generated.data_a[11]
data_a[12] => altsyncram_8kd1:auto_generated.data_a[12]
data_a[13] => altsyncram_8kd1:auto_generated.data_a[13]
data_a[14] => altsyncram_8kd1:auto_generated.data_a[14]
data_a[15] => altsyncram_8kd1:auto_generated.data_a[15]
data_a[16] => altsyncram_8kd1:auto_generated.data_a[16]
data_a[17] => altsyncram_8kd1:auto_generated.data_a[17]
data_a[18] => altsyncram_8kd1:auto_generated.data_a[18]
data_a[19] => altsyncram_8kd1:auto_generated.data_a[19]
data_a[20] => altsyncram_8kd1:auto_generated.data_a[20]
data_a[21] => altsyncram_8kd1:auto_generated.data_a[21]
data_a[22] => altsyncram_8kd1:auto_generated.data_a[22]
data_a[23] => altsyncram_8kd1:auto_generated.data_a[23]
data_a[24] => altsyncram_8kd1:auto_generated.data_a[24]
data_a[25] => altsyncram_8kd1:auto_generated.data_a[25]
data_a[26] => altsyncram_8kd1:auto_generated.data_a[26]
data_a[27] => altsyncram_8kd1:auto_generated.data_a[27]
data_a[28] => altsyncram_8kd1:auto_generated.data_a[28]
data_a[29] => altsyncram_8kd1:auto_generated.data_a[29]
data_a[30] => altsyncram_8kd1:auto_generated.data_a[30]
data_a[31] => altsyncram_8kd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_8kd1:auto_generated.address_a[0]
address_a[1] => altsyncram_8kd1:auto_generated.address_a[1]
address_a[2] => altsyncram_8kd1:auto_generated.address_a[2]
address_a[3] => altsyncram_8kd1:auto_generated.address_a[3]
address_a[4] => altsyncram_8kd1:auto_generated.address_a[4]
address_a[5] => altsyncram_8kd1:auto_generated.address_a[5]
address_a[6] => altsyncram_8kd1:auto_generated.address_a[6]
address_a[7] => altsyncram_8kd1:auto_generated.address_a[7]
address_a[8] => altsyncram_8kd1:auto_generated.address_a[8]
address_a[9] => altsyncram_8kd1:auto_generated.address_a[9]
address_a[10] => altsyncram_8kd1:auto_generated.address_a[10]
address_a[11] => altsyncram_8kd1:auto_generated.address_a[11]
address_b[0] => altsyncram_8kd1:auto_generated.address_b[0]
address_b[1] => altsyncram_8kd1:auto_generated.address_b[1]
address_b[2] => altsyncram_8kd1:auto_generated.address_b[2]
address_b[3] => altsyncram_8kd1:auto_generated.address_b[3]
address_b[4] => altsyncram_8kd1:auto_generated.address_b[4]
address_b[5] => altsyncram_8kd1:auto_generated.address_b[5]
address_b[6] => altsyncram_8kd1:auto_generated.address_b[6]
address_b[7] => altsyncram_8kd1:auto_generated.address_b[7]
address_b[8] => altsyncram_8kd1:auto_generated.address_b[8]
address_b[9] => altsyncram_8kd1:auto_generated.address_b[9]
address_b[10] => altsyncram_8kd1:auto_generated.address_b[10]
address_b[11] => altsyncram_8kd1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8kd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_8kd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8kd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8kd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8kd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8kd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8kd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8kd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8kd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8kd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_8kd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_8kd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_8kd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_8kd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_8kd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_8kd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_8kd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_8kd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_8kd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_8kd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_8kd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_8kd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_8kd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_8kd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_8kd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_8kd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_8kd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_8kd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_8kd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_8kd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_8kd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_8kd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_8kd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_8kd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_c5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_c5g1:auto_generated.rden_b
data_a[0] => altsyncram_c5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_c5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_c5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_c5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_c5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_c5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_c5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_c5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_c5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_c5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_c5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_c5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_c5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_c5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_c5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_c5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_c5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_c5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_c5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_c5g1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_c5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_c5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_c5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_c5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_c5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_c5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_c5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_c5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_c5g1:auto_generated.address_a[8]
address_b[0] => altsyncram_c5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_c5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_c5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_c5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_c5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_c5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_c5g1:auto_generated.address_b[6]
address_b[7] => altsyncram_c5g1:auto_generated.address_b[7]
address_b[8] => altsyncram_c5g1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_c5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c5g1:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_bpf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_bpf1:auto_generated.rden_b
data_a[0] => altsyncram_bpf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bpf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_bpf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bpf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bpf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bpf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bpf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bpf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bpf1:auto_generated.address_a[6]
address_a[7] => altsyncram_bpf1:auto_generated.address_a[7]
address_b[0] => altsyncram_bpf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bpf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bpf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bpf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bpf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bpf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bpf1:auto_generated.address_b[6]
address_b[7] => altsyncram_bpf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bpf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_bpf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bpf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_b7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_b7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_b7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_b7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_b7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_b7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_b7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_b7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_b7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_b7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_b7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_b7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_b7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_b7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_b7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_b7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_b7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_b7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_b7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_b7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_b7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_b7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_b7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_b7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_b7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_b7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_b7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_b7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_b7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_b7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_b7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_b7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_b7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_b7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_b7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_b7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_b7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_b7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_b7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_b7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_b7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_c7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_c7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_c7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_c7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_c7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_c7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_c7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_c7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_c7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_c7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_c7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_c7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_c7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_c7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_c7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_c7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_c7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_c7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_c7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_c7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_c7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_c7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_c7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_c7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_c7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_c7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_c7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_c7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_c7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_c7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_c7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c7f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c7f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c7f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c7f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c7f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c7f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c7f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c7f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c7f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c7f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c7f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c7f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c7f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c7f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c7f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c7f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c7f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c7f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c7f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c7f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c7f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c7f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c7f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c7f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c7f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c7f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c7f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c7f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c7f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c7f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c7f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c7f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_3hf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3hf1:auto_generated.data_a[0]
data_a[1] => altsyncram_3hf1:auto_generated.data_a[1]
data_a[2] => altsyncram_3hf1:auto_generated.data_a[2]
data_a[3] => altsyncram_3hf1:auto_generated.data_a[3]
data_a[4] => altsyncram_3hf1:auto_generated.data_a[4]
data_a[5] => altsyncram_3hf1:auto_generated.data_a[5]
data_a[6] => altsyncram_3hf1:auto_generated.data_a[6]
data_a[7] => altsyncram_3hf1:auto_generated.data_a[7]
data_a[8] => altsyncram_3hf1:auto_generated.data_a[8]
data_a[9] => altsyncram_3hf1:auto_generated.data_a[9]
data_a[10] => altsyncram_3hf1:auto_generated.data_a[10]
data_a[11] => altsyncram_3hf1:auto_generated.data_a[11]
data_a[12] => altsyncram_3hf1:auto_generated.data_a[12]
data_a[13] => altsyncram_3hf1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
address_a[0] => altsyncram_3hf1:auto_generated.address_a[0]
address_a[1] => altsyncram_3hf1:auto_generated.address_a[1]
address_a[2] => altsyncram_3hf1:auto_generated.address_a[2]
address_a[3] => altsyncram_3hf1:auto_generated.address_a[3]
address_a[4] => altsyncram_3hf1:auto_generated.address_a[4]
address_a[5] => altsyncram_3hf1:auto_generated.address_a[5]
address_a[6] => altsyncram_3hf1:auto_generated.address_a[6]
address_a[7] => altsyncram_3hf1:auto_generated.address_a[7]
address_a[8] => altsyncram_3hf1:auto_generated.address_a[8]
address_b[0] => altsyncram_3hf1:auto_generated.address_b[0]
address_b[1] => altsyncram_3hf1:auto_generated.address_b[1]
address_b[2] => altsyncram_3hf1:auto_generated.address_b[2]
address_b[3] => altsyncram_3hf1:auto_generated.address_b[3]
address_b[4] => altsyncram_3hf1:auto_generated.address_b[4]
address_b[5] => altsyncram_3hf1:auto_generated.address_b[5]
address_b[6] => altsyncram_3hf1:auto_generated.address_b[6]
address_b[7] => altsyncram_3hf1:auto_generated.address_b[7]
address_b[8] => altsyncram_3hf1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3hf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_b[0] <= altsyncram_3hf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3hf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3hf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3hf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3hf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3hf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3hf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3hf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_3hf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_3hf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_3hf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_3hf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_3hf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_3hf1:auto_generated.q_b[13]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3hf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_ujf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujf1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujf1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujf1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujf1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujf1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujf1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujf1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujf1:auto_generated.data_a[7]
data_a[8] => altsyncram_ujf1:auto_generated.data_a[8]
data_a[9] => altsyncram_ujf1:auto_generated.data_a[9]
data_a[10] => altsyncram_ujf1:auto_generated.data_a[10]
data_a[11] => altsyncram_ujf1:auto_generated.data_a[11]
data_a[12] => altsyncram_ujf1:auto_generated.data_a[12]
data_a[13] => altsyncram_ujf1:auto_generated.data_a[13]
data_a[14] => altsyncram_ujf1:auto_generated.data_a[14]
data_a[15] => altsyncram_ujf1:auto_generated.data_a[15]
data_a[16] => altsyncram_ujf1:auto_generated.data_a[16]
data_a[17] => altsyncram_ujf1:auto_generated.data_a[17]
data_a[18] => altsyncram_ujf1:auto_generated.data_a[18]
data_a[19] => altsyncram_ujf1:auto_generated.data_a[19]
data_a[20] => altsyncram_ujf1:auto_generated.data_a[20]
data_a[21] => altsyncram_ujf1:auto_generated.data_a[21]
data_a[22] => altsyncram_ujf1:auto_generated.data_a[22]
data_a[23] => altsyncram_ujf1:auto_generated.data_a[23]
data_a[24] => altsyncram_ujf1:auto_generated.data_a[24]
data_a[25] => altsyncram_ujf1:auto_generated.data_a[25]
data_a[26] => altsyncram_ujf1:auto_generated.data_a[26]
data_a[27] => altsyncram_ujf1:auto_generated.data_a[27]
data_a[28] => altsyncram_ujf1:auto_generated.data_a[28]
data_a[29] => altsyncram_ujf1:auto_generated.data_a[29]
data_a[30] => altsyncram_ujf1:auto_generated.data_a[30]
data_a[31] => altsyncram_ujf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ujf1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujf1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujf1:auto_generated.address_a[2]
address_a[3] => altsyncram_ujf1:auto_generated.address_a[3]
address_a[4] => altsyncram_ujf1:auto_generated.address_a[4]
address_a[5] => altsyncram_ujf1:auto_generated.address_a[5]
address_a[6] => altsyncram_ujf1:auto_generated.address_a[6]
address_a[7] => altsyncram_ujf1:auto_generated.address_a[7]
address_a[8] => altsyncram_ujf1:auto_generated.address_a[8]
address_a[9] => altsyncram_ujf1:auto_generated.address_a[9]
address_a[10] => altsyncram_ujf1:auto_generated.address_a[10]
address_a[11] => altsyncram_ujf1:auto_generated.address_a[11]
address_b[0] => altsyncram_ujf1:auto_generated.address_b[0]
address_b[1] => altsyncram_ujf1:auto_generated.address_b[1]
address_b[2] => altsyncram_ujf1:auto_generated.address_b[2]
address_b[3] => altsyncram_ujf1:auto_generated.address_b[3]
address_b[4] => altsyncram_ujf1:auto_generated.address_b[4]
address_b[5] => altsyncram_ujf1:auto_generated.address_b[5]
address_b[6] => altsyncram_ujf1:auto_generated.address_b[6]
address_b[7] => altsyncram_ujf1:auto_generated.address_b[7]
address_b[8] => altsyncram_ujf1:auto_generated.address_b[8]
address_b[9] => altsyncram_ujf1:auto_generated.address_b[9]
address_b[10] => altsyncram_ujf1:auto_generated.address_b[10]
address_b[11] => altsyncram_ujf1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ujf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ujf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ujf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ujf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_ujf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ujf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ujf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ujf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ujf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ujf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ujf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ujf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ujf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ujf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ujf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ujf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ujf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ujf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ujf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ujf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ujf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ujf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ujf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ujf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ujf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ujf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ujf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ujf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ujf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ujf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ujf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ujf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ujf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ujf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ujf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ujf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_ujf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_r3d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_r3d1:auto_generated.rden_b
data_a[0] => altsyncram_r3d1:auto_generated.data_a[0]
data_a[1] => altsyncram_r3d1:auto_generated.data_a[1]
data_a[2] => altsyncram_r3d1:auto_generated.data_a[2]
data_a[3] => altsyncram_r3d1:auto_generated.data_a[3]
data_a[4] => altsyncram_r3d1:auto_generated.data_a[4]
data_a[5] => altsyncram_r3d1:auto_generated.data_a[5]
data_a[6] => altsyncram_r3d1:auto_generated.data_a[6]
data_a[7] => altsyncram_r3d1:auto_generated.data_a[7]
data_a[8] => altsyncram_r3d1:auto_generated.data_a[8]
data_a[9] => altsyncram_r3d1:auto_generated.data_a[9]
data_a[10] => altsyncram_r3d1:auto_generated.data_a[10]
data_a[11] => altsyncram_r3d1:auto_generated.data_a[11]
data_a[12] => altsyncram_r3d1:auto_generated.data_a[12]
data_a[13] => altsyncram_r3d1:auto_generated.data_a[13]
data_a[14] => altsyncram_r3d1:auto_generated.data_a[14]
data_a[15] => altsyncram_r3d1:auto_generated.data_a[15]
data_a[16] => altsyncram_r3d1:auto_generated.data_a[16]
data_a[17] => altsyncram_r3d1:auto_generated.data_a[17]
data_a[18] => altsyncram_r3d1:auto_generated.data_a[18]
data_a[19] => altsyncram_r3d1:auto_generated.data_a[19]
data_a[20] => altsyncram_r3d1:auto_generated.data_a[20]
data_a[21] => altsyncram_r3d1:auto_generated.data_a[21]
data_a[22] => altsyncram_r3d1:auto_generated.data_a[22]
data_a[23] => altsyncram_r3d1:auto_generated.data_a[23]
data_a[24] => altsyncram_r3d1:auto_generated.data_a[24]
data_a[25] => altsyncram_r3d1:auto_generated.data_a[25]
data_a[26] => altsyncram_r3d1:auto_generated.data_a[26]
data_a[27] => altsyncram_r3d1:auto_generated.data_a[27]
data_a[28] => altsyncram_r3d1:auto_generated.data_a[28]
data_a[29] => altsyncram_r3d1:auto_generated.data_a[29]
data_a[30] => altsyncram_r3d1:auto_generated.data_a[30]
data_a[31] => altsyncram_r3d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_r3d1:auto_generated.address_a[0]
address_a[1] => altsyncram_r3d1:auto_generated.address_a[1]
address_a[2] => altsyncram_r3d1:auto_generated.address_a[2]
address_b[0] => altsyncram_r3d1:auto_generated.address_b[0]
address_b[1] => altsyncram_r3d1:auto_generated.address_b[1]
address_b[2] => altsyncram_r3d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r3d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_r3d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r3d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r3d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r3d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r3d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r3d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r3d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r3d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r3d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r3d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r3d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r3d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_r3d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_r3d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_r3d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_r3d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_r3d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_r3d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_r3d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_r3d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_r3d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_r3d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_r3d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_r3d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_r3d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_r3d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_r3d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_r3d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_r3d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_r3d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_r3d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_r3d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_75u2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_75u2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_75u2:auto_generated.dataa[0]
dataa[1] => mult_add_75u2:auto_generated.dataa[1]
dataa[2] => mult_add_75u2:auto_generated.dataa[2]
dataa[3] => mult_add_75u2:auto_generated.dataa[3]
dataa[4] => mult_add_75u2:auto_generated.dataa[4]
dataa[5] => mult_add_75u2:auto_generated.dataa[5]
dataa[6] => mult_add_75u2:auto_generated.dataa[6]
dataa[7] => mult_add_75u2:auto_generated.dataa[7]
dataa[8] => mult_add_75u2:auto_generated.dataa[8]
dataa[9] => mult_add_75u2:auto_generated.dataa[9]
dataa[10] => mult_add_75u2:auto_generated.dataa[10]
dataa[11] => mult_add_75u2:auto_generated.dataa[11]
dataa[12] => mult_add_75u2:auto_generated.dataa[12]
dataa[13] => mult_add_75u2:auto_generated.dataa[13]
dataa[14] => mult_add_75u2:auto_generated.dataa[14]
dataa[15] => mult_add_75u2:auto_generated.dataa[15]
datab[0] => mult_add_75u2:auto_generated.datab[0]
datab[1] => mult_add_75u2:auto_generated.datab[1]
datab[2] => mult_add_75u2:auto_generated.datab[2]
datab[3] => mult_add_75u2:auto_generated.datab[3]
datab[4] => mult_add_75u2:auto_generated.datab[4]
datab[5] => mult_add_75u2:auto_generated.datab[5]
datab[6] => mult_add_75u2:auto_generated.datab[6]
datab[7] => mult_add_75u2:auto_generated.datab[7]
datab[8] => mult_add_75u2:auto_generated.datab[8]
datab[9] => mult_add_75u2:auto_generated.datab[9]
datab[10] => mult_add_75u2:auto_generated.datab[10]
datab[11] => mult_add_75u2:auto_generated.datab[11]
datab[12] => mult_add_75u2:auto_generated.datab[12]
datab[13] => mult_add_75u2:auto_generated.datab[13]
datab[14] => mult_add_75u2:auto_generated.datab[14]
datab[15] => mult_add_75u2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_75u2:auto_generated.result[0]
result[1] <= mult_add_75u2:auto_generated.result[1]
result[2] <= mult_add_75u2:auto_generated.result[2]
result[3] <= mult_add_75u2:auto_generated.result[3]
result[4] <= mult_add_75u2:auto_generated.result[4]
result[5] <= mult_add_75u2:auto_generated.result[5]
result[6] <= mult_add_75u2:auto_generated.result[6]
result[7] <= mult_add_75u2:auto_generated.result[7]
result[8] <= mult_add_75u2:auto_generated.result[8]
result[9] <= mult_add_75u2:auto_generated.result[9]
result[10] <= mult_add_75u2:auto_generated.result[10]
result[11] <= mult_add_75u2:auto_generated.result[11]
result[12] <= mult_add_75u2:auto_generated.result[12]
result[13] <= mult_add_75u2:auto_generated.result[13]
result[14] <= mult_add_75u2:auto_generated.result[14]
result[15] <= mult_add_75u2:auto_generated.result[15]
result[16] <= mult_add_75u2:auto_generated.result[16]
result[17] <= mult_add_75u2:auto_generated.result[17]
result[18] <= mult_add_75u2:auto_generated.result[18]
result[19] <= mult_add_75u2:auto_generated.result[19]
result[20] <= mult_add_75u2:auto_generated.result[20]
result[21] <= mult_add_75u2:auto_generated.result[21]
result[22] <= mult_add_75u2:auto_generated.result[22]
result[23] <= mult_add_75u2:auto_generated.result[23]
result[24] <= mult_add_75u2:auto_generated.result[24]
result[25] <= mult_add_75u2:auto_generated.result[25]
result[26] <= mult_add_75u2:auto_generated.result[26]
result[27] <= mult_add_75u2:auto_generated.result[27]
result[28] <= mult_add_75u2:auto_generated.result[28]
result[29] <= mult_add_75u2:auto_generated.result[29]
result[30] <= mult_add_75u2:auto_generated.result[30]
result[31] <= mult_add_75u2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_95u2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_95u2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_95u2:auto_generated.dataa[0]
dataa[1] => mult_add_95u2:auto_generated.dataa[1]
dataa[2] => mult_add_95u2:auto_generated.dataa[2]
dataa[3] => mult_add_95u2:auto_generated.dataa[3]
dataa[4] => mult_add_95u2:auto_generated.dataa[4]
dataa[5] => mult_add_95u2:auto_generated.dataa[5]
dataa[6] => mult_add_95u2:auto_generated.dataa[6]
dataa[7] => mult_add_95u2:auto_generated.dataa[7]
dataa[8] => mult_add_95u2:auto_generated.dataa[8]
dataa[9] => mult_add_95u2:auto_generated.dataa[9]
dataa[10] => mult_add_95u2:auto_generated.dataa[10]
dataa[11] => mult_add_95u2:auto_generated.dataa[11]
dataa[12] => mult_add_95u2:auto_generated.dataa[12]
dataa[13] => mult_add_95u2:auto_generated.dataa[13]
dataa[14] => mult_add_95u2:auto_generated.dataa[14]
dataa[15] => mult_add_95u2:auto_generated.dataa[15]
datab[0] => mult_add_95u2:auto_generated.datab[0]
datab[1] => mult_add_95u2:auto_generated.datab[1]
datab[2] => mult_add_95u2:auto_generated.datab[2]
datab[3] => mult_add_95u2:auto_generated.datab[3]
datab[4] => mult_add_95u2:auto_generated.datab[4]
datab[5] => mult_add_95u2:auto_generated.datab[5]
datab[6] => mult_add_95u2:auto_generated.datab[6]
datab[7] => mult_add_95u2:auto_generated.datab[7]
datab[8] => mult_add_95u2:auto_generated.datab[8]
datab[9] => mult_add_95u2:auto_generated.datab[9]
datab[10] => mult_add_95u2:auto_generated.datab[10]
datab[11] => mult_add_95u2:auto_generated.datab[11]
datab[12] => mult_add_95u2:auto_generated.datab[12]
datab[13] => mult_add_95u2:auto_generated.datab[13]
datab[14] => mult_add_95u2:auto_generated.datab[14]
datab[15] => mult_add_95u2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_95u2:auto_generated.result[0]
result[1] <= mult_add_95u2:auto_generated.result[1]
result[2] <= mult_add_95u2:auto_generated.result[2]
result[3] <= mult_add_95u2:auto_generated.result[3]
result[4] <= mult_add_95u2:auto_generated.result[4]
result[5] <= mult_add_95u2:auto_generated.result[5]
result[6] <= mult_add_95u2:auto_generated.result[6]
result[7] <= mult_add_95u2:auto_generated.result[7]
result[8] <= mult_add_95u2:auto_generated.result[8]
result[9] <= mult_add_95u2:auto_generated.result[9]
result[10] <= mult_add_95u2:auto_generated.result[10]
result[11] <= mult_add_95u2:auto_generated.result[11]
result[12] <= mult_add_95u2:auto_generated.result[12]
result[13] <= mult_add_95u2:auto_generated.result[13]
result[14] <= mult_add_95u2:auto_generated.result[14]
result[15] <= mult_add_95u2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_f572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f572:auto_generated.data_a[0]
data_a[1] => altsyncram_f572:auto_generated.data_a[1]
data_a[2] => altsyncram_f572:auto_generated.data_a[2]
data_a[3] => altsyncram_f572:auto_generated.data_a[3]
data_a[4] => altsyncram_f572:auto_generated.data_a[4]
data_a[5] => altsyncram_f572:auto_generated.data_a[5]
data_a[6] => altsyncram_f572:auto_generated.data_a[6]
data_a[7] => altsyncram_f572:auto_generated.data_a[7]
data_a[8] => altsyncram_f572:auto_generated.data_a[8]
data_a[9] => altsyncram_f572:auto_generated.data_a[9]
data_a[10] => altsyncram_f572:auto_generated.data_a[10]
data_a[11] => altsyncram_f572:auto_generated.data_a[11]
data_a[12] => altsyncram_f572:auto_generated.data_a[12]
data_a[13] => altsyncram_f572:auto_generated.data_a[13]
data_a[14] => altsyncram_f572:auto_generated.data_a[14]
data_a[15] => altsyncram_f572:auto_generated.data_a[15]
data_a[16] => altsyncram_f572:auto_generated.data_a[16]
data_a[17] => altsyncram_f572:auto_generated.data_a[17]
data_a[18] => altsyncram_f572:auto_generated.data_a[18]
data_a[19] => altsyncram_f572:auto_generated.data_a[19]
data_a[20] => altsyncram_f572:auto_generated.data_a[20]
data_a[21] => altsyncram_f572:auto_generated.data_a[21]
data_a[22] => altsyncram_f572:auto_generated.data_a[22]
data_a[23] => altsyncram_f572:auto_generated.data_a[23]
data_a[24] => altsyncram_f572:auto_generated.data_a[24]
data_a[25] => altsyncram_f572:auto_generated.data_a[25]
data_a[26] => altsyncram_f572:auto_generated.data_a[26]
data_a[27] => altsyncram_f572:auto_generated.data_a[27]
data_a[28] => altsyncram_f572:auto_generated.data_a[28]
data_a[29] => altsyncram_f572:auto_generated.data_a[29]
data_a[30] => altsyncram_f572:auto_generated.data_a[30]
data_a[31] => altsyncram_f572:auto_generated.data_a[31]
data_b[0] => altsyncram_f572:auto_generated.data_b[0]
data_b[1] => altsyncram_f572:auto_generated.data_b[1]
data_b[2] => altsyncram_f572:auto_generated.data_b[2]
data_b[3] => altsyncram_f572:auto_generated.data_b[3]
data_b[4] => altsyncram_f572:auto_generated.data_b[4]
data_b[5] => altsyncram_f572:auto_generated.data_b[5]
data_b[6] => altsyncram_f572:auto_generated.data_b[6]
data_b[7] => altsyncram_f572:auto_generated.data_b[7]
data_b[8] => altsyncram_f572:auto_generated.data_b[8]
data_b[9] => altsyncram_f572:auto_generated.data_b[9]
data_b[10] => altsyncram_f572:auto_generated.data_b[10]
data_b[11] => altsyncram_f572:auto_generated.data_b[11]
data_b[12] => altsyncram_f572:auto_generated.data_b[12]
data_b[13] => altsyncram_f572:auto_generated.data_b[13]
data_b[14] => altsyncram_f572:auto_generated.data_b[14]
data_b[15] => altsyncram_f572:auto_generated.data_b[15]
data_b[16] => altsyncram_f572:auto_generated.data_b[16]
data_b[17] => altsyncram_f572:auto_generated.data_b[17]
data_b[18] => altsyncram_f572:auto_generated.data_b[18]
data_b[19] => altsyncram_f572:auto_generated.data_b[19]
data_b[20] => altsyncram_f572:auto_generated.data_b[20]
data_b[21] => altsyncram_f572:auto_generated.data_b[21]
data_b[22] => altsyncram_f572:auto_generated.data_b[22]
data_b[23] => altsyncram_f572:auto_generated.data_b[23]
data_b[24] => altsyncram_f572:auto_generated.data_b[24]
data_b[25] => altsyncram_f572:auto_generated.data_b[25]
data_b[26] => altsyncram_f572:auto_generated.data_b[26]
data_b[27] => altsyncram_f572:auto_generated.data_b[27]
data_b[28] => altsyncram_f572:auto_generated.data_b[28]
data_b[29] => altsyncram_f572:auto_generated.data_b[29]
data_b[30] => altsyncram_f572:auto_generated.data_b[30]
data_b[31] => altsyncram_f572:auto_generated.data_b[31]
address_a[0] => altsyncram_f572:auto_generated.address_a[0]
address_a[1] => altsyncram_f572:auto_generated.address_a[1]
address_a[2] => altsyncram_f572:auto_generated.address_a[2]
address_a[3] => altsyncram_f572:auto_generated.address_a[3]
address_a[4] => altsyncram_f572:auto_generated.address_a[4]
address_a[5] => altsyncram_f572:auto_generated.address_a[5]
address_a[6] => altsyncram_f572:auto_generated.address_a[6]
address_a[7] => altsyncram_f572:auto_generated.address_a[7]
address_b[0] => altsyncram_f572:auto_generated.address_b[0]
address_b[1] => altsyncram_f572:auto_generated.address_b[1]
address_b[2] => altsyncram_f572:auto_generated.address_b[2]
address_b[3] => altsyncram_f572:auto_generated.address_b[3]
address_b[4] => altsyncram_f572:auto_generated.address_b[4]
address_b[5] => altsyncram_f572:auto_generated.address_b[5]
address_b[6] => altsyncram_f572:auto_generated.address_b[6]
address_b[7] => altsyncram_f572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f572:auto_generated.clock0
clock1 => altsyncram_f572:auto_generated.clock1
clocken0 => altsyncram_f572:auto_generated.clocken0
clocken1 => altsyncram_f572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_f572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_f572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_f572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_f572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f572:auto_generated.q_a[0]
q_a[1] <= altsyncram_f572:auto_generated.q_a[1]
q_a[2] <= altsyncram_f572:auto_generated.q_a[2]
q_a[3] <= altsyncram_f572:auto_generated.q_a[3]
q_a[4] <= altsyncram_f572:auto_generated.q_a[4]
q_a[5] <= altsyncram_f572:auto_generated.q_a[5]
q_a[6] <= altsyncram_f572:auto_generated.q_a[6]
q_a[7] <= altsyncram_f572:auto_generated.q_a[7]
q_a[8] <= altsyncram_f572:auto_generated.q_a[8]
q_a[9] <= altsyncram_f572:auto_generated.q_a[9]
q_a[10] <= altsyncram_f572:auto_generated.q_a[10]
q_a[11] <= altsyncram_f572:auto_generated.q_a[11]
q_a[12] <= altsyncram_f572:auto_generated.q_a[12]
q_a[13] <= altsyncram_f572:auto_generated.q_a[13]
q_a[14] <= altsyncram_f572:auto_generated.q_a[14]
q_a[15] <= altsyncram_f572:auto_generated.q_a[15]
q_a[16] <= altsyncram_f572:auto_generated.q_a[16]
q_a[17] <= altsyncram_f572:auto_generated.q_a[17]
q_a[18] <= altsyncram_f572:auto_generated.q_a[18]
q_a[19] <= altsyncram_f572:auto_generated.q_a[19]
q_a[20] <= altsyncram_f572:auto_generated.q_a[20]
q_a[21] <= altsyncram_f572:auto_generated.q_a[21]
q_a[22] <= altsyncram_f572:auto_generated.q_a[22]
q_a[23] <= altsyncram_f572:auto_generated.q_a[23]
q_a[24] <= altsyncram_f572:auto_generated.q_a[24]
q_a[25] <= altsyncram_f572:auto_generated.q_a[25]
q_a[26] <= altsyncram_f572:auto_generated.q_a[26]
q_a[27] <= altsyncram_f572:auto_generated.q_a[27]
q_a[28] <= altsyncram_f572:auto_generated.q_a[28]
q_a[29] <= altsyncram_f572:auto_generated.q_a[29]
q_a[30] <= altsyncram_f572:auto_generated.q_a[30]
q_a[31] <= altsyncram_f572:auto_generated.q_a[31]
q_b[0] <= altsyncram_f572:auto_generated.q_b[0]
q_b[1] <= altsyncram_f572:auto_generated.q_b[1]
q_b[2] <= altsyncram_f572:auto_generated.q_b[2]
q_b[3] <= altsyncram_f572:auto_generated.q_b[3]
q_b[4] <= altsyncram_f572:auto_generated.q_b[4]
q_b[5] <= altsyncram_f572:auto_generated.q_b[5]
q_b[6] <= altsyncram_f572:auto_generated.q_b[6]
q_b[7] <= altsyncram_f572:auto_generated.q_b[7]
q_b[8] <= altsyncram_f572:auto_generated.q_b[8]
q_b[9] <= altsyncram_f572:auto_generated.q_b[9]
q_b[10] <= altsyncram_f572:auto_generated.q_b[10]
q_b[11] <= altsyncram_f572:auto_generated.q_b[11]
q_b[12] <= altsyncram_f572:auto_generated.q_b[12]
q_b[13] <= altsyncram_f572:auto_generated.q_b[13]
q_b[14] <= altsyncram_f572:auto_generated.q_b[14]
q_b[15] <= altsyncram_f572:auto_generated.q_b[15]
q_b[16] <= altsyncram_f572:auto_generated.q_b[16]
q_b[17] <= altsyncram_f572:auto_generated.q_b[17]
q_b[18] <= altsyncram_f572:auto_generated.q_b[18]
q_b[19] <= altsyncram_f572:auto_generated.q_b[19]
q_b[20] <= altsyncram_f572:auto_generated.q_b[20]
q_b[21] <= altsyncram_f572:auto_generated.q_b[21]
q_b[22] <= altsyncram_f572:auto_generated.q_b[22]
q_b[23] <= altsyncram_f572:auto_generated.q_b[23]
q_b[24] <= altsyncram_f572:auto_generated.q_b[24]
q_b[25] <= altsyncram_f572:auto_generated.q_b[25]
q_b[26] <= altsyncram_f572:auto_generated.q_b[26]
q_b[27] <= altsyncram_f572:auto_generated.q_b[27]
q_b[28] <= altsyncram_f572:auto_generated.q_b[28]
q_b[29] <= altsyncram_f572:auto_generated.q_b[29]
q_b[30] <= altsyncram_f572:auto_generated.q_b[30]
q_b[31] <= altsyncram_f572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0a02:auto_generated.q_a[0]
q_a[1] <= altsyncram_0a02:auto_generated.q_a[1]
q_a[2] <= altsyncram_0a02:auto_generated.q_a[2]
q_a[3] <= altsyncram_0a02:auto_generated.q_a[3]
q_a[4] <= altsyncram_0a02:auto_generated.q_a[4]
q_a[5] <= altsyncram_0a02:auto_generated.q_a[5]
q_a[6] <= altsyncram_0a02:auto_generated.q_a[6]
q_a[7] <= altsyncram_0a02:auto_generated.q_a[7]
q_a[8] <= altsyncram_0a02:auto_generated.q_a[8]
q_a[9] <= altsyncram_0a02:auto_generated.q_a[9]
q_a[10] <= altsyncram_0a02:auto_generated.q_a[10]
q_a[11] <= altsyncram_0a02:auto_generated.q_a[11]
q_a[12] <= altsyncram_0a02:auto_generated.q_a[12]
q_a[13] <= altsyncram_0a02:auto_generated.q_a[13]
q_a[14] <= altsyncram_0a02:auto_generated.q_a[14]
q_a[15] <= altsyncram_0a02:auto_generated.q_a[15]
q_a[16] <= altsyncram_0a02:auto_generated.q_a[16]
q_a[17] <= altsyncram_0a02:auto_generated.q_a[17]
q_a[18] <= altsyncram_0a02:auto_generated.q_a[18]
q_a[19] <= altsyncram_0a02:auto_generated.q_a[19]
q_a[20] <= altsyncram_0a02:auto_generated.q_a[20]
q_a[21] <= altsyncram_0a02:auto_generated.q_a[21]
q_a[22] <= altsyncram_0a02:auto_generated.q_a[22]
q_a[23] <= altsyncram_0a02:auto_generated.q_a[23]
q_a[24] <= altsyncram_0a02:auto_generated.q_a[24]
q_a[25] <= altsyncram_0a02:auto_generated.q_a[25]
q_a[26] <= altsyncram_0a02:auto_generated.q_a[26]
q_a[27] <= altsyncram_0a02:auto_generated.q_a[27]
q_a[28] <= altsyncram_0a02:auto_generated.q_a[28]
q_a[29] <= altsyncram_0a02:auto_generated.q_a[29]
q_a[30] <= altsyncram_0a02:auto_generated.q_a[30]
q_a[31] <= altsyncram_0a02:auto_generated.q_a[31]
q_a[32] <= altsyncram_0a02:auto_generated.q_a[32]
q_a[33] <= altsyncram_0a02:auto_generated.q_a[33]
q_a[34] <= altsyncram_0a02:auto_generated.q_a[34]
q_a[35] <= altsyncram_0a02:auto_generated.q_a[35]
q_b[0] <= altsyncram_0a02:auto_generated.q_b[0]
q_b[1] <= altsyncram_0a02:auto_generated.q_b[1]
q_b[2] <= altsyncram_0a02:auto_generated.q_b[2]
q_b[3] <= altsyncram_0a02:auto_generated.q_b[3]
q_b[4] <= altsyncram_0a02:auto_generated.q_b[4]
q_b[5] <= altsyncram_0a02:auto_generated.q_b[5]
q_b[6] <= altsyncram_0a02:auto_generated.q_b[6]
q_b[7] <= altsyncram_0a02:auto_generated.q_b[7]
q_b[8] <= altsyncram_0a02:auto_generated.q_b[8]
q_b[9] <= altsyncram_0a02:auto_generated.q_b[9]
q_b[10] <= altsyncram_0a02:auto_generated.q_b[10]
q_b[11] <= altsyncram_0a02:auto_generated.q_b[11]
q_b[12] <= altsyncram_0a02:auto_generated.q_b[12]
q_b[13] <= altsyncram_0a02:auto_generated.q_b[13]
q_b[14] <= altsyncram_0a02:auto_generated.q_b[14]
q_b[15] <= altsyncram_0a02:auto_generated.q_b[15]
q_b[16] <= altsyncram_0a02:auto_generated.q_b[16]
q_b[17] <= altsyncram_0a02:auto_generated.q_b[17]
q_b[18] <= altsyncram_0a02:auto_generated.q_b[18]
q_b[19] <= altsyncram_0a02:auto_generated.q_b[19]
q_b[20] <= altsyncram_0a02:auto_generated.q_b[20]
q_b[21] <= altsyncram_0a02:auto_generated.q_b[21]
q_b[22] <= altsyncram_0a02:auto_generated.q_b[22]
q_b[23] <= altsyncram_0a02:auto_generated.q_b[23]
q_b[24] <= altsyncram_0a02:auto_generated.q_b[24]
q_b[25] <= altsyncram_0a02:auto_generated.q_b[25]
q_b[26] <= altsyncram_0a02:auto_generated.q_b[26]
q_b[27] <= altsyncram_0a02:auto_generated.q_b[27]
q_b[28] <= altsyncram_0a02:auto_generated.q_b[28]
q_b[29] <= altsyncram_0a02:auto_generated.q_b[29]
q_b[30] <= altsyncram_0a02:auto_generated.q_b[30]
q_b[31] <= altsyncram_0a02:auto_generated.q_b[31]
q_b[32] <= altsyncram_0a02:auto_generated.q_b[32]
q_b[33] <= altsyncram_0a02:auto_generated.q_b[33]
q_b[34] <= altsyncram_0a02:auto_generated.q_b[34]
q_b[35] <= altsyncram_0a02:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_control_port_arbitrator:the_eth_ocm_0_control_port
clk => d1_eth_ocm_0_control_port_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => eth_ocm_0_control_port_address[0].DATAIN
cpu_data_master_address_to_slave[3] => eth_ocm_0_control_port_address[1].DATAIN
cpu_data_master_address_to_slave[4] => eth_ocm_0_control_port_address[2].DATAIN
cpu_data_master_address_to_slave[5] => eth_ocm_0_control_port_address[3].DATAIN
cpu_data_master_address_to_slave[6] => eth_ocm_0_control_port_address[4].DATAIN
cpu_data_master_address_to_slave[7] => eth_ocm_0_control_port_address[5].DATAIN
cpu_data_master_address_to_slave[8] => eth_ocm_0_control_port_address[6].DATAIN
cpu_data_master_address_to_slave[9] => eth_ocm_0_control_port_address[7].DATAIN
cpu_data_master_address_to_slave[10] => eth_ocm_0_control_port_address[8].DATAIN
cpu_data_master_address_to_slave[11] => eth_ocm_0_control_port_address[9].DATAIN
cpu_data_master_address_to_slave[12] => Equal0.IN13
cpu_data_master_address_to_slave[13] => Equal0.IN12
cpu_data_master_address_to_slave[14] => Equal0.IN11
cpu_data_master_address_to_slave[15] => Equal0.IN10
cpu_data_master_address_to_slave[16] => Equal0.IN9
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN7
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN3
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_eth_ocm_0_control_port.IN0
cpu_data_master_read => cpu_data_master_qualified_request_eth_ocm_0_control_port.IN1
cpu_data_master_read => eth_ocm_0_control_port_read.IN1
cpu_data_master_read => eth_ocm_0_control_port_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_eth_ocm_0_control_port.IN1
cpu_data_master_write => cpu_data_master_requests_eth_ocm_0_control_port.IN1
cpu_data_master_write => eth_ocm_0_control_port_write.IN1
cpu_data_master_write => eth_ocm_0_control_port_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => eth_ocm_0_control_port_writedata[0].DATAIN
cpu_data_master_writedata[1] => eth_ocm_0_control_port_writedata[1].DATAIN
cpu_data_master_writedata[2] => eth_ocm_0_control_port_writedata[2].DATAIN
cpu_data_master_writedata[3] => eth_ocm_0_control_port_writedata[3].DATAIN
cpu_data_master_writedata[4] => eth_ocm_0_control_port_writedata[4].DATAIN
cpu_data_master_writedata[5] => eth_ocm_0_control_port_writedata[5].DATAIN
cpu_data_master_writedata[6] => eth_ocm_0_control_port_writedata[6].DATAIN
cpu_data_master_writedata[7] => eth_ocm_0_control_port_writedata[7].DATAIN
cpu_data_master_writedata[8] => eth_ocm_0_control_port_writedata[8].DATAIN
cpu_data_master_writedata[9] => eth_ocm_0_control_port_writedata[9].DATAIN
cpu_data_master_writedata[10] => eth_ocm_0_control_port_writedata[10].DATAIN
cpu_data_master_writedata[11] => eth_ocm_0_control_port_writedata[11].DATAIN
cpu_data_master_writedata[12] => eth_ocm_0_control_port_writedata[12].DATAIN
cpu_data_master_writedata[13] => eth_ocm_0_control_port_writedata[13].DATAIN
cpu_data_master_writedata[14] => eth_ocm_0_control_port_writedata[14].DATAIN
cpu_data_master_writedata[15] => eth_ocm_0_control_port_writedata[15].DATAIN
cpu_data_master_writedata[16] => eth_ocm_0_control_port_writedata[16].DATAIN
cpu_data_master_writedata[17] => eth_ocm_0_control_port_writedata[17].DATAIN
cpu_data_master_writedata[18] => eth_ocm_0_control_port_writedata[18].DATAIN
cpu_data_master_writedata[19] => eth_ocm_0_control_port_writedata[19].DATAIN
cpu_data_master_writedata[20] => eth_ocm_0_control_port_writedata[20].DATAIN
cpu_data_master_writedata[21] => eth_ocm_0_control_port_writedata[21].DATAIN
cpu_data_master_writedata[22] => eth_ocm_0_control_port_writedata[22].DATAIN
cpu_data_master_writedata[23] => eth_ocm_0_control_port_writedata[23].DATAIN
cpu_data_master_writedata[24] => eth_ocm_0_control_port_writedata[24].DATAIN
cpu_data_master_writedata[25] => eth_ocm_0_control_port_writedata[25].DATAIN
cpu_data_master_writedata[26] => eth_ocm_0_control_port_writedata[26].DATAIN
cpu_data_master_writedata[27] => eth_ocm_0_control_port_writedata[27].DATAIN
cpu_data_master_writedata[28] => eth_ocm_0_control_port_writedata[28].DATAIN
cpu_data_master_writedata[29] => eth_ocm_0_control_port_writedata[29].DATAIN
cpu_data_master_writedata[30] => eth_ocm_0_control_port_writedata[30].DATAIN
cpu_data_master_writedata[31] => eth_ocm_0_control_port_writedata[31].DATAIN
eth_ocm_0_control_port_irq => eth_ocm_0_control_port_irq_from_sa.DATAIN
eth_ocm_0_control_port_readdata[0] => eth_ocm_0_control_port_readdata_from_sa[0].DATAIN
eth_ocm_0_control_port_readdata[1] => eth_ocm_0_control_port_readdata_from_sa[1].DATAIN
eth_ocm_0_control_port_readdata[2] => eth_ocm_0_control_port_readdata_from_sa[2].DATAIN
eth_ocm_0_control_port_readdata[3] => eth_ocm_0_control_port_readdata_from_sa[3].DATAIN
eth_ocm_0_control_port_readdata[4] => eth_ocm_0_control_port_readdata_from_sa[4].DATAIN
eth_ocm_0_control_port_readdata[5] => eth_ocm_0_control_port_readdata_from_sa[5].DATAIN
eth_ocm_0_control_port_readdata[6] => eth_ocm_0_control_port_readdata_from_sa[6].DATAIN
eth_ocm_0_control_port_readdata[7] => eth_ocm_0_control_port_readdata_from_sa[7].DATAIN
eth_ocm_0_control_port_readdata[8] => eth_ocm_0_control_port_readdata_from_sa[8].DATAIN
eth_ocm_0_control_port_readdata[9] => eth_ocm_0_control_port_readdata_from_sa[9].DATAIN
eth_ocm_0_control_port_readdata[10] => eth_ocm_0_control_port_readdata_from_sa[10].DATAIN
eth_ocm_0_control_port_readdata[11] => eth_ocm_0_control_port_readdata_from_sa[11].DATAIN
eth_ocm_0_control_port_readdata[12] => eth_ocm_0_control_port_readdata_from_sa[12].DATAIN
eth_ocm_0_control_port_readdata[13] => eth_ocm_0_control_port_readdata_from_sa[13].DATAIN
eth_ocm_0_control_port_readdata[14] => eth_ocm_0_control_port_readdata_from_sa[14].DATAIN
eth_ocm_0_control_port_readdata[15] => eth_ocm_0_control_port_readdata_from_sa[15].DATAIN
eth_ocm_0_control_port_readdata[16] => eth_ocm_0_control_port_readdata_from_sa[16].DATAIN
eth_ocm_0_control_port_readdata[17] => eth_ocm_0_control_port_readdata_from_sa[17].DATAIN
eth_ocm_0_control_port_readdata[18] => eth_ocm_0_control_port_readdata_from_sa[18].DATAIN
eth_ocm_0_control_port_readdata[19] => eth_ocm_0_control_port_readdata_from_sa[19].DATAIN
eth_ocm_0_control_port_readdata[20] => eth_ocm_0_control_port_readdata_from_sa[20].DATAIN
eth_ocm_0_control_port_readdata[21] => eth_ocm_0_control_port_readdata_from_sa[21].DATAIN
eth_ocm_0_control_port_readdata[22] => eth_ocm_0_control_port_readdata_from_sa[22].DATAIN
eth_ocm_0_control_port_readdata[23] => eth_ocm_0_control_port_readdata_from_sa[23].DATAIN
eth_ocm_0_control_port_readdata[24] => eth_ocm_0_control_port_readdata_from_sa[24].DATAIN
eth_ocm_0_control_port_readdata[25] => eth_ocm_0_control_port_readdata_from_sa[25].DATAIN
eth_ocm_0_control_port_readdata[26] => eth_ocm_0_control_port_readdata_from_sa[26].DATAIN
eth_ocm_0_control_port_readdata[27] => eth_ocm_0_control_port_readdata_from_sa[27].DATAIN
eth_ocm_0_control_port_readdata[28] => eth_ocm_0_control_port_readdata_from_sa[28].DATAIN
eth_ocm_0_control_port_readdata[29] => eth_ocm_0_control_port_readdata_from_sa[29].DATAIN
eth_ocm_0_control_port_readdata[30] => eth_ocm_0_control_port_readdata_from_sa[30].DATAIN
eth_ocm_0_control_port_readdata[31] => eth_ocm_0_control_port_readdata_from_sa[31].DATAIN
eth_ocm_0_control_port_waitrequest_n => eth_ocm_0_control_port_waitrequest_n_from_sa.DATAIN
eth_ocm_0_control_port_waitrequest_n => eth_ocm_0_control_port_waits_for_read.IN1
eth_ocm_0_control_port_waitrequest_n => eth_ocm_0_control_port_waits_for_write.IN1
reset_n => d1_eth_ocm_0_control_port_end_xfer~reg0.PRESET
reset_n => eth_ocm_0_control_port_reset.DATAIN
cpu_data_master_granted_eth_ocm_0_control_port <= cpu_data_master_qualified_request_eth_ocm_0_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_eth_ocm_0_control_port <= cpu_data_master_qualified_request_eth_ocm_0_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_eth_ocm_0_control_port <= cpu_data_master_read_data_valid_eth_ocm_0_control_port.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_eth_ocm_0_control_port <= cpu_data_master_requests_eth_ocm_0_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_eth_ocm_0_control_port_end_xfer <= d1_eth_ocm_0_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[5] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[6] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[7] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[8] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_address[9] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_chipselect <= cpu_data_master_qualified_request_eth_ocm_0_control_port.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_irq_from_sa <= eth_ocm_0_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_read <= eth_ocm_0_control_port_read.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[0] <= eth_ocm_0_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[1] <= eth_ocm_0_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[2] <= eth_ocm_0_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[3] <= eth_ocm_0_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[4] <= eth_ocm_0_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[5] <= eth_ocm_0_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[6] <= eth_ocm_0_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[7] <= eth_ocm_0_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[8] <= eth_ocm_0_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[9] <= eth_ocm_0_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[10] <= eth_ocm_0_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[11] <= eth_ocm_0_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[12] <= eth_ocm_0_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[13] <= eth_ocm_0_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[14] <= eth_ocm_0_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[15] <= eth_ocm_0_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[16] <= eth_ocm_0_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[17] <= eth_ocm_0_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[18] <= eth_ocm_0_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[19] <= eth_ocm_0_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[20] <= eth_ocm_0_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[21] <= eth_ocm_0_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[22] <= eth_ocm_0_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[23] <= eth_ocm_0_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[24] <= eth_ocm_0_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[25] <= eth_ocm_0_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[26] <= eth_ocm_0_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[27] <= eth_ocm_0_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[28] <= eth_ocm_0_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[29] <= eth_ocm_0_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[30] <= eth_ocm_0_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_readdata_from_sa[31] <= eth_ocm_0_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_waitrequest_n_from_sa <= eth_ocm_0_control_port_waitrequest_n.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_write <= eth_ocm_0_control_port_write.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_control_port_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_rx_master_arbitrator:the_eth_ocm_0_rx_master
DE2_115_SOPC_burst_0_upstream_waitrequest_from_sa => pre_dbs_count_enable.IN1
DE2_115_SOPC_burst_0_upstream_waitrequest_from_sa => r_0.IN1
clk => eth_ocm_0_rx_master_dbs_address[0]~reg0.CLK
clk => eth_ocm_0_rx_master_dbs_address[1]~reg0.CLK
d1_DE2_115_SOPC_burst_0_upstream_end_xfer => ~NO_FANOUT~
eth_ocm_0_rx_master_address[0] => eth_ocm_0_rx_master_address_to_slave[0].DATAIN
eth_ocm_0_rx_master_address[1] => eth_ocm_0_rx_master_address_to_slave[1].DATAIN
eth_ocm_0_rx_master_address[2] => eth_ocm_0_rx_master_address_to_slave[2].DATAIN
eth_ocm_0_rx_master_address[3] => eth_ocm_0_rx_master_address_to_slave[3].DATAIN
eth_ocm_0_rx_master_address[4] => eth_ocm_0_rx_master_address_to_slave[4].DATAIN
eth_ocm_0_rx_master_address[5] => eth_ocm_0_rx_master_address_to_slave[5].DATAIN
eth_ocm_0_rx_master_address[6] => eth_ocm_0_rx_master_address_to_slave[6].DATAIN
eth_ocm_0_rx_master_address[7] => eth_ocm_0_rx_master_address_to_slave[7].DATAIN
eth_ocm_0_rx_master_address[8] => eth_ocm_0_rx_master_address_to_slave[8].DATAIN
eth_ocm_0_rx_master_address[9] => eth_ocm_0_rx_master_address_to_slave[9].DATAIN
eth_ocm_0_rx_master_address[10] => eth_ocm_0_rx_master_address_to_slave[10].DATAIN
eth_ocm_0_rx_master_address[11] => eth_ocm_0_rx_master_address_to_slave[11].DATAIN
eth_ocm_0_rx_master_address[12] => eth_ocm_0_rx_master_address_to_slave[12].DATAIN
eth_ocm_0_rx_master_address[13] => eth_ocm_0_rx_master_address_to_slave[13].DATAIN
eth_ocm_0_rx_master_address[14] => eth_ocm_0_rx_master_address_to_slave[14].DATAIN
eth_ocm_0_rx_master_address[15] => eth_ocm_0_rx_master_address_to_slave[15].DATAIN
eth_ocm_0_rx_master_address[16] => eth_ocm_0_rx_master_address_to_slave[16].DATAIN
eth_ocm_0_rx_master_address[17] => eth_ocm_0_rx_master_address_to_slave[17].DATAIN
eth_ocm_0_rx_master_address[18] => eth_ocm_0_rx_master_address_to_slave[18].DATAIN
eth_ocm_0_rx_master_address[19] => eth_ocm_0_rx_master_address_to_slave[19].DATAIN
eth_ocm_0_rx_master_address[20] => eth_ocm_0_rx_master_address_to_slave[20].DATAIN
eth_ocm_0_rx_master_address[21] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[22] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[23] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[24] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[25] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[26] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[27] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[28] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[29] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[30] => ~NO_FANOUT~
eth_ocm_0_rx_master_address[31] => ~NO_FANOUT~
eth_ocm_0_rx_master_burstcount[0] => ~NO_FANOUT~
eth_ocm_0_rx_master_burstcount[1] => ~NO_FANOUT~
eth_ocm_0_rx_master_burstcount[2] => ~NO_FANOUT~
eth_ocm_0_rx_master_burstcount[3] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable[0] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable[1] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable[2] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable[3] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream[0] => ~NO_FANOUT~
eth_ocm_0_rx_master_byteenable_DE2_115_SOPC_burst_0_upstream[1] => ~NO_FANOUT~
eth_ocm_0_rx_master_granted_DE2_115_SOPC_burst_0_upstream => pre_dbs_count_enable.IN0
eth_ocm_0_rx_master_qualified_request_DE2_115_SOPC_burst_0_upstream => r_0.IN0
eth_ocm_0_rx_master_requests_DE2_115_SOPC_burst_0_upstream => Add0.IN4
eth_ocm_0_rx_master_write => r_0.IN1
eth_ocm_0_rx_master_write => pre_dbs_count_enable.IN1
eth_ocm_0_rx_master_write => r_0.IN1
eth_ocm_0_rx_master_writedata[0] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[1] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[2] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[3] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[4] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[5] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[6] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[7] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[8] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[9] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[10] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[11] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[12] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[13] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[14] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[15] => eth_ocm_0_rx_master_dbs_write_16.DATAA
eth_ocm_0_rx_master_writedata[16] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[17] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[18] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[19] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[20] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[21] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[22] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[23] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[24] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[25] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[26] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[27] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[28] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[29] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[30] => eth_ocm_0_rx_master_dbs_write_16.DATAB
eth_ocm_0_rx_master_writedata[31] => eth_ocm_0_rx_master_dbs_write_16.DATAB
reset_n => eth_ocm_0_rx_master_dbs_address[0]~reg0.ACLR
reset_n => eth_ocm_0_rx_master_dbs_address[1]~reg0.ACLR
eth_ocm_0_rx_master_address_to_slave[0] <= eth_ocm_0_rx_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[1] <= eth_ocm_0_rx_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[2] <= eth_ocm_0_rx_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[3] <= eth_ocm_0_rx_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[4] <= eth_ocm_0_rx_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[5] <= eth_ocm_0_rx_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[6] <= eth_ocm_0_rx_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[7] <= eth_ocm_0_rx_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[8] <= eth_ocm_0_rx_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[9] <= eth_ocm_0_rx_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[10] <= eth_ocm_0_rx_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[11] <= eth_ocm_0_rx_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[12] <= eth_ocm_0_rx_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[13] <= eth_ocm_0_rx_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[14] <= eth_ocm_0_rx_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[15] <= eth_ocm_0_rx_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[16] <= eth_ocm_0_rx_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[17] <= eth_ocm_0_rx_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[18] <= eth_ocm_0_rx_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[19] <= eth_ocm_0_rx_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[20] <= eth_ocm_0_rx_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_address_to_slave[21] <= <VCC>
eth_ocm_0_rx_master_address_to_slave[22] <= <GND>
eth_ocm_0_rx_master_address_to_slave[23] <= <GND>
eth_ocm_0_rx_master_address_to_slave[24] <= <VCC>
eth_ocm_0_rx_master_address_to_slave[25] <= <VCC>
eth_ocm_0_rx_master_address_to_slave[26] <= <GND>
eth_ocm_0_rx_master_address_to_slave[27] <= <GND>
eth_ocm_0_rx_master_address_to_slave[28] <= <GND>
eth_ocm_0_rx_master_address_to_slave[29] <= <GND>
eth_ocm_0_rx_master_address_to_slave[30] <= <GND>
eth_ocm_0_rx_master_address_to_slave[31] <= <GND>
eth_ocm_0_rx_master_dbs_address[0] <= eth_ocm_0_rx_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_address[1] <= eth_ocm_0_rx_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[0] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[1] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[2] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[3] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[4] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[5] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[6] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[7] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[8] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[9] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[10] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[11] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[12] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[13] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[14] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_dbs_write_16[15] <= eth_ocm_0_rx_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_rx_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0_tx_master_arbitrator:the_eth_ocm_0_tx_master
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[0] => eth_ocm_0_tx_master_readdata[16].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[1] => eth_ocm_0_tx_master_readdata[17].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[2] => eth_ocm_0_tx_master_readdata[18].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[3] => eth_ocm_0_tx_master_readdata[19].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[4] => eth_ocm_0_tx_master_readdata[20].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[5] => eth_ocm_0_tx_master_readdata[21].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[6] => eth_ocm_0_tx_master_readdata[22].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[7] => eth_ocm_0_tx_master_readdata[23].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[8] => eth_ocm_0_tx_master_readdata[24].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[9] => eth_ocm_0_tx_master_readdata[25].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[10] => eth_ocm_0_tx_master_readdata[26].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[11] => eth_ocm_0_tx_master_readdata[27].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[12] => eth_ocm_0_tx_master_readdata[28].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[13] => eth_ocm_0_tx_master_readdata[29].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[14] => eth_ocm_0_tx_master_readdata[30].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[15] => eth_ocm_0_tx_master_readdata[31].DATAIN
DE2_115_SOPC_burst_1_upstream_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
DE2_115_SOPC_burst_1_upstream_waitrequest_from_sa => r_0.IN0
clk => eth_ocm_0_tx_master_dbs_rdv_counter[0].CLK
clk => eth_ocm_0_tx_master_dbs_rdv_counter[1].CLK
clk => eth_ocm_0_tx_master_dbs_address[0]~reg0.CLK
clk => eth_ocm_0_tx_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
d1_DE2_115_SOPC_burst_1_upstream_end_xfer => ~NO_FANOUT~
eth_ocm_0_tx_master_address[0] => eth_ocm_0_tx_master_address_to_slave[0].DATAIN
eth_ocm_0_tx_master_address[1] => eth_ocm_0_tx_master_address_to_slave[1].DATAIN
eth_ocm_0_tx_master_address[2] => eth_ocm_0_tx_master_address_to_slave[2].DATAIN
eth_ocm_0_tx_master_address[3] => eth_ocm_0_tx_master_address_to_slave[3].DATAIN
eth_ocm_0_tx_master_address[4] => eth_ocm_0_tx_master_address_to_slave[4].DATAIN
eth_ocm_0_tx_master_address[5] => eth_ocm_0_tx_master_address_to_slave[5].DATAIN
eth_ocm_0_tx_master_address[6] => eth_ocm_0_tx_master_address_to_slave[6].DATAIN
eth_ocm_0_tx_master_address[7] => eth_ocm_0_tx_master_address_to_slave[7].DATAIN
eth_ocm_0_tx_master_address[8] => eth_ocm_0_tx_master_address_to_slave[8].DATAIN
eth_ocm_0_tx_master_address[9] => eth_ocm_0_tx_master_address_to_slave[9].DATAIN
eth_ocm_0_tx_master_address[10] => eth_ocm_0_tx_master_address_to_slave[10].DATAIN
eth_ocm_0_tx_master_address[11] => eth_ocm_0_tx_master_address_to_slave[11].DATAIN
eth_ocm_0_tx_master_address[12] => eth_ocm_0_tx_master_address_to_slave[12].DATAIN
eth_ocm_0_tx_master_address[13] => eth_ocm_0_tx_master_address_to_slave[13].DATAIN
eth_ocm_0_tx_master_address[14] => eth_ocm_0_tx_master_address_to_slave[14].DATAIN
eth_ocm_0_tx_master_address[15] => eth_ocm_0_tx_master_address_to_slave[15].DATAIN
eth_ocm_0_tx_master_address[16] => eth_ocm_0_tx_master_address_to_slave[16].DATAIN
eth_ocm_0_tx_master_address[17] => eth_ocm_0_tx_master_address_to_slave[17].DATAIN
eth_ocm_0_tx_master_address[18] => eth_ocm_0_tx_master_address_to_slave[18].DATAIN
eth_ocm_0_tx_master_address[19] => eth_ocm_0_tx_master_address_to_slave[19].DATAIN
eth_ocm_0_tx_master_address[20] => eth_ocm_0_tx_master_address_to_slave[20].DATAIN
eth_ocm_0_tx_master_address[21] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[22] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[23] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[24] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[25] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[26] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[27] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[28] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[29] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[30] => ~NO_FANOUT~
eth_ocm_0_tx_master_address[31] => ~NO_FANOUT~
eth_ocm_0_tx_master_burstcount[0] => ~NO_FANOUT~
eth_ocm_0_tx_master_burstcount[1] => ~NO_FANOUT~
eth_ocm_0_tx_master_burstcount[2] => ~NO_FANOUT~
eth_ocm_0_tx_master_burstcount[3] => ~NO_FANOUT~
eth_ocm_0_tx_master_granted_DE2_115_SOPC_burst_1_upstream => ~NO_FANOUT~
eth_ocm_0_tx_master_qualified_request_DE2_115_SOPC_burst_1_upstream => r_0.IN0
eth_ocm_0_tx_master_qualified_request_DE2_115_SOPC_burst_1_upstream => r_0.IN0
eth_ocm_0_tx_master_read => r_0.IN1
eth_ocm_0_tx_master_read => r_0.IN1
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream => always0.IN1
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream => pre_flush_eth_ocm_0_tx_master_readdatavalid.IN1
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream => eth_ocm_0_tx_master_dbs_rdv_counter[0].ENA
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream => eth_ocm_0_tx_master_dbs_rdv_counter[1].ENA
eth_ocm_0_tx_master_read_data_valid_DE2_115_SOPC_burst_1_upstream_shift_register => ~NO_FANOUT~
eth_ocm_0_tx_master_requests_DE2_115_SOPC_burst_1_upstream => r_0.IN1
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => eth_ocm_0_tx_master_dbs_address[0]~reg0.ACLR
reset_n => eth_ocm_0_tx_master_dbs_address[1]~reg0.ACLR
reset_n => eth_ocm_0_tx_master_dbs_rdv_counter[0].ACLR
reset_n => eth_ocm_0_tx_master_dbs_rdv_counter[1].ACLR
eth_ocm_0_tx_master_address_to_slave[0] <= eth_ocm_0_tx_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[1] <= eth_ocm_0_tx_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[2] <= eth_ocm_0_tx_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[3] <= eth_ocm_0_tx_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[4] <= eth_ocm_0_tx_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[5] <= eth_ocm_0_tx_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[6] <= eth_ocm_0_tx_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[7] <= eth_ocm_0_tx_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[8] <= eth_ocm_0_tx_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[9] <= eth_ocm_0_tx_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[10] <= eth_ocm_0_tx_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[11] <= eth_ocm_0_tx_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[12] <= eth_ocm_0_tx_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[13] <= eth_ocm_0_tx_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[14] <= eth_ocm_0_tx_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[15] <= eth_ocm_0_tx_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[16] <= eth_ocm_0_tx_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[17] <= eth_ocm_0_tx_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[18] <= eth_ocm_0_tx_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[19] <= eth_ocm_0_tx_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[20] <= eth_ocm_0_tx_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_address_to_slave[21] <= <VCC>
eth_ocm_0_tx_master_address_to_slave[22] <= <GND>
eth_ocm_0_tx_master_address_to_slave[23] <= <GND>
eth_ocm_0_tx_master_address_to_slave[24] <= <VCC>
eth_ocm_0_tx_master_address_to_slave[25] <= <VCC>
eth_ocm_0_tx_master_address_to_slave[26] <= <GND>
eth_ocm_0_tx_master_address_to_slave[27] <= <GND>
eth_ocm_0_tx_master_address_to_slave[28] <= <GND>
eth_ocm_0_tx_master_address_to_slave[29] <= <GND>
eth_ocm_0_tx_master_address_to_slave[30] <= <GND>
eth_ocm_0_tx_master_address_to_slave[31] <= <GND>
eth_ocm_0_tx_master_dbs_address[0] <= eth_ocm_0_tx_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_dbs_address[1] <= eth_ocm_0_tx_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_latency_counter <= <GND>
eth_ocm_0_tx_master_readdata[0] <= dbs_latent_16_reg_segment_0[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[1] <= dbs_latent_16_reg_segment_0[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[2] <= dbs_latent_16_reg_segment_0[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[3] <= dbs_latent_16_reg_segment_0[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[4] <= dbs_latent_16_reg_segment_0[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[5] <= dbs_latent_16_reg_segment_0[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[6] <= dbs_latent_16_reg_segment_0[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[7] <= dbs_latent_16_reg_segment_0[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[8] <= dbs_latent_16_reg_segment_0[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[9] <= dbs_latent_16_reg_segment_0[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[10] <= dbs_latent_16_reg_segment_0[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[11] <= dbs_latent_16_reg_segment_0[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[12] <= dbs_latent_16_reg_segment_0[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[13] <= dbs_latent_16_reg_segment_0[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[14] <= dbs_latent_16_reg_segment_0[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[15] <= dbs_latent_16_reg_segment_0[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[16] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[17] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[18] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[19] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[20] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[21] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[22] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[23] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[24] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[25] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[26] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[27] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[28] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[29] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[30] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdata[31] <= DE2_115_SOPC_burst_1_upstream_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_readdatavalid <= pre_flush_eth_ocm_0_tx_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
eth_ocm_0_tx_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0
av_chipselect => av_chipselect.IN1
av_write => av_write.IN1
av_read => av_read.IN1
av_writedata[0] => av_writedata[0].IN1
av_writedata[1] => av_writedata[1].IN1
av_writedata[2] => av_writedata[2].IN1
av_writedata[3] => av_writedata[3].IN1
av_writedata[4] => av_writedata[4].IN1
av_writedata[5] => av_writedata[5].IN1
av_writedata[6] => av_writedata[6].IN1
av_writedata[7] => av_writedata[7].IN1
av_writedata[8] => av_writedata[8].IN1
av_writedata[9] => av_writedata[9].IN1
av_writedata[10] => av_writedata[10].IN1
av_writedata[11] => av_writedata[11].IN1
av_writedata[12] => av_writedata[12].IN1
av_writedata[13] => av_writedata[13].IN1
av_writedata[14] => av_writedata[14].IN1
av_writedata[15] => av_writedata[15].IN1
av_writedata[16] => av_writedata[16].IN1
av_writedata[17] => av_writedata[17].IN1
av_writedata[18] => av_writedata[18].IN1
av_writedata[19] => av_writedata[19].IN1
av_writedata[20] => av_writedata[20].IN1
av_writedata[21] => av_writedata[21].IN1
av_writedata[22] => av_writedata[22].IN1
av_writedata[23] => av_writedata[23].IN1
av_writedata[24] => av_writedata[24].IN1
av_writedata[25] => av_writedata[25].IN1
av_writedata[26] => av_writedata[26].IN1
av_writedata[27] => av_writedata[27].IN1
av_writedata[28] => av_writedata[28].IN1
av_writedata[29] => av_writedata[29].IN1
av_writedata[30] => av_writedata[30].IN1
av_writedata[31] => av_writedata[31].IN1
av_readdata[0] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[1] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[2] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[3] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[4] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[5] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[6] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[7] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[8] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[9] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[10] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[11] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[12] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[13] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[14] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[15] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[16] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[17] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[18] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[19] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[20] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[21] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[22] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[23] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[24] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[25] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[26] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[27] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[28] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[29] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[30] <= eth_ocm:eth_ocm_0.av_readdata
av_readdata[31] <= eth_ocm:eth_ocm_0.av_readdata
av_waitrequest_n <= eth_ocm:eth_ocm_0.av_waitrequest_n
av_address[0] => av_address[0].IN1
av_address[1] => av_address[1].IN1
av_address[2] => av_address[2].IN1
av_address[3] => av_address[3].IN1
av_address[4] => av_address[4].IN1
av_address[5] => av_address[5].IN1
av_address[6] => av_address[6].IN1
av_address[7] => av_address[7].IN1
av_address[8] => av_address[8].IN1
av_address[9] => av_address[9].IN1
av_clk => av_clk.IN1
av_reset => av_reset.IN1
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_address[0] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[1] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[2] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[3] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[4] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[5] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[6] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[7] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[8] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[9] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[10] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[11] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[12] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[13] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[14] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[15] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[16] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[17] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[18] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[19] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[20] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[21] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[22] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[23] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[24] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[25] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[26] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[27] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[28] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[29] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[30] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_address[31] <= eth_ocm:eth_ocm_0.av_tx_address
av_tx_read <= eth_ocm:eth_ocm_0.av_tx_read
av_tx_burstcount[0] <= eth_ocm:eth_ocm_0.av_tx_burstcount
av_tx_burstcount[1] <= eth_ocm:eth_ocm_0.av_tx_burstcount
av_tx_burstcount[2] <= eth_ocm:eth_ocm_0.av_tx_burstcount
av_tx_burstcount[3] <= eth_ocm:eth_ocm_0.av_tx_burstcount
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[1] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[2] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[3] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[4] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[5] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[6] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[7] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[8] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[9] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[10] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[11] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[12] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[13] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[14] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[15] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[16] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[17] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[18] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[19] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[20] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[21] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[22] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[23] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[24] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[25] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[26] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[27] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[28] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[29] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[30] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_address[31] <= eth_ocm:eth_ocm_0.av_rx_address
av_rx_write <= eth_ocm:eth_ocm_0.av_rx_write
av_rx_writedata[0] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[1] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[2] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[3] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[4] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[5] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[6] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[7] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[8] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[9] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[10] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[11] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[12] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[13] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[14] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[15] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[16] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[17] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[18] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[19] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[20] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[21] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[22] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[23] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[24] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[25] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[26] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[27] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[28] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[29] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[30] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_writedata[31] <= eth_ocm:eth_ocm_0.av_rx_writedata
av_rx_byteenable[0] <= eth_ocm:eth_ocm_0.av_rx_byteenable
av_rx_byteenable[1] <= eth_ocm:eth_ocm_0.av_rx_byteenable
av_rx_byteenable[2] <= eth_ocm:eth_ocm_0.av_rx_byteenable
av_rx_byteenable[3] <= eth_ocm:eth_ocm_0.av_rx_byteenable
av_rx_burstcount[0] <= eth_ocm:eth_ocm_0.av_rx_burstcount
av_rx_burstcount[1] <= eth_ocm:eth_ocm_0.av_rx_burstcount
av_rx_burstcount[2] <= eth_ocm:eth_ocm_0.av_rx_burstcount
av_rx_burstcount[3] <= eth_ocm:eth_ocm_0.av_rx_burstcount
mtxd_pad_o[0] <= eth_ocm:eth_ocm_0.mtxd_pad_o
mtxd_pad_o[1] <= eth_ocm:eth_ocm_0.mtxd_pad_o
mtxd_pad_o[2] <= eth_ocm:eth_ocm_0.mtxd_pad_o
mtxd_pad_o[3] <= eth_ocm:eth_ocm_0.mtxd_pad_o
mtxen_pad_o <= eth_ocm:eth_ocm_0.mtxen_pad_o
mtxerr_pad_o <= eth_ocm:eth_ocm_0.mtxerr_pad_o
mrx_clk_pad_i => mrx_clk_pad_i.IN1
mrxd_pad_i[0] => mrxd_pad_i[0].IN1
mrxd_pad_i[1] => mrxd_pad_i[1].IN1
mrxd_pad_i[2] => mrxd_pad_i[2].IN1
mrxd_pad_i[3] => mrxd_pad_i[3].IN1
mrxdv_pad_i => mrxdv_pad_i.IN1
mrxerr_pad_i => mrxerr_pad_i.IN1
mcoll_pad_i => mcoll_pad_i.IN1
mcrs_pad_i => mcrs_pad_i.IN1
mdc_pad_o <= eth_ocm:eth_ocm_0.mdc_pad_o
md_pad_i => md_pad_i.IN1
md_pad_o <= eth_ocm:eth_ocm_0.md_pad_o
md_padoe_o <= eth_ocm:eth_ocm_0.md_padoe_o
mtx_clk_pad_i => mtx_clk_pad_i.IN1
av_irq <= eth_ocm:eth_ocm_0.av_irq


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0
av_clk => av_clk.IN3
av_reset => av_reset.IN8
av_address[0] => av_address[0].IN2
av_address[1] => av_address[1].IN2
av_address[2] => av_address[2].IN2
av_address[3] => av_address[3].IN2
av_address[4] => av_address[4].IN2
av_address[5] => av_address[5].IN2
av_address[6] => av_address[6].IN2
av_address[7] => av_address[7].IN2
av_address[8] => BDCs.IN1
av_address[8] => RegCs.IN1
av_address[9] => CsMiss.IN1
av_address[9] => RegCs.IN1
av_address[9] => BDCs.IN1
av_chipselect => av_cs.IN1
av_write => av_cs.IN0
av_write => comb.IN0
av_write => comb.IN0
av_read => av_cs.IN1
av_read => comb.IN0
av_read => comb.IN1
av_writedata[0] => av_writedata[0].IN2
av_writedata[1] => av_writedata[1].IN2
av_writedata[2] => av_writedata[2].IN2
av_writedata[3] => av_writedata[3].IN2
av_writedata[4] => av_writedata[4].IN2
av_writedata[5] => av_writedata[5].IN2
av_writedata[6] => av_writedata[6].IN2
av_writedata[7] => av_writedata[7].IN2
av_writedata[8] => av_writedata[8].IN2
av_writedata[9] => av_writedata[9].IN2
av_writedata[10] => av_writedata[10].IN2
av_writedata[11] => av_writedata[11].IN2
av_writedata[12] => av_writedata[12].IN2
av_writedata[13] => av_writedata[13].IN2
av_writedata[14] => av_writedata[14].IN2
av_writedata[15] => av_writedata[15].IN2
av_writedata[16] => av_writedata[16].IN2
av_writedata[17] => av_writedata[17].IN2
av_writedata[18] => av_writedata[18].IN2
av_writedata[19] => av_writedata[19].IN2
av_writedata[20] => av_writedata[20].IN2
av_writedata[21] => av_writedata[21].IN2
av_writedata[22] => av_writedata[22].IN2
av_writedata[23] => av_writedata[23].IN2
av_writedata[24] => av_writedata[24].IN2
av_writedata[25] => av_writedata[25].IN2
av_writedata[26] => av_writedata[26].IN2
av_writedata[27] => av_writedata[27].IN2
av_writedata[28] => av_writedata[28].IN2
av_writedata[29] => av_writedata[29].IN2
av_writedata[30] => av_writedata[30].IN2
av_writedata[31] => av_writedata[31].IN2
av_readdata[0] <= temp_av_readdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= temp_av_readdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= temp_av_readdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= temp_av_readdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= temp_av_readdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= temp_av_readdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= temp_av_readdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= temp_av_readdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= temp_av_readdata_reg[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= temp_av_readdata_reg[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= temp_av_readdata_reg[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= temp_av_readdata_reg[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= temp_av_readdata_reg[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= temp_av_readdata_reg[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= temp_av_readdata_reg[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= temp_av_readdata_reg[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= temp_av_readdata_reg[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= temp_av_readdata_reg[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= temp_av_readdata_reg[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= temp_av_readdata_reg[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= temp_av_readdata_reg[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= temp_av_readdata_reg[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= temp_av_readdata_reg[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= temp_av_readdata_reg[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= temp_av_readdata_reg[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= temp_av_readdata_reg[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= temp_av_readdata_reg[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= temp_av_readdata_reg[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= temp_av_readdata_reg[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= temp_av_readdata_reg[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= temp_av_readdata_reg[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= temp_av_readdata_reg[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest_n <= temp_av_waitrequest_n_reg.DB_MAX_OUTPUT_PORT_TYPE
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_address[0] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[1] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[2] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[3] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[4] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[5] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[6] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[7] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[8] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[9] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[10] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[11] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[12] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[13] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[14] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[15] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[16] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[17] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[18] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[19] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[20] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[21] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[22] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[23] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[24] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[25] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[26] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[27] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[28] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[29] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[30] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[31] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_read <= eth_avalon:eth_avalon_inst.av_tx_read
av_tx_burstcount[0] <= eth_avalon:eth_avalon_inst.av_tx_burstcount
av_tx_burstcount[1] <= eth_avalon:eth_avalon_inst.av_tx_burstcount
av_tx_burstcount[2] <= eth_avalon:eth_avalon_inst.av_tx_burstcount
av_tx_burstcount[3] <= eth_avalon:eth_avalon_inst.av_tx_burstcount
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[1] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[2] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[3] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[4] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[5] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[6] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[7] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[8] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[9] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[10] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[11] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[12] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[13] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[14] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[15] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[16] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[17] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[18] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[19] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[20] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[21] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[22] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[23] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[24] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[25] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[26] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[27] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[28] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[29] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[30] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[31] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_write <= eth_avalon:eth_avalon_inst.av_rx_write
av_rx_writedata[0] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[1] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[2] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[3] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[4] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[5] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[6] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[7] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[8] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[9] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[10] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[11] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[12] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[13] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[14] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[15] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[16] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[17] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[18] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[19] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[20] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[21] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[22] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[23] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[24] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[25] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[26] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[27] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[28] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[29] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[30] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[31] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_byteenable[0] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[1] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[2] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[3] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_burstcount[0] <= eth_avalon:eth_avalon_inst.av_rx_burstcount
av_rx_burstcount[1] <= eth_avalon:eth_avalon_inst.av_rx_burstcount
av_rx_burstcount[2] <= eth_avalon:eth_avalon_inst.av_rx_burstcount
av_rx_burstcount[3] <= eth_avalon:eth_avalon_inst.av_rx_burstcount
mtx_clk_pad_i => mtx_clk_pad_i.IN5
mtxd_pad_o[0] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[1] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[2] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[3] <= eth_txethmac:txethmac1.MTxD
mtxen_pad_o <= eth_txethmac:txethmac1.MTxEn
mtxerr_pad_o <= eth_txethmac:txethmac1.MTxErr
mrx_clk_pad_i => mrx_clk_pad_i.IN5
mrxd_pad_i[0] => MRxD_Lb.DATAA
mrxd_pad_i[1] => MRxD_Lb.DATAA
mrxd_pad_i[2] => MRxD_Lb.DATAA
mrxd_pad_i[3] => MRxD_Lb.DATAA
mrxdv_pad_i => MRxDV_Lb.IN1
mrxdv_pad_i => RxEnSync.ENA
mrxerr_pad_i => MRxErr_Lb.IN1
mcoll_pad_i => mcoll_pad_i.IN1
mcrs_pad_i => CarrierSense_Tx1.DATAIN
mdc_pad_o <= eth_miim:miim1.Mdc
md_pad_i => md_pad_i.IN1
md_pad_o <= eth_miim:miim1.Mdo
md_padoe_o <= eth_miim:miim1.MdoEn
av_irq <= eth_registers:ethreg1.int_o


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1
Clk => Clk.IN3
Reset => Reset.IN3
Divider[0] => Divider[0].IN1
Divider[1] => Divider[1].IN1
Divider[2] => Divider[2].IN1
Divider[3] => Divider[3].IN1
Divider[4] => Divider[4].IN1
Divider[5] => Divider[5].IN1
Divider[6] => Divider[6].IN1
Divider[7] => Divider[7].IN1
NoPre => NoPre.IN1
CtrlData[0] => CtrlData[0].IN1
CtrlData[1] => CtrlData[1].IN1
CtrlData[2] => CtrlData[2].IN1
CtrlData[3] => CtrlData[3].IN1
CtrlData[4] => CtrlData[4].IN1
CtrlData[5] => CtrlData[5].IN1
CtrlData[6] => CtrlData[6].IN1
CtrlData[7] => CtrlData[7].IN1
CtrlData[8] => CtrlData[8].IN1
CtrlData[9] => CtrlData[9].IN1
CtrlData[10] => CtrlData[10].IN1
CtrlData[11] => CtrlData[11].IN1
CtrlData[12] => CtrlData[12].IN1
CtrlData[13] => CtrlData[13].IN1
CtrlData[14] => CtrlData[14].IN1
CtrlData[15] => CtrlData[15].IN1
Rgad[0] => Rgad[0].IN1
Rgad[1] => Rgad[1].IN1
Rgad[2] => Rgad[2].IN1
Rgad[3] => Rgad[3].IN1
Rgad[4] => Rgad[4].IN1
Fiad[0] => Fiad[0].IN1
Fiad[1] => Fiad[1].IN1
Fiad[2] => Fiad[2].IN1
Fiad[3] => Fiad[3].IN1
Fiad[4] => Fiad[4].IN1
WCtrlData => Busy.IN1
WCtrlData => WCtrlData_q1.DATAIN
RStat => Busy.IN1
RStat => RStat_q1.DATAIN
ScanStat => ScanStat_q1.DATAIN
Mdi => Mdi.IN1
Mdo <= eth_outputcontrol:outctrl.Mdo
MdoEn <= eth_outputcontrol:outctrl.MdoEn
Mdc <= eth_clockgen:clkgen.Mdc
Busy <= Busy.DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= eth_shiftreg:shftrg.Prsd
Prsd[1] <= eth_shiftreg:shftrg.Prsd
Prsd[2] <= eth_shiftreg:shftrg.Prsd
Prsd[3] <= eth_shiftreg:shftrg.Prsd
Prsd[4] <= eth_shiftreg:shftrg.Prsd
Prsd[5] <= eth_shiftreg:shftrg.Prsd
Prsd[6] <= eth_shiftreg:shftrg.Prsd
Prsd[7] <= eth_shiftreg:shftrg.Prsd
Prsd[8] <= eth_shiftreg:shftrg.Prsd
Prsd[9] <= eth_shiftreg:shftrg.Prsd
Prsd[10] <= eth_shiftreg:shftrg.Prsd
Prsd[11] <= eth_shiftreg:shftrg.Prsd
Prsd[12] <= eth_shiftreg:shftrg.Prsd
Prsd[13] <= eth_shiftreg:shftrg.Prsd
Prsd[14] <= eth_shiftreg:shftrg.Prsd
Prsd[15] <= eth_shiftreg:shftrg.Prsd
LinkFail <= eth_shiftreg:shftrg.LinkFail
Nvalid <= Nvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCtrlDataStart <= WCtrlDataStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
RStatStart <= RStatStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
UpdateMIIRX_DATAReg <= UpdateMIIRX_DATAReg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_clockgen:clkgen
Clk => Mdc~reg0.CLK
Clk => Counter[0].CLK
Clk => Counter[1].CLK
Clk => Counter[2].CLK
Clk => Counter[3].CLK
Clk => Counter[4].CLK
Clk => Counter[5].CLK
Clk => Counter[6].CLK
Clk => Counter[7].CLK
Reset => Mdc~reg0.ACLR
Reset => Counter[0].PRESET
Reset => Counter[1].ACLR
Reset => Counter[2].ACLR
Reset => Counter[3].ACLR
Reset => Counter[4].ACLR
Reset => Counter[5].ACLR
Reset => Counter[6].ACLR
Reset => Counter[7].ACLR
Divider[0] => LessThan0.IN16
Divider[1] => LessThan0.IN15
Divider[1] => TempDivider[1].DATAA
Divider[2] => LessThan0.IN14
Divider[2] => TempDivider[2].DATAA
Divider[3] => LessThan0.IN13
Divider[3] => TempDivider[3].DATAA
Divider[4] => LessThan0.IN12
Divider[4] => TempDivider[4].DATAA
Divider[5] => LessThan0.IN11
Divider[5] => TempDivider[5].DATAA
Divider[6] => LessThan0.IN10
Divider[6] => TempDivider[6].DATAA
Divider[7] => LessThan0.IN9
Divider[7] => TempDivider[7].DATAA
MdcEn <= MdcEn.DB_MAX_OUTPUT_PORT_TYPE
MdcEn_n <= MdcEn_n.DB_MAX_OUTPUT_PORT_TYPE
Mdc <= Mdc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_shiftreg:shftrg
Clk => LinkFail~reg0.CLK
Clk => Prsd[0]~reg0.CLK
Clk => Prsd[1]~reg0.CLK
Clk => Prsd[2]~reg0.CLK
Clk => Prsd[3]~reg0.CLK
Clk => Prsd[4]~reg0.CLK
Clk => Prsd[5]~reg0.CLK
Clk => Prsd[6]~reg0.CLK
Clk => Prsd[7]~reg0.CLK
Clk => Prsd[8]~reg0.CLK
Clk => Prsd[9]~reg0.CLK
Clk => Prsd[10]~reg0.CLK
Clk => Prsd[11]~reg0.CLK
Clk => Prsd[12]~reg0.CLK
Clk => Prsd[13]~reg0.CLK
Clk => Prsd[14]~reg0.CLK
Clk => Prsd[15]~reg0.CLK
Clk => ShiftReg[0].CLK
Clk => ShiftReg[1].CLK
Clk => ShiftReg[2].CLK
Clk => ShiftReg[3].CLK
Clk => ShiftReg[4].CLK
Clk => ShiftReg[5].CLK
Clk => ShiftReg[6].CLK
Clk => ShiftReg[7].CLK
Reset => LinkFail~reg0.ACLR
Reset => Prsd[0]~reg0.ACLR
Reset => Prsd[1]~reg0.ACLR
Reset => Prsd[2]~reg0.ACLR
Reset => Prsd[3]~reg0.ACLR
Reset => Prsd[4]~reg0.ACLR
Reset => Prsd[5]~reg0.ACLR
Reset => Prsd[6]~reg0.ACLR
Reset => Prsd[7]~reg0.ACLR
Reset => Prsd[8]~reg0.ACLR
Reset => Prsd[9]~reg0.ACLR
Reset => Prsd[10]~reg0.ACLR
Reset => Prsd[11]~reg0.ACLR
Reset => Prsd[12]~reg0.ACLR
Reset => Prsd[13]~reg0.ACLR
Reset => Prsd[14]~reg0.ACLR
Reset => Prsd[15]~reg0.ACLR
Reset => ShiftReg[0].ACLR
Reset => ShiftReg[1].ACLR
Reset => ShiftReg[2].ACLR
Reset => ShiftReg[3].ACLR
Reset => ShiftReg[4].ACLR
Reset => ShiftReg[5].ACLR
Reset => ShiftReg[6].ACLR
Reset => ShiftReg[7].ACLR
MdcEn_n => LinkFail~reg0.ENA
MdcEn_n => ShiftReg[7].ENA
MdcEn_n => ShiftReg[6].ENA
MdcEn_n => ShiftReg[5].ENA
MdcEn_n => ShiftReg[4].ENA
MdcEn_n => ShiftReg[3].ENA
MdcEn_n => ShiftReg[2].ENA
MdcEn_n => ShiftReg[1].ENA
MdcEn_n => ShiftReg[0].ENA
MdcEn_n => Prsd[15]~reg0.ENA
MdcEn_n => Prsd[14]~reg0.ENA
MdcEn_n => Prsd[13]~reg0.ENA
MdcEn_n => Prsd[12]~reg0.ENA
MdcEn_n => Prsd[11]~reg0.ENA
MdcEn_n => Prsd[10]~reg0.ENA
MdcEn_n => Prsd[9]~reg0.ENA
MdcEn_n => Prsd[8]~reg0.ENA
MdcEn_n => Prsd[7]~reg0.ENA
MdcEn_n => Prsd[6]~reg0.ENA
MdcEn_n => Prsd[5]~reg0.ENA
MdcEn_n => Prsd[4]~reg0.ENA
MdcEn_n => Prsd[3]~reg0.ENA
MdcEn_n => Prsd[2]~reg0.ENA
MdcEn_n => Prsd[1]~reg0.ENA
MdcEn_n => Prsd[0]~reg0.ENA
Mdi => Prsd.DATAB
Mdi => Prsd.DATAB
Mdi => ShiftReg.DATAA
Fiad[0] => Selector0.IN1
Fiad[1] => Selector7.IN1
Fiad[2] => Selector6.IN1
Fiad[3] => Selector5.IN0
Fiad[4] => Selector4.IN0
Rgad[0] => Selector5.IN1
Rgad[0] => Equal0.IN0
Rgad[1] => Selector4.IN1
Rgad[1] => Equal0.IN4
Rgad[2] => Selector3.IN0
Rgad[2] => Equal0.IN3
Rgad[3] => Selector2.IN1
Rgad[3] => Equal0.IN2
Rgad[4] => Selector1.IN1
Rgad[4] => Equal0.IN1
CtrlData[0] => Selector7.IN3
CtrlData[1] => Selector6.IN3
CtrlData[2] => Selector5.IN3
CtrlData[3] => Selector4.IN3
CtrlData[4] => Selector3.IN2
CtrlData[5] => Selector2.IN3
CtrlData[6] => Selector1.IN3
CtrlData[7] => Selector0.IN3
CtrlData[8] => Selector7.IN2
CtrlData[9] => Selector6.IN2
CtrlData[10] => Selector5.IN2
CtrlData[11] => Selector4.IN2
CtrlData[12] => Selector3.IN1
CtrlData[13] => Selector2.IN2
CtrlData[14] => Selector1.IN2
CtrlData[15] => Selector0.IN2
WriteOp => Selector3.IN3
WriteOp => Selector2.IN0
ByteSelect[0] => WideOr0.IN0
ByteSelect[0] => Selector0.IN7
ByteSelect[0] => Selector1.IN7
ByteSelect[0] => Selector2.IN7
ByteSelect[0] => Selector3.IN7
ByteSelect[0] => Selector4.IN7
ByteSelect[0] => Selector5.IN7
ByteSelect[0] => Selector6.IN7
ByteSelect[0] => Selector7.IN7
ByteSelect[1] => WideOr0.IN1
ByteSelect[1] => Selector0.IN6
ByteSelect[1] => Selector1.IN6
ByteSelect[1] => Selector2.IN6
ByteSelect[1] => Selector3.IN6
ByteSelect[1] => Selector4.IN6
ByteSelect[1] => Selector5.IN6
ByteSelect[1] => Selector6.IN6
ByteSelect[1] => Selector7.IN6
ByteSelect[2] => WideOr0.IN2
ByteSelect[2] => Selector0.IN5
ByteSelect[2] => Selector1.IN5
ByteSelect[2] => Selector2.IN5
ByteSelect[2] => Selector3.IN5
ByteSelect[2] => Selector4.IN5
ByteSelect[2] => Selector5.IN5
ByteSelect[2] => Selector6.IN5
ByteSelect[2] => Selector7.IN5
ByteSelect[3] => WideOr0.IN3
ByteSelect[3] => Selector0.IN4
ByteSelect[3] => Selector1.IN4
ByteSelect[3] => Selector2.IN4
ByteSelect[3] => Selector3.IN4
ByteSelect[3] => Selector4.IN4
ByteSelect[3] => Selector5.IN4
ByteSelect[3] => Selector6.IN4
ByteSelect[3] => Selector7.IN4
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => LinkFail.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
ShiftedBit <= ShiftReg[7].DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= Prsd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[1] <= Prsd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[2] <= Prsd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[3] <= Prsd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[4] <= Prsd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[5] <= Prsd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[6] <= Prsd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[7] <= Prsd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[8] <= Prsd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[9] <= Prsd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[10] <= Prsd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[11] <= Prsd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[12] <= Prsd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[13] <= Prsd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[14] <= Prsd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[15] <= Prsd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkFail <= LinkFail~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_miim:miim1|eth_outputcontrol:outctrl
Clk => Mdo~reg0.CLK
Clk => Mdo_d.CLK
Clk => Mdo_2d.CLK
Clk => MdoEn~reg0.CLK
Clk => MdoEn_d.CLK
Clk => MdoEn_2d.CLK
Reset => Mdo~reg0.ACLR
Reset => Mdo_d.ACLR
Reset => Mdo_2d.ACLR
Reset => MdoEn~reg0.ACLR
Reset => MdoEn_d.ACLR
Reset => MdoEn_2d.ACLR
InProgress => SerialEn.IN0
InProgress => SerialEn.IN0
InProgress => MdoEn_2d.IN1
ShiftedBit => Mdo_d.IN1
BitCounter[0] => LessThan0.IN14
BitCounter[0] => LessThan1.IN14
BitCounter[0] => LessThan2.IN14
BitCounter[0] => Equal0.IN31
BitCounter[1] => LessThan0.IN13
BitCounter[1] => LessThan1.IN13
BitCounter[1] => LessThan2.IN13
BitCounter[1] => Equal0.IN30
BitCounter[2] => LessThan0.IN12
BitCounter[2] => LessThan1.IN12
BitCounter[2] => LessThan2.IN12
BitCounter[2] => Equal0.IN29
BitCounter[3] => LessThan0.IN11
BitCounter[3] => LessThan1.IN11
BitCounter[3] => LessThan2.IN11
BitCounter[3] => Equal0.IN28
BitCounter[4] => LessThan0.IN10
BitCounter[4] => LessThan1.IN10
BitCounter[4] => LessThan2.IN10
BitCounter[4] => Equal0.IN27
BitCounter[5] => LessThan0.IN9
BitCounter[5] => LessThan1.IN9
BitCounter[5] => LessThan2.IN9
BitCounter[5] => Equal0.IN26
BitCounter[6] => LessThan0.IN8
BitCounter[6] => LessThan1.IN8
BitCounter[6] => LessThan2.IN8
BitCounter[6] => Equal0.IN25
WriteOp => SerialEn.IN1
WriteOp => SerialEn.IN1
NoPre => SerialEn.IN1
MdcEn_n => MdoEn_2d.ENA
MdcEn_n => MdoEn_d.ENA
MdcEn_n => MdoEn~reg0.ENA
MdcEn_n => Mdo_2d.ENA
MdcEn_n => Mdo_d.ENA
MdcEn_n => Mdo~reg0.ENA
Mdo <= Mdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
MdoEn <= MdoEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1
DataIn[0] => DataIn[0].IN18
DataIn[1] => DataIn[1].IN18
DataIn[2] => DataIn[2].IN18
DataIn[3] => DataIn[3].IN16
DataIn[4] => DataIn[4].IN16
DataIn[5] => DataIn[5].IN15
DataIn[6] => DataIn[6].IN14
DataIn[7] => DataIn[7].IN10
DataIn[8] => DataIn[8].IN10
DataIn[9] => DataIn[9].IN9
DataIn[10] => DataIn[10].IN9
DataIn[11] => DataIn[11].IN9
DataIn[12] => DataIn[12].IN9
DataIn[13] => DataIn[13].IN8
DataIn[14] => DataIn[14].IN8
DataIn[15] => DataIn[15].IN8
DataIn[16] => DataIn[16].IN7
DataIn[17] => DataIn[17].IN5
DataIn[18] => DataIn[18].IN5
DataIn[19] => DataIn[19].IN5
DataIn[20] => DataIn[20].IN4
DataIn[21] => DataIn[21].IN4
DataIn[22] => DataIn[22].IN4
DataIn[23] => DataIn[23].IN4
DataIn[24] => DataIn[24].IN4
DataIn[25] => DataIn[25].IN4
DataIn[26] => DataIn[26].IN4
DataIn[27] => DataIn[27].IN4
DataIn[28] => DataIn[28].IN4
DataIn[29] => DataIn[29].IN4
DataIn[30] => DataIn[30].IN4
DataIn[31] => DataIn[31].IN4
Address[0] => Decoder0.IN7
Address[0] => Equal0.IN7
Address[0] => Equal1.IN0
Address[0] => Equal2.IN7
Address[0] => Equal3.IN1
Address[0] => Equal4.IN7
Address[0] => Equal5.IN1
Address[0] => Equal6.IN7
Address[0] => Equal7.IN2
Address[0] => Equal8.IN1
Address[0] => Equal9.IN7
Address[0] => Equal10.IN2
Address[0] => Equal11.IN7
Address[0] => Equal12.IN2
Address[0] => Equal13.IN7
Address[0] => Equal14.IN1
Address[0] => Equal15.IN7
Address[0] => Equal16.IN2
Address[0] => Equal17.IN7
Address[0] => Equal18.IN7
Address[1] => Decoder0.IN6
Address[1] => Equal0.IN6
Address[1] => Equal1.IN7
Address[1] => Equal2.IN0
Address[1] => Equal3.IN0
Address[1] => Equal4.IN6
Address[1] => Equal5.IN7
Address[1] => Equal6.IN1
Address[1] => Equal7.IN1
Address[1] => Equal8.IN7
Address[1] => Equal9.IN1
Address[1] => Equal10.IN1
Address[1] => Equal11.IN6
Address[1] => Equal12.IN7
Address[1] => Equal13.IN6
Address[1] => Equal14.IN7
Address[1] => Equal15.IN1
Address[1] => Equal16.IN1
Address[1] => Equal17.IN6
Address[1] => Equal18.IN6
Address[2] => Decoder0.IN5
Address[2] => Equal0.IN5
Address[2] => Equal1.IN6
Address[2] => Equal2.IN6
Address[2] => Equal3.IN7
Address[2] => Equal4.IN0
Address[2] => Equal5.IN0
Address[2] => Equal6.IN0
Address[2] => Equal7.IN0
Address[2] => Equal8.IN6
Address[2] => Equal9.IN6
Address[2] => Equal10.IN7
Address[2] => Equal11.IN1
Address[2] => Equal12.IN1
Address[2] => Equal13.IN5
Address[2] => Equal14.IN6
Address[2] => Equal15.IN6
Address[2] => Equal16.IN7
Address[2] => Equal17.IN1
Address[2] => Equal18.IN5
Address[3] => Decoder0.IN4
Address[3] => Equal0.IN4
Address[3] => Equal1.IN5
Address[3] => Equal2.IN5
Address[3] => Equal3.IN6
Address[3] => Equal4.IN5
Address[3] => Equal5.IN6
Address[3] => Equal6.IN6
Address[3] => Equal7.IN7
Address[3] => Equal8.IN0
Address[3] => Equal9.IN0
Address[3] => Equal10.IN0
Address[3] => Equal11.IN0
Address[3] => Equal12.IN0
Address[3] => Equal13.IN4
Address[3] => Equal14.IN5
Address[3] => Equal15.IN5
Address[3] => Equal16.IN6
Address[3] => Equal17.IN5
Address[3] => Equal18.IN0
Address[4] => Decoder0.IN3
Address[4] => Equal0.IN3
Address[4] => Equal1.IN4
Address[4] => Equal2.IN4
Address[4] => Equal3.IN5
Address[4] => Equal4.IN4
Address[4] => Equal5.IN5
Address[4] => Equal6.IN5
Address[4] => Equal7.IN6
Address[4] => Equal8.IN5
Address[4] => Equal9.IN5
Address[4] => Equal10.IN6
Address[4] => Equal11.IN5
Address[4] => Equal12.IN6
Address[4] => Equal13.IN0
Address[4] => Equal14.IN0
Address[4] => Equal15.IN0
Address[4] => Equal16.IN0
Address[4] => Equal17.IN0
Address[4] => Equal18.IN4
Address[5] => Decoder0.IN2
Address[5] => Equal0.IN2
Address[5] => Equal1.IN3
Address[5] => Equal2.IN3
Address[5] => Equal3.IN4
Address[5] => Equal4.IN3
Address[5] => Equal5.IN4
Address[5] => Equal6.IN4
Address[5] => Equal7.IN5
Address[5] => Equal8.IN4
Address[5] => Equal9.IN4
Address[5] => Equal10.IN5
Address[5] => Equal11.IN4
Address[5] => Equal12.IN5
Address[5] => Equal13.IN3
Address[5] => Equal14.IN4
Address[5] => Equal15.IN4
Address[5] => Equal16.IN5
Address[5] => Equal17.IN4
Address[5] => Equal18.IN3
Address[6] => Decoder0.IN1
Address[6] => Equal0.IN1
Address[6] => Equal1.IN2
Address[6] => Equal2.IN2
Address[6] => Equal3.IN3
Address[6] => Equal4.IN2
Address[6] => Equal5.IN3
Address[6] => Equal6.IN3
Address[6] => Equal7.IN4
Address[6] => Equal8.IN3
Address[6] => Equal9.IN3
Address[6] => Equal10.IN4
Address[6] => Equal11.IN3
Address[6] => Equal12.IN4
Address[6] => Equal13.IN2
Address[6] => Equal14.IN3
Address[6] => Equal15.IN3
Address[6] => Equal16.IN4
Address[6] => Equal17.IN3
Address[6] => Equal18.IN2
Address[7] => Decoder0.IN0
Address[7] => Equal0.IN0
Address[7] => Equal1.IN1
Address[7] => Equal2.IN1
Address[7] => Equal3.IN2
Address[7] => Equal4.IN1
Address[7] => Equal5.IN2
Address[7] => Equal6.IN2
Address[7] => Equal7.IN3
Address[7] => Equal8.IN2
Address[7] => Equal9.IN2
Address[7] => Equal10.IN3
Address[7] => Equal11.IN2
Address[7] => Equal12.IN3
Address[7] => Equal13.IN1
Address[7] => Equal14.IN2
Address[7] => Equal15.IN2
Address[7] => Equal16.IN3
Address[7] => Equal17.IN2
Address[7] => Equal18.IN1
Rw => Write.IN0
Rw => Read.IN0
Cs => Write.IN1
Cs => Read.IN1
Clk => Clk.IN42
Reset => Reset.IN42
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall <= eth_register:MODER_2.DataOut
r_Pad <= eth_register:MODER_1.DataOut
r_HugEn <= eth_register:MODER_1.DataOut
r_CrcEn <= eth_register:MODER_1.DataOut
r_DlyCrcEn <= eth_register:MODER_1.DataOut
r_FullD <= eth_register:MODER_1.DataOut
r_ExDfrEn <= eth_register:MODER_1.DataOut
r_NoBckof <= eth_register:MODER_1.DataOut
r_LoopBck <= eth_register:MODER_0.DataOut
r_IFG <= eth_register:MODER_0.DataOut
r_Pro <= eth_register:MODER_0.DataOut
r_Iam <= eth_register:MODER_0.DataOut
r_Bro <= eth_register:MODER_0.DataOut
r_NoPre <= eth_register:MODER_0.DataOut
r_TxEn <= r_TxEn.DB_MAX_OUTPUT_PORT_TYPE
r_RxEn <= r_RxEn.DB_MAX_OUTPUT_PORT_TYPE
TxB_IRQ => irq_txb.OUTPUTSELECT
TxE_IRQ => irq_txe.OUTPUTSELECT
RxB_IRQ => irq_rxb.OUTPUTSELECT
RxE_IRQ => irq_rxe.OUTPUTSELECT
Busy_IRQ => irq_busy.OUTPUTSELECT
r_IPGT[0] <= eth_register:IPGT_0.DataOut
r_IPGT[1] <= eth_register:IPGT_0.DataOut
r_IPGT[2] <= eth_register:IPGT_0.DataOut
r_IPGT[3] <= eth_register:IPGT_0.DataOut
r_IPGT[4] <= eth_register:IPGT_0.DataOut
r_IPGT[5] <= eth_register:IPGT_0.DataOut
r_IPGT[6] <= eth_register:IPGT_0.DataOut
r_IPGR1[0] <= eth_register:IPGR1_0.DataOut
r_IPGR1[1] <= eth_register:IPGR1_0.DataOut
r_IPGR1[2] <= eth_register:IPGR1_0.DataOut
r_IPGR1[3] <= eth_register:IPGR1_0.DataOut
r_IPGR1[4] <= eth_register:IPGR1_0.DataOut
r_IPGR1[5] <= eth_register:IPGR1_0.DataOut
r_IPGR1[6] <= eth_register:IPGR1_0.DataOut
r_IPGR2[0] <= eth_register:IPGR2_0.DataOut
r_IPGR2[1] <= eth_register:IPGR2_0.DataOut
r_IPGR2[2] <= eth_register:IPGR2_0.DataOut
r_IPGR2[3] <= eth_register:IPGR2_0.DataOut
r_IPGR2[4] <= eth_register:IPGR2_0.DataOut
r_IPGR2[5] <= eth_register:IPGR2_0.DataOut
r_IPGR2[6] <= eth_register:IPGR2_0.DataOut
r_MinFL[0] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[1] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[2] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[3] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[4] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[5] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[6] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[7] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[8] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[9] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[10] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[11] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[12] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[13] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[14] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[15] <= eth_register:PACKETLEN_3.DataOut
r_MaxFL[0] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[1] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[2] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[3] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[4] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[5] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[6] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[7] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[8] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[9] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[10] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[11] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[12] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[13] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[14] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[15] <= eth_register:PACKETLEN_1.DataOut
r_MaxRet[0] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[1] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[2] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[3] <= eth_register:COLLCONF_2.DataOut
r_CollValid[0] <= eth_register:COLLCONF_0.DataOut
r_CollValid[1] <= eth_register:COLLCONF_0.DataOut
r_CollValid[2] <= eth_register:COLLCONF_0.DataOut
r_CollValid[3] <= eth_register:COLLCONF_0.DataOut
r_CollValid[4] <= eth_register:COLLCONF_0.DataOut
r_CollValid[5] <= eth_register:COLLCONF_0.DataOut
r_TxFlow <= eth_register:CTRLMODER_0.DataOut
r_RxFlow <= eth_register:CTRLMODER_0.DataOut
r_PassAll <= eth_register:CTRLMODER_0.DataOut
r_MiiNoPre <= eth_register:MIIMODER_1.DataOut
r_ClkDiv[0] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[1] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[2] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[3] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[4] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[5] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[6] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[7] <= eth_register:MIIMODER_0.DataOut
r_WCtrlData <= eth_register:MIICOMMAND2.DataOut
r_RStat <= eth_register:MIICOMMAND1.DataOut
r_ScanStat <= eth_register:MIICOMMAND0.DataOut
r_RGAD[0] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[1] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[2] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[3] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[4] <= eth_register:MIIADDRESS_1.DataOut
r_FIAD[0] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[1] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[2] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[3] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[4] <= eth_register:MIIADDRESS_0.DataOut
r_CtrlData[0] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[1] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[2] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[3] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[4] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[5] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[6] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[7] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[8] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[9] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[10] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[11] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[12] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[13] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[14] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[15] <= eth_register:MIITX_DATA_1.DataOut
NValid_stat => Selector29.IN37
Busy_stat => Selector30.IN37
LinkFail => Selector31.IN37
r_MAC[0] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[1] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[2] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[3] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[4] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[5] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[6] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[7] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[8] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[9] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[10] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[11] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[12] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[13] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[14] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[15] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[16] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[17] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[18] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[19] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[20] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[21] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[22] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[23] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[24] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[25] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[26] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[27] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[28] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[29] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[30] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[31] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[32] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[33] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[34] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[35] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[36] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[37] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[38] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[39] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[40] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[41] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[42] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[43] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[44] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[45] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[46] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[47] <= eth_register:MAC_ADDR1_1.DataOut
WCtrlDataStart => WCtrlDataStart.IN1
RStatStart => RStatStart.IN1
UpdateMIIRX_DATAReg => MIIRX_DATA_Wr.IN1
Prsd[0] => Prsd[0].IN1
Prsd[1] => Prsd[1].IN1
Prsd[2] => Prsd[2].IN1
Prsd[3] => Prsd[3].IN1
Prsd[4] => Prsd[4].IN1
Prsd[5] => Prsd[5].IN1
Prsd[6] => Prsd[6].IN1
Prsd[7] => Prsd[7].IN1
Prsd[8] => Prsd[8].IN1
Prsd[9] => Prsd[9].IN1
Prsd[10] => Prsd[10].IN1
Prsd[11] => Prsd[11].IN1
Prsd[12] => Prsd[12].IN1
Prsd[13] => Prsd[13].IN1
Prsd[14] => Prsd[14].IN1
Prsd[15] => Prsd[15].IN1
r_TxBDNum[0] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[1] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[2] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[3] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[4] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[5] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[6] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[7] <= eth_register:TX_BD_NUM_0.DataOut
int_o <= int_o.DB_MAX_OUTPUT_PORT_TYPE
r_HASH0[0] <= eth_register:RXHASH0_0.DataOut
r_HASH0[1] <= eth_register:RXHASH0_0.DataOut
r_HASH0[2] <= eth_register:RXHASH0_0.DataOut
r_HASH0[3] <= eth_register:RXHASH0_0.DataOut
r_HASH0[4] <= eth_register:RXHASH0_0.DataOut
r_HASH0[5] <= eth_register:RXHASH0_0.DataOut
r_HASH0[6] <= eth_register:RXHASH0_0.DataOut
r_HASH0[7] <= eth_register:RXHASH0_0.DataOut
r_HASH0[8] <= eth_register:RXHASH0_1.DataOut
r_HASH0[9] <= eth_register:RXHASH0_1.DataOut
r_HASH0[10] <= eth_register:RXHASH0_1.DataOut
r_HASH0[11] <= eth_register:RXHASH0_1.DataOut
r_HASH0[12] <= eth_register:RXHASH0_1.DataOut
r_HASH0[13] <= eth_register:RXHASH0_1.DataOut
r_HASH0[14] <= eth_register:RXHASH0_1.DataOut
r_HASH0[15] <= eth_register:RXHASH0_1.DataOut
r_HASH0[16] <= eth_register:RXHASH0_2.DataOut
r_HASH0[17] <= eth_register:RXHASH0_2.DataOut
r_HASH0[18] <= eth_register:RXHASH0_2.DataOut
r_HASH0[19] <= eth_register:RXHASH0_2.DataOut
r_HASH0[20] <= eth_register:RXHASH0_2.DataOut
r_HASH0[21] <= eth_register:RXHASH0_2.DataOut
r_HASH0[22] <= eth_register:RXHASH0_2.DataOut
r_HASH0[23] <= eth_register:RXHASH0_2.DataOut
r_HASH0[24] <= eth_register:RXHASH0_3.DataOut
r_HASH0[25] <= eth_register:RXHASH0_3.DataOut
r_HASH0[26] <= eth_register:RXHASH0_3.DataOut
r_HASH0[27] <= eth_register:RXHASH0_3.DataOut
r_HASH0[28] <= eth_register:RXHASH0_3.DataOut
r_HASH0[29] <= eth_register:RXHASH0_3.DataOut
r_HASH0[30] <= eth_register:RXHASH0_3.DataOut
r_HASH0[31] <= eth_register:RXHASH0_3.DataOut
r_HASH1[0] <= eth_register:RXHASH1_0.DataOut
r_HASH1[1] <= eth_register:RXHASH1_0.DataOut
r_HASH1[2] <= eth_register:RXHASH1_0.DataOut
r_HASH1[3] <= eth_register:RXHASH1_0.DataOut
r_HASH1[4] <= eth_register:RXHASH1_0.DataOut
r_HASH1[5] <= eth_register:RXHASH1_0.DataOut
r_HASH1[6] <= eth_register:RXHASH1_0.DataOut
r_HASH1[7] <= eth_register:RXHASH1_0.DataOut
r_HASH1[8] <= eth_register:RXHASH1_1.DataOut
r_HASH1[9] <= eth_register:RXHASH1_1.DataOut
r_HASH1[10] <= eth_register:RXHASH1_1.DataOut
r_HASH1[11] <= eth_register:RXHASH1_1.DataOut
r_HASH1[12] <= eth_register:RXHASH1_1.DataOut
r_HASH1[13] <= eth_register:RXHASH1_1.DataOut
r_HASH1[14] <= eth_register:RXHASH1_1.DataOut
r_HASH1[15] <= eth_register:RXHASH1_1.DataOut
r_HASH1[16] <= eth_register:RXHASH1_2.DataOut
r_HASH1[17] <= eth_register:RXHASH1_2.DataOut
r_HASH1[18] <= eth_register:RXHASH1_2.DataOut
r_HASH1[19] <= eth_register:RXHASH1_2.DataOut
r_HASH1[20] <= eth_register:RXHASH1_2.DataOut
r_HASH1[21] <= eth_register:RXHASH1_2.DataOut
r_HASH1[22] <= eth_register:RXHASH1_2.DataOut
r_HASH1[23] <= eth_register:RXHASH1_2.DataOut
r_HASH1[24] <= eth_register:RXHASH1_3.DataOut
r_HASH1[25] <= eth_register:RXHASH1_3.DataOut
r_HASH1[26] <= eth_register:RXHASH1_3.DataOut
r_HASH1[27] <= eth_register:RXHASH1_3.DataOut
r_HASH1[28] <= eth_register:RXHASH1_3.DataOut
r_HASH1[29] <= eth_register:RXHASH1_3.DataOut
r_HASH1[30] <= eth_register:RXHASH1_3.DataOut
r_HASH1[31] <= eth_register:RXHASH1_3.DataOut
r_TxPauseTV[0] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[1] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[2] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[3] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[4] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[5] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[6] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[7] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[8] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[9] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[10] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[11] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[12] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[13] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[14] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[15] <= eth_register:TXCTRL_1.DataOut
r_TxPauseRq <= eth_register:TXCTRL_2.DataOut
RstTxPauseRq => RstTxPauseRq.IN1
TxCtrlEndFrm => always1.IN0
StartTxDone => always1.IN1
TxClk => ResetTxCIrq_sync2.CLK
TxClk => SetTxCIrq_txclk.CLK
RxClk => ResetRxCIrq_sync3.CLK
RxClk => ResetRxCIrq_sync2.CLK
RxClk => ResetRxCIrq_sync1.CLK
RxClk => SetRxCIrq_rxclk.CLK
SetPauseTimer => always8.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MODER_2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:INT_MASK_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGT_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:IPGR2_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:PACKETLEN_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:COLLCONF_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:CTRLMODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIMODER_1
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND0
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND1
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIICOMMAND2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIADDRESS_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIITX_DATA_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MIIRX_DATA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Clk => DataOut[8]~reg0.CLK
Clk => DataOut[9]~reg0.CLK
Clk => DataOut[10]~reg0.CLK
Clk => DataOut[11]~reg0.CLK
Clk => DataOut[12]~reg0.CLK
Clk => DataOut[13]~reg0.CLK
Clk => DataOut[14]~reg0.CLK
Clk => DataOut[15]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
Reset => DataOut[8]~reg0.ACLR
Reset => DataOut[9]~reg0.ACLR
Reset => DataOut[10]~reg0.ACLR
Reset => DataOut[11]~reg0.ACLR
Reset => DataOut[12]~reg0.ACLR
Reset => DataOut[13]~reg0.ACLR
Reset => DataOut[14]~reg0.ACLR
Reset => DataOut[15]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH0_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:RXHASH1_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_registers:ethreg1|eth_register:TXCTRL_2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1
MTxClk => MTxClk.IN2
MRxClk => MRxClk.IN1
TxReset => TxReset.IN2
RxReset => RxReset.IN1
TPauseRq => TPauseRq.IN1
TxDataIn[0] => TxDataOut.DATAA
TxDataIn[1] => TxDataOut.DATAA
TxDataIn[2] => TxDataOut.DATAA
TxDataIn[3] => TxDataOut.DATAA
TxDataIn[4] => TxDataOut.DATAA
TxDataIn[5] => TxDataOut.DATAA
TxDataIn[6] => TxDataOut.DATAA
TxDataIn[7] => TxDataOut.DATAA
TxStartFrmIn => TxStartFrmIn.IN1
TxUsedDataIn => TxUsedDataIn.IN1
TxEndFrmIn => TxEndFrmOut.DATAA
TxDoneIn => TxDoneIn.IN2
TxAbortIn => TxAbortIn.IN2
RxData[0] => RxData[0].IN1
RxData[1] => RxData[1].IN1
RxData[2] => RxData[2].IN1
RxData[3] => RxData[3].IN1
RxData[4] => RxData[4].IN1
RxData[5] => RxData[5].IN1
RxData[6] => RxData[6].IN1
RxData[7] => RxData[7].IN1
RxValid => RxValid.IN1
RxStartFrm => RxStartFrm.IN1
RxEndFrm => RxEndFrm.IN1
ReceiveEnd => ReceiveEnd.IN1
ReceivedPacketGood => ReceivedPacketGood.IN1
ReceivedLengthOK => ReceivedLengthOK.IN1
TxFlow => TxFlow.IN1
RxFlow => RxFlow.IN1
DlyCrcEn => DlyCrcEn.IN2
TxPauseTV[0] => TxPauseTV[0].IN1
TxPauseTV[1] => TxPauseTV[1].IN1
TxPauseTV[2] => TxPauseTV[2].IN1
TxPauseTV[3] => TxPauseTV[3].IN1
TxPauseTV[4] => TxPauseTV[4].IN1
TxPauseTV[5] => TxPauseTV[5].IN1
TxPauseTV[6] => TxPauseTV[6].IN1
TxPauseTV[7] => TxPauseTV[7].IN1
TxPauseTV[8] => TxPauseTV[8].IN1
TxPauseTV[9] => TxPauseTV[9].IN1
TxPauseTV[10] => TxPauseTV[10].IN1
TxPauseTV[11] => TxPauseTV[11].IN1
TxPauseTV[12] => TxPauseTV[12].IN1
TxPauseTV[13] => TxPauseTV[13].IN1
TxPauseTV[14] => TxPauseTV[14].IN1
TxPauseTV[15] => TxPauseTV[15].IN1
MAC[0] => MAC[0].IN2
MAC[1] => MAC[1].IN2
MAC[2] => MAC[2].IN2
MAC[3] => MAC[3].IN2
MAC[4] => MAC[4].IN2
MAC[5] => MAC[5].IN2
MAC[6] => MAC[6].IN2
MAC[7] => MAC[7].IN2
MAC[8] => MAC[8].IN2
MAC[9] => MAC[9].IN2
MAC[10] => MAC[10].IN2
MAC[11] => MAC[11].IN2
MAC[12] => MAC[12].IN2
MAC[13] => MAC[13].IN2
MAC[14] => MAC[14].IN2
MAC[15] => MAC[15].IN2
MAC[16] => MAC[16].IN2
MAC[17] => MAC[17].IN2
MAC[18] => MAC[18].IN2
MAC[19] => MAC[19].IN2
MAC[20] => MAC[20].IN2
MAC[21] => MAC[21].IN2
MAC[22] => MAC[22].IN2
MAC[23] => MAC[23].IN2
MAC[24] => MAC[24].IN2
MAC[25] => MAC[25].IN2
MAC[26] => MAC[26].IN2
MAC[27] => MAC[27].IN2
MAC[28] => MAC[28].IN2
MAC[29] => MAC[29].IN2
MAC[30] => MAC[30].IN2
MAC[31] => MAC[31].IN2
MAC[32] => MAC[32].IN2
MAC[33] => MAC[33].IN2
MAC[34] => MAC[34].IN2
MAC[35] => MAC[35].IN2
MAC[36] => MAC[36].IN2
MAC[37] => MAC[37].IN2
MAC[38] => MAC[38].IN2
MAC[39] => MAC[39].IN2
MAC[40] => MAC[40].IN2
MAC[41] => MAC[41].IN2
MAC[42] => MAC[42].IN2
MAC[43] => MAC[43].IN2
MAC[44] => MAC[44].IN2
MAC[45] => MAC[45].IN2
MAC[46] => MAC[46].IN2
MAC[47] => MAC[47].IN2
PadIn => PadOut.IN1
PadOut <= PadOut.DB_MAX_OUTPUT_PORT_TYPE
CrcEnIn => CrcEnOut.IN1
CrcEnOut <= CrcEnOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[0] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[1] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[2] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[3] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[4] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[5] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[6] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[7] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxStartFrmOut <= TxStartFrmOut.DB_MAX_OUTPUT_PORT_TYPE
TxEndFrmOut <= TxEndFrmOut.DB_MAX_OUTPUT_PORT_TYPE
TxDoneOut <= TxDoneOut.DB_MAX_OUTPUT_PORT_TYPE
TxAbortOut <= TxAbortOut.DB_MAX_OUTPUT_PORT_TYPE
TxUsedDataOut <= TxUsedDataOut.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= eth_transmitcontrol:transmitcontrol1.WillSendControlFrame
TxCtrlEndFrm <= eth_transmitcontrol:transmitcontrol1.TxCtrlEndFrm
ReceivedPauseFrm <= eth_receivecontrol:receivecontrol1.ReceivedPauseFrm
ControlFrmAddressOK <= eth_receivecontrol:receivecontrol1.AddressOK
SetPauseTimer <= eth_receivecontrol:receivecontrol1.SetPauseTimer
r_PassAll => r_PassAll.IN1
RxStatusWriteLatched_sync2 => RxStatusWriteLatched_sync2.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
MTxClk => Pause~reg0.CLK
MTxClk => PauseTimerEq0_sync2.CLK
MTxClk => PauseTimerEq0_sync1.CLK
MRxClk => ReceivedPauseFrm~reg0.CLK
MRxClk => SlotTimer[0].CLK
MRxClk => SlotTimer[1].CLK
MRxClk => SlotTimer[2].CLK
MRxClk => SlotTimer[3].CLK
MRxClk => SlotTimer[4].CLK
MRxClk => SlotTimer[5].CLK
MRxClk => Divider2.CLK
MRxClk => PauseTimer[0].CLK
MRxClk => PauseTimer[1].CLK
MRxClk => PauseTimer[2].CLK
MRxClk => PauseTimer[3].CLK
MRxClk => PauseTimer[4].CLK
MRxClk => PauseTimer[5].CLK
MRxClk => PauseTimer[6].CLK
MRxClk => PauseTimer[7].CLK
MRxClk => PauseTimer[8].CLK
MRxClk => PauseTimer[9].CLK
MRxClk => PauseTimer[10].CLK
MRxClk => PauseTimer[11].CLK
MRxClk => PauseTimer[12].CLK
MRxClk => PauseTimer[13].CLK
MRxClk => PauseTimer[14].CLK
MRxClk => PauseTimer[15].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => DlyCrcCnt[0].CLK
MRxClk => DlyCrcCnt[1].CLK
MRxClk => DlyCrcCnt[2].CLK
MRxClk => LatchedTimerValue[0].CLK
MRxClk => LatchedTimerValue[1].CLK
MRxClk => LatchedTimerValue[2].CLK
MRxClk => LatchedTimerValue[3].CLK
MRxClk => LatchedTimerValue[4].CLK
MRxClk => LatchedTimerValue[5].CLK
MRxClk => LatchedTimerValue[6].CLK
MRxClk => LatchedTimerValue[7].CLK
MRxClk => LatchedTimerValue[8].CLK
MRxClk => LatchedTimerValue[9].CLK
MRxClk => LatchedTimerValue[10].CLK
MRxClk => LatchedTimerValue[11].CLK
MRxClk => LatchedTimerValue[12].CLK
MRxClk => LatchedTimerValue[13].CLK
MRxClk => LatchedTimerValue[14].CLK
MRxClk => LatchedTimerValue[15].CLK
MRxClk => DetectionWindow.CLK
MRxClk => AssembledTimerValue[0].CLK
MRxClk => AssembledTimerValue[1].CLK
MRxClk => AssembledTimerValue[2].CLK
MRxClk => AssembledTimerValue[3].CLK
MRxClk => AssembledTimerValue[4].CLK
MRxClk => AssembledTimerValue[5].CLK
MRxClk => AssembledTimerValue[6].CLK
MRxClk => AssembledTimerValue[7].CLK
MRxClk => AssembledTimerValue[8].CLK
MRxClk => AssembledTimerValue[9].CLK
MRxClk => AssembledTimerValue[10].CLK
MRxClk => AssembledTimerValue[11].CLK
MRxClk => AssembledTimerValue[12].CLK
MRxClk => AssembledTimerValue[13].CLK
MRxClk => AssembledTimerValue[14].CLK
MRxClk => AssembledTimerValue[15].CLK
MRxClk => ReceivedPauseFrmWAddr.CLK
MRxClk => OpCodeOK.CLK
MRxClk => TypeLengthOK.CLK
MRxClk => AddressOK~reg0.CLK
TxReset => Pause~reg0.ACLR
TxReset => PauseTimerEq0_sync2.PRESET
TxReset => PauseTimerEq0_sync1.PRESET
RxReset => ReceivedPauseFrm~reg0.ACLR
RxReset => SlotTimer[0].ACLR
RxReset => SlotTimer[1].ACLR
RxReset => SlotTimer[2].ACLR
RxReset => SlotTimer[3].ACLR
RxReset => SlotTimer[4].ACLR
RxReset => SlotTimer[5].ACLR
RxReset => Divider2.ACLR
RxReset => PauseTimer[0].ACLR
RxReset => PauseTimer[1].ACLR
RxReset => PauseTimer[2].ACLR
RxReset => PauseTimer[3].ACLR
RxReset => PauseTimer[4].ACLR
RxReset => PauseTimer[5].ACLR
RxReset => PauseTimer[6].ACLR
RxReset => PauseTimer[7].ACLR
RxReset => PauseTimer[8].ACLR
RxReset => PauseTimer[9].ACLR
RxReset => PauseTimer[10].ACLR
RxReset => PauseTimer[11].ACLR
RxReset => PauseTimer[12].ACLR
RxReset => PauseTimer[13].ACLR
RxReset => PauseTimer[14].ACLR
RxReset => PauseTimer[15].ACLR
RxReset => ByteCnt[0].ACLR
RxReset => ByteCnt[1].ACLR
RxReset => ByteCnt[2].ACLR
RxReset => ByteCnt[3].ACLR
RxReset => ByteCnt[4].ACLR
RxReset => DlyCrcCnt[0].ACLR
RxReset => DlyCrcCnt[1].ACLR
RxReset => DlyCrcCnt[2].ACLR
RxReset => LatchedTimerValue[0].ACLR
RxReset => LatchedTimerValue[1].ACLR
RxReset => LatchedTimerValue[2].ACLR
RxReset => LatchedTimerValue[3].ACLR
RxReset => LatchedTimerValue[4].ACLR
RxReset => LatchedTimerValue[5].ACLR
RxReset => LatchedTimerValue[6].ACLR
RxReset => LatchedTimerValue[7].ACLR
RxReset => LatchedTimerValue[8].ACLR
RxReset => LatchedTimerValue[9].ACLR
RxReset => LatchedTimerValue[10].ACLR
RxReset => LatchedTimerValue[11].ACLR
RxReset => LatchedTimerValue[12].ACLR
RxReset => LatchedTimerValue[13].ACLR
RxReset => LatchedTimerValue[14].ACLR
RxReset => LatchedTimerValue[15].ACLR
RxReset => DetectionWindow.PRESET
RxReset => AssembledTimerValue[0].ACLR
RxReset => AssembledTimerValue[1].ACLR
RxReset => AssembledTimerValue[2].ACLR
RxReset => AssembledTimerValue[3].ACLR
RxReset => AssembledTimerValue[4].ACLR
RxReset => AssembledTimerValue[5].ACLR
RxReset => AssembledTimerValue[6].ACLR
RxReset => AssembledTimerValue[7].ACLR
RxReset => AssembledTimerValue[8].ACLR
RxReset => AssembledTimerValue[9].ACLR
RxReset => AssembledTimerValue[10].ACLR
RxReset => AssembledTimerValue[11].ACLR
RxReset => AssembledTimerValue[12].ACLR
RxReset => AssembledTimerValue[13].ACLR
RxReset => AssembledTimerValue[14].ACLR
RxReset => AssembledTimerValue[15].ACLR
RxReset => ReceivedPauseFrmWAddr.ACLR
RxReset => OpCodeOK.ACLR
RxReset => TypeLengthOK.ACLR
RxReset => AddressOK~reg0.ACLR
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxData[0] => Equal0.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[0] => Equal7.IN7
RxData[0] => Equal9.IN7
RxData[0] => AssembledTimerValue.DATAB
RxData[0] => AssembledTimerValue.DATAB
RxData[0] => Equal1.IN6
RxData[0] => Equal3.IN4
RxData[0] => Equal6.IN7
RxData[0] => Equal8.IN7
RxData[0] => Equal10.IN5
RxData[0] => Equal11.IN6
RxData[1] => Equal0.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[1] => Equal7.IN6
RxData[1] => Equal9.IN6
RxData[1] => AssembledTimerValue.DATAB
RxData[1] => AssembledTimerValue.DATAB
RxData[1] => Equal1.IN5
RxData[1] => Equal3.IN7
RxData[1] => Equal6.IN6
RxData[1] => Equal8.IN6
RxData[1] => Equal10.IN4
RxData[1] => Equal11.IN5
RxData[2] => Equal0.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[2] => Equal7.IN5
RxData[2] => Equal9.IN5
RxData[2] => AssembledTimerValue.DATAB
RxData[2] => AssembledTimerValue.DATAB
RxData[2] => Equal1.IN4
RxData[2] => Equal3.IN3
RxData[2] => Equal6.IN5
RxData[2] => Equal8.IN5
RxData[2] => Equal10.IN3
RxData[2] => Equal11.IN4
RxData[3] => Equal0.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[3] => Equal7.IN4
RxData[3] => Equal9.IN4
RxData[3] => AssembledTimerValue.DATAB
RxData[3] => AssembledTimerValue.DATAB
RxData[3] => Equal1.IN3
RxData[3] => Equal3.IN2
RxData[3] => Equal6.IN4
RxData[3] => Equal8.IN4
RxData[3] => Equal10.IN7
RxData[3] => Equal11.IN7
RxData[4] => Equal0.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[4] => Equal7.IN3
RxData[4] => Equal9.IN3
RxData[4] => AssembledTimerValue.DATAB
RxData[4] => AssembledTimerValue.DATAB
RxData[4] => Equal1.IN2
RxData[4] => Equal3.IN1
RxData[4] => Equal6.IN3
RxData[4] => Equal8.IN3
RxData[4] => Equal10.IN2
RxData[4] => Equal11.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[5] => Equal7.IN2
RxData[5] => Equal9.IN2
RxData[5] => AssembledTimerValue.DATAB
RxData[5] => AssembledTimerValue.DATAB
RxData[5] => Equal1.IN1
RxData[5] => Equal3.IN0
RxData[5] => Equal6.IN2
RxData[5] => Equal8.IN2
RxData[5] => Equal10.IN1
RxData[5] => Equal11.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[6] => Equal7.IN1
RxData[6] => Equal9.IN1
RxData[6] => AssembledTimerValue.DATAB
RxData[6] => AssembledTimerValue.DATAB
RxData[6] => Equal1.IN0
RxData[6] => Equal3.IN6
RxData[6] => Equal6.IN1
RxData[6] => Equal8.IN1
RxData[6] => Equal10.IN0
RxData[6] => Equal11.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
RxData[7] => Equal7.IN0
RxData[7] => Equal9.IN0
RxData[7] => AssembledTimerValue.DATAB
RxData[7] => AssembledTimerValue.DATAB
RxData[7] => Equal1.IN7
RxData[7] => Equal3.IN5
RxData[7] => Equal6.IN0
RxData[7] => Equal8.IN0
RxData[7] => Equal10.IN6
RxData[7] => Equal11.IN0
RxValid => always7.IN0
RxValid => always7.IN0
RxValid => IncrementByteCnt.IN1
RxValid => ByteCntEq0.IN1
RxValid => ByteCntEq1.IN1
RxValid => ByteCntEq2.IN1
RxValid => ByteCntEq3.IN1
RxValid => ByteCntEq4.IN1
RxValid => ByteCntEq5.IN1
RxValid => ByteCntEq12.IN1
RxValid => ByteCntEq13.IN1
RxValid => ByteCntEq14.IN1
RxValid => ByteCntEq15.IN1
RxValid => ByteCntEq16.IN1
RxValid => ByteCntEq17.IN1
RxValid => ByteCntEq18.IN1
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => always7.IN1
RxEndFrm => always7.IN1
RxFlow => SetPauseTimer.IN1
RxFlow => Pause.IN1
RxFlow => always12.IN1
RxFlow => IncrementSlotTimer.IN1
ReceiveEnd => AddressOK.OUTPUTSELECT
ReceiveEnd => TypeLengthOK.OUTPUTSELECT
ReceiveEnd => ReceivedPauseFrmWAddr.OUTPUTSELECT
ReceiveEnd => DetectionWindow.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => SetPauseTimer.IN1
MAC[0] => Equal9.IN15
MAC[1] => Equal9.IN14
MAC[2] => Equal9.IN13
MAC[3] => Equal9.IN12
MAC[4] => Equal9.IN11
MAC[5] => Equal9.IN10
MAC[6] => Equal9.IN9
MAC[7] => Equal9.IN8
MAC[8] => Equal7.IN15
MAC[9] => Equal7.IN14
MAC[10] => Equal7.IN13
MAC[11] => Equal7.IN12
MAC[12] => Equal7.IN11
MAC[13] => Equal7.IN10
MAC[14] => Equal7.IN9
MAC[15] => Equal7.IN8
MAC[16] => Equal5.IN15
MAC[17] => Equal5.IN14
MAC[18] => Equal5.IN13
MAC[19] => Equal5.IN12
MAC[20] => Equal5.IN11
MAC[21] => Equal5.IN10
MAC[22] => Equal5.IN9
MAC[23] => Equal5.IN8
MAC[24] => Equal4.IN15
MAC[25] => Equal4.IN14
MAC[26] => Equal4.IN13
MAC[27] => Equal4.IN12
MAC[28] => Equal4.IN11
MAC[29] => Equal4.IN10
MAC[30] => Equal4.IN9
MAC[31] => Equal4.IN8
MAC[32] => Equal2.IN15
MAC[33] => Equal2.IN14
MAC[34] => Equal2.IN13
MAC[35] => Equal2.IN12
MAC[36] => Equal2.IN11
MAC[37] => Equal2.IN10
MAC[38] => Equal2.IN9
MAC[39] => Equal2.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
DlyCrcEn => IncrementByteCnt.IN1
DlyCrcEn => IncrementByteCnt.IN1
TxDoneIn => always11.IN0
TxAbortIn => always11.IN1
TxStartFrmOut => always11.IN1
ReceivedLengthOK => SetPauseTimer.IN1
ReceivedPacketGood => SetPauseTimer.IN1
TxUsedDataOutDetected => always11.IN1
Pause <= Pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPauseFrm <= ReceivedPauseFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressOK <= AddressOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStatusWriteLatched_sync2 => always14.IN0
r_PassAll => always14.IN1
r_PassAll => always14.IN1
SetPauseTimer <= SetPauseTimer.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
MTxClk => ControlData[0]~reg0.CLK
MTxClk => ControlData[1]~reg0.CLK
MTxClk => ControlData[2]~reg0.CLK
MTxClk => ControlData[3]~reg0.CLK
MTxClk => ControlData[4]~reg0.CLK
MTxClk => ControlData[5]~reg0.CLK
MTxClk => ControlData[6]~reg0.CLK
MTxClk => ControlData[7]~reg0.CLK
MTxClk => ByteCnt[0].CLK
MTxClk => ByteCnt[1].CLK
MTxClk => ByteCnt[2].CLK
MTxClk => ByteCnt[3].CLK
MTxClk => ByteCnt[4].CLK
MTxClk => ByteCnt[5].CLK
MTxClk => DlyCrcCnt[0].CLK
MTxClk => DlyCrcCnt[1].CLK
MTxClk => DlyCrcCnt[2].CLK
MTxClk => DlyCrcCnt[3].CLK
MTxClk => TxCtrlStartFrm_q.CLK
MTxClk => ControlEnd_q.CLK
MTxClk => BlockTxDone~reg0.CLK
MTxClk => TxUsedDataIn_q.CLK
MTxClk => SendingCtrlFrm~reg0.CLK
MTxClk => CtrlMux~reg0.CLK
MTxClk => TxCtrlEndFrm~reg0.CLK
MTxClk => TxCtrlStartFrm~reg0.CLK
MTxClk => WillSendControlFrame~reg0.CLK
TxReset => ResetByteCnt.IN1
TxReset => ControlData[0]~reg0.ACLR
TxReset => ControlData[1]~reg0.ACLR
TxReset => ControlData[2]~reg0.ACLR
TxReset => ControlData[3]~reg0.ACLR
TxReset => ControlData[4]~reg0.ACLR
TxReset => ControlData[5]~reg0.ACLR
TxReset => ControlData[6]~reg0.ACLR
TxReset => ControlData[7]~reg0.ACLR
TxReset => ByteCnt[0].ACLR
TxReset => ByteCnt[1].ACLR
TxReset => ByteCnt[2].ACLR
TxReset => ByteCnt[3].ACLR
TxReset => ByteCnt[4].ACLR
TxReset => ByteCnt[5].ACLR
TxReset => DlyCrcCnt[0].ACLR
TxReset => DlyCrcCnt[1].ACLR
TxReset => DlyCrcCnt[2].ACLR
TxReset => DlyCrcCnt[3].ACLR
TxReset => BlockTxDone~reg0.ACLR
TxReset => TxUsedDataIn_q.ACLR
TxReset => SendingCtrlFrm~reg0.ACLR
TxReset => CtrlMux~reg0.ACLR
TxReset => TxCtrlEndFrm~reg0.ACLR
TxReset => TxCtrlStartFrm~reg0.ACLR
TxReset => WillSendControlFrame~reg0.ACLR
TxUsedDataIn => IncrementDlyCrcCnt.IN1
TxUsedDataIn => IncrementByteCnt.IN1
TxUsedDataIn => IncrementByteCntBy2.IN1
TxUsedDataIn => TxUsedDataIn_q.DATAIN
TxUsedDataIn => IncrementByteCnt.IN1
TxUsedDataOut => always1.IN1
TxDoneIn => always1.IN0
TxDoneIn => CtrlMux.OUTPUTSELECT
TxDoneIn => SendingCtrlFrm.OUTPUTSELECT
TxAbortIn => always1.IN1
TxStartFrmIn => always1.IN1
TxStartFrmIn => BlockTxDone.OUTPUTSELECT
TPauseRq => always0.IN0
TxUsedDataOutDetected => always1.IN1
TxFlow => always0.IN1
DlyCrcEn => always10.IN1
DlyCrcEn => EnableCnt.IN1
TxPauseTV[0] => Selector7.IN14
TxPauseTV[1] => Selector6.IN13
TxPauseTV[2] => Selector5.IN11
TxPauseTV[3] => Selector4.IN13
TxPauseTV[4] => Selector3.IN11
TxPauseTV[5] => Selector2.IN11
TxPauseTV[6] => Selector1.IN13
TxPauseTV[7] => Selector0.IN13
TxPauseTV[8] => Selector7.IN13
TxPauseTV[9] => Selector6.IN12
TxPauseTV[10] => Selector5.IN10
TxPauseTV[11] => Selector4.IN12
TxPauseTV[12] => Selector3.IN10
TxPauseTV[13] => Selector2.IN10
TxPauseTV[14] => Selector1.IN12
TxPauseTV[15] => Selector0.IN12
MAC[0] => Selector7.IN20
MAC[1] => Selector6.IN19
MAC[2] => Selector5.IN17
MAC[3] => Selector4.IN19
MAC[4] => Selector3.IN17
MAC[5] => Selector2.IN17
MAC[6] => Selector1.IN19
MAC[7] => Selector0.IN19
MAC[8] => Selector7.IN19
MAC[9] => Selector6.IN18
MAC[10] => Selector5.IN16
MAC[11] => Selector4.IN18
MAC[12] => Selector3.IN16
MAC[13] => Selector2.IN16
MAC[14] => Selector1.IN18
MAC[15] => Selector0.IN18
MAC[16] => Selector7.IN18
MAC[17] => Selector6.IN17
MAC[18] => Selector5.IN15
MAC[19] => Selector4.IN17
MAC[20] => Selector3.IN15
MAC[21] => Selector2.IN15
MAC[22] => Selector1.IN17
MAC[23] => Selector0.IN17
MAC[24] => Selector7.IN17
MAC[25] => Selector6.IN16
MAC[26] => Selector5.IN14
MAC[27] => Selector4.IN16
MAC[28] => Selector3.IN14
MAC[29] => Selector2.IN14
MAC[30] => Selector1.IN16
MAC[31] => Selector0.IN16
MAC[32] => Selector7.IN16
MAC[33] => Selector6.IN15
MAC[34] => Selector5.IN13
MAC[35] => Selector4.IN15
MAC[36] => Selector3.IN13
MAC[37] => Selector2.IN13
MAC[38] => Selector1.IN15
MAC[39] => Selector0.IN15
MAC[40] => Selector7.IN15
MAC[41] => Selector6.IN14
MAC[42] => Selector5.IN12
MAC[43] => Selector4.IN14
MAC[44] => Selector3.IN12
MAC[45] => Selector2.IN12
MAC[46] => Selector1.IN14
MAC[47] => Selector0.IN14
TxCtrlStartFrm <= TxCtrlStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxCtrlEndFrm <= TxCtrlEndFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
SendingCtrlFrm <= SendingCtrlFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
CtrlMux <= CtrlMux~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[0] <= ControlData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[1] <= ControlData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[2] <= ControlData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[3] <= ControlData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[4] <= ControlData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[5] <= ControlData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[6] <= ControlData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[7] <= ControlData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= WillSendControlFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlockTxDone <= BlockTxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1
MTxClk => MTxClk.IN4
Reset => Reset.IN4
TxStartFrm => TxStartFrm.IN2
TxEndFrm => TxEndFrm.IN1
TxUnderRun => TxUnderRun.IN1
TxData[0] => MTxD_d[0].DATAB
TxData[0] => Data_Crc.DATAB
TxData[1] => MTxD_d[1].DATAB
TxData[1] => Data_Crc.DATAB
TxData[2] => MTxD_d[2].DATAB
TxData[2] => Data_Crc.DATAB
TxData[3] => MTxD_d[3].DATAB
TxData[3] => Data_Crc.DATAB
TxData[4] => MTxD_d.DATAB
TxData[4] => Data_Crc.DATAB
TxData[5] => MTxD_d.DATAB
TxData[5] => Data_Crc.DATAB
TxData[6] => MTxD_d.DATAB
TxData[6] => Data_Crc.DATAB
TxData[7] => MTxD_d.DATAB
TxData[7] => Data_Crc.DATAB
CarrierSense => CarrierSense.IN1
Collision => Collision.IN1
Pad => Pad.IN1
CrcEn => CrcEn.IN1
FullD => FullD.IN1
HugEn => HugEn.IN1
DlyCrcEn => DlyCrcEn.IN1
MinFL[0] => MinFL[0].IN1
MinFL[1] => MinFL[1].IN1
MinFL[2] => MinFL[2].IN1
MinFL[3] => MinFL[3].IN1
MinFL[4] => MinFL[4].IN1
MinFL[5] => MinFL[5].IN1
MinFL[6] => MinFL[6].IN1
MinFL[7] => MinFL[7].IN1
MinFL[8] => MinFL[8].IN1
MinFL[9] => MinFL[9].IN1
MinFL[10] => MinFL[10].IN1
MinFL[11] => MinFL[11].IN1
MinFL[12] => MinFL[12].IN1
MinFL[13] => MinFL[13].IN1
MinFL[14] => MinFL[14].IN1
MinFL[15] => MinFL[15].IN1
MaxFL[0] => MaxFL[0].IN1
MaxFL[1] => MaxFL[1].IN1
MaxFL[2] => MaxFL[2].IN1
MaxFL[3] => MaxFL[3].IN1
MaxFL[4] => MaxFL[4].IN1
MaxFL[5] => MaxFL[5].IN1
MaxFL[6] => MaxFL[6].IN1
MaxFL[7] => MaxFL[7].IN1
MaxFL[8] => MaxFL[8].IN1
MaxFL[9] => MaxFL[9].IN1
MaxFL[10] => MaxFL[10].IN1
MaxFL[11] => MaxFL[11].IN1
MaxFL[12] => MaxFL[12].IN1
MaxFL[13] => MaxFL[13].IN1
MaxFL[14] => MaxFL[14].IN1
MaxFL[15] => MaxFL[15].IN1
IPGT[0] => IPGT[0].IN1
IPGT[1] => IPGT[1].IN1
IPGT[2] => IPGT[2].IN1
IPGT[3] => IPGT[3].IN1
IPGT[4] => IPGT[4].IN1
IPGT[5] => IPGT[5].IN1
IPGT[6] => IPGT[6].IN1
IPGR1[0] => IPGR1[0].IN1
IPGR1[1] => IPGR1[1].IN1
IPGR1[2] => IPGR1[2].IN1
IPGR1[3] => IPGR1[3].IN1
IPGR1[4] => IPGR1[4].IN1
IPGR1[5] => IPGR1[5].IN1
IPGR1[6] => IPGR1[6].IN1
IPGR2[0] => IPGR2[0].IN1
IPGR2[1] => IPGR2[1].IN1
IPGR2[2] => IPGR2[2].IN1
IPGR2[3] => IPGR2[3].IN1
IPGR2[4] => IPGR2[4].IN1
IPGR2[5] => IPGR2[5].IN1
IPGR2[6] => IPGR2[6].IN1
CollValid[0] => Equal0.IN5
CollValid[1] => Equal0.IN4
CollValid[2] => Equal0.IN3
CollValid[3] => Equal0.IN2
CollValid[4] => Equal0.IN1
CollValid[5] => Equal0.IN0
MaxRet[0] => Equal1.IN3
MaxRet[1] => Equal1.IN2
MaxRet[2] => Equal1.IN1
MaxRet[3] => Equal1.IN0
NoBckof => NoBckof.IN1
ExDfrEn => ExDfrEn.IN1
MTxD[0] <= MTxD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[1] <= MTxD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[2] <= MTxD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[3] <= MTxD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxEn <= MTxEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxErr <= MTxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone <= TxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxRetry <= TxRetry~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAbort <= TxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData <= TxUsedData~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillTransmit <= WillTransmit~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResetCollision <= MTxEn.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[0] <= RetryCnt[0].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[1] <= RetryCnt[1].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[2] <= RetryCnt[2].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[3] <= RetryCnt[3].DB_MAX_OUTPUT_PORT_TYPE
StartTxDone <= StartTxDone.DB_MAX_OUTPUT_PORT_TYPE
StartTxAbort <= StartTxAbort.DB_MAX_OUTPUT_PORT_TYPE
MaxCollisionOccured <= MaxCollisionOccured.DB_MAX_OUTPUT_PORT_TYPE
LateCollision <= LateCollision.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= eth_txstatem:txstatem1.DeferIndication
StatePreamble <= StatePreamble.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0].DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txcounters:txcounters1
StatePreamble => IncrementNibCnt.IN0
StatePreamble => ResetNibCnt.IN1
StateIPG => IncrementNibCnt.IN1
StateData[0] => WideOr0.IN0
StateData[1] => WideOr0.IN1
StateData[1] => IncrementByteCnt.IN1
StateData[1] => always2.IN1
StateData[1] => always2.IN1
StatePAD => IncrementNibCnt.IN1
StatePAD => IncrementByteCnt.IN0
StateFCS => IncrementNibCnt.IN1
StateFCS => IncrementByteCnt.IN1
StateJam => IncrementNibCnt.IN1
StateJam => ResetNibCnt.IN1
StateBackOff => IncrementNibCnt.IN1
StateBackOff => IncrementByteCnt.IN1
StateDefer => IncrementNibCnt.IN1
StateDefer => ResetNibCnt.IN1
StateIdle => ResetNibCnt.IN1
StateIdle => ResetByteCnt.IN0
StartDefer => ResetNibCnt.IN1
StartIPG => ResetNibCnt.IN1
StartFCS => ResetNibCnt.IN1
StartJam => ResetNibCnt.IN1
StartJam => always2.IN1
StartBackoff => ResetByteCnt.IN1
TxStartFrm => IncrementNibCnt.IN1
TxStartFrm => ResetByteCnt.IN1
TxStartFrm => ResetNibCnt.IN1
MTxClk => DlyCrcCnt[0]~reg0.CLK
MTxClk => DlyCrcCnt[1]~reg0.CLK
MTxClk => DlyCrcCnt[2]~reg0.CLK
MTxClk => ByteCnt[0]~reg0.CLK
MTxClk => ByteCnt[1]~reg0.CLK
MTxClk => ByteCnt[2]~reg0.CLK
MTxClk => ByteCnt[3]~reg0.CLK
MTxClk => ByteCnt[4]~reg0.CLK
MTxClk => ByteCnt[5]~reg0.CLK
MTxClk => ByteCnt[6]~reg0.CLK
MTxClk => ByteCnt[7]~reg0.CLK
MTxClk => ByteCnt[8]~reg0.CLK
MTxClk => ByteCnt[9]~reg0.CLK
MTxClk => ByteCnt[10]~reg0.CLK
MTxClk => ByteCnt[11]~reg0.CLK
MTxClk => ByteCnt[12]~reg0.CLK
MTxClk => ByteCnt[13]~reg0.CLK
MTxClk => ByteCnt[14]~reg0.CLK
MTxClk => ByteCnt[15]~reg0.CLK
MTxClk => NibCnt[0]~reg0.CLK
MTxClk => NibCnt[1]~reg0.CLK
MTxClk => NibCnt[2]~reg0.CLK
MTxClk => NibCnt[3]~reg0.CLK
MTxClk => NibCnt[4]~reg0.CLK
MTxClk => NibCnt[5]~reg0.CLK
MTxClk => NibCnt[6]~reg0.CLK
MTxClk => NibCnt[7]~reg0.CLK
MTxClk => NibCnt[8]~reg0.CLK
MTxClk => NibCnt[9]~reg0.CLK
MTxClk => NibCnt[10]~reg0.CLK
MTxClk => NibCnt[11]~reg0.CLK
MTxClk => NibCnt[12]~reg0.CLK
MTxClk => NibCnt[13]~reg0.CLK
MTxClk => NibCnt[14]~reg0.CLK
MTxClk => NibCnt[15]~reg0.CLK
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => ByteCnt[0]~reg0.ACLR
Reset => ByteCnt[1]~reg0.ACLR
Reset => ByteCnt[2]~reg0.ACLR
Reset => ByteCnt[3]~reg0.ACLR
Reset => ByteCnt[4]~reg0.ACLR
Reset => ByteCnt[5]~reg0.ACLR
Reset => ByteCnt[6]~reg0.ACLR
Reset => ByteCnt[7]~reg0.ACLR
Reset => ByteCnt[8]~reg0.ACLR
Reset => ByteCnt[9]~reg0.ACLR
Reset => ByteCnt[10]~reg0.ACLR
Reset => ByteCnt[11]~reg0.ACLR
Reset => ByteCnt[12]~reg0.ACLR
Reset => ByteCnt[13]~reg0.ACLR
Reset => ByteCnt[14]~reg0.ACLR
Reset => ByteCnt[15]~reg0.ACLR
Reset => NibCnt[0]~reg0.ACLR
Reset => NibCnt[1]~reg0.ACLR
Reset => NibCnt[2]~reg0.ACLR
Reset => NibCnt[3]~reg0.ACLR
Reset => NibCnt[4]~reg0.ACLR
Reset => NibCnt[5]~reg0.ACLR
Reset => NibCnt[6]~reg0.ACLR
Reset => NibCnt[7]~reg0.ACLR
Reset => NibCnt[8]~reg0.ACLR
Reset => NibCnt[9]~reg0.ACLR
Reset => NibCnt[10]~reg0.ACLR
Reset => NibCnt[11]~reg0.ACLR
Reset => NibCnt[12]~reg0.ACLR
Reset => NibCnt[13]~reg0.ACLR
Reset => NibCnt[14]~reg0.ACLR
Reset => NibCnt[15]~reg0.ACLR
MinFL[0] => Add2.IN62
MinFL[1] => Add2.IN61
MinFL[2] => Add1.IN28
MinFL[3] => Add1.IN27
MinFL[4] => Add1.IN26
MinFL[5] => Add1.IN25
MinFL[6] => Add1.IN24
MinFL[7] => Add1.IN23
MinFL[8] => Add1.IN22
MinFL[9] => Add1.IN21
MinFL[10] => Add1.IN20
MinFL[11] => Add1.IN19
MinFL[12] => Add1.IN18
MinFL[13] => Add1.IN17
MinFL[14] => Add1.IN16
MinFL[15] => Add1.IN15
MaxFL[0] => Equal1.IN15
MaxFL[1] => Equal1.IN14
MaxFL[2] => Equal1.IN13
MaxFL[3] => Equal1.IN12
MaxFL[4] => Equal1.IN11
MaxFL[5] => Equal1.IN10
MaxFL[6] => Equal1.IN9
MaxFL[7] => Equal1.IN8
MaxFL[8] => Equal1.IN7
MaxFL[9] => Equal1.IN6
MaxFL[10] => Equal1.IN5
MaxFL[11] => Equal1.IN4
MaxFL[12] => Equal1.IN3
MaxFL[13] => Equal1.IN2
MaxFL[14] => Equal1.IN1
MaxFL[15] => Equal1.IN0
HugEn => MaxFrame.IN1
ExDfrEn => ExcessiveDefer.IN1
PacketFinished_q => ResetByteCnt.IN1
PacketFinished_q => always2.IN1
DlyCrcEn => always2.IN1
StateSFD => always2.IN1
ByteCnt[0] <= ByteCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[1] <= ByteCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[2] <= ByteCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[3] <= ByteCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[4] <= ByteCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[5] <= ByteCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[6] <= ByteCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[7] <= ByteCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[8] <= ByteCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[9] <= ByteCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[10] <= ByteCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[11] <= ByteCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[12] <= ByteCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[13] <= ByteCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[14] <= ByteCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[15] <= ByteCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[0] <= NibCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[1] <= NibCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[2] <= NibCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[3] <= NibCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[4] <= NibCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[5] <= NibCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[6] <= NibCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[7] <= NibCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[8] <= NibCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[9] <= NibCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[10] <= NibCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[11] <= NibCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[12] <= NibCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[13] <= NibCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[14] <= NibCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[15] <= NibCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExcessiveDefer <= ExcessiveDefer.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq7 <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq15 <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
MaxFrame <= MaxFrame.DB_MAX_OUTPUT_PORT_TYPE
NibbleMinFl <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_txstatem:txstatem1
MTxClk => Rule1.CLK
MTxClk => StateDefer~reg0.CLK
MTxClk => StateBackOff~reg0.CLK
MTxClk => StateJam_q~reg0.CLK
MTxClk => StateJam~reg0.CLK
MTxClk => StateFCS~reg0.CLK
MTxClk => StatePAD~reg0.CLK
MTxClk => StateData[0]~reg0.CLK
MTxClk => StateData[1]~reg0.CLK
MTxClk => StatePreamble~reg0.CLK
MTxClk => StateIdle~reg0.CLK
MTxClk => StateIPG~reg0.CLK
Reset => Rule1.ACLR
Reset => StateDefer~reg0.PRESET
Reset => StateBackOff~reg0.ACLR
Reset => StateJam_q~reg0.ACLR
Reset => StateJam~reg0.ACLR
Reset => StateFCS~reg0.ACLR
Reset => StatePAD~reg0.ACLR
Reset => StateData[0]~reg0.ACLR
Reset => StateData[1]~reg0.ACLR
Reset => StatePreamble~reg0.ACLR
Reset => StateIdle~reg0.ACLR
Reset => StateIPG~reg0.ACLR
ExcessiveDefer => StartIPG.IN1
CarrierSense => StartDefer.IN1
CarrierSense => StartDefer.IN1
CarrierSense => StartPreamble.IN1
CarrierSense => StartIPG.IN1
NibCnt[0] => LessThan0.IN7
NibCnt[0] => LessThan1.IN7
NibCnt[0] => LessThan2.IN7
NibCnt[0] => Equal0.IN6
NibCnt[1] => LessThan0.IN6
NibCnt[1] => LessThan1.IN6
NibCnt[1] => LessThan2.IN6
NibCnt[1] => Equal0.IN5
NibCnt[2] => LessThan0.IN5
NibCnt[2] => LessThan1.IN5
NibCnt[2] => LessThan2.IN5
NibCnt[2] => Equal0.IN4
NibCnt[3] => LessThan0.IN4
NibCnt[3] => LessThan1.IN4
NibCnt[3] => LessThan2.IN4
NibCnt[3] => Equal0.IN3
NibCnt[4] => LessThan0.IN3
NibCnt[4] => LessThan1.IN3
NibCnt[4] => LessThan2.IN3
NibCnt[4] => Equal0.IN2
NibCnt[5] => LessThan0.IN2
NibCnt[5] => LessThan1.IN2
NibCnt[5] => LessThan2.IN2
NibCnt[5] => Equal0.IN1
NibCnt[6] => LessThan0.IN1
NibCnt[6] => LessThan1.IN1
NibCnt[6] => LessThan2.IN1
NibCnt[6] => Equal0.IN0
IPGT[0] => LessThan0.IN14
IPGT[1] => LessThan0.IN13
IPGT[2] => LessThan0.IN12
IPGT[3] => LessThan0.IN11
IPGT[4] => LessThan0.IN10
IPGT[5] => LessThan0.IN9
IPGT[6] => LessThan0.IN8
IPGR1[0] => LessThan2.IN14
IPGR1[1] => LessThan2.IN13
IPGR1[2] => LessThan2.IN12
IPGR1[3] => LessThan2.IN11
IPGR1[4] => LessThan2.IN10
IPGR1[5] => LessThan2.IN9
IPGR1[6] => LessThan2.IN8
IPGR2[0] => LessThan1.IN14
IPGR2[0] => Equal0.IN13
IPGR2[1] => LessThan1.IN13
IPGR2[1] => Equal0.IN12
IPGR2[2] => LessThan1.IN12
IPGR2[2] => Equal0.IN11
IPGR2[3] => LessThan1.IN11
IPGR2[3] => Equal0.IN10
IPGR2[4] => LessThan1.IN10
IPGR2[4] => Equal0.IN9
IPGR2[5] => LessThan1.IN9
IPGR2[5] => Equal0.IN8
IPGR2[6] => LessThan1.IN8
IPGR2[6] => Equal0.IN7
FullD => always1.IN1
TxStartFrm => StartPreamble.IN1
TxEndFrm => StartPAD.IN1
TxEndFrm => StartData.IN1
TxUnderRun => StartDefer.IN0
TxUnderRun => StartData.IN1
Collision => StartJam.IN0
Collision => StartData.IN1
Collision => StartData.IN1
Collision => StartPAD.IN1
Collision => StartFCS.IN1
UnderRun => StartJam.IN1
StartTxDone => StartDefer.IN1
TooBig => StartDefer.IN1
NibCntEq7 => StartBackoff.IN1
NibCntEq7 => StartDefer.IN1
NibCntEq15 => StartJam.IN1
MaxFrame => StartData.IN1
Pad => StartPAD.IN1
Pad => StartFCS.IN0
Pad => StartFCS.IN1
CrcEn => StartFCS.IN1
CrcEn => StartFCS.IN1
NibbleMinFl => StartFCS.IN1
NibbleMinFl => StartFCS.IN1
NibbleMinFl => StartPAD.IN1
RandomEq0 => StartDefer.IN0
RandomEq0 => StartBackoff.IN1
ColWindow => StartBackoff.IN1
ColWindow => StartDefer.IN1
RetryMax => StartDefer.IN1
RetryMax => StartBackoff.IN1
NoBckof => StartDefer.IN1
NoBckof => StartBackoff.IN1
RandomEqByteCnt => StartDefer.IN1
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateIPG <= StateIPG~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePAD <= StatePAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateFCS <= StateFCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam <= StateJam~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam_q <= StateJam_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateBackOff <= StateBackOff~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDefer <= StateDefer~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartFCS <= StartFCS.DB_MAX_OUTPUT_PORT_TYPE
StartJam <= StartJam.DB_MAX_OUTPUT_PORT_TYPE
StartBackoff <= StartBackoff.DB_MAX_OUTPUT_PORT_TYPE
StartDefer <= StartDefer.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= StartDefer.DB_MAX_OUTPUT_PORT_TYPE
StartPreamble <= StartPreamble.DB_MAX_OUTPUT_PORT_TYPE
StartData[0] <= StartData.DB_MAX_OUTPUT_PORT_TYPE
StartData[1] <= StartData.DB_MAX_OUTPUT_PORT_TYPE
StartIPG <= StartIPG.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_crc:txcrc
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN0
Data[0] => CrcNext.IN0
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[2] => CrcNext.IN1
Data[2] => CrcNext.IN0
Data[2] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Enable => CrcNext[1].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext[2].IN1
Enable => CrcNext[3].IN1
Enable => CrcNext.IN1
Enable => CrcNext[0].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_txethmac:txethmac1|eth_random:random1
MTxClk => RandomLatched[0].CLK
MTxClk => RandomLatched[1].CLK
MTxClk => RandomLatched[2].CLK
MTxClk => RandomLatched[3].CLK
MTxClk => RandomLatched[4].CLK
MTxClk => RandomLatched[5].CLK
MTxClk => RandomLatched[6].CLK
MTxClk => RandomLatched[7].CLK
MTxClk => RandomLatched[8].CLK
MTxClk => RandomLatched[9].CLK
MTxClk => x[0].CLK
MTxClk => x[1].CLK
MTxClk => x[2].CLK
MTxClk => x[3].CLK
MTxClk => x[4].CLK
MTxClk => x[5].CLK
MTxClk => x[6].CLK
MTxClk => x[7].CLK
MTxClk => x[8].CLK
MTxClk => x[9].CLK
Reset => RandomLatched[0].ACLR
Reset => RandomLatched[1].ACLR
Reset => RandomLatched[2].ACLR
Reset => RandomLatched[3].ACLR
Reset => RandomLatched[4].ACLR
Reset => RandomLatched[5].ACLR
Reset => RandomLatched[6].ACLR
Reset => RandomLatched[7].ACLR
Reset => RandomLatched[8].ACLR
Reset => RandomLatched[9].ACLR
Reset => x[0].ACLR
Reset => x[1].ACLR
Reset => x[2].ACLR
Reset => x[3].ACLR
Reset => x[4].ACLR
Reset => x[5].ACLR
Reset => x[6].ACLR
Reset => x[7].ACLR
Reset => x[8].ACLR
Reset => x[9].ACLR
StateJam => always1.IN0
StateJam_q => always1.IN1
RetryCnt[0] => LessThan0.IN8
RetryCnt[0] => LessThan1.IN8
RetryCnt[0] => LessThan2.IN8
RetryCnt[0] => LessThan3.IN8
RetryCnt[0] => LessThan4.IN8
RetryCnt[0] => LessThan5.IN8
RetryCnt[0] => LessThan6.IN8
RetryCnt[0] => LessThan7.IN8
RetryCnt[0] => LessThan8.IN8
RetryCnt[1] => LessThan0.IN7
RetryCnt[1] => LessThan1.IN7
RetryCnt[1] => LessThan2.IN7
RetryCnt[1] => LessThan3.IN7
RetryCnt[1] => LessThan4.IN7
RetryCnt[1] => LessThan5.IN7
RetryCnt[1] => LessThan6.IN7
RetryCnt[1] => LessThan7.IN7
RetryCnt[1] => LessThan8.IN7
RetryCnt[2] => LessThan0.IN6
RetryCnt[2] => LessThan1.IN6
RetryCnt[2] => LessThan2.IN6
RetryCnt[2] => LessThan3.IN6
RetryCnt[2] => LessThan4.IN6
RetryCnt[2] => LessThan5.IN6
RetryCnt[2] => LessThan6.IN6
RetryCnt[2] => LessThan7.IN6
RetryCnt[2] => LessThan8.IN6
RetryCnt[3] => LessThan0.IN5
RetryCnt[3] => LessThan1.IN5
RetryCnt[3] => LessThan2.IN5
RetryCnt[3] => LessThan3.IN5
RetryCnt[3] => LessThan4.IN5
RetryCnt[3] => LessThan5.IN5
RetryCnt[3] => LessThan6.IN5
RetryCnt[3] => LessThan7.IN5
RetryCnt[3] => LessThan8.IN5
NibCnt[0] => WideAnd0.IN0
NibCnt[1] => WideAnd0.IN1
NibCnt[2] => WideAnd0.IN2
NibCnt[3] => WideAnd0.IN3
NibCnt[4] => WideAnd0.IN4
NibCnt[5] => WideAnd0.IN5
NibCnt[6] => WideAnd0.IN6
NibCnt[7] => ~NO_FANOUT~
NibCnt[8] => ~NO_FANOUT~
NibCnt[9] => ~NO_FANOUT~
NibCnt[10] => ~NO_FANOUT~
NibCnt[11] => ~NO_FANOUT~
NibCnt[12] => ~NO_FANOUT~
NibCnt[13] => ~NO_FANOUT~
NibCnt[14] => ~NO_FANOUT~
NibCnt[15] => ~NO_FANOUT~
ByteCnt[0] => Equal1.IN9
ByteCnt[1] => Equal1.IN8
ByteCnt[2] => Equal1.IN7
ByteCnt[3] => Equal1.IN6
ByteCnt[4] => Equal1.IN5
ByteCnt[5] => Equal1.IN4
ByteCnt[6] => Equal1.IN3
ByteCnt[7] => Equal1.IN2
ByteCnt[8] => Equal1.IN1
ByteCnt[9] => Equal1.IN0
RandomEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RandomEqByteCnt <= RandomEqByteCnt.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1
MRxClk => MRxClk.IN4
MRxDV => MRxDV.IN2
MRxD[0] => Data_Crc[3].IN1
MRxD[1] => Data_Crc[2].IN1
MRxD[2] => Data_Crc[1].IN1
MRxD[3] => Data_Crc[0].IN1
Reset => Reset.IN4
Transmitting => Transmitting.IN2
MaxFL[0] => MaxFL[0].IN1
MaxFL[1] => MaxFL[1].IN1
MaxFL[2] => MaxFL[2].IN1
MaxFL[3] => MaxFL[3].IN1
MaxFL[4] => MaxFL[4].IN1
MaxFL[5] => MaxFL[5].IN1
MaxFL[6] => MaxFL[6].IN1
MaxFL[7] => MaxFL[7].IN1
MaxFL[8] => MaxFL[8].IN1
MaxFL[9] => MaxFL[9].IN1
MaxFL[10] => MaxFL[10].IN1
MaxFL[11] => MaxFL[11].IN1
MaxFL[12] => MaxFL[12].IN1
MaxFL[13] => MaxFL[13].IN1
MaxFL[14] => MaxFL[14].IN1
MaxFL[15] => MaxFL[15].IN1
r_IFG => r_IFG.IN1
HugEn => HugEn.IN1
DlyCrcEn => DlyCrcEn.IN1
RxData[0] <= RxData[0].DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1].DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2].DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3].DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4].DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5].DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6].DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7].DB_MAX_OUTPUT_PORT_TYPE
RxValid <= RxValid~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStartFrm <= RxStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEndFrm <= RxEndFrm.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[0] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[1] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[2] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[3] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[4] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[5] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[6] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[7] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[8] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[9] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[10] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[11] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[12] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[13] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[14] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[15] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCntEq0 <= ByteCntEq0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= ByteCntGreat2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= eth_crc:crcrx.CrcError
StateIdle <= StateIdle.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0].DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1].DB_MAX_OUTPUT_PORT_TYPE
MAC[0] => MAC[0].IN1
MAC[1] => MAC[1].IN1
MAC[2] => MAC[2].IN1
MAC[3] => MAC[3].IN1
MAC[4] => MAC[4].IN1
MAC[5] => MAC[5].IN1
MAC[6] => MAC[6].IN1
MAC[7] => MAC[7].IN1
MAC[8] => MAC[8].IN1
MAC[9] => MAC[9].IN1
MAC[10] => MAC[10].IN1
MAC[11] => MAC[11].IN1
MAC[12] => MAC[12].IN1
MAC[13] => MAC[13].IN1
MAC[14] => MAC[14].IN1
MAC[15] => MAC[15].IN1
MAC[16] => MAC[16].IN1
MAC[17] => MAC[17].IN1
MAC[18] => MAC[18].IN1
MAC[19] => MAC[19].IN1
MAC[20] => MAC[20].IN1
MAC[21] => MAC[21].IN1
MAC[22] => MAC[22].IN1
MAC[23] => MAC[23].IN1
MAC[24] => MAC[24].IN1
MAC[25] => MAC[25].IN1
MAC[26] => MAC[26].IN1
MAC[27] => MAC[27].IN1
MAC[28] => MAC[28].IN1
MAC[29] => MAC[29].IN1
MAC[30] => MAC[30].IN1
MAC[31] => MAC[31].IN1
MAC[32] => MAC[32].IN1
MAC[33] => MAC[33].IN1
MAC[34] => MAC[34].IN1
MAC[35] => MAC[35].IN1
MAC[36] => MAC[36].IN1
MAC[37] => MAC[37].IN1
MAC[38] => MAC[38].IN1
MAC[39] => MAC[39].IN1
MAC[40] => MAC[40].IN1
MAC[41] => MAC[41].IN1
MAC[42] => MAC[42].IN1
MAC[43] => MAC[43].IN1
MAC[44] => MAC[44].IN1
MAC[45] => MAC[45].IN1
MAC[46] => MAC[46].IN1
MAC[47] => MAC[47].IN1
r_Pro => r_Pro.IN1
r_Bro => r_Bro.IN1
r_HASH0[0] => r_HASH0[0].IN1
r_HASH0[1] => r_HASH0[1].IN1
r_HASH0[2] => r_HASH0[2].IN1
r_HASH0[3] => r_HASH0[3].IN1
r_HASH0[4] => r_HASH0[4].IN1
r_HASH0[5] => r_HASH0[5].IN1
r_HASH0[6] => r_HASH0[6].IN1
r_HASH0[7] => r_HASH0[7].IN1
r_HASH0[8] => r_HASH0[8].IN1
r_HASH0[9] => r_HASH0[9].IN1
r_HASH0[10] => r_HASH0[10].IN1
r_HASH0[11] => r_HASH0[11].IN1
r_HASH0[12] => r_HASH0[12].IN1
r_HASH0[13] => r_HASH0[13].IN1
r_HASH0[14] => r_HASH0[14].IN1
r_HASH0[15] => r_HASH0[15].IN1
r_HASH0[16] => r_HASH0[16].IN1
r_HASH0[17] => r_HASH0[17].IN1
r_HASH0[18] => r_HASH0[18].IN1
r_HASH0[19] => r_HASH0[19].IN1
r_HASH0[20] => r_HASH0[20].IN1
r_HASH0[21] => r_HASH0[21].IN1
r_HASH0[22] => r_HASH0[22].IN1
r_HASH0[23] => r_HASH0[23].IN1
r_HASH0[24] => r_HASH0[24].IN1
r_HASH0[25] => r_HASH0[25].IN1
r_HASH0[26] => r_HASH0[26].IN1
r_HASH0[27] => r_HASH0[27].IN1
r_HASH0[28] => r_HASH0[28].IN1
r_HASH0[29] => r_HASH0[29].IN1
r_HASH0[30] => r_HASH0[30].IN1
r_HASH0[31] => r_HASH0[31].IN1
r_HASH1[0] => r_HASH1[0].IN1
r_HASH1[1] => r_HASH1[1].IN1
r_HASH1[2] => r_HASH1[2].IN1
r_HASH1[3] => r_HASH1[3].IN1
r_HASH1[4] => r_HASH1[4].IN1
r_HASH1[5] => r_HASH1[5].IN1
r_HASH1[6] => r_HASH1[6].IN1
r_HASH1[7] => r_HASH1[7].IN1
r_HASH1[8] => r_HASH1[8].IN1
r_HASH1[9] => r_HASH1[9].IN1
r_HASH1[10] => r_HASH1[10].IN1
r_HASH1[11] => r_HASH1[11].IN1
r_HASH1[12] => r_HASH1[12].IN1
r_HASH1[13] => r_HASH1[13].IN1
r_HASH1[14] => r_HASH1[14].IN1
r_HASH1[15] => r_HASH1[15].IN1
r_HASH1[16] => r_HASH1[16].IN1
r_HASH1[17] => r_HASH1[17].IN1
r_HASH1[18] => r_HASH1[18].IN1
r_HASH1[19] => r_HASH1[19].IN1
r_HASH1[20] => r_HASH1[20].IN1
r_HASH1[21] => r_HASH1[21].IN1
r_HASH1[22] => r_HASH1[22].IN1
r_HASH1[23] => r_HASH1[23].IN1
r_HASH1[24] => r_HASH1[24].IN1
r_HASH1[25] => r_HASH1[25].IN1
r_HASH1[26] => r_HASH1[26].IN1
r_HASH1[27] => r_HASH1[27].IN1
r_HASH1[28] => r_HASH1[28].IN1
r_HASH1[29] => r_HASH1[29].IN1
r_HASH1[30] => r_HASH1[30].IN1
r_HASH1[31] => r_HASH1[31].IN1
RxAbort <= eth_rxaddrcheck:rxaddrcheck1.RxAbort
AddressMiss <= eth_rxaddrcheck:rxaddrcheck1.AddressMiss
PassAll => PassAll.IN1
ControlFrmAddressOK => ControlFrmAddressOK.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
MRxClk => StateData1.CLK
MRxClk => StateData0.CLK
MRxClk => StateSFD~reg0.CLK
MRxClk => StatePreamble~reg0.CLK
MRxClk => StateDrop~reg0.CLK
MRxClk => StateIdle~reg0.CLK
Reset => StateData1.ACLR
Reset => StateData0.ACLR
Reset => StateSFD~reg0.ACLR
Reset => StatePreamble~reg0.ACLR
Reset => StateDrop~reg0.PRESET
Reset => StateIdle~reg0.ACLR
MRxDV => StartPreamble.IN0
MRxDV => StartSFD.IN0
MRxDV => StartData0.IN1
MRxDV => StartData1.IN1
MRxDV => StartDrop.IN1
MRxDV => StartIdle.IN1
ByteCntEq0 => ~NO_FANOUT~
ByteCntGreat2 => ~NO_FANOUT~
Transmitting => StartDrop.IN1
Transmitting => StartSFD.IN1
MRxDEq5 => StartSFD.IN1
MRxDEq5 => StartPreamble.IN1
MRxDEqD => StartData0.IN1
MRxDEqD => StartDrop.IN1
IFGCounterEq24 => StartData0.IN1
IFGCounterEq24 => StartDrop.IN1
ByteCntMaxFrame => StartDrop.IN1
ByteCntMaxFrame => StartData1.IN1
StateData[0] <= StateData0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData1.DB_MAX_OUTPUT_PORT_TYPE
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDrop <= StateDrop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
MRxClk => DlyCrcCnt[0]~reg0.CLK
MRxClk => DlyCrcCnt[1]~reg0.CLK
MRxClk => DlyCrcCnt[2]~reg0.CLK
MRxClk => DlyCrcCnt[3]~reg0.CLK
MRxClk => IFGCounter[0].CLK
MRxClk => IFGCounter[1].CLK
MRxClk => IFGCounter[2].CLK
MRxClk => IFGCounter[3].CLK
MRxClk => IFGCounter[4].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => ByteCnt[5].CLK
MRxClk => ByteCnt[6].CLK
MRxClk => ByteCnt[7].CLK
MRxClk => ByteCnt[8].CLK
MRxClk => ByteCnt[9].CLK
MRxClk => ByteCnt[10].CLK
MRxClk => ByteCnt[11].CLK
MRxClk => ByteCnt[12].CLK
MRxClk => ByteCnt[13].CLK
MRxClk => ByteCnt[14].CLK
MRxClk => ByteCnt[15].CLK
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => DlyCrcCnt[3]~reg0.ACLR
Reset => IFGCounter[0].ACLR
Reset => IFGCounter[1].ACLR
Reset => IFGCounter[2].ACLR
Reset => IFGCounter[3].ACLR
Reset => IFGCounter[4].ACLR
Reset => ByteCnt[0].ACLR
Reset => ByteCnt[1].ACLR
Reset => ByteCnt[2].ACLR
Reset => ByteCnt[3].ACLR
Reset => ByteCnt[4].ACLR
Reset => ByteCnt[5].ACLR
Reset => ByteCnt[6].ACLR
Reset => ByteCnt[7].ACLR
Reset => ByteCnt[8].ACLR
Reset => ByteCnt[9].ACLR
Reset => ByteCnt[10].ACLR
Reset => ByteCnt[11].ACLR
Reset => ByteCnt[12].ACLR
Reset => ByteCnt[13].ACLR
Reset => ByteCnt[14].ACLR
Reset => ByteCnt[15].ACLR
MRxDV => ResetByteCounter.IN1
MRxDV => IncrementByteCounter.IN1
MRxDV => ResetIFGCounter.IN0
StateIdle => IncrementByteCounter.IN0
StateIdle => IncrementIFGCounter.IN0
StateSFD => ResetByteCounter.IN0
StateSFD => IncrementByteCounter.IN0
StateSFD => ResetIFGCounter.IN1
StateSFD => IncrementIFGCounter.IN1
StateSFD => always2.IN0
StateData[0] => ResetByteCounter.IN1
StateData[1] => IncrementByteCounter.IN1
StateDrop => ResetIFGCounter.IN1
StateDrop => IncrementIFGCounter.IN1
StatePreamble => IncrementByteCounter.IN1
StatePreamble => IncrementIFGCounter.IN1
MRxDEqD => ResetByteCounter.IN1
MRxDEqD => ResetIFGCounter.IN1
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => always2.IN1
DlyCrcEn => always2.IN1
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[3] <= DlyCrcCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Transmitting => IncrementByteCounter.IN1
MaxFL[0] => Equal9.IN15
MaxFL[1] => Equal9.IN14
MaxFL[2] => Equal9.IN13
MaxFL[3] => Equal9.IN12
MaxFL[4] => Equal9.IN11
MaxFL[5] => Equal9.IN10
MaxFL[6] => Equal9.IN9
MaxFL[7] => Equal9.IN8
MaxFL[8] => Equal9.IN7
MaxFL[9] => Equal9.IN6
MaxFL[10] => Equal9.IN5
MaxFL[11] => Equal9.IN4
MaxFL[12] => Equal9.IN3
MaxFL[13] => Equal9.IN2
MaxFL[14] => Equal9.IN1
MaxFL[15] => Equal9.IN0
r_IFG => IFGCounterEq24.IN1
HugEn => ByteCntMaxFrame.IN1
IFGCounterEq24 <= IFGCounterEq24.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq2 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq3 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq4 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq5 <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq6 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq7 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntSmall7 <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[0] <= ByteCnt[0].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[1] <= ByteCnt[1].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[2] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[3] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[4] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[5] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[6] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[7] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[8] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[9] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[10] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[11] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[12] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[13] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[14] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[15] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
MRxClk => UnicastOK.CLK
MRxClk => MulticastOK.CLK
MRxClk => AddressMiss~reg0.CLK
MRxClk => RxAbort~reg0.CLK
Reset => UnicastOK.ACLR
Reset => MulticastOK.ACLR
Reset => AddressMiss~reg0.ACLR
Reset => RxAbort~reg0.ACLR
RxData[0] => Equal0.IN7
RxData[0] => Equal1.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal3.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[1] => Equal0.IN6
RxData[1] => Equal1.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal3.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[2] => Equal0.IN5
RxData[2] => Equal1.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal3.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[3] => Equal0.IN4
RxData[3] => Equal1.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal3.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[4] => Equal0.IN3
RxData[4] => Equal1.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal3.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal1.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal3.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal1.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal3.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal1.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal3.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
Broadcast => BroadcastOK.IN0
r_Bro => BroadcastOK.IN1
r_Pro => RxAddressInvalid.IN1
ByteCntEq2 => always3.IN1
ByteCntEq3 => always3.IN1
ByteCntEq4 => always3.IN1
ByteCntEq5 => always3.IN1
ByteCntEq6 => always3.IN1
ByteCntEq7 => always0.IN1
ByteCntEq7 => always1.IN1
HASH0[0] => IntHash[0].DATAA
HASH0[1] => IntHash[1].DATAA
HASH0[2] => IntHash[2].DATAA
HASH0[3] => IntHash[3].DATAA
HASH0[4] => IntHash[4].DATAA
HASH0[5] => IntHash[5].DATAA
HASH0[6] => IntHash[6].DATAA
HASH0[7] => IntHash[7].DATAA
HASH0[8] => IntHash[8].DATAA
HASH0[9] => IntHash[9].DATAA
HASH0[10] => IntHash[10].DATAA
HASH0[11] => IntHash[11].DATAA
HASH0[12] => IntHash[12].DATAA
HASH0[13] => IntHash[13].DATAA
HASH0[14] => IntHash[14].DATAA
HASH0[15] => IntHash[15].DATAA
HASH0[16] => IntHash[16].DATAA
HASH0[17] => IntHash[17].DATAA
HASH0[18] => IntHash[18].DATAA
HASH0[19] => IntHash[19].DATAA
HASH0[20] => IntHash[20].DATAA
HASH0[21] => IntHash[21].DATAA
HASH0[22] => IntHash[22].DATAA
HASH0[23] => IntHash[23].DATAA
HASH0[24] => IntHash[24].DATAA
HASH0[25] => IntHash[25].DATAA
HASH0[26] => IntHash[26].DATAA
HASH0[27] => IntHash[27].DATAA
HASH0[28] => IntHash[28].DATAA
HASH0[29] => IntHash[29].DATAA
HASH0[30] => IntHash[30].DATAA
HASH0[31] => IntHash[31].DATAA
HASH1[0] => IntHash[0].DATAB
HASH1[1] => IntHash[1].DATAB
HASH1[2] => IntHash[2].DATAB
HASH1[3] => IntHash[3].DATAB
HASH1[4] => IntHash[4].DATAB
HASH1[5] => IntHash[5].DATAB
HASH1[6] => IntHash[6].DATAB
HASH1[7] => IntHash[7].DATAB
HASH1[8] => IntHash[8].DATAB
HASH1[9] => IntHash[9].DATAB
HASH1[10] => IntHash[10].DATAB
HASH1[11] => IntHash[11].DATAB
HASH1[12] => IntHash[12].DATAB
HASH1[13] => IntHash[13].DATAB
HASH1[14] => IntHash[14].DATAB
HASH1[15] => IntHash[15].DATAB
HASH1[16] => IntHash[16].DATAB
HASH1[17] => IntHash[17].DATAB
HASH1[18] => IntHash[18].DATAB
HASH1[19] => IntHash[19].DATAB
HASH1[20] => IntHash[20].DATAB
HASH1[21] => IntHash[21].DATAB
HASH1[22] => IntHash[22].DATAB
HASH1[23] => IntHash[23].DATAB
HASH1[24] => IntHash[24].DATAB
HASH1[25] => IntHash[25].DATAB
HASH1[26] => IntHash[26].DATAB
HASH1[27] => IntHash[27].DATAB
HASH1[28] => IntHash[28].DATAB
HASH1[29] => IntHash[29].DATAB
HASH1[30] => IntHash[30].DATAB
HASH1[31] => IntHash[31].DATAB
CrcHash[0] => Mux8.IN2
CrcHash[1] => Mux8.IN1
CrcHash[2] => Mux8.IN0
CrcHash[3] => Mux0.IN1
CrcHash[3] => Mux1.IN1
CrcHash[3] => Mux2.IN1
CrcHash[3] => Mux3.IN1
CrcHash[3] => Mux4.IN1
CrcHash[3] => Mux5.IN1
CrcHash[3] => Mux6.IN1
CrcHash[3] => Mux7.IN1
CrcHash[4] => Mux0.IN0
CrcHash[4] => Mux1.IN0
CrcHash[4] => Mux2.IN0
CrcHash[4] => Mux3.IN0
CrcHash[4] => Mux4.IN0
CrcHash[4] => Mux5.IN0
CrcHash[4] => Mux6.IN0
CrcHash[4] => Mux7.IN0
CrcHash[5] => IntHash[31].OUTPUTSELECT
CrcHash[5] => IntHash[30].OUTPUTSELECT
CrcHash[5] => IntHash[29].OUTPUTSELECT
CrcHash[5] => IntHash[28].OUTPUTSELECT
CrcHash[5] => IntHash[27].OUTPUTSELECT
CrcHash[5] => IntHash[26].OUTPUTSELECT
CrcHash[5] => IntHash[25].OUTPUTSELECT
CrcHash[5] => IntHash[24].OUTPUTSELECT
CrcHash[5] => IntHash[23].OUTPUTSELECT
CrcHash[5] => IntHash[22].OUTPUTSELECT
CrcHash[5] => IntHash[21].OUTPUTSELECT
CrcHash[5] => IntHash[20].OUTPUTSELECT
CrcHash[5] => IntHash[19].OUTPUTSELECT
CrcHash[5] => IntHash[18].OUTPUTSELECT
CrcHash[5] => IntHash[17].OUTPUTSELECT
CrcHash[5] => IntHash[16].OUTPUTSELECT
CrcHash[5] => IntHash[15].OUTPUTSELECT
CrcHash[5] => IntHash[14].OUTPUTSELECT
CrcHash[5] => IntHash[13].OUTPUTSELECT
CrcHash[5] => IntHash[12].OUTPUTSELECT
CrcHash[5] => IntHash[11].OUTPUTSELECT
CrcHash[5] => IntHash[10].OUTPUTSELECT
CrcHash[5] => IntHash[9].OUTPUTSELECT
CrcHash[5] => IntHash[8].OUTPUTSELECT
CrcHash[5] => IntHash[7].OUTPUTSELECT
CrcHash[5] => IntHash[6].OUTPUTSELECT
CrcHash[5] => IntHash[5].OUTPUTSELECT
CrcHash[5] => IntHash[4].OUTPUTSELECT
CrcHash[5] => IntHash[3].OUTPUTSELECT
CrcHash[5] => IntHash[2].OUTPUTSELECT
CrcHash[5] => IntHash[1].OUTPUTSELECT
CrcHash[5] => IntHash[0].OUTPUTSELECT
CrcHashGood => always2.IN0
StateData[0] => WideOr0.IN0
StateData[1] => WideOr0.IN1
RxEndFrm => always3.IN1
Multicast => always2.IN1
MAC[0] => Equal5.IN15
MAC[1] => Equal5.IN14
MAC[2] => Equal5.IN13
MAC[3] => Equal5.IN12
MAC[4] => Equal5.IN11
MAC[5] => Equal5.IN10
MAC[6] => Equal5.IN9
MAC[7] => Equal5.IN8
MAC[8] => Equal4.IN15
MAC[9] => Equal4.IN14
MAC[10] => Equal4.IN13
MAC[11] => Equal4.IN12
MAC[12] => Equal4.IN11
MAC[13] => Equal4.IN10
MAC[14] => Equal4.IN9
MAC[15] => Equal4.IN8
MAC[16] => Equal3.IN15
MAC[17] => Equal3.IN14
MAC[18] => Equal3.IN13
MAC[19] => Equal3.IN12
MAC[20] => Equal3.IN11
MAC[21] => Equal3.IN10
MAC[22] => Equal3.IN9
MAC[23] => Equal3.IN8
MAC[24] => Equal2.IN15
MAC[25] => Equal2.IN14
MAC[26] => Equal2.IN13
MAC[27] => Equal2.IN12
MAC[28] => Equal2.IN11
MAC[29] => Equal2.IN10
MAC[30] => Equal2.IN9
MAC[31] => Equal2.IN8
MAC[32] => Equal1.IN15
MAC[33] => Equal1.IN14
MAC[34] => Equal1.IN13
MAC[35] => Equal1.IN12
MAC[36] => Equal1.IN11
MAC[37] => Equal1.IN10
MAC[38] => Equal1.IN9
MAC[39] => Equal1.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
RxAbort <= RxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressMiss <= AddressMiss~reg0.DB_MAX_OUTPUT_PORT_TYPE
PassAll => AddressMiss.IN0
ControlFrmAddressOK => AddressMiss.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_rxethmac:rxethmac1|eth_crc:crcrx
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN0
Data[0] => CrcNext.IN0
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[2] => CrcNext.IN1
Data[2] => CrcNext.IN0
Data[2] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Enable => CrcNext[1].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext[2].IN1
Enable => CrcNext[3].IN1
Enable => CrcNext.IN1
Enable => CrcNext[0].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst
av_reset => rx_reset.IN0
av_reset => tx_reset.IN0
av_clk => av_clk.IN3
av_cs => av_waitrequest.IN1
av_write => av_write.IN1
av_read => av_waitrequest.IN1
av_read => av_read_r.DATAIN
av_address[0] => av_address[0].IN1
av_address[1] => av_address[1].IN1
av_address[2] => av_address[2].IN1
av_address[3] => av_address[3].IN1
av_address[4] => av_address[4].IN1
av_address[5] => av_address[5].IN1
av_address[6] => av_address[6].IN1
av_address[7] => av_address[7].IN1
av_writedata[0] => av_writedata[0].IN1
av_writedata[1] => av_writedata[1].IN1
av_writedata[2] => av_writedata[2].IN1
av_writedata[3] => av_writedata[3].IN1
av_writedata[4] => av_writedata[4].IN1
av_writedata[5] => av_writedata[5].IN1
av_writedata[6] => av_writedata[6].IN1
av_writedata[7] => av_writedata[7].IN1
av_writedata[8] => av_writedata[8].IN1
av_writedata[9] => av_writedata[9].IN1
av_writedata[10] => av_writedata[10].IN1
av_writedata[11] => av_writedata[11].IN1
av_writedata[12] => av_writedata[12].IN1
av_writedata[13] => av_writedata[13].IN1
av_writedata[14] => av_writedata[14].IN1
av_writedata[15] => av_writedata[15].IN1
av_writedata[16] => av_writedata[16].IN1
av_writedata[17] => av_writedata[17].IN1
av_writedata[18] => av_writedata[18].IN1
av_writedata[19] => av_writedata[19].IN1
av_writedata[20] => av_writedata[20].IN1
av_writedata[21] => av_writedata[21].IN1
av_writedata[22] => av_writedata[22].IN1
av_writedata[23] => av_writedata[23].IN1
av_writedata[24] => av_writedata[24].IN1
av_writedata[25] => av_writedata[25].IN1
av_writedata[26] => av_writedata[26].IN1
av_writedata[27] => av_writedata[27].IN1
av_writedata[28] => av_writedata[28].IN1
av_writedata[29] => av_writedata[29].IN1
av_writedata[30] => av_writedata[30].IN1
av_writedata[31] => av_writedata[31].IN1
av_readdata[0] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[1] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[2] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[3] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[4] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[5] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[6] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[7] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[8] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[9] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[10] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[11] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[12] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[13] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[14] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[15] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[16] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[17] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[18] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[19] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[20] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[21] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[22] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[23] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[24] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[25] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[26] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[27] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[28] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[29] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[30] <= eth_avalon_bd_ram:desc_ram.q_a
av_readdata[31] <= eth_avalon_bd_ram:desc_ram.q_a
av_waitrequest_n <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_address[0] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[1] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[2] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[3] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[4] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[5] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[6] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[7] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[8] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[9] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[10] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[11] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[12] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[13] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[14] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[15] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[16] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[17] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[18] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[19] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[20] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[21] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[22] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[23] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[24] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[25] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[26] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[27] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[28] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[29] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[30] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[31] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_burstcount[0] <= eth_avalon_txdma:eth_txdma_inst.av_burstcount
av_tx_burstcount[1] <= eth_avalon_txdma:eth_txdma_inst.av_burstcount
av_tx_burstcount[2] <= eth_avalon_txdma:eth_txdma_inst.av_burstcount
av_tx_burstcount[3] <= eth_avalon_txdma:eth_txdma_inst.av_burstcount
av_tx_read <= eth_avalon_txdma:eth_txdma_inst.av_read
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[4] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[5] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[6] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[7] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[8] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[9] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[10] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[11] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[12] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[13] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[14] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[15] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[16] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[17] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[18] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[19] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[20] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[21] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[22] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[23] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[24] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[25] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[26] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[27] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[28] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[29] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[30] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[31] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_write <= eth_avalon_rxdma:eth_rxdma_inst.av_write
av_rx_writedata[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[4] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[5] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[6] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[7] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[8] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[9] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[10] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[11] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[12] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[13] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[14] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[15] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[16] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[17] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[18] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[19] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[20] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[21] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[22] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[23] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[24] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[25] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[26] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[27] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[28] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[29] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[30] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[31] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_byteenable[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_burstcount[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_burstcount
av_rx_burstcount[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_burstcount
av_rx_burstcount[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_burstcount
av_rx_burstcount[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_burstcount
InvalidSymbol => RxStatus_r.DATAB
LatchedCrcError => RxStatus_r.DATAB
RxLateCollision => RxStatus_r.DATAB
ShortFrame => RxStatus_r.DATAB
DribbleNibble => RxStatus_r.DATAB
ReceivedPacketTooBig => RxStatus_r.DATAB
RxLength[0] => ~NO_FANOUT~
RxLength[1] => ~NO_FANOUT~
RxLength[2] => ~NO_FANOUT~
RxLength[3] => ~NO_FANOUT~
RxLength[4] => ~NO_FANOUT~
RxLength[5] => ~NO_FANOUT~
RxLength[6] => ~NO_FANOUT~
RxLength[7] => ~NO_FANOUT~
RxLength[8] => ~NO_FANOUT~
RxLength[9] => ~NO_FANOUT~
RxLength[10] => ~NO_FANOUT~
RxLength[11] => ~NO_FANOUT~
RxLength[12] => ~NO_FANOUT~
RxLength[13] => ~NO_FANOUT~
RxLength[14] => ~NO_FANOUT~
RxLength[15] => ~NO_FANOUT~
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatusWriteLatched_sync2~reg0.DATAIN
ReceivedPacketGood => ~NO_FANOUT~
AddressMiss => RxStatus_r.DATAB
r_RxFlow => ~NO_FANOUT~
r_PassAll => ~NO_FANOUT~
ReceivedPauseFrm => RxStatus_r.DATAB
RetryCntLatched[0] => RetryCntLatched[0].IN1
RetryCntLatched[1] => RetryCntLatched[1].IN1
RetryCntLatched[2] => RetryCntLatched[2].IN1
RetryCntLatched[3] => RetryCntLatched[3].IN1
RetryLimit => RetryLimit.IN1
LateCollLatched => LateCollLatched.IN1
DeferLatched => DeferLatched.IN1
RstDeferLatched <= RstDeferLatched.DB_MAX_OUTPUT_PORT_TYPE
CarrierSenseLost => CarrierSenseLost.IN1
MTxClk => MTxClk.IN1
TxUsedData => comb.IN1
TxUsedData => Flop.OUTPUTSELECT
TxRetry => comb.IN0
TxRetry => RstDeferLatched.IN0
TxRetry => always5.IN1
TxRetry => tx_retry.OUTPUTSELECT
TxAbort => comb.IN1
TxAbort => RstDeferLatched.IN1
TxAbort => always5.IN0
TxDone => comb.IN1
TxDone => RstDeferLatched.IN1
TxDone => always5.IN1
TxStartFrm <= eth_avalon_txdma:eth_txdma_inst.tx_sop
TxEndFrm <= eth_avalon_txdma:eth_txdma_inst.tx_eop
TxData[0] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[1] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[2] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[3] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[4] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[5] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[6] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[7] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxUnderRun <= eth_avalon_txdma:eth_txdma_inst.TxUnderRun
PerPacketCrcEn <= eth_avalon_txdma:eth_txdma_inst.PerPacketCrc
PerPacketPad <= eth_avalon_txdma:eth_txdma_inst.PerPacketPad
MRxClk => MRxClk.IN1
RxData[0] => RxData[0].IN1
RxData[1] => RxData[1].IN1
RxData[2] => RxData[2].IN1
RxData[3] => RxData[3].IN1
RxData[4] => RxData[4].IN1
RxData[5] => RxData[5].IN1
RxData[6] => RxData[6].IN1
RxData[7] => RxData[7].IN1
RxValid => RxValid.IN1
RxStartFrm => RxStartFrm.IN1
RxEndFrm => comb.IN0
RxAbort => RxAbort.IN1
RxStatusWriteLatched_sync2 <= RxStatusWriteLatched_sync2~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_TxEn => r_TxEn.IN1
r_RxEn => r_RxEn.IN1
r_TxBDNum[0] => Add0.IN9
r_TxBDNum[0] => Add2.IN16
r_TxBDNum[0] => max_rx_bd[0].IN1
r_TxBDNum[1] => Add0.IN8
r_TxBDNum[1] => Add2.IN15
r_TxBDNum[1] => max_rx_bd[1].IN1
r_TxBDNum[2] => Add0.IN7
r_TxBDNum[2] => Add2.IN14
r_TxBDNum[2] => max_rx_bd[2].IN1
r_TxBDNum[3] => Add0.IN6
r_TxBDNum[3] => Add2.IN13
r_TxBDNum[3] => max_rx_bd[3].IN1
r_TxBDNum[4] => Add0.IN5
r_TxBDNum[4] => Add2.IN12
r_TxBDNum[4] => max_rx_bd[4].IN1
r_TxBDNum[5] => Add0.IN4
r_TxBDNum[5] => Add2.IN11
r_TxBDNum[5] => max_rx_bd[5].IN1
r_TxBDNum[6] => Add0.IN3
r_TxBDNum[6] => Add2.IN10
r_TxBDNum[6] => max_rx_bd[6].IN1
r_TxBDNum[7] => Add0.IN2
r_TxBDNum[7] => Add2.IN9
r_TxBDNum[7] => Add1.IN1
TxB_IRQ <= eth_avalon_txdma:eth_txdma_inst.TxB_IRQ
TxE_IRQ <= eth_avalon_txdma:eth_txdma_inst.TxE_IRQ
RxB_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.RxB_IRQ
RxE_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.RxE_IRQ
Busy_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.Busy_IRQ


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram
clock => ram.we_a.CLK
clock => ram.waddr_a[7].CLK
clock => ram.waddr_a[6].CLK
clock => ram.waddr_a[5].CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[31].CLK
clock => ram.data_a[30].CLK
clock => ram.data_a[29].CLK
clock => ram.data_a[28].CLK
clock => ram.data_a[27].CLK
clock => ram.data_a[26].CLK
clock => ram.data_a[25].CLK
clock => ram.data_a[24].CLK
clock => ram.data_a[23].CLK
clock => ram.data_a[22].CLK
clock => ram.data_a[21].CLK
clock => ram.data_a[20].CLK
clock => ram.data_a[19].CLK
clock => ram.data_a[18].CLK
clock => ram.data_a[17].CLK
clock => ram.data_a[16].CLK
clock => ram.data_a[15].CLK
clock => ram.data_a[14].CLK
clock => ram.data_a[13].CLK
clock => ram.data_a[12].CLK
clock => ram.data_a[11].CLK
clock => ram.data_a[10].CLK
clock => ram.data_a[9].CLK
clock => ram.data_a[8].CLK
clock => ram.data_a[7].CLK
clock => ram.data_a[6].CLK
clock => ram.data_a[5].CLK
clock => ram.data_a[4].CLK
clock => ram.data_a[3].CLK
clock => ram.data_a[2].CLK
clock => ram.data_a[1].CLK
clock => ram.data_a[0].CLK
clock => ram.we_b.CLK
clock => ram.waddr_b[7].CLK
clock => ram.waddr_b[6].CLK
clock => ram.waddr_b[5].CLK
clock => ram.waddr_b[4].CLK
clock => ram.waddr_b[3].CLK
clock => ram.waddr_b[2].CLK
clock => ram.waddr_b[1].CLK
clock => ram.waddr_b[0].CLK
clock => ram.data_b[31].CLK
clock => ram.data_b[30].CLK
clock => ram.data_b[29].CLK
clock => ram.data_b[28].CLK
clock => ram.data_b[27].CLK
clock => ram.data_b[26].CLK
clock => ram.data_b[25].CLK
clock => ram.data_b[24].CLK
clock => ram.data_b[23].CLK
clock => ram.data_b[22].CLK
clock => ram.data_b[21].CLK
clock => ram.data_b[20].CLK
clock => ram.data_b[19].CLK
clock => ram.data_b[18].CLK
clock => ram.data_b[17].CLK
clock => ram.data_b[16].CLK
clock => ram.data_b[15].CLK
clock => ram.data_b[14].CLK
clock => ram.data_b[13].CLK
clock => ram.data_b[12].CLK
clock => ram.data_b[11].CLK
clock => ram.data_b[10].CLK
clock => ram.data_b[9].CLK
clock => ram.data_b[8].CLK
clock => ram.data_b[7].CLK
clock => ram.data_b[6].CLK
clock => ram.data_b[5].CLK
clock => ram.data_b[4].CLK
clock => ram.data_b[3].CLK
clock => ram.data_b[2].CLK
clock => ram.data_b[1].CLK
clock => ram.data_b[0].CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_b[11]~reg0.CLK
clock => q_b[12]~reg0.CLK
clock => q_b[13]~reg0.CLK
clock => q_b[14]~reg0.CLK
clock => q_b[15]~reg0.CLK
clock => q_b[16]~reg0.CLK
clock => q_b[17]~reg0.CLK
clock => q_b[18]~reg0.CLK
clock => q_b[19]~reg0.CLK
clock => q_b[20]~reg0.CLK
clock => q_b[21]~reg0.CLK
clock => q_b[22]~reg0.CLK
clock => q_b[23]~reg0.CLK
clock => q_b[24]~reg0.CLK
clock => q_b[25]~reg0.CLK
clock => q_b[26]~reg0.CLK
clock => q_b[27]~reg0.CLK
clock => q_b[28]~reg0.CLK
clock => q_b[29]~reg0.CLK
clock => q_b[30]~reg0.CLK
clock => q_b[31]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => q_a[11]~reg0.CLK
clock => q_a[12]~reg0.CLK
clock => q_a[13]~reg0.CLK
clock => q_a[14]~reg0.CLK
clock => q_a[15]~reg0.CLK
clock => q_a[16]~reg0.CLK
clock => q_a[17]~reg0.CLK
clock => q_a[18]~reg0.CLK
clock => q_a[19]~reg0.CLK
clock => q_a[20]~reg0.CLK
clock => q_a[21]~reg0.CLK
clock => q_a[22]~reg0.CLK
clock => q_a[23]~reg0.CLK
clock => q_a[24]~reg0.CLK
clock => q_a[25]~reg0.CLK
clock => q_a[26]~reg0.CLK
clock => q_a[27]~reg0.CLK
clock => q_a[28]~reg0.CLK
clock => q_a[29]~reg0.CLK
clock => q_a[30]~reg0.CLK
clock => q_a[31]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
wren_a => ram.we_a.DATAIN
wren_a => ram.WE
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram.waddr_a[7].DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ~NO_FANOUT~
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_b => ram.we_b.DATAIN
wren_b => ram.PORTBWE
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram.waddr_b[7].DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ~NO_FANOUT~
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst
clk => clk.IN3
reset => reset.IN3
max_rx_bd[0] => Equal0.IN6
max_rx_bd[1] => Equal0.IN5
max_rx_bd[2] => Equal0.IN4
max_rx_bd[3] => Equal0.IN3
max_rx_bd[4] => Equal0.IN2
max_rx_bd[5] => Equal0.IN1
max_rx_bd[6] => Equal0.IN0
bd_rdata[0] => ptr[0].DATAIN
bd_rdata[1] => ptr[1].DATAIN
bd_rdata[2] => ptr.DATAB
bd_rdata[3] => ptr.DATAB
bd_rdata[4] => ptr.DATAB
bd_rdata[5] => ptr.DATAB
bd_rdata[6] => ptr.DATAB
bd_rdata[7] => ptr.DATAB
bd_rdata[8] => ptr.DATAB
bd_rdata[9] => ptr.DATAB
bd_rdata[10] => ptr.DATAB
bd_rdata[11] => ptr.DATAB
bd_rdata[12] => ptr.DATAB
bd_rdata[13] => ptr.DATAB
bd_rdata[13] => desc[13].DATAIN
bd_rdata[14] => ptr.DATAB
bd_rdata[14] => desc[14].DATAIN
bd_rdata[15] => always3.IN0
bd_rdata[15] => ptr.DATAB
bd_rdata[16] => ptr.DATAB
bd_rdata[17] => ptr.DATAB
bd_rdata[18] => ptr.DATAB
bd_rdata[19] => ptr.DATAB
bd_rdata[20] => ptr.DATAB
bd_rdata[21] => ptr.DATAB
bd_rdata[22] => ptr.DATAB
bd_rdata[23] => ptr.DATAB
bd_rdata[24] => ptr.DATAB
bd_rdata[25] => ptr.DATAB
bd_rdata[26] => ptr.DATAB
bd_rdata[27] => ptr.DATAB
bd_rdata[28] => ptr.DATAB
bd_rdata[29] => ptr.DATAB
bd_rdata[30] => ptr.DATAB
bd_rdata[31] => ptr.DATAB
bd_wait => Selector3.IN3
bd_wait => always10.IN1
bd_wait => always3.IN1
bd_wait => always3.IN1
bd_wait => Selector2.IN3
bd_write <= bd_write.DB_MAX_OUTPUT_PORT_TYPE
bd_read <= bd_read.DB_MAX_OUTPUT_PORT_TYPE
bd_address[0] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
bd_address[1] <= bd_index[0].DB_MAX_OUTPUT_PORT_TYPE
bd_address[2] <= bd_index[1].DB_MAX_OUTPUT_PORT_TYPE
bd_address[3] <= bd_index[2].DB_MAX_OUTPUT_PORT_TYPE
bd_address[4] <= bd_index[3].DB_MAX_OUTPUT_PORT_TYPE
bd_address[5] <= bd_index[4].DB_MAX_OUTPUT_PORT_TYPE
bd_address[6] <= bd_index[5].DB_MAX_OUTPUT_PORT_TYPE
bd_address[7] <= bd_index[6].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[0] <= eff_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[1] <= eff_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[2] <= eff_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[3] <= eff_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[4] <= eff_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[5] <= eff_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[6] <= eff_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[7] <= eff_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[8] <= eff_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[9] <= <GND>
bd_wdata[10] <= <GND>
bd_wdata[11] <= <GND>
bd_wdata[12] <= <GND>
bd_wdata[13] <= desc[13].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[14] <= desc[14].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[15] <= <GND>
bd_wdata[16] <= len[0].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[17] <= len[1].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[18] <= len[2].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[19] <= len[3].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[20] <= len[4].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[21] <= len[5].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[22] <= len[6].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[23] <= len[7].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[24] <= len[8].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[25] <= len[9].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[26] <= len[10].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[27] <= len[11].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[28] <= len[12].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[29] <= len[13].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[30] <= len[14].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[31] <= len[15].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest => dff_read.IN1
av_waitrequest => eff_read.IN1
av_waitrequest => always2.IN1
av_waitrequest => always2.IN1
av_waitrequest => av_write~reg0.ENA
av_waitrequest => av_burstcount[0]~reg0.ENA
av_waitrequest => av_burstcount[1]~reg0.ENA
av_waitrequest => av_burstcount[2]~reg0.ENA
av_waitrequest => av_burstcount[3]~reg0.ENA
av_waitrequest => av_address[0]~reg0.ENA
av_waitrequest => av_address[1]~reg0.ENA
av_waitrequest => av_address[2]~reg0.ENA
av_waitrequest => av_address[3]~reg0.ENA
av_waitrequest => av_address[4]~reg0.ENA
av_waitrequest => av_address[5]~reg0.ENA
av_waitrequest => av_address[6]~reg0.ENA
av_waitrequest => av_address[7]~reg0.ENA
av_waitrequest => av_address[8]~reg0.ENA
av_waitrequest => av_address[9]~reg0.ENA
av_waitrequest => av_address[10]~reg0.ENA
av_waitrequest => av_address[11]~reg0.ENA
av_waitrequest => av_address[12]~reg0.ENA
av_waitrequest => av_address[13]~reg0.ENA
av_waitrequest => av_address[14]~reg0.ENA
av_waitrequest => av_address[15]~reg0.ENA
av_waitrequest => av_address[16]~reg0.ENA
av_waitrequest => av_address[17]~reg0.ENA
av_waitrequest => av_address[18]~reg0.ENA
av_waitrequest => av_address[19]~reg0.ENA
av_waitrequest => av_address[20]~reg0.ENA
av_waitrequest => av_address[21]~reg0.ENA
av_waitrequest => av_address[22]~reg0.ENA
av_waitrequest => av_address[23]~reg0.ENA
av_waitrequest => av_address[24]~reg0.ENA
av_waitrequest => av_address[25]~reg0.ENA
av_waitrequest => av_address[26]~reg0.ENA
av_waitrequest => av_address[27]~reg0.ENA
av_waitrequest => av_address[28]~reg0.ENA
av_waitrequest => av_address[29]~reg0.ENA
av_waitrequest => av_address[30]~reg0.ENA
av_waitrequest => av_address[31]~reg0.ENA
av_waitrequest => av_byteenable[0]~reg0.ENA
av_waitrequest => av_byteenable[1]~reg0.ENA
av_waitrequest => av_byteenable[2]~reg0.ENA
av_waitrequest => av_byteenable[3]~reg0.ENA
av_waitrequest => av_writedata[0]~reg0.ENA
av_waitrequest => av_writedata[1]~reg0.ENA
av_waitrequest => av_writedata[2]~reg0.ENA
av_waitrequest => av_writedata[3]~reg0.ENA
av_waitrequest => av_writedata[4]~reg0.ENA
av_waitrequest => av_writedata[5]~reg0.ENA
av_waitrequest => av_writedata[6]~reg0.ENA
av_waitrequest => av_writedata[7]~reg0.ENA
av_waitrequest => av_writedata[8]~reg0.ENA
av_waitrequest => av_writedata[9]~reg0.ENA
av_waitrequest => av_writedata[10]~reg0.ENA
av_waitrequest => av_writedata[11]~reg0.ENA
av_waitrequest => av_writedata[12]~reg0.ENA
av_waitrequest => av_writedata[13]~reg0.ENA
av_waitrequest => av_writedata[14]~reg0.ENA
av_waitrequest => av_writedata[15]~reg0.ENA
av_waitrequest => av_writedata[16]~reg0.ENA
av_waitrequest => av_writedata[17]~reg0.ENA
av_waitrequest => av_writedata[18]~reg0.ENA
av_waitrequest => av_writedata[19]~reg0.ENA
av_waitrequest => av_writedata[20]~reg0.ENA
av_waitrequest => av_writedata[21]~reg0.ENA
av_waitrequest => av_writedata[22]~reg0.ENA
av_waitrequest => av_writedata[23]~reg0.ENA
av_waitrequest => av_writedata[24]~reg0.ENA
av_waitrequest => av_writedata[25]~reg0.ENA
av_waitrequest => av_writedata[26]~reg0.ENA
av_waitrequest => av_writedata[27]~reg0.ENA
av_waitrequest => av_writedata[28]~reg0.ENA
av_waitrequest => av_writedata[29]~reg0.ENA
av_waitrequest => av_writedata[30]~reg0.ENA
av_waitrequest => av_writedata[31]~reg0.ENA
av_write <= av_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= av_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= av_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= av_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= av_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= av_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= av_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= av_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= av_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= av_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= av_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= av_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= av_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= av_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= av_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= av_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= av_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= av_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= av_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= av_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= av_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= av_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= av_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= av_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= av_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= av_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= av_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[26] <= av_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[27] <= av_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[28] <= av_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[29] <= av_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[30] <= av_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[31] <= av_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= av_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= av_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= av_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= av_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= av_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= av_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= av_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= av_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= av_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= av_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= av_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= av_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= av_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= av_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= av_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= av_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= av_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= av_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= av_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= av_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= av_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= av_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= av_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= av_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= av_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= av_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= av_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= av_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= av_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= av_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= av_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= av_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= av_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= av_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= av_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= av_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= av_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[1] <= av_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[2] <= av_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[3] <= av_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEn => always3.IN1
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
rxclk => rxclk.IN3
rx_data[0] => dff_din_reg.DATAB
rx_data[0] => dff_din_reg.DATAB
rx_data[0] => dff_din_reg.DATAB
rx_data[0] => dff_din_reg.DATAB
rx_data[1] => dff_din_reg.DATAB
rx_data[1] => dff_din_reg.DATAB
rx_data[1] => dff_din_reg.DATAB
rx_data[1] => dff_din_reg.DATAB
rx_data[2] => dff_din_reg.DATAB
rx_data[2] => dff_din_reg.DATAB
rx_data[2] => dff_din_reg.DATAB
rx_data[2] => dff_din_reg.DATAB
rx_data[3] => dff_din_reg.DATAB
rx_data[3] => dff_din_reg.DATAB
rx_data[3] => dff_din_reg.DATAB
rx_data[3] => dff_din_reg.DATAB
rx_data[4] => dff_din_reg.DATAB
rx_data[4] => dff_din_reg.DATAB
rx_data[4] => dff_din_reg.DATAB
rx_data[4] => dff_din_reg.DATAB
rx_data[5] => dff_din_reg.DATAB
rx_data[5] => dff_din_reg.DATAB
rx_data[5] => dff_din_reg.DATAB
rx_data[5] => dff_din_reg.DATAB
rx_data[6] => dff_din_reg.DATAB
rx_data[6] => dff_din_reg.DATAB
rx_data[6] => dff_din_reg.DATAB
rx_data[6] => dff_din_reg.DATAB
rx_data[7] => dff_din_reg.DATAB
rx_data[7] => dff_din_reg.DATAB
rx_data[7] => dff_din_reg.DATAB
rx_data[7] => dff_din_reg.DATAB
rx_dv => rx_bsy.IN0
rx_dv => rx_state.OUTPUTSELECT
rx_dv => rx_state.OUTPUTSELECT
rx_dv => rx_state.OUTPUTSELECT
rx_dv => always13.IN0
rx_dv => rx_overrun.IN1
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_wr.IN1
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_din_reg.OUTPUTSELECT
rx_dv => dff_stat.OUTPUTSELECT
rx_dv => dff_stat.OUTPUTSELECT
rx_err[0] => eff_din[0].IN1
rx_err[1] => eff_din[1].IN1
rx_err[2] => eff_din[2].IN1
rx_err[3] => eff_din[3].IN1
rx_err[4] => eff_din[4].IN1
rx_err[5] => eff_din[5].IN1
rx_err[6] => ~NO_FANOUT~
rx_err[7] => eff_din[7].IN1
rx_err[8] => eff_din[8].IN1
rx_sop => rx_bsy.IN1
rx_eop => rx_state.OUTPUTSELECT
rx_eop => rx_state.OUTPUTSELECT
rx_eop => always13.IN1
rx_eop => rx_state.DATAB
rx_abort => rx_abort_r.IN1
RxB_IRQ <= RxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxE_IRQ <= RxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy_IRQ <= eth_dc_reg:rx_busy_dc_reg.q


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component
data[0] => dcfifo_7rm1:auto_generated.data[0]
data[1] => dcfifo_7rm1:auto_generated.data[1]
data[2] => dcfifo_7rm1:auto_generated.data[2]
data[3] => dcfifo_7rm1:auto_generated.data[3]
data[4] => dcfifo_7rm1:auto_generated.data[4]
data[5] => dcfifo_7rm1:auto_generated.data[5]
data[6] => dcfifo_7rm1:auto_generated.data[6]
data[7] => dcfifo_7rm1:auto_generated.data[7]
data[8] => dcfifo_7rm1:auto_generated.data[8]
data[9] => dcfifo_7rm1:auto_generated.data[9]
data[10] => dcfifo_7rm1:auto_generated.data[10]
data[11] => dcfifo_7rm1:auto_generated.data[11]
data[12] => dcfifo_7rm1:auto_generated.data[12]
data[13] => dcfifo_7rm1:auto_generated.data[13]
data[14] => dcfifo_7rm1:auto_generated.data[14]
data[15] => dcfifo_7rm1:auto_generated.data[15]
data[16] => dcfifo_7rm1:auto_generated.data[16]
data[17] => dcfifo_7rm1:auto_generated.data[17]
data[18] => dcfifo_7rm1:auto_generated.data[18]
data[19] => dcfifo_7rm1:auto_generated.data[19]
data[20] => dcfifo_7rm1:auto_generated.data[20]
data[21] => dcfifo_7rm1:auto_generated.data[21]
data[22] => dcfifo_7rm1:auto_generated.data[22]
data[23] => dcfifo_7rm1:auto_generated.data[23]
data[24] => dcfifo_7rm1:auto_generated.data[24]
data[25] => dcfifo_7rm1:auto_generated.data[25]
data[26] => dcfifo_7rm1:auto_generated.data[26]
data[27] => dcfifo_7rm1:auto_generated.data[27]
data[28] => dcfifo_7rm1:auto_generated.data[28]
data[29] => dcfifo_7rm1:auto_generated.data[29]
data[30] => dcfifo_7rm1:auto_generated.data[30]
data[31] => dcfifo_7rm1:auto_generated.data[31]
data[32] => dcfifo_7rm1:auto_generated.data[32]
data[33] => dcfifo_7rm1:auto_generated.data[33]
data[34] => dcfifo_7rm1:auto_generated.data[34]
data[35] => dcfifo_7rm1:auto_generated.data[35]
q[0] <= dcfifo_7rm1:auto_generated.q[0]
q[1] <= dcfifo_7rm1:auto_generated.q[1]
q[2] <= dcfifo_7rm1:auto_generated.q[2]
q[3] <= dcfifo_7rm1:auto_generated.q[3]
q[4] <= dcfifo_7rm1:auto_generated.q[4]
q[5] <= dcfifo_7rm1:auto_generated.q[5]
q[6] <= dcfifo_7rm1:auto_generated.q[6]
q[7] <= dcfifo_7rm1:auto_generated.q[7]
q[8] <= dcfifo_7rm1:auto_generated.q[8]
q[9] <= dcfifo_7rm1:auto_generated.q[9]
q[10] <= dcfifo_7rm1:auto_generated.q[10]
q[11] <= dcfifo_7rm1:auto_generated.q[11]
q[12] <= dcfifo_7rm1:auto_generated.q[12]
q[13] <= dcfifo_7rm1:auto_generated.q[13]
q[14] <= dcfifo_7rm1:auto_generated.q[14]
q[15] <= dcfifo_7rm1:auto_generated.q[15]
q[16] <= dcfifo_7rm1:auto_generated.q[16]
q[17] <= dcfifo_7rm1:auto_generated.q[17]
q[18] <= dcfifo_7rm1:auto_generated.q[18]
q[19] <= dcfifo_7rm1:auto_generated.q[19]
q[20] <= dcfifo_7rm1:auto_generated.q[20]
q[21] <= dcfifo_7rm1:auto_generated.q[21]
q[22] <= dcfifo_7rm1:auto_generated.q[22]
q[23] <= dcfifo_7rm1:auto_generated.q[23]
q[24] <= dcfifo_7rm1:auto_generated.q[24]
q[25] <= dcfifo_7rm1:auto_generated.q[25]
q[26] <= dcfifo_7rm1:auto_generated.q[26]
q[27] <= dcfifo_7rm1:auto_generated.q[27]
q[28] <= dcfifo_7rm1:auto_generated.q[28]
q[29] <= dcfifo_7rm1:auto_generated.q[29]
q[30] <= dcfifo_7rm1:auto_generated.q[30]
q[31] <= dcfifo_7rm1:auto_generated.q[31]
q[32] <= dcfifo_7rm1:auto_generated.q[32]
q[33] <= dcfifo_7rm1:auto_generated.q[33]
q[34] <= dcfifo_7rm1:auto_generated.q[34]
q[35] <= dcfifo_7rm1:auto_generated.q[35]
rdclk => dcfifo_7rm1:auto_generated.rdclk
rdreq => dcfifo_7rm1:auto_generated.rdreq
wrclk => dcfifo_7rm1:auto_generated.wrclk
wrreq => dcfifo_7rm1:auto_generated.wrreq
aclr => dcfifo_7rm1:auto_generated.aclr
rdempty <= dcfifo_7rm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7rm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7rm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7rm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7rm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7rm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7rm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7rm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7rm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7rm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7rm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_7rm1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_7rm1:auto_generated.rdusedw[10]
wrusedw[0] <= dcfifo_7rm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7rm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7rm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7rm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7rm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7rm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7rm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7rm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7rm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_7rm1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_7rm1:auto_generated.wrusedw[10]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_9f11:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_9f11:fifo_ram.data_a[0]
data[1] => altsyncram_9f11:fifo_ram.data_a[1]
data[2] => altsyncram_9f11:fifo_ram.data_a[2]
data[3] => altsyncram_9f11:fifo_ram.data_a[3]
data[4] => altsyncram_9f11:fifo_ram.data_a[4]
data[5] => altsyncram_9f11:fifo_ram.data_a[5]
data[6] => altsyncram_9f11:fifo_ram.data_a[6]
data[7] => altsyncram_9f11:fifo_ram.data_a[7]
data[8] => altsyncram_9f11:fifo_ram.data_a[8]
data[9] => altsyncram_9f11:fifo_ram.data_a[9]
data[10] => altsyncram_9f11:fifo_ram.data_a[10]
data[11] => altsyncram_9f11:fifo_ram.data_a[11]
data[12] => altsyncram_9f11:fifo_ram.data_a[12]
data[13] => altsyncram_9f11:fifo_ram.data_a[13]
data[14] => altsyncram_9f11:fifo_ram.data_a[14]
data[15] => altsyncram_9f11:fifo_ram.data_a[15]
data[16] => altsyncram_9f11:fifo_ram.data_a[16]
data[17] => altsyncram_9f11:fifo_ram.data_a[17]
data[18] => altsyncram_9f11:fifo_ram.data_a[18]
data[19] => altsyncram_9f11:fifo_ram.data_a[19]
data[20] => altsyncram_9f11:fifo_ram.data_a[20]
data[21] => altsyncram_9f11:fifo_ram.data_a[21]
data[22] => altsyncram_9f11:fifo_ram.data_a[22]
data[23] => altsyncram_9f11:fifo_ram.data_a[23]
data[24] => altsyncram_9f11:fifo_ram.data_a[24]
data[25] => altsyncram_9f11:fifo_ram.data_a[25]
data[26] => altsyncram_9f11:fifo_ram.data_a[26]
data[27] => altsyncram_9f11:fifo_ram.data_a[27]
data[28] => altsyncram_9f11:fifo_ram.data_a[28]
data[29] => altsyncram_9f11:fifo_ram.data_a[29]
data[30] => altsyncram_9f11:fifo_ram.data_a[30]
data[31] => altsyncram_9f11:fifo_ram.data_a[31]
data[32] => altsyncram_9f11:fifo_ram.data_a[32]
data[33] => altsyncram_9f11:fifo_ram.data_a[33]
data[34] => altsyncram_9f11:fifo_ram.data_a[34]
data[35] => altsyncram_9f11:fifo_ram.data_a[35]
q[0] <= altsyncram_9f11:fifo_ram.q_b[0]
q[1] <= altsyncram_9f11:fifo_ram.q_b[1]
q[2] <= altsyncram_9f11:fifo_ram.q_b[2]
q[3] <= altsyncram_9f11:fifo_ram.q_b[3]
q[4] <= altsyncram_9f11:fifo_ram.q_b[4]
q[5] <= altsyncram_9f11:fifo_ram.q_b[5]
q[6] <= altsyncram_9f11:fifo_ram.q_b[6]
q[7] <= altsyncram_9f11:fifo_ram.q_b[7]
q[8] <= altsyncram_9f11:fifo_ram.q_b[8]
q[9] <= altsyncram_9f11:fifo_ram.q_b[9]
q[10] <= altsyncram_9f11:fifo_ram.q_b[10]
q[11] <= altsyncram_9f11:fifo_ram.q_b[11]
q[12] <= altsyncram_9f11:fifo_ram.q_b[12]
q[13] <= altsyncram_9f11:fifo_ram.q_b[13]
q[14] <= altsyncram_9f11:fifo_ram.q_b[14]
q[15] <= altsyncram_9f11:fifo_ram.q_b[15]
q[16] <= altsyncram_9f11:fifo_ram.q_b[16]
q[17] <= altsyncram_9f11:fifo_ram.q_b[17]
q[18] <= altsyncram_9f11:fifo_ram.q_b[18]
q[19] <= altsyncram_9f11:fifo_ram.q_b[19]
q[20] <= altsyncram_9f11:fifo_ram.q_b[20]
q[21] <= altsyncram_9f11:fifo_ram.q_b[21]
q[22] <= altsyncram_9f11:fifo_ram.q_b[22]
q[23] <= altsyncram_9f11:fifo_ram.q_b[23]
q[24] <= altsyncram_9f11:fifo_ram.q_b[24]
q[25] <= altsyncram_9f11:fifo_ram.q_b[25]
q[26] <= altsyncram_9f11:fifo_ram.q_b[26]
q[27] <= altsyncram_9f11:fifo_ram.q_b[27]
q[28] <= altsyncram_9f11:fifo_ram.q_b[28]
q[29] <= altsyncram_9f11:fifo_ram.q_b[29]
q[30] <= altsyncram_9f11:fifo_ram.q_b[30]
q[31] <= altsyncram_9f11:fifo_ram.q_b[31]
q[32] <= altsyncram_9f11:fifo_ram.q_b[32]
q[33] <= altsyncram_9f11:fifo_ram.q_b[33]
q[34] <= altsyncram_9f11:fifo_ram.q_b[34]
q[35] <= altsyncram_9f11:fifo_ram.q_b[35]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_9f11:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_o76:rdfull_eq_comp.aeb
rdreq => a_graycounter_677:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_9f11:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_2lc:wrptr_g1p.cnt_en
wrreq => altsyncram_9f11:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[10].ENA
wrreq => wrptr_g[9].ENA
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= dffpipe_8d9:wrfull_reg.q[0]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|altsyncram_9f11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[9] => ram_block11a32.PORTAADDR9
address_a[9] => ram_block11a33.PORTAADDR9
address_a[9] => ram_block11a34.PORTAADDR9
address_a[9] => ram_block11a35.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[9] => ram_block11a32.PORTBADDR9
address_b[9] => ram_block11a33.PORTBADDR9
address_b[9] => ram_block11a34.PORTBADDR9
address_b[9] => ram_block11a35.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_te9:dffpipe14.clock
clrn => dffpipe_te9:dffpipe14.clrn
d[0] => dffpipe_te9:dffpipe14.d[0]
d[1] => dffpipe_te9:dffpipe14.d[1]
d[2] => dffpipe_te9:dffpipe14.d[2]
d[3] => dffpipe_te9:dffpipe14.d[3]
d[4] => dffpipe_te9:dffpipe14.d[4]
d[5] => dffpipe_te9:dffpipe14.d[5]
d[6] => dffpipe_te9:dffpipe14.d[6]
d[7] => dffpipe_te9:dffpipe14.d[7]
d[8] => dffpipe_te9:dffpipe14.d[8]
d[9] => dffpipe_te9:dffpipe14.d[9]
d[10] => dffpipe_te9:dffpipe14.d[10]
q[0] <= dffpipe_te9:dffpipe14.q[0]
q[1] <= dffpipe_te9:dffpipe14.q[1]
q[2] <= dffpipe_te9:dffpipe14.q[2]
q[3] <= dffpipe_te9:dffpipe14.q[3]
q[4] <= dffpipe_te9:dffpipe14.q[4]
q[5] <= dffpipe_te9:dffpipe14.q[5]
q[6] <= dffpipe_te9:dffpipe14.q[6]
q[7] <= dffpipe_te9:dffpipe14.q[7]
q[8] <= dffpipe_te9:dffpipe14.q[8]
q[9] <= dffpipe_te9:dffpipe14.q[9]
q[10] <= dffpipe_te9:dffpipe14.q[10]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe14
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_ue9:dffpipe17.clock
clrn => dffpipe_ue9:dffpipe17.clrn
d[0] => dffpipe_ue9:dffpipe17.d[0]
d[1] => dffpipe_ue9:dffpipe17.d[1]
d[2] => dffpipe_ue9:dffpipe17.d[2]
d[3] => dffpipe_ue9:dffpipe17.d[3]
d[4] => dffpipe_ue9:dffpipe17.d[4]
d[5] => dffpipe_ue9:dffpipe17.d[5]
d[6] => dffpipe_ue9:dffpipe17.d[6]
d[7] => dffpipe_ue9:dffpipe17.d[7]
d[8] => dffpipe_ue9:dffpipe17.d[8]
d[9] => dffpipe_ue9:dffpipe17.d[9]
d[10] => dffpipe_ue9:dffpipe17.d[10]
q[0] <= dffpipe_ue9:dffpipe17.q[0]
q[1] <= dffpipe_ue9:dffpipe17.q[1]
q[2] <= dffpipe_ue9:dffpipe17.q[2]
q[3] <= dffpipe_ue9:dffpipe17.q[3]
q[4] <= dffpipe_ue9:dffpipe17.q[4]
q[5] <= dffpipe_ue9:dffpipe17.q[5]
q[6] <= dffpipe_ue9:dffpipe17.q[6]
q[7] <= dffpipe_ue9:dffpipe17.q[7]
q[8] <= dffpipe_ue9:dffpipe17.q[8]
q[9] <= dffpipe_ue9:dffpipe17.q[9]
q[10] <= dffpipe_ue9:dffpipe17.q[10]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe17
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_o76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_7rm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component
data[0] => dcfifo_ipm1:auto_generated.data[0]
data[1] => dcfifo_ipm1:auto_generated.data[1]
data[2] => dcfifo_ipm1:auto_generated.data[2]
data[3] => dcfifo_ipm1:auto_generated.data[3]
data[4] => dcfifo_ipm1:auto_generated.data[4]
data[5] => dcfifo_ipm1:auto_generated.data[5]
data[6] => dcfifo_ipm1:auto_generated.data[6]
data[7] => dcfifo_ipm1:auto_generated.data[7]
data[8] => dcfifo_ipm1:auto_generated.data[8]
data[9] => dcfifo_ipm1:auto_generated.data[9]
data[10] => dcfifo_ipm1:auto_generated.data[10]
data[11] => dcfifo_ipm1:auto_generated.data[11]
data[12] => dcfifo_ipm1:auto_generated.data[12]
data[13] => dcfifo_ipm1:auto_generated.data[13]
data[14] => dcfifo_ipm1:auto_generated.data[14]
data[15] => dcfifo_ipm1:auto_generated.data[15]
data[16] => dcfifo_ipm1:auto_generated.data[16]
data[17] => dcfifo_ipm1:auto_generated.data[17]
data[18] => dcfifo_ipm1:auto_generated.data[18]
data[19] => dcfifo_ipm1:auto_generated.data[19]
data[20] => dcfifo_ipm1:auto_generated.data[20]
data[21] => dcfifo_ipm1:auto_generated.data[21]
data[22] => dcfifo_ipm1:auto_generated.data[22]
data[23] => dcfifo_ipm1:auto_generated.data[23]
data[24] => dcfifo_ipm1:auto_generated.data[24]
q[0] <= dcfifo_ipm1:auto_generated.q[0]
q[1] <= dcfifo_ipm1:auto_generated.q[1]
q[2] <= dcfifo_ipm1:auto_generated.q[2]
q[3] <= dcfifo_ipm1:auto_generated.q[3]
q[4] <= dcfifo_ipm1:auto_generated.q[4]
q[5] <= dcfifo_ipm1:auto_generated.q[5]
q[6] <= dcfifo_ipm1:auto_generated.q[6]
q[7] <= dcfifo_ipm1:auto_generated.q[7]
q[8] <= dcfifo_ipm1:auto_generated.q[8]
q[9] <= dcfifo_ipm1:auto_generated.q[9]
q[10] <= dcfifo_ipm1:auto_generated.q[10]
q[11] <= dcfifo_ipm1:auto_generated.q[11]
q[12] <= dcfifo_ipm1:auto_generated.q[12]
q[13] <= dcfifo_ipm1:auto_generated.q[13]
q[14] <= dcfifo_ipm1:auto_generated.q[14]
q[15] <= dcfifo_ipm1:auto_generated.q[15]
q[16] <= dcfifo_ipm1:auto_generated.q[16]
q[17] <= dcfifo_ipm1:auto_generated.q[17]
q[18] <= dcfifo_ipm1:auto_generated.q[18]
q[19] <= dcfifo_ipm1:auto_generated.q[19]
q[20] <= dcfifo_ipm1:auto_generated.q[20]
q[21] <= dcfifo_ipm1:auto_generated.q[21]
q[22] <= dcfifo_ipm1:auto_generated.q[22]
q[23] <= dcfifo_ipm1:auto_generated.q[23]
q[24] <= dcfifo_ipm1:auto_generated.q[24]
rdclk => dcfifo_ipm1:auto_generated.rdclk
rdreq => dcfifo_ipm1:auto_generated.rdreq
wrclk => dcfifo_ipm1:auto_generated.wrclk
wrreq => dcfifo_ipm1:auto_generated.wrreq
aclr => dcfifo_ipm1:auto_generated.aclr
rdempty <= dcfifo_ipm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ipm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ipm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ipm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ipm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ipm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ipm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ipm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ipm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ipm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ipm1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ipm1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ipm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ipm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ipm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ipm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ipm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ipm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ipm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ipm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ipm1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ipm1:auto_generated.wrusedw[9]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_lc11:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_lc11:fifo_ram.data_a[0]
data[1] => altsyncram_lc11:fifo_ram.data_a[1]
data[2] => altsyncram_lc11:fifo_ram.data_a[2]
data[3] => altsyncram_lc11:fifo_ram.data_a[3]
data[4] => altsyncram_lc11:fifo_ram.data_a[4]
data[5] => altsyncram_lc11:fifo_ram.data_a[5]
data[6] => altsyncram_lc11:fifo_ram.data_a[6]
data[7] => altsyncram_lc11:fifo_ram.data_a[7]
data[8] => altsyncram_lc11:fifo_ram.data_a[8]
data[9] => altsyncram_lc11:fifo_ram.data_a[9]
data[10] => altsyncram_lc11:fifo_ram.data_a[10]
data[11] => altsyncram_lc11:fifo_ram.data_a[11]
data[12] => altsyncram_lc11:fifo_ram.data_a[12]
data[13] => altsyncram_lc11:fifo_ram.data_a[13]
data[14] => altsyncram_lc11:fifo_ram.data_a[14]
data[15] => altsyncram_lc11:fifo_ram.data_a[15]
data[16] => altsyncram_lc11:fifo_ram.data_a[16]
data[17] => altsyncram_lc11:fifo_ram.data_a[17]
data[18] => altsyncram_lc11:fifo_ram.data_a[18]
data[19] => altsyncram_lc11:fifo_ram.data_a[19]
data[20] => altsyncram_lc11:fifo_ram.data_a[20]
data[21] => altsyncram_lc11:fifo_ram.data_a[21]
data[22] => altsyncram_lc11:fifo_ram.data_a[22]
data[23] => altsyncram_lc11:fifo_ram.data_a[23]
data[24] => altsyncram_lc11:fifo_ram.data_a[24]
q[0] <= altsyncram_lc11:fifo_ram.q_b[0]
q[1] <= altsyncram_lc11:fifo_ram.q_b[1]
q[2] <= altsyncram_lc11:fifo_ram.q_b[2]
q[3] <= altsyncram_lc11:fifo_ram.q_b[3]
q[4] <= altsyncram_lc11:fifo_ram.q_b[4]
q[5] <= altsyncram_lc11:fifo_ram.q_b[5]
q[6] <= altsyncram_lc11:fifo_ram.q_b[6]
q[7] <= altsyncram_lc11:fifo_ram.q_b[7]
q[8] <= altsyncram_lc11:fifo_ram.q_b[8]
q[9] <= altsyncram_lc11:fifo_ram.q_b[9]
q[10] <= altsyncram_lc11:fifo_ram.q_b[10]
q[11] <= altsyncram_lc11:fifo_ram.q_b[11]
q[12] <= altsyncram_lc11:fifo_ram.q_b[12]
q[13] <= altsyncram_lc11:fifo_ram.q_b[13]
q[14] <= altsyncram_lc11:fifo_ram.q_b[14]
q[15] <= altsyncram_lc11:fifo_ram.q_b[15]
q[16] <= altsyncram_lc11:fifo_ram.q_b[16]
q[17] <= altsyncram_lc11:fifo_ram.q_b[17]
q[18] <= altsyncram_lc11:fifo_ram.q_b[18]
q[19] <= altsyncram_lc11:fifo_ram.q_b[19]
q[20] <= altsyncram_lc11:fifo_ram.q_b[20]
q[21] <= altsyncram_lc11:fifo_ram.q_b[21]
q[22] <= altsyncram_lc11:fifo_ram.q_b[22]
q[23] <= altsyncram_lc11:fifo_ram.q_b[23]
q[24] <= altsyncram_lc11:fifo_ram.q_b[24]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_lc11:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => a_graycounter_577:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_lc11:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_1lc:wrptr_g1p.cnt_en
wrreq => altsyncram_lc11:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[9].ENA
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|altsyncram_lc11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_ve9:dffpipe13.clock
clrn => dffpipe_ve9:dffpipe13.clrn
d[0] => dffpipe_ve9:dffpipe13.d[0]
d[1] => dffpipe_ve9:dffpipe13.d[1]
d[2] => dffpipe_ve9:dffpipe13.d[2]
d[3] => dffpipe_ve9:dffpipe13.d[3]
d[4] => dffpipe_ve9:dffpipe13.d[4]
d[5] => dffpipe_ve9:dffpipe13.d[5]
d[6] => dffpipe_ve9:dffpipe13.d[6]
d[7] => dffpipe_ve9:dffpipe13.d[7]
d[8] => dffpipe_ve9:dffpipe13.d[8]
d[9] => dffpipe_ve9:dffpipe13.d[9]
q[0] <= dffpipe_ve9:dffpipe13.q[0]
q[1] <= dffpipe_ve9:dffpipe13.q[1]
q[2] <= dffpipe_ve9:dffpipe13.q[2]
q[3] <= dffpipe_ve9:dffpipe13.q[3]
q[4] <= dffpipe_ve9:dffpipe13.q[4]
q[5] <= dffpipe_ve9:dffpipe13.q[5]
q[6] <= dffpipe_ve9:dffpipe13.q[6]
q[7] <= dffpipe_ve9:dffpipe13.q[7]
q[8] <= dffpipe_ve9:dffpipe13.q[8]
q[9] <= dffpipe_ve9:dffpipe13.q[9]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_ve9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp
clock => dffpipe_0f9:dffpipe16.clock
clrn => dffpipe_0f9:dffpipe16.clrn
d[0] => dffpipe_0f9:dffpipe16.d[0]
d[1] => dffpipe_0f9:dffpipe16.d[1]
d[2] => dffpipe_0f9:dffpipe16.d[2]
d[3] => dffpipe_0f9:dffpipe16.d[3]
d[4] => dffpipe_0f9:dffpipe16.d[4]
d[5] => dffpipe_0f9:dffpipe16.d[5]
d[6] => dffpipe_0f9:dffpipe16.d[6]
d[7] => dffpipe_0f9:dffpipe16.d[7]
d[8] => dffpipe_0f9:dffpipe16.d[8]
d[9] => dffpipe_0f9:dffpipe16.d[9]
q[0] <= dffpipe_0f9:dffpipe16.q[0]
q[1] <= dffpipe_0f9:dffpipe16.q[1]
q[2] <= dffpipe_0f9:dffpipe16.q[2]
q[3] <= dffpipe_0f9:dffpipe16.q[3]
q[4] <= dffpipe_0f9:dffpipe16.q[4]
q[5] <= dffpipe_0f9:dffpipe16.q[5]
q[6] <= dffpipe_0f9:dffpipe16.q[6]
q[7] <= dffpipe_0f9:dffpipe16.q[7]
q[8] <= dffpipe_0f9:dffpipe16.q[8]
q[9] <= dffpipe_0f9:dffpipe16.q[9]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_0f9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ipm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst
clk => clk.IN4
reset => reset.IN3
max_tx_bd[0] => Equal0.IN6
max_tx_bd[1] => Equal0.IN5
max_tx_bd[2] => Equal0.IN4
max_tx_bd[3] => Equal0.IN3
max_tx_bd[4] => Equal0.IN2
max_tx_bd[5] => Equal0.IN1
max_tx_bd[6] => Equal0.IN0
bd_rdata[0] => Add0.IN4
bd_rdata[0] => ptr[0].DATAIN
bd_rdata[1] => Add0.IN3
bd_rdata[1] => ptr[1].DATAIN
bd_rdata[2] => Selector61.IN2
bd_rdata[3] => Selector60.IN2
bd_rdata[4] => Selector59.IN2
bd_rdata[5] => Selector58.IN2
bd_rdata[6] => Selector57.IN2
bd_rdata[7] => Selector56.IN2
bd_rdata[8] => Selector55.IN2
bd_rdata[9] => desc.DATAB
bd_rdata[9] => Selector54.IN2
bd_rdata[10] => desc.DATAB
bd_rdata[10] => Selector53.IN2
bd_rdata[11] => desc.DATAB
bd_rdata[11] => Selector52.IN2
bd_rdata[12] => desc.DATAB
bd_rdata[12] => Selector51.IN2
bd_rdata[13] => desc.DATAB
bd_rdata[13] => Selector50.IN2
bd_rdata[14] => desc.DATAB
bd_rdata[14] => Selector49.IN2
bd_rdata[15] => always2.IN0
bd_rdata[15] => Selector48.IN2
bd_rdata[16] => desc.DATAB
bd_rdata[16] => Selector47.IN2
bd_rdata[17] => desc.DATAB
bd_rdata[17] => Selector46.IN2
bd_rdata[18] => desc.DATAB
bd_rdata[18] => Selector45.IN2
bd_rdata[19] => desc.DATAB
bd_rdata[19] => Selector44.IN2
bd_rdata[20] => desc.DATAB
bd_rdata[20] => Selector43.IN2
bd_rdata[21] => desc.DATAB
bd_rdata[21] => Selector42.IN2
bd_rdata[22] => desc.DATAB
bd_rdata[22] => Selector41.IN2
bd_rdata[23] => desc.DATAB
bd_rdata[23] => Selector40.IN2
bd_rdata[24] => desc.DATAB
bd_rdata[24] => Selector39.IN2
bd_rdata[25] => desc.DATAB
bd_rdata[25] => Selector38.IN2
bd_rdata[26] => desc.DATAB
bd_rdata[26] => Selector37.IN2
bd_rdata[27] => desc.DATAB
bd_rdata[27] => Selector36.IN2
bd_rdata[28] => desc.DATAB
bd_rdata[28] => Selector35.IN2
bd_rdata[29] => desc.DATAB
bd_rdata[29] => Selector34.IN2
bd_rdata[30] => desc.DATAB
bd_rdata[30] => Selector33.IN2
bd_rdata[31] => desc.DATAB
bd_rdata[31] => Selector32.IN2
bd_wait => Selector5.IN3
bd_wait => Selector0.IN3
bd_wait => TxB_IRQ.OUTPUTSELECT
bd_wait => TxE_IRQ.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => always2.IN1
bd_wait => Selector4.IN4
bd_wait => Selector7.IN4
bd_write <= state[7].DB_MAX_OUTPUT_PORT_TYPE
bd_read <= bd_read.DB_MAX_OUTPUT_PORT_TYPE
bd_address[0] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
bd_address[1] <= bd_index[0].DB_MAX_OUTPUT_PORT_TYPE
bd_address[2] <= bd_index[1].DB_MAX_OUTPUT_PORT_TYPE
bd_address[3] <= bd_index[2].DB_MAX_OUTPUT_PORT_TYPE
bd_address[4] <= bd_index[3].DB_MAX_OUTPUT_PORT_TYPE
bd_address[5] <= bd_index[4].DB_MAX_OUTPUT_PORT_TYPE
bd_address[6] <= bd_index[5].DB_MAX_OUTPUT_PORT_TYPE
bd_address[7] <= bd_index[6].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[0] <= stat[0].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[1] <= stat[1].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[2] <= stat[2].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[3] <= stat[3].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[4] <= stat[4].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[5] <= stat[5].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[6] <= stat[6].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[7] <= stat[7].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[8] <= stat[8].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[9] <= desc[9].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[10] <= desc[10].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[11] <= desc[11].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[12] <= desc[12].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[13] <= desc[13].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[14] <= desc[14].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[15] <= <GND>
bd_wdata[16] <= desc[16].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[17] <= desc[17].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[18] <= desc[18].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[19] <= desc[19].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[20] <= desc[20].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[21] <= desc[21].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[22] <= desc[22].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[23] <= desc[23].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[24] <= desc[24].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[25] <= desc[25].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[26] <= desc[26].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[27] <= desc[27].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[28] <= desc[28].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[29] <= desc[29].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[30] <= desc[30].DB_MAX_OUTPUT_PORT_TYPE
bd_wdata[31] <= desc[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest => valid_tx_rd.IN1
av_waitrequest => always2.IN1
av_waitrequest => av_read~reg0.ENA
av_waitrequest => av_burstcount[0]~reg0.ENA
av_waitrequest => av_burstcount[1]~reg0.ENA
av_waitrequest => av_burstcount[2]~reg0.ENA
av_waitrequest => av_burstcount[3]~reg0.ENA
av_waitrequest => av_address[0]~reg0.ENA
av_waitrequest => av_address[1]~reg0.ENA
av_waitrequest => av_address[2]~reg0.ENA
av_waitrequest => av_address[3]~reg0.ENA
av_waitrequest => av_address[4]~reg0.ENA
av_waitrequest => av_address[5]~reg0.ENA
av_waitrequest => av_address[6]~reg0.ENA
av_waitrequest => av_address[7]~reg0.ENA
av_waitrequest => av_address[8]~reg0.ENA
av_waitrequest => av_address[9]~reg0.ENA
av_waitrequest => av_address[10]~reg0.ENA
av_waitrequest => av_address[11]~reg0.ENA
av_waitrequest => av_address[12]~reg0.ENA
av_waitrequest => av_address[13]~reg0.ENA
av_waitrequest => av_address[14]~reg0.ENA
av_waitrequest => av_address[15]~reg0.ENA
av_waitrequest => av_address[16]~reg0.ENA
av_waitrequest => av_address[17]~reg0.ENA
av_waitrequest => av_address[18]~reg0.ENA
av_waitrequest => av_address[19]~reg0.ENA
av_waitrequest => av_address[20]~reg0.ENA
av_waitrequest => av_address[21]~reg0.ENA
av_waitrequest => av_address[22]~reg0.ENA
av_waitrequest => av_address[23]~reg0.ENA
av_waitrequest => av_address[24]~reg0.ENA
av_waitrequest => av_address[25]~reg0.ENA
av_waitrequest => av_address[26]~reg0.ENA
av_waitrequest => av_address[27]~reg0.ENA
av_waitrequest => av_address[28]~reg0.ENA
av_waitrequest => av_address[29]~reg0.ENA
av_waitrequest => av_address[30]~reg0.ENA
av_waitrequest => av_address[31]~reg0.ENA
av_readdata[0] => rdata[0].DATAIN
av_readdata[1] => rdata[1].DATAIN
av_readdata[2] => rdata[2].DATAIN
av_readdata[3] => rdata[3].DATAIN
av_readdata[4] => rdata[4].DATAIN
av_readdata[5] => rdata[5].DATAIN
av_readdata[6] => rdata[6].DATAIN
av_readdata[7] => rdata[7].DATAIN
av_readdata[8] => rdata[8].DATAIN
av_readdata[9] => rdata[9].DATAIN
av_readdata[10] => rdata[10].DATAIN
av_readdata[11] => rdata[11].DATAIN
av_readdata[12] => rdata[12].DATAIN
av_readdata[13] => rdata[13].DATAIN
av_readdata[14] => rdata[14].DATAIN
av_readdata[15] => rdata[15].DATAIN
av_readdata[16] => rdata[16].DATAIN
av_readdata[17] => rdata[17].DATAIN
av_readdata[18] => rdata[18].DATAIN
av_readdata[19] => rdata[19].DATAIN
av_readdata[20] => rdata[20].DATAIN
av_readdata[21] => rdata[21].DATAIN
av_readdata[22] => rdata[22].DATAIN
av_readdata[23] => rdata[23].DATAIN
av_readdata[24] => rdata[24].DATAIN
av_readdata[25] => rdata[25].DATAIN
av_readdata[26] => rdata[26].DATAIN
av_readdata[27] => rdata[27].DATAIN
av_readdata[28] => rdata[28].DATAIN
av_readdata[29] => rdata[29].DATAIN
av_readdata[30] => rdata[30].DATAIN
av_readdata[31] => rdata[31].DATAIN
av_readdatavalid => valid_rdata.DATAIN
av_read <= av_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= av_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= av_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= av_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= av_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= av_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= av_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= av_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= av_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= av_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= av_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= av_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= av_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= av_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= av_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= av_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= av_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= av_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= av_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= av_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= av_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= av_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= av_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= av_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= av_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= av_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= av_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[26] <= av_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[27] <= av_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[28] <= av_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[29] <= av_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[30] <= av_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[31] <= av_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= av_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[1] <= av_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[2] <= av_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[3] <= av_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEn => always2.IN1
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
txclk => txclk.IN4
tx_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
tx_dv <= tx_state[1].DB_MAX_OUTPUT_PORT_TYPE
tx_sop <= tx_sop.DB_MAX_OUTPUT_PORT_TYPE
tx_eop <= tx_eop.DB_MAX_OUTPUT_PORT_TYPE
tx_ack => dff_read.IN1
tx_ack => TxUnderRun.IN1
tx_ack => always4.IN1
tx_ack => byte_index.OUTPUTSELECT
tx_ack => byte_index.OUTPUTSELECT
tx_stat[0] => stat[0].DATAIN
tx_stat[1] => stat[1].DATAIN
tx_stat[2] => stat[2].DATAIN
tx_stat[3] => stat[3].DATAIN
tx_stat[4] => stat[4].DATAIN
tx_stat[5] => stat[5].DATAIN
tx_stat[6] => stat[6].DATAIN
tx_stat[7] => stat[7].DATAIN
tx_stat[8] => stat[8].DATAIN
tx_stat_valid => always4.IN1
tx_stat_valid => tx_stat_valid_r.OUTPUTSELECT
tx_stat_valid => stat[8].ENA
tx_stat_valid => stat[7].ENA
tx_stat_valid => stat[6].ENA
tx_stat_valid => stat[5].ENA
tx_stat_valid => stat[4].ENA
tx_stat_valid => stat[3].ENA
tx_stat_valid => stat[2].ENA
tx_stat_valid => stat[1].ENA
tx_stat_valid => stat[0].ENA
tx_stat_ack <= eth_dc_reg:stat_ack_dc_reg.q
tx_retry => state.DATAB
tx_retry => state.DATAB
PerPacketPad <= desc[12].DB_MAX_OUTPUT_PORT_TYPE
PerPacketCrc <= desc[11].DB_MAX_OUTPUT_PORT_TYPE
TxUnderRun <= TxUnderRun.DB_MAX_OUTPUT_PORT_TYPE
TxB_IRQ <= TxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxE_IRQ <= TxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_7nm1:auto_generated.data[0]
data[1] => dcfifo_7nm1:auto_generated.data[1]
data[2] => dcfifo_7nm1:auto_generated.data[2]
data[3] => dcfifo_7nm1:auto_generated.data[3]
data[4] => dcfifo_7nm1:auto_generated.data[4]
data[5] => dcfifo_7nm1:auto_generated.data[5]
data[6] => dcfifo_7nm1:auto_generated.data[6]
data[7] => dcfifo_7nm1:auto_generated.data[7]
data[8] => dcfifo_7nm1:auto_generated.data[8]
data[9] => dcfifo_7nm1:auto_generated.data[9]
data[10] => dcfifo_7nm1:auto_generated.data[10]
data[11] => dcfifo_7nm1:auto_generated.data[11]
data[12] => dcfifo_7nm1:auto_generated.data[12]
data[13] => dcfifo_7nm1:auto_generated.data[13]
data[14] => dcfifo_7nm1:auto_generated.data[14]
data[15] => dcfifo_7nm1:auto_generated.data[15]
data[16] => dcfifo_7nm1:auto_generated.data[16]
data[17] => dcfifo_7nm1:auto_generated.data[17]
data[18] => dcfifo_7nm1:auto_generated.data[18]
data[19] => dcfifo_7nm1:auto_generated.data[19]
data[20] => dcfifo_7nm1:auto_generated.data[20]
data[21] => dcfifo_7nm1:auto_generated.data[21]
data[22] => dcfifo_7nm1:auto_generated.data[22]
data[23] => dcfifo_7nm1:auto_generated.data[23]
data[24] => dcfifo_7nm1:auto_generated.data[24]
data[25] => dcfifo_7nm1:auto_generated.data[25]
data[26] => dcfifo_7nm1:auto_generated.data[26]
data[27] => dcfifo_7nm1:auto_generated.data[27]
data[28] => dcfifo_7nm1:auto_generated.data[28]
data[29] => dcfifo_7nm1:auto_generated.data[29]
data[30] => dcfifo_7nm1:auto_generated.data[30]
data[31] => dcfifo_7nm1:auto_generated.data[31]
data[32] => dcfifo_7nm1:auto_generated.data[32]
data[33] => dcfifo_7nm1:auto_generated.data[33]
data[34] => dcfifo_7nm1:auto_generated.data[34]
data[35] => dcfifo_7nm1:auto_generated.data[35]
q[0] <= dcfifo_7nm1:auto_generated.q[0]
q[1] <= dcfifo_7nm1:auto_generated.q[1]
q[2] <= dcfifo_7nm1:auto_generated.q[2]
q[3] <= dcfifo_7nm1:auto_generated.q[3]
q[4] <= dcfifo_7nm1:auto_generated.q[4]
q[5] <= dcfifo_7nm1:auto_generated.q[5]
q[6] <= dcfifo_7nm1:auto_generated.q[6]
q[7] <= dcfifo_7nm1:auto_generated.q[7]
q[8] <= dcfifo_7nm1:auto_generated.q[8]
q[9] <= dcfifo_7nm1:auto_generated.q[9]
q[10] <= dcfifo_7nm1:auto_generated.q[10]
q[11] <= dcfifo_7nm1:auto_generated.q[11]
q[12] <= dcfifo_7nm1:auto_generated.q[12]
q[13] <= dcfifo_7nm1:auto_generated.q[13]
q[14] <= dcfifo_7nm1:auto_generated.q[14]
q[15] <= dcfifo_7nm1:auto_generated.q[15]
q[16] <= dcfifo_7nm1:auto_generated.q[16]
q[17] <= dcfifo_7nm1:auto_generated.q[17]
q[18] <= dcfifo_7nm1:auto_generated.q[18]
q[19] <= dcfifo_7nm1:auto_generated.q[19]
q[20] <= dcfifo_7nm1:auto_generated.q[20]
q[21] <= dcfifo_7nm1:auto_generated.q[21]
q[22] <= dcfifo_7nm1:auto_generated.q[22]
q[23] <= dcfifo_7nm1:auto_generated.q[23]
q[24] <= dcfifo_7nm1:auto_generated.q[24]
q[25] <= dcfifo_7nm1:auto_generated.q[25]
q[26] <= dcfifo_7nm1:auto_generated.q[26]
q[27] <= dcfifo_7nm1:auto_generated.q[27]
q[28] <= dcfifo_7nm1:auto_generated.q[28]
q[29] <= dcfifo_7nm1:auto_generated.q[29]
q[30] <= dcfifo_7nm1:auto_generated.q[30]
q[31] <= dcfifo_7nm1:auto_generated.q[31]
q[32] <= dcfifo_7nm1:auto_generated.q[32]
q[33] <= dcfifo_7nm1:auto_generated.q[33]
q[34] <= dcfifo_7nm1:auto_generated.q[34]
q[35] <= dcfifo_7nm1:auto_generated.q[35]
rdclk => dcfifo_7nm1:auto_generated.rdclk
rdreq => dcfifo_7nm1:auto_generated.rdreq
wrclk => dcfifo_7nm1:auto_generated.wrclk
wrreq => dcfifo_7nm1:auto_generated.wrreq
aclr => dcfifo_7nm1:auto_generated.aclr
rdempty <= dcfifo_7nm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7nm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7nm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7nm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7nm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7nm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7nm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7nm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7nm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7nm1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_7nm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7nm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7nm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7nm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7nm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7nm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7nm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7nm1:auto_generated.wrusedw[7]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_mc11:fifo_ram.aclr1
aclr => delayed_wrptr_g[7].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[7].IN0
aclr => rs_dgwp_reg[7].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[7].IN0
aclr => ws_dgrp_reg[7].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mc11:fifo_ram.data_a[0]
data[1] => altsyncram_mc11:fifo_ram.data_a[1]
data[2] => altsyncram_mc11:fifo_ram.data_a[2]
data[3] => altsyncram_mc11:fifo_ram.data_a[3]
data[4] => altsyncram_mc11:fifo_ram.data_a[4]
data[5] => altsyncram_mc11:fifo_ram.data_a[5]
data[6] => altsyncram_mc11:fifo_ram.data_a[6]
data[7] => altsyncram_mc11:fifo_ram.data_a[7]
data[8] => altsyncram_mc11:fifo_ram.data_a[8]
data[9] => altsyncram_mc11:fifo_ram.data_a[9]
data[10] => altsyncram_mc11:fifo_ram.data_a[10]
data[11] => altsyncram_mc11:fifo_ram.data_a[11]
data[12] => altsyncram_mc11:fifo_ram.data_a[12]
data[13] => altsyncram_mc11:fifo_ram.data_a[13]
data[14] => altsyncram_mc11:fifo_ram.data_a[14]
data[15] => altsyncram_mc11:fifo_ram.data_a[15]
data[16] => altsyncram_mc11:fifo_ram.data_a[16]
data[17] => altsyncram_mc11:fifo_ram.data_a[17]
data[18] => altsyncram_mc11:fifo_ram.data_a[18]
data[19] => altsyncram_mc11:fifo_ram.data_a[19]
data[20] => altsyncram_mc11:fifo_ram.data_a[20]
data[21] => altsyncram_mc11:fifo_ram.data_a[21]
data[22] => altsyncram_mc11:fifo_ram.data_a[22]
data[23] => altsyncram_mc11:fifo_ram.data_a[23]
data[24] => altsyncram_mc11:fifo_ram.data_a[24]
data[25] => altsyncram_mc11:fifo_ram.data_a[25]
data[26] => altsyncram_mc11:fifo_ram.data_a[26]
data[27] => altsyncram_mc11:fifo_ram.data_a[27]
data[28] => altsyncram_mc11:fifo_ram.data_a[28]
data[29] => altsyncram_mc11:fifo_ram.data_a[29]
data[30] => altsyncram_mc11:fifo_ram.data_a[30]
data[31] => altsyncram_mc11:fifo_ram.data_a[31]
data[32] => altsyncram_mc11:fifo_ram.data_a[32]
data[33] => altsyncram_mc11:fifo_ram.data_a[33]
data[34] => altsyncram_mc11:fifo_ram.data_a[34]
data[35] => altsyncram_mc11:fifo_ram.data_a[35]
q[0] <= altsyncram_mc11:fifo_ram.q_b[0]
q[1] <= altsyncram_mc11:fifo_ram.q_b[1]
q[2] <= altsyncram_mc11:fifo_ram.q_b[2]
q[3] <= altsyncram_mc11:fifo_ram.q_b[3]
q[4] <= altsyncram_mc11:fifo_ram.q_b[4]
q[5] <= altsyncram_mc11:fifo_ram.q_b[5]
q[6] <= altsyncram_mc11:fifo_ram.q_b[6]
q[7] <= altsyncram_mc11:fifo_ram.q_b[7]
q[8] <= altsyncram_mc11:fifo_ram.q_b[8]
q[9] <= altsyncram_mc11:fifo_ram.q_b[9]
q[10] <= altsyncram_mc11:fifo_ram.q_b[10]
q[11] <= altsyncram_mc11:fifo_ram.q_b[11]
q[12] <= altsyncram_mc11:fifo_ram.q_b[12]
q[13] <= altsyncram_mc11:fifo_ram.q_b[13]
q[14] <= altsyncram_mc11:fifo_ram.q_b[14]
q[15] <= altsyncram_mc11:fifo_ram.q_b[15]
q[16] <= altsyncram_mc11:fifo_ram.q_b[16]
q[17] <= altsyncram_mc11:fifo_ram.q_b[17]
q[18] <= altsyncram_mc11:fifo_ram.q_b[18]
q[19] <= altsyncram_mc11:fifo_ram.q_b[19]
q[20] <= altsyncram_mc11:fifo_ram.q_b[20]
q[21] <= altsyncram_mc11:fifo_ram.q_b[21]
q[22] <= altsyncram_mc11:fifo_ram.q_b[22]
q[23] <= altsyncram_mc11:fifo_ram.q_b[23]
q[24] <= altsyncram_mc11:fifo_ram.q_b[24]
q[25] <= altsyncram_mc11:fifo_ram.q_b[25]
q[26] <= altsyncram_mc11:fifo_ram.q_b[26]
q[27] <= altsyncram_mc11:fifo_ram.q_b[27]
q[28] <= altsyncram_mc11:fifo_ram.q_b[28]
q[29] <= altsyncram_mc11:fifo_ram.q_b[29]
q[30] <= altsyncram_mc11:fifo_ram.q_b[30]
q[31] <= altsyncram_mc11:fifo_ram.q_b[31]
q[32] <= altsyncram_mc11:fifo_ram.q_b[32]
q[33] <= altsyncram_mc11:fifo_ram.q_b[33]
q[34] <= altsyncram_mc11:fifo_ram.q_b[34]
q[35] <= altsyncram_mc11:fifo_ram.q_b[35]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_mc11:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_jd9:rs_brp.clock
rdclk => dffpipe_jd9:rs_bwp.clock
rdclk => alt_synch_pipe_hkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_e66:rdfull_eq_comp.aeb
rdreq => a_graycounter_s57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_mc11:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_jd9:ws_brp.clock
wrclk => dffpipe_jd9:ws_bwp.clock
wrclk => alt_synch_pipe_kkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_ojc:wrptr_g1p.cnt_en
wrreq => altsyncram_mc11:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= dffpipe_8d9:wrfull_reg.q[0]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|altsyncram_mc11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a33.ENA0
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a34.ENA0
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a35.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:rs_bwp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
clock => dffpipe_kd9:dffpipe13.clock
clrn => dffpipe_kd9:dffpipe13.clrn
d[0] => dffpipe_kd9:dffpipe13.d[0]
d[1] => dffpipe_kd9:dffpipe13.d[1]
d[2] => dffpipe_kd9:dffpipe13.d[2]
d[3] => dffpipe_kd9:dffpipe13.d[3]
d[4] => dffpipe_kd9:dffpipe13.d[4]
d[5] => dffpipe_kd9:dffpipe13.d[5]
d[6] => dffpipe_kd9:dffpipe13.d[6]
d[7] => dffpipe_kd9:dffpipe13.d[7]
q[0] <= dffpipe_kd9:dffpipe13.q[0]
q[1] <= dffpipe_kd9:dffpipe13.q[1]
q[2] <= dffpipe_kd9:dffpipe13.q[2]
q[3] <= dffpipe_kd9:dffpipe13.q[3]
q[4] <= dffpipe_kd9:dffpipe13.q[4]
q[5] <= dffpipe_kd9:dffpipe13.q[5]
q[6] <= dffpipe_kd9:dffpipe13.q[6]
q[7] <= dffpipe_kd9:dffpipe13.q[7]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_kd9:dffpipe13
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_brp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|dffpipe_jd9:ws_bwp
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
clock => dffpipe_ld9:dffpipe16.clock
clrn => dffpipe_ld9:dffpipe16.clrn
d[0] => dffpipe_ld9:dffpipe16.d[0]
d[1] => dffpipe_ld9:dffpipe16.d[1]
d[2] => dffpipe_ld9:dffpipe16.d[2]
d[3] => dffpipe_ld9:dffpipe16.d[3]
d[4] => dffpipe_ld9:dffpipe16.d[4]
d[5] => dffpipe_ld9:dffpipe16.d[5]
d[6] => dffpipe_ld9:dffpipe16.d[6]
d[7] => dffpipe_ld9:dffpipe16.d[7]
q[0] <= dffpipe_ld9:dffpipe16.q[0]
q[1] <= dffpipe_ld9:dffpipe16.q[1]
q[2] <= dffpipe_ld9:dffpipe16.q[2]
q[3] <= dffpipe_ld9:dffpipe16.q[3]
q[4] <= dffpipe_ld9:dffpipe16.q[4]
q[5] <= dffpipe_ld9:dffpipe16.q[5]
q[6] <= dffpipe_ld9:dffpipe16.q[6]
q[7] <= dffpipe_ld9:dffpipe16.q[7]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_e66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_7nm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|eth_ocm_0:the_eth_ocm_0|eth_ocm:eth_ocm_0|eth_macstatus:macstatus1
MRxClk => ReceivedPacketTooBig~reg0.CLK
MRxClk => DribbleNibble~reg0.CLK
MRxClk => ShortFrame~reg0.CLK
MRxClk => RxColWindow.CLK
MRxClk => RxLateCollision~reg0.CLK
MRxClk => InvalidSymbol~reg0.CLK
MRxClk => ReceiveEnd~reg0.CLK
MRxClk => LoadRxStatus~reg0.CLK
MRxClk => LatchedMRxErr~reg0.CLK
MRxClk => LatchedCrcError~reg0.CLK
Reset => CarrierSenseLost~reg0.ACLR
Reset => DeferLatched~reg0.ACLR
Reset => LateCollLatched~reg0.ACLR
Reset => RetryLimit~reg0.ACLR
Reset => RetryCntLatched[0]~reg0.ACLR
Reset => RetryCntLatched[1]~reg0.ACLR
Reset => RetryCntLatched[2]~reg0.ACLR
Reset => RetryCntLatched[3]~reg0.ACLR
Reset => ReceivedPacketTooBig~reg0.ACLR
Reset => DribbleNibble~reg0.ACLR
Reset => ShortFrame~reg0.ACLR
Reset => RxColWindow.PRESET
Reset => RxLateCollision~reg0.ACLR
Reset => InvalidSymbol~reg0.ACLR
Reset => ReceiveEnd~reg0.ACLR
Reset => LoadRxStatus~reg0.ACLR
Reset => LatchedMRxErr~reg0.ACLR
Reset => LatchedCrcError~reg0.ACLR
ReceivedLengthOK <= ReceivedLengthOK.DB_MAX_OUTPUT_PORT_TYPE
ReceiveEnd <= ReceiveEnd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketGood <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCrcError => LatchedCrcError.IN0
MRxErr => SetInvalidSymbol.IN0
MRxDV => TakeSample.IN0
MRxDV => SetInvalidSymbol.IN1
MRxDV => TakeSample.IN1
MRxDV => always8.IN0
RxStateSFD => LatchedCrcError.OUTPUTSELECT
RxStateSFD => always1.IN0
RxStateSFD => DribbleNibble.OUTPUTSELECT
RxStateData[0] => LatchedCrcError.OUTPUTSELECT
RxStateData[0] => WideOr0.IN0
RxStateData[0] => TakeSample.IN1
RxStateData[1] => WideOr0.IN1
RxStateData[1] => always6.IN1
RxStateData[1] => always8.IN1
RxStatePreamble => always1.IN1
RxStateIdle => always1.IN0
RxStateIdle => RxColWindow.OUTPUTSELECT
Transmitting => always1.IN1
RxByteCnt[0] => LessThan0.IN16
RxByteCnt[0] => LessThan1.IN16
RxByteCnt[0] => Equal1.IN5
RxByteCnt[0] => LessThan2.IN16
RxByteCnt[0] => LessThan3.IN16
RxByteCnt[1] => LessThan0.IN15
RxByteCnt[1] => LessThan1.IN15
RxByteCnt[1] => Equal1.IN4
RxByteCnt[1] => LessThan2.IN15
RxByteCnt[1] => LessThan3.IN15
RxByteCnt[2] => LessThan0.IN14
RxByteCnt[2] => LessThan1.IN14
RxByteCnt[2] => Equal1.IN3
RxByteCnt[2] => LessThan2.IN14
RxByteCnt[2] => LessThan3.IN14
RxByteCnt[3] => LessThan0.IN13
RxByteCnt[3] => LessThan1.IN13
RxByteCnt[3] => Equal1.IN2
RxByteCnt[3] => LessThan2.IN13
RxByteCnt[3] => LessThan3.IN13
RxByteCnt[4] => LessThan0.IN12
RxByteCnt[4] => LessThan1.IN12
RxByteCnt[4] => Equal1.IN1
RxByteCnt[4] => LessThan2.IN12
RxByteCnt[4] => LessThan3.IN12
RxByteCnt[5] => LessThan0.IN11
RxByteCnt[5] => LessThan1.IN11
RxByteCnt[5] => Equal1.IN0
RxByteCnt[5] => LessThan2.IN11
RxByteCnt[5] => LessThan3.IN11
RxByteCnt[6] => LessThan0.IN10
RxByteCnt[6] => LessThan1.IN10
RxByteCnt[6] => LessThan2.IN10
RxByteCnt[6] => LessThan3.IN10
RxByteCnt[7] => LessThan0.IN9
RxByteCnt[7] => LessThan1.IN9
RxByteCnt[7] => LessThan2.IN9
RxByteCnt[7] => LessThan3.IN9
RxByteCnt[8] => LessThan0.IN8
RxByteCnt[8] => LessThan1.IN8
RxByteCnt[8] => LessThan2.IN8
RxByteCnt[8] => LessThan3.IN8
RxByteCnt[9] => LessThan0.IN7
RxByteCnt[9] => LessThan1.IN7
RxByteCnt[9] => LessThan2.IN7
RxByteCnt[9] => LessThan3.IN7
RxByteCnt[10] => LessThan0.IN6
RxByteCnt[10] => LessThan1.IN6
RxByteCnt[10] => LessThan2.IN6
RxByteCnt[10] => LessThan3.IN6
RxByteCnt[11] => LessThan0.IN5
RxByteCnt[11] => LessThan1.IN5
RxByteCnt[11] => LessThan2.IN5
RxByteCnt[11] => LessThan3.IN5
RxByteCnt[12] => LessThan0.IN4
RxByteCnt[12] => LessThan1.IN4
RxByteCnt[12] => LessThan2.IN4
RxByteCnt[12] => LessThan3.IN4
RxByteCnt[13] => LessThan0.IN3
RxByteCnt[13] => LessThan1.IN3
RxByteCnt[13] => LessThan2.IN3
RxByteCnt[13] => LessThan3.IN3
RxByteCnt[14] => LessThan0.IN2
RxByteCnt[14] => LessThan1.IN2
RxByteCnt[14] => LessThan2.IN2
RxByteCnt[14] => LessThan3.IN2
RxByteCnt[15] => LessThan0.IN1
RxByteCnt[15] => LessThan1.IN1
RxByteCnt[15] => LessThan2.IN1
RxByteCnt[15] => LessThan3.IN1
RxByteCntEq0 => LatchedCrcError.IN1
RxByteCntGreat2 => ~NO_FANOUT~
RxByteCntMaxFrame => TakeSample.IN1
InvalidSymbol <= InvalidSymbol~reg0.DB_MAX_OUTPUT_PORT_TYPE
MRxD[0] => Equal0.IN3
MRxD[1] => Equal0.IN2
MRxD[2] => Equal0.IN1
MRxD[3] => Equal0.IN0
LatchedCrcError <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
Collision => always5.IN0
Collision => always14.IN1
Collision => always6.IN1
CollValid[0] => Equal1.IN11
CollValid[1] => Equal1.IN10
CollValid[2] => Equal1.IN9
CollValid[3] => Equal1.IN8
CollValid[4] => Equal1.IN7
CollValid[5] => Equal1.IN6
RxLateCollision <= RxLateCollision~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall => always5.IN1
r_MinFL[0] => LessThan0.IN32
r_MinFL[0] => LessThan2.IN32
r_MinFL[1] => LessThan0.IN31
r_MinFL[1] => LessThan2.IN31
r_MinFL[2] => LessThan0.IN30
r_MinFL[2] => LessThan2.IN30
r_MinFL[3] => LessThan0.IN29
r_MinFL[3] => LessThan2.IN29
r_MinFL[4] => LessThan0.IN28
r_MinFL[4] => LessThan2.IN28
r_MinFL[5] => LessThan0.IN27
r_MinFL[5] => LessThan2.IN27
r_MinFL[6] => LessThan0.IN26
r_MinFL[6] => LessThan2.IN26
r_MinFL[7] => LessThan0.IN25
r_MinFL[7] => LessThan2.IN25
r_MinFL[8] => LessThan0.IN24
r_MinFL[8] => LessThan2.IN24
r_MinFL[9] => LessThan0.IN23
r_MinFL[9] => LessThan2.IN23
r_MinFL[10] => LessThan0.IN22
r_MinFL[10] => LessThan2.IN22
r_MinFL[11] => LessThan0.IN21
r_MinFL[11] => LessThan2.IN21
r_MinFL[12] => LessThan0.IN20
r_MinFL[12] => LessThan2.IN20
r_MinFL[13] => LessThan0.IN19
r_MinFL[13] => LessThan2.IN19
r_MinFL[14] => LessThan0.IN18
r_MinFL[14] => LessThan2.IN18
r_MinFL[15] => LessThan0.IN17
r_MinFL[15] => LessThan2.IN17
r_MaxFL[0] => LessThan1.IN32
r_MaxFL[0] => LessThan3.IN32
r_MaxFL[1] => LessThan1.IN31
r_MaxFL[1] => LessThan3.IN31
r_MaxFL[2] => LessThan1.IN30
r_MaxFL[2] => LessThan3.IN30
r_MaxFL[3] => LessThan1.IN29
r_MaxFL[3] => LessThan3.IN29
r_MaxFL[4] => LessThan1.IN28
r_MaxFL[4] => LessThan3.IN28
r_MaxFL[5] => LessThan1.IN27
r_MaxFL[5] => LessThan3.IN27
r_MaxFL[6] => LessThan1.IN26
r_MaxFL[6] => LessThan3.IN26
r_MaxFL[7] => LessThan1.IN25
r_MaxFL[7] => LessThan3.IN25
r_MaxFL[8] => LessThan1.IN24
r_MaxFL[8] => LessThan3.IN24
r_MaxFL[9] => LessThan1.IN23
r_MaxFL[9] => LessThan3.IN23
r_MaxFL[10] => LessThan1.IN22
r_MaxFL[10] => LessThan3.IN22
r_MaxFL[11] => LessThan1.IN21
r_MaxFL[11] => LessThan3.IN21
r_MaxFL[12] => LessThan1.IN20
r_MaxFL[12] => LessThan3.IN20
r_MaxFL[13] => LessThan1.IN19
r_MaxFL[13] => LessThan3.IN19
r_MaxFL[14] => LessThan1.IN18
r_MaxFL[14] => LessThan3.IN18
r_MaxFL[15] => LessThan1.IN17
r_MaxFL[15] => LessThan3.IN17
ShortFrame <= ShortFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
DribbleNibble <= DribbleNibble~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketTooBig <= ReceivedPacketTooBig~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_HugEn => ReceivedPacketTooBig.IN1
LoadRxStatus <= LoadRxStatus~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartTxDone => always10.IN0
StartTxAbort => always10.IN1
RetryCnt[0] => RetryCntLatched[0]~reg0.DATAIN
RetryCnt[1] => RetryCntLatched[1]~reg0.DATAIN
RetryCnt[2] => RetryCntLatched[2]~reg0.DATAIN
RetryCnt[3] => RetryCntLatched[3]~reg0.DATAIN
RetryCntLatched[0] <= RetryCntLatched[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[1] <= RetryCntLatched[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[2] <= RetryCntLatched[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[3] <= RetryCntLatched[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxClk => CarrierSenseLost~reg0.CLK
MTxClk => DeferLatched~reg0.CLK
MTxClk => LateCollLatched~reg0.CLK
MTxClk => RetryLimit~reg0.CLK
MTxClk => RetryCntLatched[0]~reg0.CLK
MTxClk => RetryCntLatched[1]~reg0.CLK
MTxClk => RetryCntLatched[2]~reg0.CLK
MTxClk => RetryCntLatched[3]~reg0.CLK
MaxCollisionOccured => RetryLimit~reg0.DATAIN
RetryLimit <= RetryLimit~reg0.DB_MAX_OUTPUT_PORT_TYPE
LateCollision => LateCollLatched~reg0.DATAIN
LateCollLatched <= LateCollLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication => DeferLatched.OUTPUTSELECT
DeferLatched <= DeferLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
RstDeferLatched => DeferLatched.OUTPUTSELECT
TxStartFrm => CarrierSenseLost.OUTPUTSELECT
StatePreamble => always14.IN1
StateData[0] => WideOr1.IN0
StateData[1] => WideOr1.IN1
CarrierSense => always14.IN1
CarrierSenseLost <= CarrierSenseLost~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData => ~NO_FANOUT~
LatchedMRxErr <= LatchedMRxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loopback => always14.IN1
r_FullD => always5.IN1
r_FullD => always14.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN22
cpu_data_master_address_to_slave[4] => Equal0.IN6
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN20
cpu_data_master_address_to_slave[7] => Equal0.IN5
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN4
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN16
cpu_data_master_address_to_slave[13] => Equal0.IN3
cpu_data_master_address_to_slave[14] => Equal0.IN15
cpu_data_master_address_to_slave[15] => Equal0.IN14
cpu_data_master_address_to_slave[16] => Equal0.IN13
cpu_data_master_address_to_slave[17] => Equal0.IN12
cpu_data_master_address_to_slave[18] => Equal0.IN11
cpu_data_master_address_to_slave[19] => Equal0.IN10
cpu_data_master_address_to_slave[20] => Equal0.IN9
cpu_data_master_address_to_slave[21] => Equal0.IN8
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN7
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_data_master_granted_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave <= cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_jtag_uart_avalon_jtag_slave <= cpu_data_master_requests_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
q[0] <= scfifo_jr21:auto_generated.q[0]
q[1] <= scfifo_jr21:auto_generated.q[1]
q[2] <= scfifo_jr21:auto_generated.q[2]
q[3] <= scfifo_jr21:auto_generated.q[3]
q[4] <= scfifo_jr21:auto_generated.q[4]
q[5] <= scfifo_jr21:auto_generated.q[5]
q[6] <= scfifo_jr21:auto_generated.q[6]
q[7] <= scfifo_jr21:auto_generated.q[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_jr21:auto_generated.empty
full <= scfifo_jr21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_jr21:auto_generated.usedw[0]
usedw[1] <= scfifo_jr21:auto_generated.usedw[1]
usedw[2] <= scfifo_jr21:auto_generated.usedw[2]
usedw[3] <= scfifo_jr21:auto_generated.usedw[3]
usedw[4] <= scfifo_jr21:auto_generated.usedw[4]
usedw[5] <= scfifo_jr21:auto_generated.usedw[5]


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
empty <= a_dpfifo_q131:dpfifo.empty
full <= a_dpfifo_q131:dpfifo.full
q[0] <= a_dpfifo_q131:dpfifo.q[0]
q[1] <= a_dpfifo_q131:dpfifo.q[1]
q[2] <= a_dpfifo_q131:dpfifo.q[2]
q[3] <= a_dpfifo_q131:dpfifo.q[3]
q[4] <= a_dpfifo_q131:dpfifo.q[4]
q[5] <= a_dpfifo_q131:dpfifo.q[5]
q[6] <= a_dpfifo_q131:dpfifo.q[6]
q[7] <= a_dpfifo_q131:dpfifo.q[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
usedw[0] <= a_dpfifo_q131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q131:dpfifo.usedw[5]
wrreq => a_dpfifo_q131:dpfifo.wreq


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_nl21:FIFOram.q[0]
q[1] <= dpram_nl21:FIFOram.q[1]
q[2] <= dpram_nl21:FIFOram.q[2]
q[3] <= dpram_nl21:FIFOram.q[3]
q[4] <= dpram_nl21:FIFOram.q[4]
q[5] <= dpram_nl21:FIFOram.q[5]
q[6] <= dpram_nl21:FIFOram.q[6]
q[7] <= dpram_nl21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
q[0] <= altsyncram_r1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_r1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_r1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_r1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_r1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_r1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_r1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_r1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave
clk => lcd_control_slave_wait_counter[0].CLK
clk => lcd_control_slave_wait_counter[1].CLK
clk => lcd_control_slave_wait_counter[2].CLK
clk => d1_lcd_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN6
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN5
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_byteenable[0] => lcd_control_slave_pretend_byte_enable.DATAB
clock_crossing_io_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_io_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_lcd_control_slave.IN0
clock_crossing_io_m1_nativeaddress[0] => lcd_control_slave_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => lcd_control_slave_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[7] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[8] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_lcd_control_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_lcd_control_slave.IN1
clock_crossing_io_m1_read => lcd_control_slave_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_lcd_control_slave.IN1
clock_crossing_io_m1_write => lcd_control_slave_in_a_write_cycle.IN1
clock_crossing_io_m1_writedata[0] => lcd_control_slave_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => lcd_control_slave_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => lcd_control_slave_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => lcd_control_slave_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => lcd_control_slave_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => lcd_control_slave_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => lcd_control_slave_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => lcd_control_slave_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
lcd_control_slave_readdata[0] => lcd_control_slave_readdata_from_sa[0].DATAIN
lcd_control_slave_readdata[1] => lcd_control_slave_readdata_from_sa[1].DATAIN
lcd_control_slave_readdata[2] => lcd_control_slave_readdata_from_sa[2].DATAIN
lcd_control_slave_readdata[3] => lcd_control_slave_readdata_from_sa[3].DATAIN
lcd_control_slave_readdata[4] => lcd_control_slave_readdata_from_sa[4].DATAIN
lcd_control_slave_readdata[5] => lcd_control_slave_readdata_from_sa[5].DATAIN
lcd_control_slave_readdata[6] => lcd_control_slave_readdata_from_sa[6].DATAIN
lcd_control_slave_readdata[7] => lcd_control_slave_readdata_from_sa[7].DATAIN
reset_n => lcd_control_slave_reset_n.DATAIN
reset_n => d1_lcd_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_control_slave_wait_counter[0].ACLR
reset_n => lcd_control_slave_wait_counter[1].ACLR
reset_n => lcd_control_slave_wait_counter[2].ACLR
clock_crossing_io_m1_granted_lcd_control_slave <= clock_crossing_io_m1_qualified_request_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_lcd_control_slave <= clock_crossing_io_m1_qualified_request_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_lcd_control_slave <= clock_crossing_io_m1_read_data_valid_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_lcd_control_slave <= clock_crossing_io_m1_requests_lcd_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_control_slave_end_xfer <= d1_lcd_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_begintransfer <= lcd_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_read <= lcd_control_slave_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[0] <= lcd_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[1] <= lcd_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[2] <= lcd_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[3] <= lcd_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[4] <= lcd_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[5] <= lcd_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[6] <= lcd_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_readdata_from_sa[7] <= lcd_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_wait_counter_eq_0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_write <= lcd_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_control_slave_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
clk => ~NO_FANOUT~
read => LCD_E.IN0
reset_n => ~NO_FANOUT~
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_E <= LCD_E.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|led_pio_s1_arbitrator:the_led_pio_s1
clk => d1_led_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN6
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN5
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_led_pio_s1.IN0
clock_crossing_io_m1_nativeaddress[0] => led_pio_s1_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => led_pio_s1_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[7] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[8] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_led_pio_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_led_pio_s1.IN1
clock_crossing_io_m1_read => led_pio_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_led_pio_s1.IN1
clock_crossing_io_m1_write => led_pio_s1_write_n.IN1
clock_crossing_io_m1_writedata[0] => led_pio_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => led_pio_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => led_pio_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => led_pio_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => led_pio_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => led_pio_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => led_pio_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => led_pio_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => led_pio_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => led_pio_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => led_pio_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => led_pio_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => led_pio_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => led_pio_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => led_pio_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => led_pio_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => led_pio_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => led_pio_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => led_pio_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => led_pio_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => led_pio_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => led_pio_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => led_pio_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => led_pio_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => led_pio_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => led_pio_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => led_pio_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => led_pio_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => led_pio_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => led_pio_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => led_pio_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => led_pio_s1_writedata[31].DATAIN
led_pio_s1_readdata[0] => led_pio_s1_readdata_from_sa[0].DATAIN
led_pio_s1_readdata[1] => led_pio_s1_readdata_from_sa[1].DATAIN
led_pio_s1_readdata[2] => led_pio_s1_readdata_from_sa[2].DATAIN
led_pio_s1_readdata[3] => led_pio_s1_readdata_from_sa[3].DATAIN
led_pio_s1_readdata[4] => led_pio_s1_readdata_from_sa[4].DATAIN
led_pio_s1_readdata[5] => led_pio_s1_readdata_from_sa[5].DATAIN
led_pio_s1_readdata[6] => led_pio_s1_readdata_from_sa[6].DATAIN
led_pio_s1_readdata[7] => led_pio_s1_readdata_from_sa[7].DATAIN
led_pio_s1_readdata[8] => led_pio_s1_readdata_from_sa[8].DATAIN
led_pio_s1_readdata[9] => led_pio_s1_readdata_from_sa[9].DATAIN
led_pio_s1_readdata[10] => led_pio_s1_readdata_from_sa[10].DATAIN
led_pio_s1_readdata[11] => led_pio_s1_readdata_from_sa[11].DATAIN
led_pio_s1_readdata[12] => led_pio_s1_readdata_from_sa[12].DATAIN
led_pio_s1_readdata[13] => led_pio_s1_readdata_from_sa[13].DATAIN
led_pio_s1_readdata[14] => led_pio_s1_readdata_from_sa[14].DATAIN
led_pio_s1_readdata[15] => led_pio_s1_readdata_from_sa[15].DATAIN
led_pio_s1_readdata[16] => led_pio_s1_readdata_from_sa[16].DATAIN
led_pio_s1_readdata[17] => led_pio_s1_readdata_from_sa[17].DATAIN
led_pio_s1_readdata[18] => led_pio_s1_readdata_from_sa[18].DATAIN
led_pio_s1_readdata[19] => led_pio_s1_readdata_from_sa[19].DATAIN
led_pio_s1_readdata[20] => led_pio_s1_readdata_from_sa[20].DATAIN
led_pio_s1_readdata[21] => led_pio_s1_readdata_from_sa[21].DATAIN
led_pio_s1_readdata[22] => led_pio_s1_readdata_from_sa[22].DATAIN
led_pio_s1_readdata[23] => led_pio_s1_readdata_from_sa[23].DATAIN
led_pio_s1_readdata[24] => led_pio_s1_readdata_from_sa[24].DATAIN
led_pio_s1_readdata[25] => led_pio_s1_readdata_from_sa[25].DATAIN
led_pio_s1_readdata[26] => led_pio_s1_readdata_from_sa[26].DATAIN
led_pio_s1_readdata[27] => led_pio_s1_readdata_from_sa[27].DATAIN
led_pio_s1_readdata[28] => led_pio_s1_readdata_from_sa[28].DATAIN
led_pio_s1_readdata[29] => led_pio_s1_readdata_from_sa[29].DATAIN
led_pio_s1_readdata[30] => led_pio_s1_readdata_from_sa[30].DATAIN
led_pio_s1_readdata[31] => led_pio_s1_readdata_from_sa[31].DATAIN
reset_n => led_pio_s1_reset_n.DATAIN
reset_n => d1_led_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
clock_crossing_io_m1_granted_led_pio_s1 <= clock_crossing_io_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_led_pio_s1 <= clock_crossing_io_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_led_pio_s1 <= clock_crossing_io_m1_read_data_valid_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_led_pio_s1 <= clock_crossing_io_m1_requests_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_led_pio_s1_end_xfer <= d1_led_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_chipselect <= clock_crossing_io_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[0] <= led_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[1] <= led_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[2] <= led_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[3] <= led_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[4] <= led_pio_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[5] <= led_pio_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[6] <= led_pio_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[7] <= led_pio_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[8] <= led_pio_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[9] <= led_pio_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[10] <= led_pio_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[11] <= led_pio_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[12] <= led_pio_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[13] <= led_pio_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[14] <= led_pio_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[15] <= led_pio_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[16] <= led_pio_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[17] <= led_pio_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[18] <= led_pio_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[19] <= led_pio_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[20] <= led_pio_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[21] <= led_pio_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[22] <= led_pio_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[23] <= led_pio_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[24] <= led_pio_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[25] <= led_pio_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[26] <= led_pio_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[27] <= led_pio_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[28] <= led_pio_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[29] <= led_pio_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[30] <= led_pio_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[31] <= led_pio_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_write_n <= led_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|led_pio:the_led_pio
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll_pll_slave_arbitrator:the_pll_pll_slave
DE2_115_SOPC_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
DE2_115_SOPC_clock_0_out_address_to_slave[2] => pll_pll_slave_address[0].DATAIN
DE2_115_SOPC_clock_0_out_address_to_slave[3] => pll_pll_slave_address[1].DATAIN
DE2_115_SOPC_clock_0_out_read => DE2_115_SOPC_clock_0_out_requests_pll_pll_slave.IN0
DE2_115_SOPC_clock_0_out_read => pll_pll_slave_read.IN1
DE2_115_SOPC_clock_0_out_write => DE2_115_SOPC_clock_0_out_requests_pll_pll_slave.IN1
DE2_115_SOPC_clock_0_out_write => pll_pll_slave_write.IN1
DE2_115_SOPC_clock_0_out_writedata[0] => pll_pll_slave_writedata[0].DATAIN
DE2_115_SOPC_clock_0_out_writedata[1] => pll_pll_slave_writedata[1].DATAIN
DE2_115_SOPC_clock_0_out_writedata[2] => pll_pll_slave_writedata[2].DATAIN
DE2_115_SOPC_clock_0_out_writedata[3] => pll_pll_slave_writedata[3].DATAIN
DE2_115_SOPC_clock_0_out_writedata[4] => pll_pll_slave_writedata[4].DATAIN
DE2_115_SOPC_clock_0_out_writedata[5] => pll_pll_slave_writedata[5].DATAIN
DE2_115_SOPC_clock_0_out_writedata[6] => pll_pll_slave_writedata[6].DATAIN
DE2_115_SOPC_clock_0_out_writedata[7] => pll_pll_slave_writedata[7].DATAIN
DE2_115_SOPC_clock_0_out_writedata[8] => pll_pll_slave_writedata[8].DATAIN
DE2_115_SOPC_clock_0_out_writedata[9] => pll_pll_slave_writedata[9].DATAIN
DE2_115_SOPC_clock_0_out_writedata[10] => pll_pll_slave_writedata[10].DATAIN
DE2_115_SOPC_clock_0_out_writedata[11] => pll_pll_slave_writedata[11].DATAIN
DE2_115_SOPC_clock_0_out_writedata[12] => pll_pll_slave_writedata[12].DATAIN
DE2_115_SOPC_clock_0_out_writedata[13] => pll_pll_slave_writedata[13].DATAIN
DE2_115_SOPC_clock_0_out_writedata[14] => pll_pll_slave_writedata[14].DATAIN
DE2_115_SOPC_clock_0_out_writedata[15] => pll_pll_slave_writedata[15].DATAIN
DE2_115_SOPC_clock_0_out_writedata[16] => pll_pll_slave_writedata[16].DATAIN
DE2_115_SOPC_clock_0_out_writedata[17] => pll_pll_slave_writedata[17].DATAIN
DE2_115_SOPC_clock_0_out_writedata[18] => pll_pll_slave_writedata[18].DATAIN
DE2_115_SOPC_clock_0_out_writedata[19] => pll_pll_slave_writedata[19].DATAIN
DE2_115_SOPC_clock_0_out_writedata[20] => pll_pll_slave_writedata[20].DATAIN
DE2_115_SOPC_clock_0_out_writedata[21] => pll_pll_slave_writedata[21].DATAIN
DE2_115_SOPC_clock_0_out_writedata[22] => pll_pll_slave_writedata[22].DATAIN
DE2_115_SOPC_clock_0_out_writedata[23] => pll_pll_slave_writedata[23].DATAIN
DE2_115_SOPC_clock_0_out_writedata[24] => pll_pll_slave_writedata[24].DATAIN
DE2_115_SOPC_clock_0_out_writedata[25] => pll_pll_slave_writedata[25].DATAIN
DE2_115_SOPC_clock_0_out_writedata[26] => pll_pll_slave_writedata[26].DATAIN
DE2_115_SOPC_clock_0_out_writedata[27] => pll_pll_slave_writedata[27].DATAIN
DE2_115_SOPC_clock_0_out_writedata[28] => pll_pll_slave_writedata[28].DATAIN
DE2_115_SOPC_clock_0_out_writedata[29] => pll_pll_slave_writedata[29].DATAIN
DE2_115_SOPC_clock_0_out_writedata[30] => pll_pll_slave_writedata[30].DATAIN
DE2_115_SOPC_clock_0_out_writedata[31] => pll_pll_slave_writedata[31].DATAIN
clk => d1_pll_pll_slave_end_xfer~reg0.CLK
pll_pll_slave_readdata[0] => pll_pll_slave_readdata_from_sa[0].DATAIN
pll_pll_slave_readdata[1] => pll_pll_slave_readdata_from_sa[1].DATAIN
pll_pll_slave_readdata[2] => pll_pll_slave_readdata_from_sa[2].DATAIN
pll_pll_slave_readdata[3] => pll_pll_slave_readdata_from_sa[3].DATAIN
pll_pll_slave_readdata[4] => pll_pll_slave_readdata_from_sa[4].DATAIN
pll_pll_slave_readdata[5] => pll_pll_slave_readdata_from_sa[5].DATAIN
pll_pll_slave_readdata[6] => pll_pll_slave_readdata_from_sa[6].DATAIN
pll_pll_slave_readdata[7] => pll_pll_slave_readdata_from_sa[7].DATAIN
pll_pll_slave_readdata[8] => pll_pll_slave_readdata_from_sa[8].DATAIN
pll_pll_slave_readdata[9] => pll_pll_slave_readdata_from_sa[9].DATAIN
pll_pll_slave_readdata[10] => pll_pll_slave_readdata_from_sa[10].DATAIN
pll_pll_slave_readdata[11] => pll_pll_slave_readdata_from_sa[11].DATAIN
pll_pll_slave_readdata[12] => pll_pll_slave_readdata_from_sa[12].DATAIN
pll_pll_slave_readdata[13] => pll_pll_slave_readdata_from_sa[13].DATAIN
pll_pll_slave_readdata[14] => pll_pll_slave_readdata_from_sa[14].DATAIN
pll_pll_slave_readdata[15] => pll_pll_slave_readdata_from_sa[15].DATAIN
pll_pll_slave_readdata[16] => pll_pll_slave_readdata_from_sa[16].DATAIN
pll_pll_slave_readdata[17] => pll_pll_slave_readdata_from_sa[17].DATAIN
pll_pll_slave_readdata[18] => pll_pll_slave_readdata_from_sa[18].DATAIN
pll_pll_slave_readdata[19] => pll_pll_slave_readdata_from_sa[19].DATAIN
pll_pll_slave_readdata[20] => pll_pll_slave_readdata_from_sa[20].DATAIN
pll_pll_slave_readdata[21] => pll_pll_slave_readdata_from_sa[21].DATAIN
pll_pll_slave_readdata[22] => pll_pll_slave_readdata_from_sa[22].DATAIN
pll_pll_slave_readdata[23] => pll_pll_slave_readdata_from_sa[23].DATAIN
pll_pll_slave_readdata[24] => pll_pll_slave_readdata_from_sa[24].DATAIN
pll_pll_slave_readdata[25] => pll_pll_slave_readdata_from_sa[25].DATAIN
pll_pll_slave_readdata[26] => pll_pll_slave_readdata_from_sa[26].DATAIN
pll_pll_slave_readdata[27] => pll_pll_slave_readdata_from_sa[27].DATAIN
pll_pll_slave_readdata[28] => pll_pll_slave_readdata_from_sa[28].DATAIN
pll_pll_slave_readdata[29] => pll_pll_slave_readdata_from_sa[29].DATAIN
pll_pll_slave_readdata[30] => pll_pll_slave_readdata_from_sa[30].DATAIN
pll_pll_slave_readdata[31] => pll_pll_slave_readdata_from_sa[31].DATAIN
reset_n => d1_pll_pll_slave_end_xfer~reg0.PRESET
reset_n => pll_pll_slave_reset.DATAIN
DE2_115_SOPC_clock_0_out_granted_pll_pll_slave <= DE2_115_SOPC_clock_0_out_requests_pll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_qualified_request_pll_pll_slave <= DE2_115_SOPC_clock_0_out_requests_pll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_clock_0_out_read_data_valid_pll_pll_slave <= <GND>
DE2_115_SOPC_clock_0_out_requests_pll_pll_slave <= DE2_115_SOPC_clock_0_out_requests_pll_pll_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_pll_pll_slave_end_xfer <= d1_pll_pll_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_address[0] <= DE2_115_SOPC_clock_0_out_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_address[1] <= DE2_115_SOPC_clock_0_out_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_read <= pll_pll_slave_read.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[0] <= pll_pll_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[1] <= pll_pll_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[2] <= pll_pll_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[3] <= pll_pll_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[4] <= pll_pll_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[5] <= pll_pll_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[6] <= pll_pll_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[7] <= pll_pll_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[8] <= pll_pll_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[9] <= pll_pll_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[10] <= pll_pll_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[11] <= pll_pll_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[12] <= pll_pll_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[13] <= pll_pll_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[14] <= pll_pll_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[15] <= pll_pll_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[16] <= pll_pll_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[17] <= pll_pll_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[18] <= pll_pll_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[19] <= pll_pll_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[20] <= pll_pll_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[21] <= pll_pll_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[22] <= pll_pll_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[23] <= pll_pll_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[24] <= pll_pll_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[25] <= pll_pll_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[26] <= pll_pll_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[27] <= pll_pll_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[28] <= pll_pll_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[29] <= pll_pll_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[30] <= pll_pll_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_readdata_from_sa[31] <= pll_pll_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_write <= pll_pll_slave_write.DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[0] <= DE2_115_SOPC_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[1] <= DE2_115_SOPC_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[2] <= DE2_115_SOPC_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[3] <= DE2_115_SOPC_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[4] <= DE2_115_SOPC_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[5] <= DE2_115_SOPC_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[6] <= DE2_115_SOPC_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[7] <= DE2_115_SOPC_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[8] <= DE2_115_SOPC_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[9] <= DE2_115_SOPC_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[10] <= DE2_115_SOPC_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[11] <= DE2_115_SOPC_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[12] <= DE2_115_SOPC_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[13] <= DE2_115_SOPC_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[14] <= DE2_115_SOPC_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[15] <= DE2_115_SOPC_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[16] <= DE2_115_SOPC_clock_0_out_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[17] <= DE2_115_SOPC_clock_0_out_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[18] <= DE2_115_SOPC_clock_0_out_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[19] <= DE2_115_SOPC_clock_0_out_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[20] <= DE2_115_SOPC_clock_0_out_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[21] <= DE2_115_SOPC_clock_0_out_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[22] <= DE2_115_SOPC_clock_0_out_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[23] <= DE2_115_SOPC_clock_0_out_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[24] <= DE2_115_SOPC_clock_0_out_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[25] <= DE2_115_SOPC_clock_0_out_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[26] <= DE2_115_SOPC_clock_0_out_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[27] <= DE2_115_SOPC_clock_0_out_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[28] <= DE2_115_SOPC_clock_0_out_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[29] <= DE2_115_SOPC_clock_0_out_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[30] <= DE2_115_SOPC_clock_0_out_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
pll_pll_slave_writedata[31] <= DE2_115_SOPC_clock_0_out_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= pll_altpll_shu2:sd1.clk
c1 <= pll_altpll_shu2:sd1.clk
c2 <= pll_altpll_shu2:sd1.clk
c3 <= pll_altpll_shu2:sd1.clk
c4 <= pll_altpll_shu2:sd1.clk
clk => clk.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= pll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|pll:the_pll|pll_altpll_shu2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor_s1_arbitrator:the_sensor_s1
clk => d1_sensor_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sensor_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sensor_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sensor_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => sensor_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => sensor_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => sensor_s1_address[5].DATAIN
cpu_data_master_address_to_slave[8] => sensor_s1_address[6].DATAIN
cpu_data_master_address_to_slave[9] => sensor_s1_address[7].DATAIN
cpu_data_master_address_to_slave[10] => Equal0.IN15
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN13
cpu_data_master_address_to_slave[13] => Equal0.IN3
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN8
cpu_data_master_address_to_slave[19] => Equal0.IN7
cpu_data_master_address_to_slave[20] => Equal0.IN6
cpu_data_master_address_to_slave[21] => Equal0.IN5
cpu_data_master_address_to_slave[22] => Equal0.IN2
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_sensor_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sensor_s1.IN1
cpu_data_master_read => sensor_s1_read.IN1
cpu_data_master_read => sensor_s1_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_sensor_s1.IN1
cpu_data_master_write => cpu_data_master_requests_sensor_s1.IN1
cpu_data_master_write => sensor_s1_write.IN1
cpu_data_master_writedata[0] => sensor_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sensor_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sensor_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sensor_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sensor_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sensor_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sensor_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sensor_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sensor_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sensor_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sensor_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sensor_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sensor_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sensor_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sensor_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sensor_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => sensor_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => sensor_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => sensor_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => sensor_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => sensor_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => sensor_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => sensor_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => sensor_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => sensor_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => sensor_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => sensor_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => sensor_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => sensor_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => sensor_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => sensor_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => sensor_s1_writedata[31].DATAIN
reset_n => sensor_s1_reset_n.DATAIN
reset_n => d1_sensor_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sensor_s1_readdata[0] => sensor_s1_readdata_from_sa[0].DATAIN
sensor_s1_readdata[1] => sensor_s1_readdata_from_sa[1].DATAIN
sensor_s1_readdata[2] => sensor_s1_readdata_from_sa[2].DATAIN
sensor_s1_readdata[3] => sensor_s1_readdata_from_sa[3].DATAIN
sensor_s1_readdata[4] => sensor_s1_readdata_from_sa[4].DATAIN
sensor_s1_readdata[5] => sensor_s1_readdata_from_sa[5].DATAIN
sensor_s1_readdata[6] => sensor_s1_readdata_from_sa[6].DATAIN
sensor_s1_readdata[7] => sensor_s1_readdata_from_sa[7].DATAIN
sensor_s1_readdata[8] => sensor_s1_readdata_from_sa[8].DATAIN
sensor_s1_readdata[9] => sensor_s1_readdata_from_sa[9].DATAIN
sensor_s1_readdata[10] => sensor_s1_readdata_from_sa[10].DATAIN
sensor_s1_readdata[11] => sensor_s1_readdata_from_sa[11].DATAIN
sensor_s1_readdata[12] => sensor_s1_readdata_from_sa[12].DATAIN
sensor_s1_readdata[13] => sensor_s1_readdata_from_sa[13].DATAIN
sensor_s1_readdata[14] => sensor_s1_readdata_from_sa[14].DATAIN
sensor_s1_readdata[15] => sensor_s1_readdata_from_sa[15].DATAIN
sensor_s1_readdata[16] => sensor_s1_readdata_from_sa[16].DATAIN
sensor_s1_readdata[17] => sensor_s1_readdata_from_sa[17].DATAIN
sensor_s1_readdata[18] => sensor_s1_readdata_from_sa[18].DATAIN
sensor_s1_readdata[19] => sensor_s1_readdata_from_sa[19].DATAIN
sensor_s1_readdata[20] => sensor_s1_readdata_from_sa[20].DATAIN
sensor_s1_readdata[21] => sensor_s1_readdata_from_sa[21].DATAIN
sensor_s1_readdata[22] => sensor_s1_readdata_from_sa[22].DATAIN
sensor_s1_readdata[23] => sensor_s1_readdata_from_sa[23].DATAIN
sensor_s1_readdata[24] => sensor_s1_readdata_from_sa[24].DATAIN
sensor_s1_readdata[25] => sensor_s1_readdata_from_sa[25].DATAIN
sensor_s1_readdata[26] => sensor_s1_readdata_from_sa[26].DATAIN
sensor_s1_readdata[27] => sensor_s1_readdata_from_sa[27].DATAIN
sensor_s1_readdata[28] => sensor_s1_readdata_from_sa[28].DATAIN
sensor_s1_readdata[29] => sensor_s1_readdata_from_sa[29].DATAIN
sensor_s1_readdata[30] => sensor_s1_readdata_from_sa[30].DATAIN
sensor_s1_readdata[31] => sensor_s1_readdata_from_sa[31].DATAIN
cpu_data_master_granted_sensor_s1 <= cpu_data_master_qualified_request_sensor_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sensor_s1 <= cpu_data_master_qualified_request_sensor_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sensor_s1 <= cpu_data_master_read_data_valid_sensor_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sensor_s1 <= cpu_data_master_requests_sensor_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sensor_s1_end_xfer <= d1_sensor_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[0] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[1] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[2] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[3] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[4] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[5] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[6] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_address[7] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_chipselect <= cpu_data_master_qualified_request_sensor_s1.DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_read <= sensor_s1_read.DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[0] <= sensor_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[1] <= sensor_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[2] <= sensor_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[3] <= sensor_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[4] <= sensor_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[5] <= sensor_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[6] <= sensor_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[7] <= sensor_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[8] <= sensor_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[9] <= sensor_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[10] <= sensor_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[11] <= sensor_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[12] <= sensor_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[13] <= sensor_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[14] <= sensor_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[15] <= sensor_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[16] <= sensor_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[17] <= sensor_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[18] <= sensor_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[19] <= sensor_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[20] <= sensor_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[21] <= sensor_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[22] <= sensor_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[23] <= sensor_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[24] <= sensor_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[25] <= sensor_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[26] <= sensor_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[27] <= sensor_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[28] <= sensor_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[29] <= sensor_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[30] <= sensor_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_readdata_from_sa[31] <= sensor_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_write <= sensor_s1_write.DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
sensor_s1_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_address[6] => avs_s1_address[6].IN1
avs_s1_address[7] => avs_s1_address[7].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[1] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[2] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[3] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[4] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[5] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[6] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[7] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[8] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[9] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[10] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[11] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[12] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[13] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[14] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[15] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[16] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[17] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[18] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[19] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[20] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[21] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[22] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[23] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[24] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[25] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[26] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[27] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[28] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[29] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[30] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_readdata[31] <= apio_sensor:sensor.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_red_threshold_min[0] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[1] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[2] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[3] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[4] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[5] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[6] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[7] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[8] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[9] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[10] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[11] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[12] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[13] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[14] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[15] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[16] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[17] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[18] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[19] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[20] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[21] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[22] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[23] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[24] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[25] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[26] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[27] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[28] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[29] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[30] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_min[31] <= apio_sensor:sensor.avs_export_red_threshold_min
avs_export_red_threshold_max[0] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[1] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[2] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[3] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[4] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[5] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[6] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[7] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[8] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[9] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[10] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[11] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[12] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[13] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[14] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[15] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[16] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[17] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[18] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[19] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[20] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[21] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[22] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[23] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[24] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[25] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[26] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[27] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[28] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[29] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[30] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_red_threshold_max[31] <= apio_sensor:sensor.avs_export_red_threshold_max
avs_export_green_threshold_min[0] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[1] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[2] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[3] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[4] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[5] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[6] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[7] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[8] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[9] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[10] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[11] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[12] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[13] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[14] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[15] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[16] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[17] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[18] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[19] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[20] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[21] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[22] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[23] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[24] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[25] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[26] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[27] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[28] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[29] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[30] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_min[31] <= apio_sensor:sensor.avs_export_green_threshold_min
avs_export_green_threshold_max[0] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[1] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[2] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[3] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[4] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[5] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[6] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[7] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[8] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[9] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[10] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[11] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[12] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[13] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[14] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[15] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[16] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[17] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[18] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[19] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[20] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[21] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[22] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[23] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[24] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[25] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[26] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[27] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[28] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[29] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[30] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_green_threshold_max[31] <= apio_sensor:sensor.avs_export_green_threshold_max
avs_export_blue_threshold_min[0] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[1] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[2] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[3] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[4] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[5] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[6] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[7] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[8] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[9] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[10] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[11] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[12] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[13] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[14] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[15] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[16] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[17] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[18] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[19] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[20] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[21] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[22] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[23] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[24] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[25] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[26] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[27] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[28] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[29] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[30] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_min[31] <= apio_sensor:sensor.avs_export_blue_threshold_min
avs_export_blue_threshold_max[0] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[1] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[2] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[3] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[4] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[5] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[6] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[7] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[8] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[9] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[10] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[11] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[12] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[13] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[14] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[15] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[16] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[17] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[18] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[19] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[20] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[21] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[22] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[23] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[24] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[25] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[26] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[27] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[28] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[29] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[30] <= apio_sensor:sensor.avs_export_blue_threshold_max
avs_export_blue_threshold_max[31] <= apio_sensor:sensor.avs_export_blue_threshold_max


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sensor:the_sensor|apio_sensor:sensor
csi_clk => data_blue_threshold_max[0].CLK
csi_clk => data_blue_threshold_max[1].CLK
csi_clk => data_blue_threshold_max[2].CLK
csi_clk => data_blue_threshold_max[3].CLK
csi_clk => data_blue_threshold_max[4].CLK
csi_clk => data_blue_threshold_max[5].CLK
csi_clk => data_blue_threshold_max[6].CLK
csi_clk => data_blue_threshold_max[7].CLK
csi_clk => data_blue_threshold_max[8].CLK
csi_clk => data_blue_threshold_max[9].CLK
csi_clk => data_blue_threshold_max[10].CLK
csi_clk => data_blue_threshold_max[11].CLK
csi_clk => data_blue_threshold_max[12].CLK
csi_clk => data_blue_threshold_max[13].CLK
csi_clk => data_blue_threshold_max[14].CLK
csi_clk => data_blue_threshold_max[15].CLK
csi_clk => data_blue_threshold_max[16].CLK
csi_clk => data_blue_threshold_max[17].CLK
csi_clk => data_blue_threshold_max[18].CLK
csi_clk => data_blue_threshold_max[19].CLK
csi_clk => data_blue_threshold_max[20].CLK
csi_clk => data_blue_threshold_max[21].CLK
csi_clk => data_blue_threshold_max[22].CLK
csi_clk => data_blue_threshold_max[23].CLK
csi_clk => data_blue_threshold_max[24].CLK
csi_clk => data_blue_threshold_max[25].CLK
csi_clk => data_blue_threshold_max[26].CLK
csi_clk => data_blue_threshold_max[27].CLK
csi_clk => data_blue_threshold_max[28].CLK
csi_clk => data_blue_threshold_max[29].CLK
csi_clk => data_blue_threshold_max[30].CLK
csi_clk => data_blue_threshold_max[31].CLK
csi_clk => data_blue_threshold_min[0].CLK
csi_clk => data_blue_threshold_min[1].CLK
csi_clk => data_blue_threshold_min[2].CLK
csi_clk => data_blue_threshold_min[3].CLK
csi_clk => data_blue_threshold_min[4].CLK
csi_clk => data_blue_threshold_min[5].CLK
csi_clk => data_blue_threshold_min[6].CLK
csi_clk => data_blue_threshold_min[7].CLK
csi_clk => data_blue_threshold_min[8].CLK
csi_clk => data_blue_threshold_min[9].CLK
csi_clk => data_blue_threshold_min[10].CLK
csi_clk => data_blue_threshold_min[11].CLK
csi_clk => data_blue_threshold_min[12].CLK
csi_clk => data_blue_threshold_min[13].CLK
csi_clk => data_blue_threshold_min[14].CLK
csi_clk => data_blue_threshold_min[15].CLK
csi_clk => data_blue_threshold_min[16].CLK
csi_clk => data_blue_threshold_min[17].CLK
csi_clk => data_blue_threshold_min[18].CLK
csi_clk => data_blue_threshold_min[19].CLK
csi_clk => data_blue_threshold_min[20].CLK
csi_clk => data_blue_threshold_min[21].CLK
csi_clk => data_blue_threshold_min[22].CLK
csi_clk => data_blue_threshold_min[23].CLK
csi_clk => data_blue_threshold_min[24].CLK
csi_clk => data_blue_threshold_min[25].CLK
csi_clk => data_blue_threshold_min[26].CLK
csi_clk => data_blue_threshold_min[27].CLK
csi_clk => data_blue_threshold_min[28].CLK
csi_clk => data_blue_threshold_min[29].CLK
csi_clk => data_blue_threshold_min[30].CLK
csi_clk => data_blue_threshold_min[31].CLK
csi_clk => data_green_threshold_max[0].CLK
csi_clk => data_green_threshold_max[1].CLK
csi_clk => data_green_threshold_max[2].CLK
csi_clk => data_green_threshold_max[3].CLK
csi_clk => data_green_threshold_max[4].CLK
csi_clk => data_green_threshold_max[5].CLK
csi_clk => data_green_threshold_max[6].CLK
csi_clk => data_green_threshold_max[7].CLK
csi_clk => data_green_threshold_max[8].CLK
csi_clk => data_green_threshold_max[9].CLK
csi_clk => data_green_threshold_max[10].CLK
csi_clk => data_green_threshold_max[11].CLK
csi_clk => data_green_threshold_max[12].CLK
csi_clk => data_green_threshold_max[13].CLK
csi_clk => data_green_threshold_max[14].CLK
csi_clk => data_green_threshold_max[15].CLK
csi_clk => data_green_threshold_max[16].CLK
csi_clk => data_green_threshold_max[17].CLK
csi_clk => data_green_threshold_max[18].CLK
csi_clk => data_green_threshold_max[19].CLK
csi_clk => data_green_threshold_max[20].CLK
csi_clk => data_green_threshold_max[21].CLK
csi_clk => data_green_threshold_max[22].CLK
csi_clk => data_green_threshold_max[23].CLK
csi_clk => data_green_threshold_max[24].CLK
csi_clk => data_green_threshold_max[25].CLK
csi_clk => data_green_threshold_max[26].CLK
csi_clk => data_green_threshold_max[27].CLK
csi_clk => data_green_threshold_max[28].CLK
csi_clk => data_green_threshold_max[29].CLK
csi_clk => data_green_threshold_max[30].CLK
csi_clk => data_green_threshold_max[31].CLK
csi_clk => data_green_threshold_min[0].CLK
csi_clk => data_green_threshold_min[1].CLK
csi_clk => data_green_threshold_min[2].CLK
csi_clk => data_green_threshold_min[3].CLK
csi_clk => data_green_threshold_min[4].CLK
csi_clk => data_green_threshold_min[5].CLK
csi_clk => data_green_threshold_min[6].CLK
csi_clk => data_green_threshold_min[7].CLK
csi_clk => data_green_threshold_min[8].CLK
csi_clk => data_green_threshold_min[9].CLK
csi_clk => data_green_threshold_min[10].CLK
csi_clk => data_green_threshold_min[11].CLK
csi_clk => data_green_threshold_min[12].CLK
csi_clk => data_green_threshold_min[13].CLK
csi_clk => data_green_threshold_min[14].CLK
csi_clk => data_green_threshold_min[15].CLK
csi_clk => data_green_threshold_min[16].CLK
csi_clk => data_green_threshold_min[17].CLK
csi_clk => data_green_threshold_min[18].CLK
csi_clk => data_green_threshold_min[19].CLK
csi_clk => data_green_threshold_min[20].CLK
csi_clk => data_green_threshold_min[21].CLK
csi_clk => data_green_threshold_min[22].CLK
csi_clk => data_green_threshold_min[23].CLK
csi_clk => data_green_threshold_min[24].CLK
csi_clk => data_green_threshold_min[25].CLK
csi_clk => data_green_threshold_min[26].CLK
csi_clk => data_green_threshold_min[27].CLK
csi_clk => data_green_threshold_min[28].CLK
csi_clk => data_green_threshold_min[29].CLK
csi_clk => data_green_threshold_min[30].CLK
csi_clk => data_green_threshold_min[31].CLK
csi_clk => data_red_threshold_max[0].CLK
csi_clk => data_red_threshold_max[1].CLK
csi_clk => data_red_threshold_max[2].CLK
csi_clk => data_red_threshold_max[3].CLK
csi_clk => data_red_threshold_max[4].CLK
csi_clk => data_red_threshold_max[5].CLK
csi_clk => data_red_threshold_max[6].CLK
csi_clk => data_red_threshold_max[7].CLK
csi_clk => data_red_threshold_max[8].CLK
csi_clk => data_red_threshold_max[9].CLK
csi_clk => data_red_threshold_max[10].CLK
csi_clk => data_red_threshold_max[11].CLK
csi_clk => data_red_threshold_max[12].CLK
csi_clk => data_red_threshold_max[13].CLK
csi_clk => data_red_threshold_max[14].CLK
csi_clk => data_red_threshold_max[15].CLK
csi_clk => data_red_threshold_max[16].CLK
csi_clk => data_red_threshold_max[17].CLK
csi_clk => data_red_threshold_max[18].CLK
csi_clk => data_red_threshold_max[19].CLK
csi_clk => data_red_threshold_max[20].CLK
csi_clk => data_red_threshold_max[21].CLK
csi_clk => data_red_threshold_max[22].CLK
csi_clk => data_red_threshold_max[23].CLK
csi_clk => data_red_threshold_max[24].CLK
csi_clk => data_red_threshold_max[25].CLK
csi_clk => data_red_threshold_max[26].CLK
csi_clk => data_red_threshold_max[27].CLK
csi_clk => data_red_threshold_max[28].CLK
csi_clk => data_red_threshold_max[29].CLK
csi_clk => data_red_threshold_max[30].CLK
csi_clk => data_red_threshold_max[31].CLK
csi_clk => data_red_threshold_min[0].CLK
csi_clk => data_red_threshold_min[1].CLK
csi_clk => data_red_threshold_min[2].CLK
csi_clk => data_red_threshold_min[3].CLK
csi_clk => data_red_threshold_min[4].CLK
csi_clk => data_red_threshold_min[5].CLK
csi_clk => data_red_threshold_min[6].CLK
csi_clk => data_red_threshold_min[7].CLK
csi_clk => data_red_threshold_min[8].CLK
csi_clk => data_red_threshold_min[9].CLK
csi_clk => data_red_threshold_min[10].CLK
csi_clk => data_red_threshold_min[11].CLK
csi_clk => data_red_threshold_min[12].CLK
csi_clk => data_red_threshold_min[13].CLK
csi_clk => data_red_threshold_min[14].CLK
csi_clk => data_red_threshold_min[15].CLK
csi_clk => data_red_threshold_min[16].CLK
csi_clk => data_red_threshold_min[17].CLK
csi_clk => data_red_threshold_min[18].CLK
csi_clk => data_red_threshold_min[19].CLK
csi_clk => data_red_threshold_min[20].CLK
csi_clk => data_red_threshold_min[21].CLK
csi_clk => data_red_threshold_min[22].CLK
csi_clk => data_red_threshold_min[23].CLK
csi_clk => data_red_threshold_min[24].CLK
csi_clk => data_red_threshold_min[25].CLK
csi_clk => data_red_threshold_min[26].CLK
csi_clk => data_red_threshold_min[27].CLK
csi_clk => data_red_threshold_min[28].CLK
csi_clk => data_red_threshold_min[29].CLK
csi_clk => data_red_threshold_min[30].CLK
csi_clk => data_red_threshold_min[31].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => data_blue_threshold_max[0].PRESET
csi_reset_n => data_blue_threshold_max[1].PRESET
csi_reset_n => data_blue_threshold_max[2].PRESET
csi_reset_n => data_blue_threshold_max[3].PRESET
csi_reset_n => data_blue_threshold_max[4].PRESET
csi_reset_n => data_blue_threshold_max[5].PRESET
csi_reset_n => data_blue_threshold_max[6].PRESET
csi_reset_n => data_blue_threshold_max[7].PRESET
csi_reset_n => data_blue_threshold_max[8].PRESET
csi_reset_n => data_blue_threshold_max[9].PRESET
csi_reset_n => data_blue_threshold_max[10].ACLR
csi_reset_n => data_blue_threshold_max[11].PRESET
csi_reset_n => data_blue_threshold_max[12].PRESET
csi_reset_n => data_blue_threshold_max[13].ACLR
csi_reset_n => data_blue_threshold_max[14].ACLR
csi_reset_n => data_blue_threshold_max[15].PRESET
csi_reset_n => data_blue_threshold_max[16].ACLR
csi_reset_n => data_blue_threshold_max[17].ACLR
csi_reset_n => data_blue_threshold_max[18].ACLR
csi_reset_n => data_blue_threshold_max[19].PRESET
csi_reset_n => data_blue_threshold_max[20].ACLR
csi_reset_n => data_blue_threshold_max[21].PRESET
csi_reset_n => data_blue_threshold_max[22].PRESET
csi_reset_n => data_blue_threshold_max[23].ACLR
csi_reset_n => data_blue_threshold_max[24].ACLR
csi_reset_n => data_blue_threshold_max[25].PRESET
csi_reset_n => data_blue_threshold_max[26].ACLR
csi_reset_n => data_blue_threshold_max[27].ACLR
csi_reset_n => data_blue_threshold_max[28].ACLR
csi_reset_n => data_blue_threshold_max[29].PRESET
csi_reset_n => data_blue_threshold_max[30].ACLR
csi_reset_n => data_blue_threshold_max[31].ACLR
csi_reset_n => data_blue_threshold_min[0].ACLR
csi_reset_n => data_blue_threshold_min[1].ACLR
csi_reset_n => data_blue_threshold_min[2].PRESET
csi_reset_n => data_blue_threshold_min[3].ACLR
csi_reset_n => data_blue_threshold_min[4].PRESET
csi_reset_n => data_blue_threshold_min[5].ACLR
csi_reset_n => data_blue_threshold_min[6].PRESET
csi_reset_n => data_blue_threshold_min[7].PRESET
csi_reset_n => data_blue_threshold_min[8].ACLR
csi_reset_n => data_blue_threshold_min[9].ACLR
csi_reset_n => data_blue_threshold_min[10].ACLR
csi_reset_n => data_blue_threshold_min[11].ACLR
csi_reset_n => data_blue_threshold_min[12].ACLR
csi_reset_n => data_blue_threshold_min[13].ACLR
csi_reset_n => data_blue_threshold_min[14].ACLR
csi_reset_n => data_blue_threshold_min[15].ACLR
csi_reset_n => data_blue_threshold_min[16].ACLR
csi_reset_n => data_blue_threshold_min[17].ACLR
csi_reset_n => data_blue_threshold_min[18].ACLR
csi_reset_n => data_blue_threshold_min[19].ACLR
csi_reset_n => data_blue_threshold_min[20].ACLR
csi_reset_n => data_blue_threshold_min[21].ACLR
csi_reset_n => data_blue_threshold_min[22].ACLR
csi_reset_n => data_blue_threshold_min[23].ACLR
csi_reset_n => data_blue_threshold_min[24].ACLR
csi_reset_n => data_blue_threshold_min[25].ACLR
csi_reset_n => data_blue_threshold_min[26].ACLR
csi_reset_n => data_blue_threshold_min[27].ACLR
csi_reset_n => data_blue_threshold_min[28].ACLR
csi_reset_n => data_blue_threshold_min[29].ACLR
csi_reset_n => data_blue_threshold_min[30].ACLR
csi_reset_n => data_blue_threshold_min[31].ACLR
csi_reset_n => data_green_threshold_max[0].PRESET
csi_reset_n => data_green_threshold_max[1].PRESET
csi_reset_n => data_green_threshold_max[2].ACLR
csi_reset_n => data_green_threshold_max[3].PRESET
csi_reset_n => data_green_threshold_max[4].PRESET
csi_reset_n => data_green_threshold_max[5].PRESET
csi_reset_n => data_green_threshold_max[6].ACLR
csi_reset_n => data_green_threshold_max[7].ACLR
csi_reset_n => data_green_threshold_max[8].ACLR
csi_reset_n => data_green_threshold_max[9].PRESET
csi_reset_n => data_green_threshold_max[10].PRESET
csi_reset_n => data_green_threshold_max[11].PRESET
csi_reset_n => data_green_threshold_max[12].PRESET
csi_reset_n => data_green_threshold_max[13].PRESET
csi_reset_n => data_green_threshold_max[14].PRESET
csi_reset_n => data_green_threshold_max[15].PRESET
csi_reset_n => data_green_threshold_max[16].PRESET
csi_reset_n => data_green_threshold_max[17].PRESET
csi_reset_n => data_green_threshold_max[18].PRESET
csi_reset_n => data_green_threshold_max[19].PRESET
csi_reset_n => data_green_threshold_max[20].PRESET
csi_reset_n => data_green_threshold_max[21].PRESET
csi_reset_n => data_green_threshold_max[22].ACLR
csi_reset_n => data_green_threshold_max[23].PRESET
csi_reset_n => data_green_threshold_max[24].PRESET
csi_reset_n => data_green_threshold_max[25].PRESET
csi_reset_n => data_green_threshold_max[26].ACLR
csi_reset_n => data_green_threshold_max[27].ACLR
csi_reset_n => data_green_threshold_max[28].ACLR
csi_reset_n => data_green_threshold_max[29].PRESET
csi_reset_n => data_green_threshold_max[30].ACLR
csi_reset_n => data_green_threshold_max[31].ACLR
csi_reset_n => data_green_threshold_min[0].ACLR
csi_reset_n => data_green_threshold_min[1].ACLR
csi_reset_n => data_green_threshold_min[2].ACLR
csi_reset_n => data_green_threshold_min[3].ACLR
csi_reset_n => data_green_threshold_min[4].ACLR
csi_reset_n => data_green_threshold_min[5].ACLR
csi_reset_n => data_green_threshold_min[6].ACLR
csi_reset_n => data_green_threshold_min[7].ACLR
csi_reset_n => data_green_threshold_min[8].ACLR
csi_reset_n => data_green_threshold_min[9].ACLR
csi_reset_n => data_green_threshold_min[10].PRESET
csi_reset_n => data_green_threshold_min[11].PRESET
csi_reset_n => data_green_threshold_min[12].ACLR
csi_reset_n => data_green_threshold_min[13].ACLR
csi_reset_n => data_green_threshold_min[14].PRESET
csi_reset_n => data_green_threshold_min[15].ACLR
csi_reset_n => data_green_threshold_min[16].ACLR
csi_reset_n => data_green_threshold_min[17].ACLR
csi_reset_n => data_green_threshold_min[18].PRESET
csi_reset_n => data_green_threshold_min[19].ACLR
csi_reset_n => data_green_threshold_min[20].ACLR
csi_reset_n => data_green_threshold_min[21].ACLR
csi_reset_n => data_green_threshold_min[22].ACLR
csi_reset_n => data_green_threshold_min[23].ACLR
csi_reset_n => data_green_threshold_min[24].ACLR
csi_reset_n => data_green_threshold_min[25].ACLR
csi_reset_n => data_green_threshold_min[26].ACLR
csi_reset_n => data_green_threshold_min[27].ACLR
csi_reset_n => data_green_threshold_min[28].ACLR
csi_reset_n => data_green_threshold_min[29].ACLR
csi_reset_n => data_green_threshold_min[30].ACLR
csi_reset_n => data_green_threshold_min[31].ACLR
csi_reset_n => data_red_threshold_max[0].PRESET
csi_reset_n => data_red_threshold_max[1].ACLR
csi_reset_n => data_red_threshold_max[2].PRESET
csi_reset_n => data_red_threshold_max[3].ACLR
csi_reset_n => data_red_threshold_max[4].ACLR
csi_reset_n => data_red_threshold_max[5].ACLR
csi_reset_n => data_red_threshold_max[6].PRESET
csi_reset_n => data_red_threshold_max[7].ACLR
csi_reset_n => data_red_threshold_max[8].PRESET
csi_reset_n => data_red_threshold_max[9].ACLR
csi_reset_n => data_red_threshold_max[10].PRESET
csi_reset_n => data_red_threshold_max[11].ACLR
csi_reset_n => data_red_threshold_max[12].PRESET
csi_reset_n => data_red_threshold_max[13].ACLR
csi_reset_n => data_red_threshold_max[14].ACLR
csi_reset_n => data_red_threshold_max[15].ACLR
csi_reset_n => data_red_threshold_max[16].PRESET
csi_reset_n => data_red_threshold_max[17].ACLR
csi_reset_n => data_red_threshold_max[18].PRESET
csi_reset_n => data_red_threshold_max[19].ACLR
csi_reset_n => data_red_threshold_max[20].PRESET
csi_reset_n => data_red_threshold_max[21].PRESET
csi_reset_n => data_red_threshold_max[22].PRESET
csi_reset_n => data_red_threshold_max[23].PRESET
csi_reset_n => data_red_threshold_max[24].PRESET
csi_reset_n => data_red_threshold_max[25].PRESET
csi_reset_n => data_red_threshold_max[26].PRESET
csi_reset_n => data_red_threshold_max[27].PRESET
csi_reset_n => data_red_threshold_max[28].PRESET
csi_reset_n => data_red_threshold_max[29].PRESET
csi_reset_n => data_red_threshold_max[30].ACLR
csi_reset_n => data_red_threshold_max[31].ACLR
csi_reset_n => data_red_threshold_min[0].ACLR
csi_reset_n => data_red_threshold_min[1].ACLR
csi_reset_n => data_red_threshold_min[2].ACLR
csi_reset_n => data_red_threshold_min[3].ACLR
csi_reset_n => data_red_threshold_min[4].ACLR
csi_reset_n => data_red_threshold_min[5].ACLR
csi_reset_n => data_red_threshold_min[6].ACLR
csi_reset_n => data_red_threshold_min[7].ACLR
csi_reset_n => data_red_threshold_min[8].ACLR
csi_reset_n => data_red_threshold_min[9].ACLR
csi_reset_n => data_red_threshold_min[10].ACLR
csi_reset_n => data_red_threshold_min[11].ACLR
csi_reset_n => data_red_threshold_min[12].ACLR
csi_reset_n => data_red_threshold_min[13].ACLR
csi_reset_n => data_red_threshold_min[14].ACLR
csi_reset_n => data_red_threshold_min[15].ACLR
csi_reset_n => data_red_threshold_min[16].ACLR
csi_reset_n => data_red_threshold_min[17].ACLR
csi_reset_n => data_red_threshold_min[18].ACLR
csi_reset_n => data_red_threshold_min[19].ACLR
csi_reset_n => data_red_threshold_min[20].PRESET
csi_reset_n => data_red_threshold_min[21].ACLR
csi_reset_n => data_red_threshold_min[22].PRESET
csi_reset_n => data_red_threshold_min[23].ACLR
csi_reset_n => data_red_threshold_min[24].PRESET
csi_reset_n => data_red_threshold_min[25].ACLR
csi_reset_n => data_red_threshold_min[26].ACLR
csi_reset_n => data_red_threshold_min[27].PRESET
csi_reset_n => data_red_threshold_min[28].PRESET
csi_reset_n => data_red_threshold_min[29].ACLR
csi_reset_n => data_red_threshold_min[30].ACLR
csi_reset_n => data_red_threshold_min[31].ACLR
csi_reset_n => avs_s1_readdata[0]~reg0.ACLR
csi_reset_n => avs_s1_readdata[1]~reg0.ACLR
csi_reset_n => avs_s1_readdata[2]~reg0.ACLR
csi_reset_n => avs_s1_readdata[3]~reg0.ACLR
csi_reset_n => avs_s1_readdata[4]~reg0.ACLR
csi_reset_n => avs_s1_readdata[5]~reg0.ACLR
csi_reset_n => avs_s1_readdata[6]~reg0.ACLR
csi_reset_n => avs_s1_readdata[7]~reg0.ACLR
csi_reset_n => avs_s1_readdata[8]~reg0.ACLR
csi_reset_n => avs_s1_readdata[9]~reg0.ACLR
csi_reset_n => avs_s1_readdata[10]~reg0.ACLR
csi_reset_n => avs_s1_readdata[11]~reg0.ACLR
csi_reset_n => avs_s1_readdata[12]~reg0.ACLR
csi_reset_n => avs_s1_readdata[13]~reg0.ACLR
csi_reset_n => avs_s1_readdata[14]~reg0.ACLR
csi_reset_n => avs_s1_readdata[15]~reg0.ACLR
csi_reset_n => avs_s1_readdata[16]~reg0.ACLR
csi_reset_n => avs_s1_readdata[17]~reg0.ACLR
csi_reset_n => avs_s1_readdata[18]~reg0.ACLR
csi_reset_n => avs_s1_readdata[19]~reg0.ACLR
csi_reset_n => avs_s1_readdata[20]~reg0.ACLR
csi_reset_n => avs_s1_readdata[21]~reg0.ACLR
csi_reset_n => avs_s1_readdata[22]~reg0.ACLR
csi_reset_n => avs_s1_readdata[23]~reg0.ACLR
csi_reset_n => avs_s1_readdata[24]~reg0.ACLR
csi_reset_n => avs_s1_readdata[25]~reg0.ACLR
csi_reset_n => avs_s1_readdata[26]~reg0.ACLR
csi_reset_n => avs_s1_readdata[27]~reg0.ACLR
csi_reset_n => avs_s1_readdata[28]~reg0.ACLR
csi_reset_n => avs_s1_readdata[29]~reg0.ACLR
csi_reset_n => avs_s1_readdata[30]~reg0.ACLR
csi_reset_n => avs_s1_readdata[31]~reg0.ACLR
avs_s1_address[0] => Decoder0.IN7
avs_s1_address[1] => Decoder0.IN6
avs_s1_address[2] => Decoder0.IN5
avs_s1_address[3] => Decoder0.IN4
avs_s1_address[4] => Decoder0.IN3
avs_s1_address[5] => Decoder0.IN2
avs_s1_address[6] => Decoder0.IN1
avs_s1_address[7] => Decoder0.IN0
avs_s1_chipselect => data_blue_threshold_max[0].ENA
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_chipselect => data_red_threshold_min[31].ENA
avs_s1_chipselect => data_red_threshold_min[30].ENA
avs_s1_chipselect => data_red_threshold_min[29].ENA
avs_s1_chipselect => data_red_threshold_min[28].ENA
avs_s1_chipselect => data_red_threshold_min[27].ENA
avs_s1_chipselect => data_red_threshold_min[26].ENA
avs_s1_chipselect => data_red_threshold_min[25].ENA
avs_s1_chipselect => data_red_threshold_min[24].ENA
avs_s1_chipselect => data_red_threshold_min[23].ENA
avs_s1_chipselect => data_red_threshold_min[22].ENA
avs_s1_chipselect => data_red_threshold_min[21].ENA
avs_s1_chipselect => data_red_threshold_min[20].ENA
avs_s1_chipselect => data_red_threshold_min[19].ENA
avs_s1_chipselect => data_red_threshold_min[18].ENA
avs_s1_chipselect => data_red_threshold_min[17].ENA
avs_s1_chipselect => data_red_threshold_min[16].ENA
avs_s1_chipselect => data_red_threshold_min[15].ENA
avs_s1_chipselect => data_red_threshold_min[14].ENA
avs_s1_chipselect => data_red_threshold_min[13].ENA
avs_s1_chipselect => data_red_threshold_min[12].ENA
avs_s1_chipselect => data_red_threshold_min[11].ENA
avs_s1_chipselect => data_red_threshold_min[10].ENA
avs_s1_chipselect => data_red_threshold_min[9].ENA
avs_s1_chipselect => data_red_threshold_min[8].ENA
avs_s1_chipselect => data_red_threshold_min[7].ENA
avs_s1_chipselect => data_red_threshold_min[6].ENA
avs_s1_chipselect => data_red_threshold_min[5].ENA
avs_s1_chipselect => data_red_threshold_min[4].ENA
avs_s1_chipselect => data_red_threshold_min[3].ENA
avs_s1_chipselect => data_red_threshold_min[2].ENA
avs_s1_chipselect => data_red_threshold_min[1].ENA
avs_s1_chipselect => data_red_threshold_min[0].ENA
avs_s1_chipselect => data_red_threshold_max[31].ENA
avs_s1_chipselect => data_red_threshold_max[30].ENA
avs_s1_chipselect => data_red_threshold_max[29].ENA
avs_s1_chipselect => data_red_threshold_max[28].ENA
avs_s1_chipselect => data_red_threshold_max[27].ENA
avs_s1_chipselect => data_red_threshold_max[26].ENA
avs_s1_chipselect => data_red_threshold_max[25].ENA
avs_s1_chipselect => data_red_threshold_max[24].ENA
avs_s1_chipselect => data_red_threshold_max[23].ENA
avs_s1_chipselect => data_red_threshold_max[22].ENA
avs_s1_chipselect => data_red_threshold_max[21].ENA
avs_s1_chipselect => data_red_threshold_max[20].ENA
avs_s1_chipselect => data_red_threshold_max[19].ENA
avs_s1_chipselect => data_red_threshold_max[18].ENA
avs_s1_chipselect => data_red_threshold_max[17].ENA
avs_s1_chipselect => data_red_threshold_max[16].ENA
avs_s1_chipselect => data_red_threshold_max[15].ENA
avs_s1_chipselect => data_red_threshold_max[14].ENA
avs_s1_chipselect => data_red_threshold_max[13].ENA
avs_s1_chipselect => data_red_threshold_max[12].ENA
avs_s1_chipselect => data_red_threshold_max[11].ENA
avs_s1_chipselect => data_red_threshold_max[10].ENA
avs_s1_chipselect => data_red_threshold_max[9].ENA
avs_s1_chipselect => data_red_threshold_max[8].ENA
avs_s1_chipselect => data_red_threshold_max[7].ENA
avs_s1_chipselect => data_red_threshold_max[6].ENA
avs_s1_chipselect => data_red_threshold_max[5].ENA
avs_s1_chipselect => data_red_threshold_max[4].ENA
avs_s1_chipselect => data_red_threshold_max[3].ENA
avs_s1_chipselect => data_red_threshold_max[2].ENA
avs_s1_chipselect => data_red_threshold_max[1].ENA
avs_s1_chipselect => data_red_threshold_max[0].ENA
avs_s1_chipselect => data_green_threshold_min[31].ENA
avs_s1_chipselect => data_green_threshold_min[30].ENA
avs_s1_chipselect => data_green_threshold_min[29].ENA
avs_s1_chipselect => data_green_threshold_min[28].ENA
avs_s1_chipselect => data_green_threshold_min[27].ENA
avs_s1_chipselect => data_green_threshold_min[26].ENA
avs_s1_chipselect => data_green_threshold_min[25].ENA
avs_s1_chipselect => data_green_threshold_min[24].ENA
avs_s1_chipselect => data_green_threshold_min[23].ENA
avs_s1_chipselect => data_green_threshold_min[22].ENA
avs_s1_chipselect => data_green_threshold_min[21].ENA
avs_s1_chipselect => data_green_threshold_min[20].ENA
avs_s1_chipselect => data_green_threshold_min[19].ENA
avs_s1_chipselect => data_green_threshold_min[18].ENA
avs_s1_chipselect => data_green_threshold_min[17].ENA
avs_s1_chipselect => data_green_threshold_min[16].ENA
avs_s1_chipselect => data_green_threshold_min[15].ENA
avs_s1_chipselect => data_green_threshold_min[14].ENA
avs_s1_chipselect => data_green_threshold_min[13].ENA
avs_s1_chipselect => data_green_threshold_min[12].ENA
avs_s1_chipselect => data_green_threshold_min[11].ENA
avs_s1_chipselect => data_green_threshold_min[10].ENA
avs_s1_chipselect => data_green_threshold_min[9].ENA
avs_s1_chipselect => data_green_threshold_min[8].ENA
avs_s1_chipselect => data_green_threshold_min[7].ENA
avs_s1_chipselect => data_green_threshold_min[6].ENA
avs_s1_chipselect => data_green_threshold_min[5].ENA
avs_s1_chipselect => data_green_threshold_min[4].ENA
avs_s1_chipselect => data_green_threshold_min[3].ENA
avs_s1_chipselect => data_green_threshold_min[2].ENA
avs_s1_chipselect => data_green_threshold_min[1].ENA
avs_s1_chipselect => data_green_threshold_min[0].ENA
avs_s1_chipselect => data_green_threshold_max[31].ENA
avs_s1_chipselect => data_green_threshold_max[30].ENA
avs_s1_chipselect => data_green_threshold_max[29].ENA
avs_s1_chipselect => data_green_threshold_max[28].ENA
avs_s1_chipselect => data_green_threshold_max[27].ENA
avs_s1_chipselect => data_green_threshold_max[26].ENA
avs_s1_chipselect => data_green_threshold_max[25].ENA
avs_s1_chipselect => data_green_threshold_max[24].ENA
avs_s1_chipselect => data_green_threshold_max[23].ENA
avs_s1_chipselect => data_green_threshold_max[22].ENA
avs_s1_chipselect => data_green_threshold_max[21].ENA
avs_s1_chipselect => data_green_threshold_max[20].ENA
avs_s1_chipselect => data_green_threshold_max[19].ENA
avs_s1_chipselect => data_green_threshold_max[18].ENA
avs_s1_chipselect => data_green_threshold_max[17].ENA
avs_s1_chipselect => data_green_threshold_max[16].ENA
avs_s1_chipselect => data_green_threshold_max[15].ENA
avs_s1_chipselect => data_green_threshold_max[14].ENA
avs_s1_chipselect => data_green_threshold_max[13].ENA
avs_s1_chipselect => data_green_threshold_max[12].ENA
avs_s1_chipselect => data_green_threshold_max[11].ENA
avs_s1_chipselect => data_green_threshold_max[10].ENA
avs_s1_chipselect => data_green_threshold_max[9].ENA
avs_s1_chipselect => data_green_threshold_max[8].ENA
avs_s1_chipselect => data_green_threshold_max[7].ENA
avs_s1_chipselect => data_green_threshold_max[6].ENA
avs_s1_chipselect => data_green_threshold_max[5].ENA
avs_s1_chipselect => data_green_threshold_max[4].ENA
avs_s1_chipselect => data_green_threshold_max[3].ENA
avs_s1_chipselect => data_green_threshold_max[2].ENA
avs_s1_chipselect => data_green_threshold_max[1].ENA
avs_s1_chipselect => data_green_threshold_max[0].ENA
avs_s1_chipselect => data_blue_threshold_min[31].ENA
avs_s1_chipselect => data_blue_threshold_min[30].ENA
avs_s1_chipselect => data_blue_threshold_min[29].ENA
avs_s1_chipselect => data_blue_threshold_min[28].ENA
avs_s1_chipselect => data_blue_threshold_min[27].ENA
avs_s1_chipselect => data_blue_threshold_min[26].ENA
avs_s1_chipselect => data_blue_threshold_min[25].ENA
avs_s1_chipselect => data_blue_threshold_min[24].ENA
avs_s1_chipselect => data_blue_threshold_min[23].ENA
avs_s1_chipselect => data_blue_threshold_min[22].ENA
avs_s1_chipselect => data_blue_threshold_min[21].ENA
avs_s1_chipselect => data_blue_threshold_min[20].ENA
avs_s1_chipselect => data_blue_threshold_min[19].ENA
avs_s1_chipselect => data_blue_threshold_min[18].ENA
avs_s1_chipselect => data_blue_threshold_min[17].ENA
avs_s1_chipselect => data_blue_threshold_min[16].ENA
avs_s1_chipselect => data_blue_threshold_min[15].ENA
avs_s1_chipselect => data_blue_threshold_min[14].ENA
avs_s1_chipselect => data_blue_threshold_min[13].ENA
avs_s1_chipselect => data_blue_threshold_min[12].ENA
avs_s1_chipselect => data_blue_threshold_min[11].ENA
avs_s1_chipselect => data_blue_threshold_min[10].ENA
avs_s1_chipselect => data_blue_threshold_min[9].ENA
avs_s1_chipselect => data_blue_threshold_min[8].ENA
avs_s1_chipselect => data_blue_threshold_min[7].ENA
avs_s1_chipselect => data_blue_threshold_min[6].ENA
avs_s1_chipselect => data_blue_threshold_min[5].ENA
avs_s1_chipselect => data_blue_threshold_min[4].ENA
avs_s1_chipselect => data_blue_threshold_min[3].ENA
avs_s1_chipselect => data_blue_threshold_min[2].ENA
avs_s1_chipselect => data_blue_threshold_min[1].ENA
avs_s1_chipselect => data_blue_threshold_min[0].ENA
avs_s1_chipselect => data_blue_threshold_max[31].ENA
avs_s1_chipselect => data_blue_threshold_max[30].ENA
avs_s1_chipselect => data_blue_threshold_max[29].ENA
avs_s1_chipselect => data_blue_threshold_max[28].ENA
avs_s1_chipselect => data_blue_threshold_max[27].ENA
avs_s1_chipselect => data_blue_threshold_max[26].ENA
avs_s1_chipselect => data_blue_threshold_max[25].ENA
avs_s1_chipselect => data_blue_threshold_max[24].ENA
avs_s1_chipselect => data_blue_threshold_max[23].ENA
avs_s1_chipselect => data_blue_threshold_max[22].ENA
avs_s1_chipselect => data_blue_threshold_max[21].ENA
avs_s1_chipselect => data_blue_threshold_max[20].ENA
avs_s1_chipselect => data_blue_threshold_max[19].ENA
avs_s1_chipselect => data_blue_threshold_max[18].ENA
avs_s1_chipselect => data_blue_threshold_max[17].ENA
avs_s1_chipselect => data_blue_threshold_max[16].ENA
avs_s1_chipselect => data_blue_threshold_max[15].ENA
avs_s1_chipselect => data_blue_threshold_max[14].ENA
avs_s1_chipselect => data_blue_threshold_max[13].ENA
avs_s1_chipselect => data_blue_threshold_max[12].ENA
avs_s1_chipselect => data_blue_threshold_max[11].ENA
avs_s1_chipselect => data_blue_threshold_max[10].ENA
avs_s1_chipselect => data_blue_threshold_max[9].ENA
avs_s1_chipselect => data_blue_threshold_max[8].ENA
avs_s1_chipselect => data_blue_threshold_max[7].ENA
avs_s1_chipselect => data_blue_threshold_max[6].ENA
avs_s1_chipselect => data_blue_threshold_max[5].ENA
avs_s1_chipselect => data_blue_threshold_max[4].ENA
avs_s1_chipselect => data_blue_threshold_max[3].ENA
avs_s1_chipselect => data_blue_threshold_max[2].ENA
avs_s1_chipselect => data_blue_threshold_max[1].ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_max.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_blue_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_max.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_green_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_max.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_write => data_red_threshold_min.OUTPUTSELECT
avs_s1_writedata[0] => data_blue_threshold_max.DATAB
avs_s1_writedata[0] => data_blue_threshold_min.DATAB
avs_s1_writedata[0] => data_green_threshold_max.DATAB
avs_s1_writedata[0] => data_green_threshold_min.DATAB
avs_s1_writedata[0] => data_red_threshold_max.DATAB
avs_s1_writedata[0] => data_red_threshold_min.DATAB
avs_s1_writedata[1] => data_blue_threshold_max.DATAB
avs_s1_writedata[1] => data_blue_threshold_min.DATAB
avs_s1_writedata[1] => data_green_threshold_max.DATAB
avs_s1_writedata[1] => data_green_threshold_min.DATAB
avs_s1_writedata[1] => data_red_threshold_max.DATAB
avs_s1_writedata[1] => data_red_threshold_min.DATAB
avs_s1_writedata[2] => data_blue_threshold_max.DATAB
avs_s1_writedata[2] => data_blue_threshold_min.DATAB
avs_s1_writedata[2] => data_green_threshold_max.DATAB
avs_s1_writedata[2] => data_green_threshold_min.DATAB
avs_s1_writedata[2] => data_red_threshold_max.DATAB
avs_s1_writedata[2] => data_red_threshold_min.DATAB
avs_s1_writedata[3] => data_blue_threshold_max.DATAB
avs_s1_writedata[3] => data_blue_threshold_min.DATAB
avs_s1_writedata[3] => data_green_threshold_max.DATAB
avs_s1_writedata[3] => data_green_threshold_min.DATAB
avs_s1_writedata[3] => data_red_threshold_max.DATAB
avs_s1_writedata[3] => data_red_threshold_min.DATAB
avs_s1_writedata[4] => data_blue_threshold_max.DATAB
avs_s1_writedata[4] => data_blue_threshold_min.DATAB
avs_s1_writedata[4] => data_green_threshold_max.DATAB
avs_s1_writedata[4] => data_green_threshold_min.DATAB
avs_s1_writedata[4] => data_red_threshold_max.DATAB
avs_s1_writedata[4] => data_red_threshold_min.DATAB
avs_s1_writedata[5] => data_blue_threshold_max.DATAB
avs_s1_writedata[5] => data_blue_threshold_min.DATAB
avs_s1_writedata[5] => data_green_threshold_max.DATAB
avs_s1_writedata[5] => data_green_threshold_min.DATAB
avs_s1_writedata[5] => data_red_threshold_max.DATAB
avs_s1_writedata[5] => data_red_threshold_min.DATAB
avs_s1_writedata[6] => data_blue_threshold_max.DATAB
avs_s1_writedata[6] => data_blue_threshold_min.DATAB
avs_s1_writedata[6] => data_green_threshold_max.DATAB
avs_s1_writedata[6] => data_green_threshold_min.DATAB
avs_s1_writedata[6] => data_red_threshold_max.DATAB
avs_s1_writedata[6] => data_red_threshold_min.DATAB
avs_s1_writedata[7] => data_blue_threshold_max.DATAB
avs_s1_writedata[7] => data_blue_threshold_min.DATAB
avs_s1_writedata[7] => data_green_threshold_max.DATAB
avs_s1_writedata[7] => data_green_threshold_min.DATAB
avs_s1_writedata[7] => data_red_threshold_max.DATAB
avs_s1_writedata[7] => data_red_threshold_min.DATAB
avs_s1_writedata[8] => data_blue_threshold_max.DATAB
avs_s1_writedata[8] => data_blue_threshold_min.DATAB
avs_s1_writedata[8] => data_green_threshold_max.DATAB
avs_s1_writedata[8] => data_green_threshold_min.DATAB
avs_s1_writedata[8] => data_red_threshold_max.DATAB
avs_s1_writedata[8] => data_red_threshold_min.DATAB
avs_s1_writedata[9] => data_blue_threshold_max.DATAB
avs_s1_writedata[9] => data_blue_threshold_min.DATAB
avs_s1_writedata[9] => data_green_threshold_max.DATAB
avs_s1_writedata[9] => data_green_threshold_min.DATAB
avs_s1_writedata[9] => data_red_threshold_max.DATAB
avs_s1_writedata[9] => data_red_threshold_min.DATAB
avs_s1_writedata[10] => data_blue_threshold_max.DATAB
avs_s1_writedata[10] => data_blue_threshold_min.DATAB
avs_s1_writedata[10] => data_green_threshold_max.DATAB
avs_s1_writedata[10] => data_green_threshold_min.DATAB
avs_s1_writedata[10] => data_red_threshold_max.DATAB
avs_s1_writedata[10] => data_red_threshold_min.DATAB
avs_s1_writedata[11] => data_blue_threshold_max.DATAB
avs_s1_writedata[11] => data_blue_threshold_min.DATAB
avs_s1_writedata[11] => data_green_threshold_max.DATAB
avs_s1_writedata[11] => data_green_threshold_min.DATAB
avs_s1_writedata[11] => data_red_threshold_max.DATAB
avs_s1_writedata[11] => data_red_threshold_min.DATAB
avs_s1_writedata[12] => data_blue_threshold_max.DATAB
avs_s1_writedata[12] => data_blue_threshold_min.DATAB
avs_s1_writedata[12] => data_green_threshold_max.DATAB
avs_s1_writedata[12] => data_green_threshold_min.DATAB
avs_s1_writedata[12] => data_red_threshold_max.DATAB
avs_s1_writedata[12] => data_red_threshold_min.DATAB
avs_s1_writedata[13] => data_blue_threshold_max.DATAB
avs_s1_writedata[13] => data_blue_threshold_min.DATAB
avs_s1_writedata[13] => data_green_threshold_max.DATAB
avs_s1_writedata[13] => data_green_threshold_min.DATAB
avs_s1_writedata[13] => data_red_threshold_max.DATAB
avs_s1_writedata[13] => data_red_threshold_min.DATAB
avs_s1_writedata[14] => data_blue_threshold_max.DATAB
avs_s1_writedata[14] => data_blue_threshold_min.DATAB
avs_s1_writedata[14] => data_green_threshold_max.DATAB
avs_s1_writedata[14] => data_green_threshold_min.DATAB
avs_s1_writedata[14] => data_red_threshold_max.DATAB
avs_s1_writedata[14] => data_red_threshold_min.DATAB
avs_s1_writedata[15] => data_blue_threshold_max.DATAB
avs_s1_writedata[15] => data_blue_threshold_min.DATAB
avs_s1_writedata[15] => data_green_threshold_max.DATAB
avs_s1_writedata[15] => data_green_threshold_min.DATAB
avs_s1_writedata[15] => data_red_threshold_max.DATAB
avs_s1_writedata[15] => data_red_threshold_min.DATAB
avs_s1_writedata[16] => data_blue_threshold_max.DATAB
avs_s1_writedata[16] => data_blue_threshold_min.DATAB
avs_s1_writedata[16] => data_green_threshold_max.DATAB
avs_s1_writedata[16] => data_green_threshold_min.DATAB
avs_s1_writedata[16] => data_red_threshold_max.DATAB
avs_s1_writedata[16] => data_red_threshold_min.DATAB
avs_s1_writedata[17] => data_blue_threshold_max.DATAB
avs_s1_writedata[17] => data_blue_threshold_min.DATAB
avs_s1_writedata[17] => data_green_threshold_max.DATAB
avs_s1_writedata[17] => data_green_threshold_min.DATAB
avs_s1_writedata[17] => data_red_threshold_max.DATAB
avs_s1_writedata[17] => data_red_threshold_min.DATAB
avs_s1_writedata[18] => data_blue_threshold_max.DATAB
avs_s1_writedata[18] => data_blue_threshold_min.DATAB
avs_s1_writedata[18] => data_green_threshold_max.DATAB
avs_s1_writedata[18] => data_green_threshold_min.DATAB
avs_s1_writedata[18] => data_red_threshold_max.DATAB
avs_s1_writedata[18] => data_red_threshold_min.DATAB
avs_s1_writedata[19] => data_blue_threshold_max.DATAB
avs_s1_writedata[19] => data_blue_threshold_min.DATAB
avs_s1_writedata[19] => data_green_threshold_max.DATAB
avs_s1_writedata[19] => data_green_threshold_min.DATAB
avs_s1_writedata[19] => data_red_threshold_max.DATAB
avs_s1_writedata[19] => data_red_threshold_min.DATAB
avs_s1_writedata[20] => data_blue_threshold_max.DATAB
avs_s1_writedata[20] => data_blue_threshold_min.DATAB
avs_s1_writedata[20] => data_green_threshold_max.DATAB
avs_s1_writedata[20] => data_green_threshold_min.DATAB
avs_s1_writedata[20] => data_red_threshold_max.DATAB
avs_s1_writedata[20] => data_red_threshold_min.DATAB
avs_s1_writedata[21] => data_blue_threshold_max.DATAB
avs_s1_writedata[21] => data_blue_threshold_min.DATAB
avs_s1_writedata[21] => data_green_threshold_max.DATAB
avs_s1_writedata[21] => data_green_threshold_min.DATAB
avs_s1_writedata[21] => data_red_threshold_max.DATAB
avs_s1_writedata[21] => data_red_threshold_min.DATAB
avs_s1_writedata[22] => data_blue_threshold_max.DATAB
avs_s1_writedata[22] => data_blue_threshold_min.DATAB
avs_s1_writedata[22] => data_green_threshold_max.DATAB
avs_s1_writedata[22] => data_green_threshold_min.DATAB
avs_s1_writedata[22] => data_red_threshold_max.DATAB
avs_s1_writedata[22] => data_red_threshold_min.DATAB
avs_s1_writedata[23] => data_blue_threshold_max.DATAB
avs_s1_writedata[23] => data_blue_threshold_min.DATAB
avs_s1_writedata[23] => data_green_threshold_max.DATAB
avs_s1_writedata[23] => data_green_threshold_min.DATAB
avs_s1_writedata[23] => data_red_threshold_max.DATAB
avs_s1_writedata[23] => data_red_threshold_min.DATAB
avs_s1_writedata[24] => data_blue_threshold_max.DATAB
avs_s1_writedata[24] => data_blue_threshold_min.DATAB
avs_s1_writedata[24] => data_green_threshold_max.DATAB
avs_s1_writedata[24] => data_green_threshold_min.DATAB
avs_s1_writedata[24] => data_red_threshold_max.DATAB
avs_s1_writedata[24] => data_red_threshold_min.DATAB
avs_s1_writedata[25] => data_blue_threshold_max.DATAB
avs_s1_writedata[25] => data_blue_threshold_min.DATAB
avs_s1_writedata[25] => data_green_threshold_max.DATAB
avs_s1_writedata[25] => data_green_threshold_min.DATAB
avs_s1_writedata[25] => data_red_threshold_max.DATAB
avs_s1_writedata[25] => data_red_threshold_min.DATAB
avs_s1_writedata[26] => data_blue_threshold_max.DATAB
avs_s1_writedata[26] => data_blue_threshold_min.DATAB
avs_s1_writedata[26] => data_green_threshold_max.DATAB
avs_s1_writedata[26] => data_green_threshold_min.DATAB
avs_s1_writedata[26] => data_red_threshold_max.DATAB
avs_s1_writedata[26] => data_red_threshold_min.DATAB
avs_s1_writedata[27] => data_blue_threshold_max.DATAB
avs_s1_writedata[27] => data_blue_threshold_min.DATAB
avs_s1_writedata[27] => data_green_threshold_max.DATAB
avs_s1_writedata[27] => data_green_threshold_min.DATAB
avs_s1_writedata[27] => data_red_threshold_max.DATAB
avs_s1_writedata[27] => data_red_threshold_min.DATAB
avs_s1_writedata[28] => data_blue_threshold_max.DATAB
avs_s1_writedata[28] => data_blue_threshold_min.DATAB
avs_s1_writedata[28] => data_green_threshold_max.DATAB
avs_s1_writedata[28] => data_green_threshold_min.DATAB
avs_s1_writedata[28] => data_red_threshold_max.DATAB
avs_s1_writedata[28] => data_red_threshold_min.DATAB
avs_s1_writedata[29] => data_blue_threshold_max.DATAB
avs_s1_writedata[29] => data_blue_threshold_min.DATAB
avs_s1_writedata[29] => data_green_threshold_max.DATAB
avs_s1_writedata[29] => data_green_threshold_min.DATAB
avs_s1_writedata[29] => data_red_threshold_max.DATAB
avs_s1_writedata[29] => data_red_threshold_min.DATAB
avs_s1_writedata[30] => data_blue_threshold_max.DATAB
avs_s1_writedata[30] => data_blue_threshold_min.DATAB
avs_s1_writedata[30] => data_green_threshold_max.DATAB
avs_s1_writedata[30] => data_green_threshold_min.DATAB
avs_s1_writedata[30] => data_red_threshold_max.DATAB
avs_s1_writedata[30] => data_red_threshold_min.DATAB
avs_s1_writedata[31] => data_blue_threshold_max.DATAB
avs_s1_writedata[31] => data_blue_threshold_min.DATAB
avs_s1_writedata[31] => data_green_threshold_max.DATAB
avs_s1_writedata[31] => data_green_threshold_min.DATAB
avs_s1_writedata[31] => data_red_threshold_max.DATAB
avs_s1_writedata[31] => data_red_threshold_min.DATAB
avs_export_red_threshold_min[0] <= data_red_threshold_min[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[1] <= data_red_threshold_min[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[2] <= data_red_threshold_min[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[3] <= data_red_threshold_min[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[4] <= data_red_threshold_min[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[5] <= data_red_threshold_min[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[6] <= data_red_threshold_min[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[7] <= data_red_threshold_min[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[8] <= data_red_threshold_min[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[9] <= data_red_threshold_min[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[10] <= data_red_threshold_min[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[11] <= data_red_threshold_min[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[12] <= data_red_threshold_min[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[13] <= data_red_threshold_min[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[14] <= data_red_threshold_min[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[15] <= data_red_threshold_min[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[16] <= data_red_threshold_min[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[17] <= data_red_threshold_min[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[18] <= data_red_threshold_min[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[19] <= data_red_threshold_min[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[20] <= data_red_threshold_min[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[21] <= data_red_threshold_min[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[22] <= data_red_threshold_min[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[23] <= data_red_threshold_min[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[24] <= data_red_threshold_min[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[25] <= data_red_threshold_min[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[26] <= data_red_threshold_min[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[27] <= data_red_threshold_min[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[28] <= data_red_threshold_min[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[29] <= data_red_threshold_min[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[30] <= data_red_threshold_min[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_min[31] <= data_red_threshold_min[31].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[0] <= data_red_threshold_max[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[1] <= data_red_threshold_max[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[2] <= data_red_threshold_max[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[3] <= data_red_threshold_max[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[4] <= data_red_threshold_max[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[5] <= data_red_threshold_max[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[6] <= data_red_threshold_max[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[7] <= data_red_threshold_max[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[8] <= data_red_threshold_max[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[9] <= data_red_threshold_max[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[10] <= data_red_threshold_max[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[11] <= data_red_threshold_max[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[12] <= data_red_threshold_max[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[13] <= data_red_threshold_max[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[14] <= data_red_threshold_max[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[15] <= data_red_threshold_max[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[16] <= data_red_threshold_max[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[17] <= data_red_threshold_max[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[18] <= data_red_threshold_max[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[19] <= data_red_threshold_max[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[20] <= data_red_threshold_max[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[21] <= data_red_threshold_max[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[22] <= data_red_threshold_max[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[23] <= data_red_threshold_max[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[24] <= data_red_threshold_max[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[25] <= data_red_threshold_max[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[26] <= data_red_threshold_max[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[27] <= data_red_threshold_max[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[28] <= data_red_threshold_max[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[29] <= data_red_threshold_max[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[30] <= data_red_threshold_max[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_red_threshold_max[31] <= data_red_threshold_max[31].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[0] <= data_green_threshold_min[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[1] <= data_green_threshold_min[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[2] <= data_green_threshold_min[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[3] <= data_green_threshold_min[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[4] <= data_green_threshold_min[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[5] <= data_green_threshold_min[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[6] <= data_green_threshold_min[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[7] <= data_green_threshold_min[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[8] <= data_green_threshold_min[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[9] <= data_green_threshold_min[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[10] <= data_green_threshold_min[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[11] <= data_green_threshold_min[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[12] <= data_green_threshold_min[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[13] <= data_green_threshold_min[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[14] <= data_green_threshold_min[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[15] <= data_green_threshold_min[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[16] <= data_green_threshold_min[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[17] <= data_green_threshold_min[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[18] <= data_green_threshold_min[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[19] <= data_green_threshold_min[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[20] <= data_green_threshold_min[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[21] <= data_green_threshold_min[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[22] <= data_green_threshold_min[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[23] <= data_green_threshold_min[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[24] <= data_green_threshold_min[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[25] <= data_green_threshold_min[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[26] <= data_green_threshold_min[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[27] <= data_green_threshold_min[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[28] <= data_green_threshold_min[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[29] <= data_green_threshold_min[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[30] <= data_green_threshold_min[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_min[31] <= data_green_threshold_min[31].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[0] <= data_green_threshold_max[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[1] <= data_green_threshold_max[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[2] <= data_green_threshold_max[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[3] <= data_green_threshold_max[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[4] <= data_green_threshold_max[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[5] <= data_green_threshold_max[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[6] <= data_green_threshold_max[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[7] <= data_green_threshold_max[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[8] <= data_green_threshold_max[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[9] <= data_green_threshold_max[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[10] <= data_green_threshold_max[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[11] <= data_green_threshold_max[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[12] <= data_green_threshold_max[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[13] <= data_green_threshold_max[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[14] <= data_green_threshold_max[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[15] <= data_green_threshold_max[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[16] <= data_green_threshold_max[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[17] <= data_green_threshold_max[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[18] <= data_green_threshold_max[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[19] <= data_green_threshold_max[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[20] <= data_green_threshold_max[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[21] <= data_green_threshold_max[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[22] <= data_green_threshold_max[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[23] <= data_green_threshold_max[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[24] <= data_green_threshold_max[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[25] <= data_green_threshold_max[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[26] <= data_green_threshold_max[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[27] <= data_green_threshold_max[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[28] <= data_green_threshold_max[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[29] <= data_green_threshold_max[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[30] <= data_green_threshold_max[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_green_threshold_max[31] <= data_green_threshold_max[31].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[0] <= data_blue_threshold_min[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[1] <= data_blue_threshold_min[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[2] <= data_blue_threshold_min[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[3] <= data_blue_threshold_min[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[4] <= data_blue_threshold_min[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[5] <= data_blue_threshold_min[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[6] <= data_blue_threshold_min[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[7] <= data_blue_threshold_min[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[8] <= data_blue_threshold_min[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[9] <= data_blue_threshold_min[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[10] <= data_blue_threshold_min[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[11] <= data_blue_threshold_min[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[12] <= data_blue_threshold_min[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[13] <= data_blue_threshold_min[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[14] <= data_blue_threshold_min[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[15] <= data_blue_threshold_min[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[16] <= data_blue_threshold_min[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[17] <= data_blue_threshold_min[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[18] <= data_blue_threshold_min[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[19] <= data_blue_threshold_min[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[20] <= data_blue_threshold_min[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[21] <= data_blue_threshold_min[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[22] <= data_blue_threshold_min[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[23] <= data_blue_threshold_min[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[24] <= data_blue_threshold_min[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[25] <= data_blue_threshold_min[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[26] <= data_blue_threshold_min[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[27] <= data_blue_threshold_min[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[28] <= data_blue_threshold_min[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[29] <= data_blue_threshold_min[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[30] <= data_blue_threshold_min[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_min[31] <= data_blue_threshold_min[31].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[0] <= data_blue_threshold_max[0].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[1] <= data_blue_threshold_max[1].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[2] <= data_blue_threshold_max[2].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[3] <= data_blue_threshold_max[3].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[4] <= data_blue_threshold_max[4].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[5] <= data_blue_threshold_max[5].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[6] <= data_blue_threshold_max[6].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[7] <= data_blue_threshold_max[7].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[8] <= data_blue_threshold_max[8].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[9] <= data_blue_threshold_max[9].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[10] <= data_blue_threshold_max[10].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[11] <= data_blue_threshold_max[11].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[12] <= data_blue_threshold_max[12].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[13] <= data_blue_threshold_max[13].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[14] <= data_blue_threshold_max[14].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[15] <= data_blue_threshold_max[15].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[16] <= data_blue_threshold_max[16].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[17] <= data_blue_threshold_max[17].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[18] <= data_blue_threshold_max[18].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[19] <= data_blue_threshold_max[19].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[20] <= data_blue_threshold_max[20].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[21] <= data_blue_threshold_max[21].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[22] <= data_blue_threshold_max[22].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[23] <= data_blue_threshold_max[23].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[24] <= data_blue_threshold_max[24].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[25] <= data_blue_threshold_max[25].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[26] <= data_blue_threshold_max[26].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[27] <= data_blue_threshold_max[27].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[28] <= data_blue_threshold_max[28].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[29] <= data_blue_threshold_max[29].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[30] <= data_blue_threshold_max[30].DB_MAX_OUTPUT_PORT_TYPE
avs_export_blue_threshold_max[31] <= data_blue_threshold_max[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram_avalon_slave_arbitrator:the_sram_avalon_slave
DE2_115_SOPC_burst_0_downstream_address_to_slave[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_address_to_slave[1] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[2] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[3] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[4] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[5] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[6] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[7] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[8] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[9] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[10] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[11] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[12] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[13] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[14] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[15] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[16] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[17] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[18] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[19] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_address_to_slave[20] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values[0].DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values[1].DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values[2].DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values[3].DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_0_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values[4].DATAB
DE2_115_SOPC_burst_0_downstream_burstcount => ~NO_FANOUT~
DE2_115_SOPC_burst_0_downstream_byteenable[0] => sram_avalon_slave_byteenable_n.DATAB
DE2_115_SOPC_burst_0_downstream_byteenable[1] => sram_avalon_slave_byteenable_n.DATAB
DE2_115_SOPC_burst_0_downstream_latency_counter => DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave.IN0
DE2_115_SOPC_burst_0_downstream_read => DE2_115_SOPC_burst_0_downstream_requests_sram_avalon_slave.IN0
DE2_115_SOPC_burst_0_downstream_read => DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave.IN1
DE2_115_SOPC_burst_0_downstream_read => sram_avalon_slave_in_a_read_cycle.IN1
DE2_115_SOPC_burst_0_downstream_write => DE2_115_SOPC_burst_0_downstream_requests_sram_avalon_slave.IN1
DE2_115_SOPC_burst_0_downstream_write => sram_avalon_slave_in_a_write_cycle.IN1
DE2_115_SOPC_burst_0_downstream_writedata[0] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[1] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[2] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[3] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[4] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[5] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[6] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[7] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[8] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[9] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[10] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[11] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[12] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[13] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[14] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_0_downstream_writedata[15] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[0] => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_address_to_slave[1] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[2] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[3] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[4] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[5] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[6] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[7] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[8] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[9] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[10] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[11] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[12] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[13] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[14] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[15] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[16] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[17] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[18] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[19] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_address_to_slave[20] => sram_avalon_slave_address.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[0] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[1] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[2] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[3] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_arbitrationshare[4] => sram_avalon_slave_arb_share_set_values.DATAB
DE2_115_SOPC_burst_1_downstream_burstcount => ~NO_FANOUT~
DE2_115_SOPC_burst_1_downstream_byteenable[0] => sram_avalon_slave_byteenable_n.DATAB
DE2_115_SOPC_burst_1_downstream_byteenable[1] => sram_avalon_slave_byteenable_n.DATAB
DE2_115_SOPC_burst_1_downstream_latency_counter => DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave.IN0
DE2_115_SOPC_burst_1_downstream_read => DE2_115_SOPC_burst_1_downstream_requests_sram_avalon_slave.IN0
DE2_115_SOPC_burst_1_downstream_read => DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave.IN1
DE2_115_SOPC_burst_1_downstream_read => sram_avalon_slave_in_a_read_cycle.IN1
DE2_115_SOPC_burst_1_downstream_write => DE2_115_SOPC_burst_1_downstream_requests_sram_avalon_slave.IN1
DE2_115_SOPC_burst_1_downstream_write => sram_avalon_slave_in_a_write_cycle.IN1
DE2_115_SOPC_burst_1_downstream_writedata[0] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[1] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[2] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[3] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[4] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[5] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[6] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[7] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[8] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[9] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[10] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[11] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[12] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[13] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[14] => sram_avalon_slave_writedata.DATAB
DE2_115_SOPC_burst_1_downstream_writedata[15] => sram_avalon_slave_writedata.DATAB
clk => sram_avalon_slave_wait_counter[0].CLK
clk => sram_avalon_slave_wait_counter[1].CLK
clk => d1_sram_avalon_slave_end_xfer~reg0.CLK
clk => sram_avalon_slave_reg_firsttransfer.CLK
clk => sram_avalon_slave_arb_addend[0].CLK
clk => sram_avalon_slave_arb_addend[1].CLK
clk => sram_avalon_slave_arb_addend[2].CLK
clk => sram_avalon_slave_arb_addend[3].CLK
clk => sram_avalon_slave_saved_chosen_master_vector[0].CLK
clk => sram_avalon_slave_saved_chosen_master_vector[1].CLK
clk => sram_avalon_slave_saved_chosen_master_vector[2].CLK
clk => sram_avalon_slave_saved_chosen_master_vector[3].CLK
clk => last_cycle_DE2_115_SOPC_burst_0_downstream_granted_slave_sram_avalon_slave.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave.CLK
clk => last_cycle_cpu_data_master_granted_slave_sram_avalon_slave.CLK
clk => last_cycle_DE2_115_SOPC_burst_1_downstream_granted_slave_sram_avalon_slave.CLK
clk => sram_avalon_slave_slavearbiterlockenable.CLK
clk => sram_avalon_slave_arb_share_counter[0].CLK
clk => sram_avalon_slave_arb_share_counter[1].CLK
clk => sram_avalon_slave_arb_share_counter[2].CLK
clk => sram_avalon_slave_arb_share_counter[3].CLK
clk => sram_avalon_slave_arb_share_counter[4].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[3] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[4] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[5] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[6] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[7] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[8] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[9] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[10] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[11] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[12] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[13] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[14] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[15] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[16] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[17] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[18] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[19] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[20] => sram_avalon_slave_address.DATAB
cpu_data_master_address_to_slave[21] => Equal0.IN2
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_address_to_slave[23] => Equal0.IN3
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_sram_avalon_slave.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_sram_avalon_slave.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_sram_avalon_slave.DATAA
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_sram_avalon_slave.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => sram_avalon_slave_address.DATAB
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_sram_avalon_slave.OUTPUTSELECT
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_sram_avalon_slave.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[1] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[2] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[3] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[4] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[5] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[6] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[7] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[8] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[9] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[10] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[11] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[12] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[13] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[14] => sram_avalon_slave_writedata.DATAA
cpu_data_master_dbs_write_16[15] => sram_avalon_slave_writedata.DATAA
cpu_data_master_latency_counter[0] => Equal1.IN31
cpu_data_master_latency_counter[1] => Equal1.IN30
cpu_data_master_read => cpu_data_master_requests_sram_avalon_slave.IN0
cpu_data_master_read => cpu_data_master_qualified_request_sram_avalon_slave.IN1
cpu_data_master_read => sram_avalon_slave_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_sram_avalon_slave.IN1
cpu_data_master_write => cpu_data_master_requests_sram_avalon_slave.IN1
cpu_data_master_write => cpu_data_master_qualified_request_sram_avalon_slave.IN1
cpu_data_master_write => sram_avalon_slave_in_a_write_cycle.IN1
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[3] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[4] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[5] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[6] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[7] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[8] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[9] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[10] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[11] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[12] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[13] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[14] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[15] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[16] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[17] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[18] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[19] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[20] => sram_avalon_slave_address.DATAA
cpu_instruction_master_address_to_slave[21] => Equal2.IN2
cpu_instruction_master_address_to_slave[22] => Equal2.IN4
cpu_instruction_master_address_to_slave[23] => Equal2.IN3
cpu_instruction_master_address_to_slave[24] => Equal2.IN1
cpu_instruction_master_address_to_slave[25] => Equal2.IN0
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => sram_avalon_slave_address.DATAA
cpu_instruction_master_latency_counter[0] => Equal3.IN31
cpu_instruction_master_latency_counter[1] => Equal3.IN30
cpu_instruction_master_read => cpu_instruction_master_requests_sram_avalon_slave.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_sram_avalon_slave.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_sram_avalon_slave.IN1
cpu_instruction_master_read => sram_avalon_slave_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_instruction_master_qualified_request_sram_avalon_slave.IN1
reset_n => sram_avalon_slave_reset_n.DATAIN
reset_n => sram_avalon_slave_arb_share_counter[0].ACLR
reset_n => sram_avalon_slave_arb_share_counter[1].ACLR
reset_n => sram_avalon_slave_arb_share_counter[2].ACLR
reset_n => sram_avalon_slave_arb_share_counter[3].ACLR
reset_n => sram_avalon_slave_arb_share_counter[4].ACLR
reset_n => d1_sram_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sram_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_DE2_115_SOPC_burst_1_downstream_granted_slave_sram_avalon_slave.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_sram_avalon_slave.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_sram_avalon_slave.ACLR
reset_n => last_cycle_DE2_115_SOPC_burst_0_downstream_granted_slave_sram_avalon_slave.ACLR
reset_n => sram_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => sram_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => sram_avalon_slave_saved_chosen_master_vector[2].ACLR
reset_n => sram_avalon_slave_saved_chosen_master_vector[3].ACLR
reset_n => sram_avalon_slave_arb_addend[0].PRESET
reset_n => sram_avalon_slave_arb_addend[1].ACLR
reset_n => sram_avalon_slave_arb_addend[2].ACLR
reset_n => sram_avalon_slave_arb_addend[3].ACLR
reset_n => sram_avalon_slave_reg_firsttransfer.PRESET
reset_n => sram_avalon_slave_wait_counter[0].ACLR
reset_n => sram_avalon_slave_wait_counter[1].ACLR
sram_avalon_slave_readdata[0] => sram_avalon_slave_readdata_from_sa[0].DATAIN
sram_avalon_slave_readdata[1] => sram_avalon_slave_readdata_from_sa[1].DATAIN
sram_avalon_slave_readdata[2] => sram_avalon_slave_readdata_from_sa[2].DATAIN
sram_avalon_slave_readdata[3] => sram_avalon_slave_readdata_from_sa[3].DATAIN
sram_avalon_slave_readdata[4] => sram_avalon_slave_readdata_from_sa[4].DATAIN
sram_avalon_slave_readdata[5] => sram_avalon_slave_readdata_from_sa[5].DATAIN
sram_avalon_slave_readdata[6] => sram_avalon_slave_readdata_from_sa[6].DATAIN
sram_avalon_slave_readdata[7] => sram_avalon_slave_readdata_from_sa[7].DATAIN
sram_avalon_slave_readdata[8] => sram_avalon_slave_readdata_from_sa[8].DATAIN
sram_avalon_slave_readdata[9] => sram_avalon_slave_readdata_from_sa[9].DATAIN
sram_avalon_slave_readdata[10] => sram_avalon_slave_readdata_from_sa[10].DATAIN
sram_avalon_slave_readdata[11] => sram_avalon_slave_readdata_from_sa[11].DATAIN
sram_avalon_slave_readdata[12] => sram_avalon_slave_readdata_from_sa[12].DATAIN
sram_avalon_slave_readdata[13] => sram_avalon_slave_readdata_from_sa[13].DATAIN
sram_avalon_slave_readdata[14] => sram_avalon_slave_readdata_from_sa[14].DATAIN
sram_avalon_slave_readdata[15] => sram_avalon_slave_readdata_from_sa[15].DATAIN
DE2_115_SOPC_burst_0_downstream_granted_sram_avalon_slave <= sram_avalon_slave_grant_vector[3].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave <= DE2_115_SOPC_burst_0_downstream_qualified_request_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_read_data_valid_sram_avalon_slave <= DE2_115_SOPC_burst_0_downstream_read_data_valid_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_0_downstream_requests_sram_avalon_slave <= DE2_115_SOPC_burst_0_downstream_requests_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_granted_sram_avalon_slave <= sram_avalon_slave_grant_vector[2].DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave <= DE2_115_SOPC_burst_1_downstream_qualified_request_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_read_data_valid_sram_avalon_slave <= DE2_115_SOPC_burst_1_downstream_read_data_valid_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
DE2_115_SOPC_burst_1_downstream_requests_sram_avalon_slave <= DE2_115_SOPC_burst_1_downstream_requests_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_sram_avalon_slave[0] <= cpu_data_master_byteenable_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_sram_avalon_slave[1] <= cpu_data_master_byteenable_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_sram_avalon_slave <= sram_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_sram_avalon_slave <= cpu_data_master_qualified_request_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_sram_avalon_slave <= cpu_data_master_read_data_valid_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_sram_avalon_slave <= cpu_data_master_requests_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_sram_avalon_slave <= sram_avalon_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_sram_avalon_slave <= cpu_instruction_master_qualified_request_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_sram_avalon_slave <= cpu_instruction_master_read_data_valid_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_sram_avalon_slave <= cpu_instruction_master_requests_sram_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_avalon_slave_end_xfer <= d1_sram_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[0] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[1] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[2] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[3] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[4] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[5] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[6] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[7] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[8] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[9] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[10] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[11] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[12] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[13] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[14] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[15] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[16] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[17] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[18] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_address[19] <= sram_avalon_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_byteenable_n[0] <= sram_avalon_slave_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_byteenable_n[1] <= sram_avalon_slave_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_chipselect_n <= sram_avalon_slave_chipselect_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_read_n <= sram_avalon_slave_read_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[0] <= sram_avalon_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[1] <= sram_avalon_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[2] <= sram_avalon_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[3] <= sram_avalon_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[4] <= sram_avalon_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[5] <= sram_avalon_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[6] <= sram_avalon_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[7] <= sram_avalon_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[8] <= sram_avalon_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[9] <= sram_avalon_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[10] <= sram_avalon_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[11] <= sram_avalon_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[12] <= sram_avalon_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[13] <= sram_avalon_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[14] <= sram_avalon_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_readdata_from_sa[15] <= sram_avalon_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_wait_counter_eq_0 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_write_n <= sram_avalon_slave_write_n.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[0] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[1] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[2] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[3] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[4] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[5] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[6] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[7] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[8] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[9] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[10] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[11] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[12] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[13] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[14] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE
sram_avalon_slave_writedata[15] <= sram_avalon_slave_writedata.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram
clk => clk.IN1
reset_n => reset_n.IN1
s_chipselect_n => s_chipselect_n.IN1
s_write_n => s_write_n.IN1
s_address[0] => s_address[0].IN1
s_address[1] => s_address[1].IN1
s_address[2] => s_address[2].IN1
s_address[3] => s_address[3].IN1
s_address[4] => s_address[4].IN1
s_address[5] => s_address[5].IN1
s_address[6] => s_address[6].IN1
s_address[7] => s_address[7].IN1
s_address[8] => s_address[8].IN1
s_address[9] => s_address[9].IN1
s_address[10] => s_address[10].IN1
s_address[11] => s_address[11].IN1
s_address[12] => s_address[12].IN1
s_address[13] => s_address[13].IN1
s_address[14] => s_address[14].IN1
s_address[15] => s_address[15].IN1
s_address[16] => s_address[16].IN1
s_address[17] => s_address[17].IN1
s_address[18] => s_address[18].IN1
s_address[19] => s_address[19].IN1
s_read_n => s_read_n.IN1
s_writedata[0] => s_writedata[0].IN1
s_writedata[1] => s_writedata[1].IN1
s_writedata[2] => s_writedata[2].IN1
s_writedata[3] => s_writedata[3].IN1
s_writedata[4] => s_writedata[4].IN1
s_writedata[5] => s_writedata[5].IN1
s_writedata[6] => s_writedata[6].IN1
s_writedata[7] => s_writedata[7].IN1
s_writedata[8] => s_writedata[8].IN1
s_writedata[9] => s_writedata[9].IN1
s_writedata[10] => s_writedata[10].IN1
s_writedata[11] => s_writedata[11].IN1
s_writedata[12] => s_writedata[12].IN1
s_writedata[13] => s_writedata[13].IN1
s_writedata[14] => s_writedata[14].IN1
s_writedata[15] => s_writedata[15].IN1
s_readdata[0] <= TERASIC_SRAM:sram.s_readdata
s_readdata[1] <= TERASIC_SRAM:sram.s_readdata
s_readdata[2] <= TERASIC_SRAM:sram.s_readdata
s_readdata[3] <= TERASIC_SRAM:sram.s_readdata
s_readdata[4] <= TERASIC_SRAM:sram.s_readdata
s_readdata[5] <= TERASIC_SRAM:sram.s_readdata
s_readdata[6] <= TERASIC_SRAM:sram.s_readdata
s_readdata[7] <= TERASIC_SRAM:sram.s_readdata
s_readdata[8] <= TERASIC_SRAM:sram.s_readdata
s_readdata[9] <= TERASIC_SRAM:sram.s_readdata
s_readdata[10] <= TERASIC_SRAM:sram.s_readdata
s_readdata[11] <= TERASIC_SRAM:sram.s_readdata
s_readdata[12] <= TERASIC_SRAM:sram.s_readdata
s_readdata[13] <= TERASIC_SRAM:sram.s_readdata
s_readdata[14] <= TERASIC_SRAM:sram.s_readdata
s_readdata[15] <= TERASIC_SRAM:sram.s_readdata
s_byteenable_n[0] => s_byteenable_n[0].IN1
s_byteenable_n[1] => s_byteenable_n[1].IN1
SRAM_DQ[0] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[1] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[2] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[3] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[4] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[5] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[6] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[7] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[8] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[9] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[10] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[11] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[12] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[13] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[14] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_DQ[15] <> TERASIC_SRAM:sram.SRAM_DQ
SRAM_ADDR[0] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[1] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[2] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[3] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[4] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[5] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[6] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[7] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[8] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[9] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[10] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[11] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[12] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[13] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[14] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[15] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[16] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[17] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[18] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_ADDR[19] <= TERASIC_SRAM:sram.SRAM_ADDR
SRAM_UB_n <= TERASIC_SRAM:sram.SRAM_UB_n
SRAM_LB_n <= TERASIC_SRAM:sram.SRAM_LB_n
SRAM_WE_n <= TERASIC_SRAM:sram.SRAM_WE_n
SRAM_CE_n <= TERASIC_SRAM:sram.SRAM_CE_n
SRAM_OE_n <= TERASIC_SRAM:sram.SRAM_OE_n


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sram:the_sram|TERASIC_SRAM:sram
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
s_chipselect_n => SRAM_CE_n.DATAIN
s_byteenable_n[0] => SRAM_LB_n.DATAIN
s_byteenable_n[1] => SRAM_UB_n.DATAIN
s_write_n => SRAM_WE_n.DATAIN
s_write_n => SRAM_DQ[15].OE
s_write_n => SRAM_DQ[14].OE
s_write_n => SRAM_DQ[13].OE
s_write_n => SRAM_DQ[12].OE
s_write_n => SRAM_DQ[11].OE
s_write_n => SRAM_DQ[10].OE
s_write_n => SRAM_DQ[9].OE
s_write_n => SRAM_DQ[8].OE
s_write_n => SRAM_DQ[7].OE
s_write_n => SRAM_DQ[6].OE
s_write_n => SRAM_DQ[5].OE
s_write_n => SRAM_DQ[4].OE
s_write_n => SRAM_DQ[3].OE
s_write_n => SRAM_DQ[2].OE
s_write_n => SRAM_DQ[1].OE
s_write_n => SRAM_DQ[0].OE
s_read_n => SRAM_OE_n.DATAIN
s_address[0] => SRAM_ADDR[0].DATAIN
s_address[1] => SRAM_ADDR[1].DATAIN
s_address[2] => SRAM_ADDR[2].DATAIN
s_address[3] => SRAM_ADDR[3].DATAIN
s_address[4] => SRAM_ADDR[4].DATAIN
s_address[5] => SRAM_ADDR[5].DATAIN
s_address[6] => SRAM_ADDR[6].DATAIN
s_address[7] => SRAM_ADDR[7].DATAIN
s_address[8] => SRAM_ADDR[8].DATAIN
s_address[9] => SRAM_ADDR[9].DATAIN
s_address[10] => SRAM_ADDR[10].DATAIN
s_address[11] => SRAM_ADDR[11].DATAIN
s_address[12] => SRAM_ADDR[12].DATAIN
s_address[13] => SRAM_ADDR[13].DATAIN
s_address[14] => SRAM_ADDR[14].DATAIN
s_address[15] => SRAM_ADDR[15].DATAIN
s_address[16] => SRAM_ADDR[16].DATAIN
s_address[17] => SRAM_ADDR[17].DATAIN
s_address[18] => SRAM_ADDR[18].DATAIN
s_address[19] => SRAM_ADDR[19].DATAIN
s_writedata[0] => SRAM_DQ[0].DATAIN
s_writedata[1] => SRAM_DQ[1].DATAIN
s_writedata[2] => SRAM_DQ[2].DATAIN
s_writedata[3] => SRAM_DQ[3].DATAIN
s_writedata[4] => SRAM_DQ[4].DATAIN
s_writedata[5] => SRAM_DQ[5].DATAIN
s_writedata[6] => SRAM_DQ[6].DATAIN
s_writedata[7] => SRAM_DQ[7].DATAIN
s_writedata[8] => SRAM_DQ[8].DATAIN
s_writedata[9] => SRAM_DQ[9].DATAIN
s_writedata[10] => SRAM_DQ[10].DATAIN
s_writedata[11] => SRAM_DQ[11].DATAIN
s_writedata[12] => SRAM_DQ[12].DATAIN
s_writedata[13] => SRAM_DQ[13].DATAIN
s_writedata[14] => SRAM_DQ[14].DATAIN
s_writedata[15] => SRAM_DQ[15].DATAIN
s_readdata[0] <= s_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[1] <= s_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[2] <= s_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[3] <= s_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[4] <= s_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[5] <= s_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[6] <= s_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[7] <= s_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[8] <= s_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[9] <= s_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[10] <= s_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[11] <= s_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[12] <= s_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[13] <= s_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[14] <= s_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s_readdata[15] <= s_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= s_address[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= s_address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= s_address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= s_address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= s_address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= s_address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= s_address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= s_address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= s_address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= s_address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= s_address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= s_address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= s_address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= s_address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= s_address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= s_address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= s_address[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= s_address[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= s_address[18].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= s_address[19].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_n <= s_byteenable_n[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_n <= s_byteenable_n[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_n <= s_write_n.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_n <= s_chipselect_n.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_n <= s_read_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => Equal0.IN7
clock_crossing_io_m1_address_to_slave[4] => Equal0.IN6
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN5
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_sysid_control_slave.IN0
clock_crossing_io_m1_nativeaddress[0] => sysid_control_slave_address.DATAIN
clock_crossing_io_m1_nativeaddress[1] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[7] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[8] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_sysid_control_slave.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_sysid_control_slave.IN1
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_sysid_control_slave.IN1
clock_crossing_io_m1_read => sysid_control_slave_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_sysid_control_slave <= clock_crossing_io_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_sysid_control_slave <= clock_crossing_io_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_sysid_control_slave <= clock_crossing_io_m1_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_sysid_control_slave <= clock_crossing_io_m1_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[27].DATAIN
address => readdata[23].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[11].DATAIN
address => readdata[8].DATAIN
address => readdata[4].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= <GND>
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1
clk => d1_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[5] => Equal0.IN5
clock_crossing_io_m1_address_to_slave[6] => Equal0.IN4
clock_crossing_io_m1_address_to_slave[7] => Equal0.IN3
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_timer_s1.IN0
clock_crossing_io_m1_nativeaddress[0] => timer_s1_address[0].DATAIN
clock_crossing_io_m1_nativeaddress[1] => timer_s1_address[1].DATAIN
clock_crossing_io_m1_nativeaddress[2] => timer_s1_address[2].DATAIN
clock_crossing_io_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[7] => ~NO_FANOUT~
clock_crossing_io_m1_nativeaddress[8] => ~NO_FANOUT~
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_timer_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_timer_s1.IN1
clock_crossing_io_m1_read => timer_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_timer_s1.IN1
clock_crossing_io_m1_write => timer_s1_write_n.IN1
clock_crossing_io_m1_writedata[0] => timer_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => timer_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => timer_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => timer_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => timer_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => timer_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => timer_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => timer_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => timer_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => timer_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => timer_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => timer_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => timer_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => timer_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => timer_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => timer_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_io_m1_writedata[31] => ~NO_FANOUT~
reset_n => timer_s1_reset_n.DATAIN
reset_n => d1_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_s1_irq => timer_s1_irq_from_sa.DATAIN
timer_s1_readdata[0] => timer_s1_readdata_from_sa[0].DATAIN
timer_s1_readdata[1] => timer_s1_readdata_from_sa[1].DATAIN
timer_s1_readdata[2] => timer_s1_readdata_from_sa[2].DATAIN
timer_s1_readdata[3] => timer_s1_readdata_from_sa[3].DATAIN
timer_s1_readdata[4] => timer_s1_readdata_from_sa[4].DATAIN
timer_s1_readdata[5] => timer_s1_readdata_from_sa[5].DATAIN
timer_s1_readdata[6] => timer_s1_readdata_from_sa[6].DATAIN
timer_s1_readdata[7] => timer_s1_readdata_from_sa[7].DATAIN
timer_s1_readdata[8] => timer_s1_readdata_from_sa[8].DATAIN
timer_s1_readdata[9] => timer_s1_readdata_from_sa[9].DATAIN
timer_s1_readdata[10] => timer_s1_readdata_from_sa[10].DATAIN
timer_s1_readdata[11] => timer_s1_readdata_from_sa[11].DATAIN
timer_s1_readdata[12] => timer_s1_readdata_from_sa[12].DATAIN
timer_s1_readdata[13] => timer_s1_readdata_from_sa[13].DATAIN
timer_s1_readdata[14] => timer_s1_readdata_from_sa[14].DATAIN
timer_s1_readdata[15] => timer_s1_readdata_from_sa[15].DATAIN
clock_crossing_io_m1_granted_timer_s1 <= clock_crossing_io_m1_qualified_request_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_timer_s1 <= clock_crossing_io_m1_qualified_request_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_timer_s1 <= clock_crossing_io_m1_read_data_valid_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_timer_s1 <= clock_crossing_io_m1_requests_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_s1_end_xfer <= d1_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[0] <= clock_crossing_io_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[1] <= clock_crossing_io_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_address[2] <= clock_crossing_io_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_chipselect <= clock_crossing_io_m1_qualified_request_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_irq_from_sa <= timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[0] <= timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[1] <= timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[2] <= timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[3] <= timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[4] <= timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[5] <= timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[6] <= timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[7] <= timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[8] <= timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[9] <= timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[10] <= timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[11] <= timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[12] <= timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[13] <= timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[14] <= timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_readdata_from_sa[15] <= timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_write_n <= timer_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].PRESET
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0_s1_arbitrator:the_tracker_0_s1
clk => d1_tracker_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_0_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_0_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_0_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_0_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_0_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_0_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_0_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_0_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_0_s1.IN1
clock_crossing_io_m1_read => tracker_0_s1_read.IN1
clock_crossing_io_m1_read => tracker_0_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_0_s1.IN1
clock_crossing_io_m1_write => tracker_0_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_0_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_0_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_0_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_0_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_0_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_0_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_0_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_0_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_0_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_0_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_0_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_0_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_0_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_0_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_0_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_0_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_0_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_0_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_0_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_0_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_0_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_0_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_0_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_0_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_0_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_0_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_0_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_0_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_0_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_0_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_0_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_0_s1_writedata[31].DATAIN
reset_n => tracker_0_s1_reset_n.DATAIN
reset_n => d1_tracker_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_0_s1_readdata[0] => tracker_0_s1_readdata_from_sa[0].DATAIN
tracker_0_s1_readdata[1] => tracker_0_s1_readdata_from_sa[1].DATAIN
tracker_0_s1_readdata[2] => tracker_0_s1_readdata_from_sa[2].DATAIN
tracker_0_s1_readdata[3] => tracker_0_s1_readdata_from_sa[3].DATAIN
tracker_0_s1_readdata[4] => tracker_0_s1_readdata_from_sa[4].DATAIN
tracker_0_s1_readdata[5] => tracker_0_s1_readdata_from_sa[5].DATAIN
tracker_0_s1_readdata[6] => tracker_0_s1_readdata_from_sa[6].DATAIN
tracker_0_s1_readdata[7] => tracker_0_s1_readdata_from_sa[7].DATAIN
tracker_0_s1_readdata[8] => tracker_0_s1_readdata_from_sa[8].DATAIN
tracker_0_s1_readdata[9] => tracker_0_s1_readdata_from_sa[9].DATAIN
tracker_0_s1_readdata[10] => tracker_0_s1_readdata_from_sa[10].DATAIN
tracker_0_s1_readdata[11] => tracker_0_s1_readdata_from_sa[11].DATAIN
tracker_0_s1_readdata[12] => tracker_0_s1_readdata_from_sa[12].DATAIN
tracker_0_s1_readdata[13] => tracker_0_s1_readdata_from_sa[13].DATAIN
tracker_0_s1_readdata[14] => tracker_0_s1_readdata_from_sa[14].DATAIN
tracker_0_s1_readdata[15] => tracker_0_s1_readdata_from_sa[15].DATAIN
tracker_0_s1_readdata[16] => tracker_0_s1_readdata_from_sa[16].DATAIN
tracker_0_s1_readdata[17] => tracker_0_s1_readdata_from_sa[17].DATAIN
tracker_0_s1_readdata[18] => tracker_0_s1_readdata_from_sa[18].DATAIN
tracker_0_s1_readdata[19] => tracker_0_s1_readdata_from_sa[19].DATAIN
tracker_0_s1_readdata[20] => tracker_0_s1_readdata_from_sa[20].DATAIN
tracker_0_s1_readdata[21] => tracker_0_s1_readdata_from_sa[21].DATAIN
tracker_0_s1_readdata[22] => tracker_0_s1_readdata_from_sa[22].DATAIN
tracker_0_s1_readdata[23] => tracker_0_s1_readdata_from_sa[23].DATAIN
tracker_0_s1_readdata[24] => tracker_0_s1_readdata_from_sa[24].DATAIN
tracker_0_s1_readdata[25] => tracker_0_s1_readdata_from_sa[25].DATAIN
tracker_0_s1_readdata[26] => tracker_0_s1_readdata_from_sa[26].DATAIN
tracker_0_s1_readdata[27] => tracker_0_s1_readdata_from_sa[27].DATAIN
tracker_0_s1_readdata[28] => tracker_0_s1_readdata_from_sa[28].DATAIN
tracker_0_s1_readdata[29] => tracker_0_s1_readdata_from_sa[29].DATAIN
tracker_0_s1_readdata[30] => tracker_0_s1_readdata_from_sa[30].DATAIN
tracker_0_s1_readdata[31] => tracker_0_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_0_s1 <= clock_crossing_io_m1_qualified_request_tracker_0_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_0_s1 <= clock_crossing_io_m1_qualified_request_tracker_0_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_0_s1 <= clock_crossing_io_m1_read_data_valid_tracker_0_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_0_s1 <= clock_crossing_io_m1_requests_tracker_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_0_s1_end_xfer <= d1_tracker_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_0_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_read <= tracker_0_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[0] <= tracker_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[1] <= tracker_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[2] <= tracker_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[3] <= tracker_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[4] <= tracker_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[5] <= tracker_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[6] <= tracker_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[7] <= tracker_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[8] <= tracker_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[9] <= tracker_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[10] <= tracker_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[11] <= tracker_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[12] <= tracker_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[13] <= tracker_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[14] <= tracker_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[15] <= tracker_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[16] <= tracker_0_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[17] <= tracker_0_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[18] <= tracker_0_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[19] <= tracker_0_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[20] <= tracker_0_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[21] <= tracker_0_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[22] <= tracker_0_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[23] <= tracker_0_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[24] <= tracker_0_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[25] <= tracker_0_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[26] <= tracker_0_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[27] <= tracker_0_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[28] <= tracker_0_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[29] <= tracker_0_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[30] <= tracker_0_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_readdata_from_sa[31] <= tracker_0_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_write <= tracker_0_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_0_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_0.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_0:the_tracker_0|avalon_locator:tracker_0|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1_s1_arbitrator:the_tracker_1_s1
clk => d1_tracker_1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_1_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_1_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_1_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_1_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_1_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_1_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_1_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_1_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_1_s1.IN1
clock_crossing_io_m1_read => tracker_1_s1_read.IN1
clock_crossing_io_m1_read => tracker_1_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_1_s1.IN1
clock_crossing_io_m1_write => tracker_1_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_1_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_1_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_1_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_1_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_1_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_1_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_1_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_1_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_1_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_1_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_1_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_1_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_1_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_1_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_1_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_1_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_1_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_1_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_1_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_1_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_1_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_1_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_1_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_1_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_1_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_1_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_1_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_1_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_1_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_1_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_1_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_1_s1_writedata[31].DATAIN
reset_n => tracker_1_s1_reset_n.DATAIN
reset_n => d1_tracker_1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_1_s1_readdata[0] => tracker_1_s1_readdata_from_sa[0].DATAIN
tracker_1_s1_readdata[1] => tracker_1_s1_readdata_from_sa[1].DATAIN
tracker_1_s1_readdata[2] => tracker_1_s1_readdata_from_sa[2].DATAIN
tracker_1_s1_readdata[3] => tracker_1_s1_readdata_from_sa[3].DATAIN
tracker_1_s1_readdata[4] => tracker_1_s1_readdata_from_sa[4].DATAIN
tracker_1_s1_readdata[5] => tracker_1_s1_readdata_from_sa[5].DATAIN
tracker_1_s1_readdata[6] => tracker_1_s1_readdata_from_sa[6].DATAIN
tracker_1_s1_readdata[7] => tracker_1_s1_readdata_from_sa[7].DATAIN
tracker_1_s1_readdata[8] => tracker_1_s1_readdata_from_sa[8].DATAIN
tracker_1_s1_readdata[9] => tracker_1_s1_readdata_from_sa[9].DATAIN
tracker_1_s1_readdata[10] => tracker_1_s1_readdata_from_sa[10].DATAIN
tracker_1_s1_readdata[11] => tracker_1_s1_readdata_from_sa[11].DATAIN
tracker_1_s1_readdata[12] => tracker_1_s1_readdata_from_sa[12].DATAIN
tracker_1_s1_readdata[13] => tracker_1_s1_readdata_from_sa[13].DATAIN
tracker_1_s1_readdata[14] => tracker_1_s1_readdata_from_sa[14].DATAIN
tracker_1_s1_readdata[15] => tracker_1_s1_readdata_from_sa[15].DATAIN
tracker_1_s1_readdata[16] => tracker_1_s1_readdata_from_sa[16].DATAIN
tracker_1_s1_readdata[17] => tracker_1_s1_readdata_from_sa[17].DATAIN
tracker_1_s1_readdata[18] => tracker_1_s1_readdata_from_sa[18].DATAIN
tracker_1_s1_readdata[19] => tracker_1_s1_readdata_from_sa[19].DATAIN
tracker_1_s1_readdata[20] => tracker_1_s1_readdata_from_sa[20].DATAIN
tracker_1_s1_readdata[21] => tracker_1_s1_readdata_from_sa[21].DATAIN
tracker_1_s1_readdata[22] => tracker_1_s1_readdata_from_sa[22].DATAIN
tracker_1_s1_readdata[23] => tracker_1_s1_readdata_from_sa[23].DATAIN
tracker_1_s1_readdata[24] => tracker_1_s1_readdata_from_sa[24].DATAIN
tracker_1_s1_readdata[25] => tracker_1_s1_readdata_from_sa[25].DATAIN
tracker_1_s1_readdata[26] => tracker_1_s1_readdata_from_sa[26].DATAIN
tracker_1_s1_readdata[27] => tracker_1_s1_readdata_from_sa[27].DATAIN
tracker_1_s1_readdata[28] => tracker_1_s1_readdata_from_sa[28].DATAIN
tracker_1_s1_readdata[29] => tracker_1_s1_readdata_from_sa[29].DATAIN
tracker_1_s1_readdata[30] => tracker_1_s1_readdata_from_sa[30].DATAIN
tracker_1_s1_readdata[31] => tracker_1_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_1_s1 <= clock_crossing_io_m1_qualified_request_tracker_1_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_1_s1 <= clock_crossing_io_m1_qualified_request_tracker_1_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_1_s1 <= clock_crossing_io_m1_read_data_valid_tracker_1_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_1_s1 <= clock_crossing_io_m1_requests_tracker_1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_1_s1_end_xfer <= d1_tracker_1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_1_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_read <= tracker_1_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[0] <= tracker_1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[1] <= tracker_1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[2] <= tracker_1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[3] <= tracker_1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[4] <= tracker_1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[5] <= tracker_1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[6] <= tracker_1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[7] <= tracker_1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[8] <= tracker_1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[9] <= tracker_1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[10] <= tracker_1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[11] <= tracker_1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[12] <= tracker_1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[13] <= tracker_1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[14] <= tracker_1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[15] <= tracker_1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[16] <= tracker_1_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[17] <= tracker_1_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[18] <= tracker_1_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[19] <= tracker_1_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[20] <= tracker_1_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[21] <= tracker_1_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[22] <= tracker_1_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[23] <= tracker_1_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[24] <= tracker_1_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[25] <= tracker_1_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[26] <= tracker_1_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[27] <= tracker_1_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[28] <= tracker_1_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[29] <= tracker_1_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[30] <= tracker_1_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_readdata_from_sa[31] <= tracker_1_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_write <= tracker_1_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_1_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_1.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_1:the_tracker_1|avalon_locator:tracker_1|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2_s1_arbitrator:the_tracker_2_s1
clk => d1_tracker_2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_2_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_2_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_2_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_2_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_2_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_2_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN0
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN2
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_2_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_2_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_2_s1.IN1
clock_crossing_io_m1_read => tracker_2_s1_read.IN1
clock_crossing_io_m1_read => tracker_2_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_2_s1.IN1
clock_crossing_io_m1_write => tracker_2_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_2_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_2_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_2_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_2_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_2_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_2_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_2_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_2_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_2_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_2_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_2_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_2_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_2_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_2_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_2_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_2_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_2_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_2_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_2_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_2_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_2_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_2_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_2_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_2_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_2_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_2_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_2_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_2_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_2_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_2_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_2_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_2_s1_writedata[31].DATAIN
reset_n => tracker_2_s1_reset_n.DATAIN
reset_n => d1_tracker_2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_2_s1_readdata[0] => tracker_2_s1_readdata_from_sa[0].DATAIN
tracker_2_s1_readdata[1] => tracker_2_s1_readdata_from_sa[1].DATAIN
tracker_2_s1_readdata[2] => tracker_2_s1_readdata_from_sa[2].DATAIN
tracker_2_s1_readdata[3] => tracker_2_s1_readdata_from_sa[3].DATAIN
tracker_2_s1_readdata[4] => tracker_2_s1_readdata_from_sa[4].DATAIN
tracker_2_s1_readdata[5] => tracker_2_s1_readdata_from_sa[5].DATAIN
tracker_2_s1_readdata[6] => tracker_2_s1_readdata_from_sa[6].DATAIN
tracker_2_s1_readdata[7] => tracker_2_s1_readdata_from_sa[7].DATAIN
tracker_2_s1_readdata[8] => tracker_2_s1_readdata_from_sa[8].DATAIN
tracker_2_s1_readdata[9] => tracker_2_s1_readdata_from_sa[9].DATAIN
tracker_2_s1_readdata[10] => tracker_2_s1_readdata_from_sa[10].DATAIN
tracker_2_s1_readdata[11] => tracker_2_s1_readdata_from_sa[11].DATAIN
tracker_2_s1_readdata[12] => tracker_2_s1_readdata_from_sa[12].DATAIN
tracker_2_s1_readdata[13] => tracker_2_s1_readdata_from_sa[13].DATAIN
tracker_2_s1_readdata[14] => tracker_2_s1_readdata_from_sa[14].DATAIN
tracker_2_s1_readdata[15] => tracker_2_s1_readdata_from_sa[15].DATAIN
tracker_2_s1_readdata[16] => tracker_2_s1_readdata_from_sa[16].DATAIN
tracker_2_s1_readdata[17] => tracker_2_s1_readdata_from_sa[17].DATAIN
tracker_2_s1_readdata[18] => tracker_2_s1_readdata_from_sa[18].DATAIN
tracker_2_s1_readdata[19] => tracker_2_s1_readdata_from_sa[19].DATAIN
tracker_2_s1_readdata[20] => tracker_2_s1_readdata_from_sa[20].DATAIN
tracker_2_s1_readdata[21] => tracker_2_s1_readdata_from_sa[21].DATAIN
tracker_2_s1_readdata[22] => tracker_2_s1_readdata_from_sa[22].DATAIN
tracker_2_s1_readdata[23] => tracker_2_s1_readdata_from_sa[23].DATAIN
tracker_2_s1_readdata[24] => tracker_2_s1_readdata_from_sa[24].DATAIN
tracker_2_s1_readdata[25] => tracker_2_s1_readdata_from_sa[25].DATAIN
tracker_2_s1_readdata[26] => tracker_2_s1_readdata_from_sa[26].DATAIN
tracker_2_s1_readdata[27] => tracker_2_s1_readdata_from_sa[27].DATAIN
tracker_2_s1_readdata[28] => tracker_2_s1_readdata_from_sa[28].DATAIN
tracker_2_s1_readdata[29] => tracker_2_s1_readdata_from_sa[29].DATAIN
tracker_2_s1_readdata[30] => tracker_2_s1_readdata_from_sa[30].DATAIN
tracker_2_s1_readdata[31] => tracker_2_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_2_s1 <= clock_crossing_io_m1_qualified_request_tracker_2_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_2_s1 <= clock_crossing_io_m1_qualified_request_tracker_2_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_2_s1 <= clock_crossing_io_m1_read_data_valid_tracker_2_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_2_s1 <= clock_crossing_io_m1_requests_tracker_2_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_2_s1_end_xfer <= d1_tracker_2_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_2_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_read <= tracker_2_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[0] <= tracker_2_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[1] <= tracker_2_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[2] <= tracker_2_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[3] <= tracker_2_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[4] <= tracker_2_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[5] <= tracker_2_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[6] <= tracker_2_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[7] <= tracker_2_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[8] <= tracker_2_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[9] <= tracker_2_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[10] <= tracker_2_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[11] <= tracker_2_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[12] <= tracker_2_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[13] <= tracker_2_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[14] <= tracker_2_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[15] <= tracker_2_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[16] <= tracker_2_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[17] <= tracker_2_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[18] <= tracker_2_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[19] <= tracker_2_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[20] <= tracker_2_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[21] <= tracker_2_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[22] <= tracker_2_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[23] <= tracker_2_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[24] <= tracker_2_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[25] <= tracker_2_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[26] <= tracker_2_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[27] <= tracker_2_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[28] <= tracker_2_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[29] <= tracker_2_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[30] <= tracker_2_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_readdata_from_sa[31] <= tracker_2_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_write <= tracker_2_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_2_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_2.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_2:the_tracker_2|avalon_locator:tracker_2|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3_s1_arbitrator:the_tracker_3_s1
clk => d1_tracker_3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_3_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_3_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_3_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_3_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_3_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_3_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN0
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN1
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_3_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_3_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_3_s1.IN1
clock_crossing_io_m1_read => tracker_3_s1_read.IN1
clock_crossing_io_m1_read => tracker_3_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_3_s1.IN1
clock_crossing_io_m1_write => tracker_3_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_3_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_3_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_3_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_3_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_3_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_3_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_3_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_3_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_3_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_3_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_3_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_3_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_3_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_3_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_3_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_3_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_3_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_3_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_3_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_3_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_3_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_3_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_3_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_3_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_3_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_3_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_3_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_3_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_3_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_3_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_3_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_3_s1_writedata[31].DATAIN
reset_n => tracker_3_s1_reset_n.DATAIN
reset_n => d1_tracker_3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_3_s1_readdata[0] => tracker_3_s1_readdata_from_sa[0].DATAIN
tracker_3_s1_readdata[1] => tracker_3_s1_readdata_from_sa[1].DATAIN
tracker_3_s1_readdata[2] => tracker_3_s1_readdata_from_sa[2].DATAIN
tracker_3_s1_readdata[3] => tracker_3_s1_readdata_from_sa[3].DATAIN
tracker_3_s1_readdata[4] => tracker_3_s1_readdata_from_sa[4].DATAIN
tracker_3_s1_readdata[5] => tracker_3_s1_readdata_from_sa[5].DATAIN
tracker_3_s1_readdata[6] => tracker_3_s1_readdata_from_sa[6].DATAIN
tracker_3_s1_readdata[7] => tracker_3_s1_readdata_from_sa[7].DATAIN
tracker_3_s1_readdata[8] => tracker_3_s1_readdata_from_sa[8].DATAIN
tracker_3_s1_readdata[9] => tracker_3_s1_readdata_from_sa[9].DATAIN
tracker_3_s1_readdata[10] => tracker_3_s1_readdata_from_sa[10].DATAIN
tracker_3_s1_readdata[11] => tracker_3_s1_readdata_from_sa[11].DATAIN
tracker_3_s1_readdata[12] => tracker_3_s1_readdata_from_sa[12].DATAIN
tracker_3_s1_readdata[13] => tracker_3_s1_readdata_from_sa[13].DATAIN
tracker_3_s1_readdata[14] => tracker_3_s1_readdata_from_sa[14].DATAIN
tracker_3_s1_readdata[15] => tracker_3_s1_readdata_from_sa[15].DATAIN
tracker_3_s1_readdata[16] => tracker_3_s1_readdata_from_sa[16].DATAIN
tracker_3_s1_readdata[17] => tracker_3_s1_readdata_from_sa[17].DATAIN
tracker_3_s1_readdata[18] => tracker_3_s1_readdata_from_sa[18].DATAIN
tracker_3_s1_readdata[19] => tracker_3_s1_readdata_from_sa[19].DATAIN
tracker_3_s1_readdata[20] => tracker_3_s1_readdata_from_sa[20].DATAIN
tracker_3_s1_readdata[21] => tracker_3_s1_readdata_from_sa[21].DATAIN
tracker_3_s1_readdata[22] => tracker_3_s1_readdata_from_sa[22].DATAIN
tracker_3_s1_readdata[23] => tracker_3_s1_readdata_from_sa[23].DATAIN
tracker_3_s1_readdata[24] => tracker_3_s1_readdata_from_sa[24].DATAIN
tracker_3_s1_readdata[25] => tracker_3_s1_readdata_from_sa[25].DATAIN
tracker_3_s1_readdata[26] => tracker_3_s1_readdata_from_sa[26].DATAIN
tracker_3_s1_readdata[27] => tracker_3_s1_readdata_from_sa[27].DATAIN
tracker_3_s1_readdata[28] => tracker_3_s1_readdata_from_sa[28].DATAIN
tracker_3_s1_readdata[29] => tracker_3_s1_readdata_from_sa[29].DATAIN
tracker_3_s1_readdata[30] => tracker_3_s1_readdata_from_sa[30].DATAIN
tracker_3_s1_readdata[31] => tracker_3_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_3_s1 <= clock_crossing_io_m1_qualified_request_tracker_3_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_3_s1 <= clock_crossing_io_m1_qualified_request_tracker_3_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_3_s1 <= clock_crossing_io_m1_read_data_valid_tracker_3_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_3_s1 <= clock_crossing_io_m1_requests_tracker_3_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_3_s1_end_xfer <= d1_tracker_3_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_3_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_read <= tracker_3_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[0] <= tracker_3_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[1] <= tracker_3_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[2] <= tracker_3_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[3] <= tracker_3_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[4] <= tracker_3_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[5] <= tracker_3_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[6] <= tracker_3_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[7] <= tracker_3_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[8] <= tracker_3_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[9] <= tracker_3_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[10] <= tracker_3_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[11] <= tracker_3_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[12] <= tracker_3_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[13] <= tracker_3_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[14] <= tracker_3_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[15] <= tracker_3_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[16] <= tracker_3_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[17] <= tracker_3_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[18] <= tracker_3_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[19] <= tracker_3_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[20] <= tracker_3_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[21] <= tracker_3_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[22] <= tracker_3_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[23] <= tracker_3_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[24] <= tracker_3_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[25] <= tracker_3_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[26] <= tracker_3_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[27] <= tracker_3_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[28] <= tracker_3_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[29] <= tracker_3_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[30] <= tracker_3_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_readdata_from_sa[31] <= tracker_3_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_write <= tracker_3_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_3_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_3.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_3:the_tracker_3|avalon_locator:tracker_3|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4_s1_arbitrator:the_tracker_4_s1
clk => d1_tracker_4_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_4_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_4_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_4_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_4_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_4_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_4_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN1
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_4_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_4_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_4_s1.IN1
clock_crossing_io_m1_read => tracker_4_s1_read.IN1
clock_crossing_io_m1_read => tracker_4_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_4_s1.IN1
clock_crossing_io_m1_write => tracker_4_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_4_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_4_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_4_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_4_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_4_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_4_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_4_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_4_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_4_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_4_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_4_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_4_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_4_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_4_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_4_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_4_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_4_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_4_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_4_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_4_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_4_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_4_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_4_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_4_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_4_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_4_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_4_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_4_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_4_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_4_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_4_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_4_s1_writedata[31].DATAIN
reset_n => tracker_4_s1_reset_n.DATAIN
reset_n => d1_tracker_4_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_4_s1_readdata[0] => tracker_4_s1_readdata_from_sa[0].DATAIN
tracker_4_s1_readdata[1] => tracker_4_s1_readdata_from_sa[1].DATAIN
tracker_4_s1_readdata[2] => tracker_4_s1_readdata_from_sa[2].DATAIN
tracker_4_s1_readdata[3] => tracker_4_s1_readdata_from_sa[3].DATAIN
tracker_4_s1_readdata[4] => tracker_4_s1_readdata_from_sa[4].DATAIN
tracker_4_s1_readdata[5] => tracker_4_s1_readdata_from_sa[5].DATAIN
tracker_4_s1_readdata[6] => tracker_4_s1_readdata_from_sa[6].DATAIN
tracker_4_s1_readdata[7] => tracker_4_s1_readdata_from_sa[7].DATAIN
tracker_4_s1_readdata[8] => tracker_4_s1_readdata_from_sa[8].DATAIN
tracker_4_s1_readdata[9] => tracker_4_s1_readdata_from_sa[9].DATAIN
tracker_4_s1_readdata[10] => tracker_4_s1_readdata_from_sa[10].DATAIN
tracker_4_s1_readdata[11] => tracker_4_s1_readdata_from_sa[11].DATAIN
tracker_4_s1_readdata[12] => tracker_4_s1_readdata_from_sa[12].DATAIN
tracker_4_s1_readdata[13] => tracker_4_s1_readdata_from_sa[13].DATAIN
tracker_4_s1_readdata[14] => tracker_4_s1_readdata_from_sa[14].DATAIN
tracker_4_s1_readdata[15] => tracker_4_s1_readdata_from_sa[15].DATAIN
tracker_4_s1_readdata[16] => tracker_4_s1_readdata_from_sa[16].DATAIN
tracker_4_s1_readdata[17] => tracker_4_s1_readdata_from_sa[17].DATAIN
tracker_4_s1_readdata[18] => tracker_4_s1_readdata_from_sa[18].DATAIN
tracker_4_s1_readdata[19] => tracker_4_s1_readdata_from_sa[19].DATAIN
tracker_4_s1_readdata[20] => tracker_4_s1_readdata_from_sa[20].DATAIN
tracker_4_s1_readdata[21] => tracker_4_s1_readdata_from_sa[21].DATAIN
tracker_4_s1_readdata[22] => tracker_4_s1_readdata_from_sa[22].DATAIN
tracker_4_s1_readdata[23] => tracker_4_s1_readdata_from_sa[23].DATAIN
tracker_4_s1_readdata[24] => tracker_4_s1_readdata_from_sa[24].DATAIN
tracker_4_s1_readdata[25] => tracker_4_s1_readdata_from_sa[25].DATAIN
tracker_4_s1_readdata[26] => tracker_4_s1_readdata_from_sa[26].DATAIN
tracker_4_s1_readdata[27] => tracker_4_s1_readdata_from_sa[27].DATAIN
tracker_4_s1_readdata[28] => tracker_4_s1_readdata_from_sa[28].DATAIN
tracker_4_s1_readdata[29] => tracker_4_s1_readdata_from_sa[29].DATAIN
tracker_4_s1_readdata[30] => tracker_4_s1_readdata_from_sa[30].DATAIN
tracker_4_s1_readdata[31] => tracker_4_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_4_s1 <= clock_crossing_io_m1_qualified_request_tracker_4_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_4_s1 <= clock_crossing_io_m1_qualified_request_tracker_4_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_4_s1 <= clock_crossing_io_m1_read_data_valid_tracker_4_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_4_s1 <= clock_crossing_io_m1_requests_tracker_4_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_4_s1_end_xfer <= d1_tracker_4_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_4_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_read <= tracker_4_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[0] <= tracker_4_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[1] <= tracker_4_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[2] <= tracker_4_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[3] <= tracker_4_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[4] <= tracker_4_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[5] <= tracker_4_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[6] <= tracker_4_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[7] <= tracker_4_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[8] <= tracker_4_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[9] <= tracker_4_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[10] <= tracker_4_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[11] <= tracker_4_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[12] <= tracker_4_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[13] <= tracker_4_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[14] <= tracker_4_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[15] <= tracker_4_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[16] <= tracker_4_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[17] <= tracker_4_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[18] <= tracker_4_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[19] <= tracker_4_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[20] <= tracker_4_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[21] <= tracker_4_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[22] <= tracker_4_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[23] <= tracker_4_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[24] <= tracker_4_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[25] <= tracker_4_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[26] <= tracker_4_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[27] <= tracker_4_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[28] <= tracker_4_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[29] <= tracker_4_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[30] <= tracker_4_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_readdata_from_sa[31] <= tracker_4_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_write <= tracker_4_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_4_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_4.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_4:the_tracker_4|avalon_locator:tracker_4|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5_s1_arbitrator:the_tracker_5_s1
clk => d1_tracker_5_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_io_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_io_m1_address_to_slave[2] => tracker_5_s1_address[0].DATAIN
clock_crossing_io_m1_address_to_slave[3] => tracker_5_s1_address[1].DATAIN
clock_crossing_io_m1_address_to_slave[4] => tracker_5_s1_address[2].DATAIN
clock_crossing_io_m1_address_to_slave[5] => tracker_5_s1_address[3].DATAIN
clock_crossing_io_m1_address_to_slave[6] => tracker_5_s1_address[4].DATAIN
clock_crossing_io_m1_address_to_slave[7] => tracker_5_s1_address[5].DATAIN
clock_crossing_io_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_io_m1_address_to_slave[9] => Equal0.IN1
clock_crossing_io_m1_address_to_slave[10] => Equal0.IN0
clock_crossing_io_m1_latency_counter => clock_crossing_io_m1_qualified_request_tracker_5_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_requests_tracker_5_s1.IN0
clock_crossing_io_m1_read => clock_crossing_io_m1_qualified_request_tracker_5_s1.IN1
clock_crossing_io_m1_read => tracker_5_s1_read.IN1
clock_crossing_io_m1_read => tracker_5_s1_in_a_read_cycle.IN1
clock_crossing_io_m1_write => clock_crossing_io_m1_requests_tracker_5_s1.IN1
clock_crossing_io_m1_write => tracker_5_s1_write.IN1
clock_crossing_io_m1_writedata[0] => tracker_5_s1_writedata[0].DATAIN
clock_crossing_io_m1_writedata[1] => tracker_5_s1_writedata[1].DATAIN
clock_crossing_io_m1_writedata[2] => tracker_5_s1_writedata[2].DATAIN
clock_crossing_io_m1_writedata[3] => tracker_5_s1_writedata[3].DATAIN
clock_crossing_io_m1_writedata[4] => tracker_5_s1_writedata[4].DATAIN
clock_crossing_io_m1_writedata[5] => tracker_5_s1_writedata[5].DATAIN
clock_crossing_io_m1_writedata[6] => tracker_5_s1_writedata[6].DATAIN
clock_crossing_io_m1_writedata[7] => tracker_5_s1_writedata[7].DATAIN
clock_crossing_io_m1_writedata[8] => tracker_5_s1_writedata[8].DATAIN
clock_crossing_io_m1_writedata[9] => tracker_5_s1_writedata[9].DATAIN
clock_crossing_io_m1_writedata[10] => tracker_5_s1_writedata[10].DATAIN
clock_crossing_io_m1_writedata[11] => tracker_5_s1_writedata[11].DATAIN
clock_crossing_io_m1_writedata[12] => tracker_5_s1_writedata[12].DATAIN
clock_crossing_io_m1_writedata[13] => tracker_5_s1_writedata[13].DATAIN
clock_crossing_io_m1_writedata[14] => tracker_5_s1_writedata[14].DATAIN
clock_crossing_io_m1_writedata[15] => tracker_5_s1_writedata[15].DATAIN
clock_crossing_io_m1_writedata[16] => tracker_5_s1_writedata[16].DATAIN
clock_crossing_io_m1_writedata[17] => tracker_5_s1_writedata[17].DATAIN
clock_crossing_io_m1_writedata[18] => tracker_5_s1_writedata[18].DATAIN
clock_crossing_io_m1_writedata[19] => tracker_5_s1_writedata[19].DATAIN
clock_crossing_io_m1_writedata[20] => tracker_5_s1_writedata[20].DATAIN
clock_crossing_io_m1_writedata[21] => tracker_5_s1_writedata[21].DATAIN
clock_crossing_io_m1_writedata[22] => tracker_5_s1_writedata[22].DATAIN
clock_crossing_io_m1_writedata[23] => tracker_5_s1_writedata[23].DATAIN
clock_crossing_io_m1_writedata[24] => tracker_5_s1_writedata[24].DATAIN
clock_crossing_io_m1_writedata[25] => tracker_5_s1_writedata[25].DATAIN
clock_crossing_io_m1_writedata[26] => tracker_5_s1_writedata[26].DATAIN
clock_crossing_io_m1_writedata[27] => tracker_5_s1_writedata[27].DATAIN
clock_crossing_io_m1_writedata[28] => tracker_5_s1_writedata[28].DATAIN
clock_crossing_io_m1_writedata[29] => tracker_5_s1_writedata[29].DATAIN
clock_crossing_io_m1_writedata[30] => tracker_5_s1_writedata[30].DATAIN
clock_crossing_io_m1_writedata[31] => tracker_5_s1_writedata[31].DATAIN
reset_n => tracker_5_s1_reset_n.DATAIN
reset_n => d1_tracker_5_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tracker_5_s1_readdata[0] => tracker_5_s1_readdata_from_sa[0].DATAIN
tracker_5_s1_readdata[1] => tracker_5_s1_readdata_from_sa[1].DATAIN
tracker_5_s1_readdata[2] => tracker_5_s1_readdata_from_sa[2].DATAIN
tracker_5_s1_readdata[3] => tracker_5_s1_readdata_from_sa[3].DATAIN
tracker_5_s1_readdata[4] => tracker_5_s1_readdata_from_sa[4].DATAIN
tracker_5_s1_readdata[5] => tracker_5_s1_readdata_from_sa[5].DATAIN
tracker_5_s1_readdata[6] => tracker_5_s1_readdata_from_sa[6].DATAIN
tracker_5_s1_readdata[7] => tracker_5_s1_readdata_from_sa[7].DATAIN
tracker_5_s1_readdata[8] => tracker_5_s1_readdata_from_sa[8].DATAIN
tracker_5_s1_readdata[9] => tracker_5_s1_readdata_from_sa[9].DATAIN
tracker_5_s1_readdata[10] => tracker_5_s1_readdata_from_sa[10].DATAIN
tracker_5_s1_readdata[11] => tracker_5_s1_readdata_from_sa[11].DATAIN
tracker_5_s1_readdata[12] => tracker_5_s1_readdata_from_sa[12].DATAIN
tracker_5_s1_readdata[13] => tracker_5_s1_readdata_from_sa[13].DATAIN
tracker_5_s1_readdata[14] => tracker_5_s1_readdata_from_sa[14].DATAIN
tracker_5_s1_readdata[15] => tracker_5_s1_readdata_from_sa[15].DATAIN
tracker_5_s1_readdata[16] => tracker_5_s1_readdata_from_sa[16].DATAIN
tracker_5_s1_readdata[17] => tracker_5_s1_readdata_from_sa[17].DATAIN
tracker_5_s1_readdata[18] => tracker_5_s1_readdata_from_sa[18].DATAIN
tracker_5_s1_readdata[19] => tracker_5_s1_readdata_from_sa[19].DATAIN
tracker_5_s1_readdata[20] => tracker_5_s1_readdata_from_sa[20].DATAIN
tracker_5_s1_readdata[21] => tracker_5_s1_readdata_from_sa[21].DATAIN
tracker_5_s1_readdata[22] => tracker_5_s1_readdata_from_sa[22].DATAIN
tracker_5_s1_readdata[23] => tracker_5_s1_readdata_from_sa[23].DATAIN
tracker_5_s1_readdata[24] => tracker_5_s1_readdata_from_sa[24].DATAIN
tracker_5_s1_readdata[25] => tracker_5_s1_readdata_from_sa[25].DATAIN
tracker_5_s1_readdata[26] => tracker_5_s1_readdata_from_sa[26].DATAIN
tracker_5_s1_readdata[27] => tracker_5_s1_readdata_from_sa[27].DATAIN
tracker_5_s1_readdata[28] => tracker_5_s1_readdata_from_sa[28].DATAIN
tracker_5_s1_readdata[29] => tracker_5_s1_readdata_from_sa[29].DATAIN
tracker_5_s1_readdata[30] => tracker_5_s1_readdata_from_sa[30].DATAIN
tracker_5_s1_readdata[31] => tracker_5_s1_readdata_from_sa[31].DATAIN
clock_crossing_io_m1_granted_tracker_5_s1 <= clock_crossing_io_m1_qualified_request_tracker_5_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_qualified_request_tracker_5_s1 <= clock_crossing_io_m1_qualified_request_tracker_5_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_read_data_valid_tracker_5_s1 <= clock_crossing_io_m1_read_data_valid_tracker_5_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_io_m1_requests_tracker_5_s1 <= clock_crossing_io_m1_requests_tracker_5_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tracker_5_s1_end_xfer <= d1_tracker_5_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[0] <= clock_crossing_io_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[1] <= clock_crossing_io_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[2] <= clock_crossing_io_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[3] <= clock_crossing_io_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[4] <= clock_crossing_io_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_address[5] <= clock_crossing_io_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_chipselect <= clock_crossing_io_m1_qualified_request_tracker_5_s1.DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_read <= tracker_5_s1_read.DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[0] <= tracker_5_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[1] <= tracker_5_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[2] <= tracker_5_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[3] <= tracker_5_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[4] <= tracker_5_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[5] <= tracker_5_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[6] <= tracker_5_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[7] <= tracker_5_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[8] <= tracker_5_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[9] <= tracker_5_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[10] <= tracker_5_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[11] <= tracker_5_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[12] <= tracker_5_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[13] <= tracker_5_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[14] <= tracker_5_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[15] <= tracker_5_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[16] <= tracker_5_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[17] <= tracker_5_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[18] <= tracker_5_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[19] <= tracker_5_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[20] <= tracker_5_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[21] <= tracker_5_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[22] <= tracker_5_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[23] <= tracker_5_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[24] <= tracker_5_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[25] <= tracker_5_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[26] <= tracker_5_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[27] <= tracker_5_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[28] <= tracker_5_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[29] <= tracker_5_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[30] <= tracker_5_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_readdata_from_sa[31] <= tracker_5_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_write <= tracker_5_s1_write.DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[0] <= clock_crossing_io_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[1] <= clock_crossing_io_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[2] <= clock_crossing_io_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[3] <= clock_crossing_io_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[4] <= clock_crossing_io_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[5] <= clock_crossing_io_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[6] <= clock_crossing_io_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[7] <= clock_crossing_io_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[8] <= clock_crossing_io_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[9] <= clock_crossing_io_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[10] <= clock_crossing_io_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[11] <= clock_crossing_io_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[12] <= clock_crossing_io_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[13] <= clock_crossing_io_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[14] <= clock_crossing_io_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[15] <= clock_crossing_io_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[16] <= clock_crossing_io_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[17] <= clock_crossing_io_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[18] <= clock_crossing_io_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[19] <= clock_crossing_io_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[20] <= clock_crossing_io_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[21] <= clock_crossing_io_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[22] <= clock_crossing_io_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[23] <= clock_crossing_io_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[24] <= clock_crossing_io_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[25] <= clock_crossing_io_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[26] <= clock_crossing_io_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[27] <= clock_crossing_io_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[28] <= clock_crossing_io_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[29] <= clock_crossing_io_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[30] <= clock_crossing_io_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tracker_5_s1_writedata[31] <= clock_crossing_io_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5
csi_clk => csi_clk.IN1
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => avs_s1_address[0].IN1
avs_s1_address[1] => avs_s1_address[1].IN1
avs_s1_address[2] => avs_s1_address[2].IN1
avs_s1_address[3] => avs_s1_address[3].IN1
avs_s1_address[4] => avs_s1_address[4].IN1
avs_s1_address[5] => avs_s1_address[5].IN1
avs_s1_chipselect => avs_s1_chipselect.IN1
avs_s1_read => avs_s1_read.IN1
avs_s1_readdata[0] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[1] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[2] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[3] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[4] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[5] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[6] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[7] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[8] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[9] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[10] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[11] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[12] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[13] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[14] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[15] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[16] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[17] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[18] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[19] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[20] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[21] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[22] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[23] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[24] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[25] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[26] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[27] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[28] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[29] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[30] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_readdata[31] <= avalon_locator:tracker_5.avs_s1_readdata
avs_s1_write => avs_s1_write.IN1
avs_s1_writedata[0] => avs_s1_writedata[0].IN1
avs_s1_writedata[1] => avs_s1_writedata[1].IN1
avs_s1_writedata[2] => avs_s1_writedata[2].IN1
avs_s1_writedata[3] => avs_s1_writedata[3].IN1
avs_s1_writedata[4] => avs_s1_writedata[4].IN1
avs_s1_writedata[5] => avs_s1_writedata[5].IN1
avs_s1_writedata[6] => avs_s1_writedata[6].IN1
avs_s1_writedata[7] => avs_s1_writedata[7].IN1
avs_s1_writedata[8] => avs_s1_writedata[8].IN1
avs_s1_writedata[9] => avs_s1_writedata[9].IN1
avs_s1_writedata[10] => avs_s1_writedata[10].IN1
avs_s1_writedata[11] => avs_s1_writedata[11].IN1
avs_s1_writedata[12] => avs_s1_writedata[12].IN1
avs_s1_writedata[13] => avs_s1_writedata[13].IN1
avs_s1_writedata[14] => avs_s1_writedata[14].IN1
avs_s1_writedata[15] => avs_s1_writedata[15].IN1
avs_s1_writedata[16] => avs_s1_writedata[16].IN1
avs_s1_writedata[17] => avs_s1_writedata[17].IN1
avs_s1_writedata[18] => avs_s1_writedata[18].IN1
avs_s1_writedata[19] => avs_s1_writedata[19].IN1
avs_s1_writedata[20] => avs_s1_writedata[20].IN1
avs_s1_writedata[21] => avs_s1_writedata[21].IN1
avs_s1_writedata[22] => avs_s1_writedata[22].IN1
avs_s1_writedata[23] => avs_s1_writedata[23].IN1
avs_s1_writedata[24] => avs_s1_writedata[24].IN1
avs_s1_writedata[25] => avs_s1_writedata[25].IN1
avs_s1_writedata[26] => avs_s1_writedata[26].IN1
avs_s1_writedata[27] => avs_s1_writedata[27].IN1
avs_s1_writedata[28] => avs_s1_writedata[28].IN1
avs_s1_writedata[29] => avs_s1_writedata[29].IN1
avs_s1_writedata[30] => avs_s1_writedata[30].IN1
avs_s1_writedata[31] => avs_s1_writedata[31].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5
csi_clk => data_ctrl[0].CLK
csi_clk => data_ctrl[1].CLK
csi_clk => data_ctrl[2].CLK
csi_clk => data_ctrl[3].CLK
csi_clk => data_ctrl[4].CLK
csi_clk => data_ctrl[5].CLK
csi_clk => data_ctrl[6].CLK
csi_clk => data_ctrl[7].CLK
csi_clk => data_ctrl[8].CLK
csi_clk => data_ctrl[9].CLK
csi_clk => data_ctrl[10].CLK
csi_clk => data_ctrl[11].CLK
csi_clk => data_ctrl[12].CLK
csi_clk => data_ctrl[13].CLK
csi_clk => data_ctrl[14].CLK
csi_clk => data_ctrl[15].CLK
csi_clk => data_ctrl[16].CLK
csi_clk => data_ctrl[17].CLK
csi_clk => data_ctrl[18].CLK
csi_clk => data_ctrl[19].CLK
csi_clk => data_ctrl[20].CLK
csi_clk => data_ctrl[21].CLK
csi_clk => data_ctrl[22].CLK
csi_clk => data_ctrl[23].CLK
csi_clk => data_ctrl[24].CLK
csi_clk => data_ctrl[25].CLK
csi_clk => data_ctrl[26].CLK
csi_clk => data_ctrl[27].CLK
csi_clk => data_ctrl[28].CLK
csi_clk => data_ctrl[29].CLK
csi_clk => data_ctrl[30].CLK
csi_clk => data_ctrl[31].CLK
csi_clk => data_write.CLK
csi_clk => data_height[0].CLK
csi_clk => data_height[1].CLK
csi_clk => data_height[2].CLK
csi_clk => data_height[3].CLK
csi_clk => data_height[4].CLK
csi_clk => data_height[5].CLK
csi_clk => data_height[6].CLK
csi_clk => data_height[7].CLK
csi_clk => data_height[8].CLK
csi_clk => data_height[9].CLK
csi_clk => data_height[10].CLK
csi_clk => data_height[11].CLK
csi_clk => data_width[0].CLK
csi_clk => data_width[1].CLK
csi_clk => data_width[2].CLK
csi_clk => data_width[3].CLK
csi_clk => data_width[4].CLK
csi_clk => data_width[5].CLK
csi_clk => data_width[6].CLK
csi_clk => data_width[7].CLK
csi_clk => data_width[8].CLK
csi_clk => data_width[9].CLK
csi_clk => data_width[10].CLK
csi_clk => data_width[11].CLK
csi_clk => data_y[0].CLK
csi_clk => data_y[1].CLK
csi_clk => data_y[2].CLK
csi_clk => data_y[3].CLK
csi_clk => data_y[4].CLK
csi_clk => data_y[5].CLK
csi_clk => data_y[6].CLK
csi_clk => data_y[7].CLK
csi_clk => data_y[8].CLK
csi_clk => data_y[9].CLK
csi_clk => data_y[10].CLK
csi_clk => data_y[11].CLK
csi_clk => data_x[0].CLK
csi_clk => data_x[1].CLK
csi_clk => data_x[2].CLK
csi_clk => data_x[3].CLK
csi_clk => data_x[4].CLK
csi_clk => data_x[5].CLK
csi_clk => data_x[6].CLK
csi_clk => data_x[7].CLK
csi_clk => data_x[8].CLK
csi_clk => data_x[9].CLK
csi_clk => data_x[10].CLK
csi_clk => data_x[11].CLK
csi_clk => avs_s1_readdata[0]~reg0.CLK
csi_clk => avs_s1_readdata[1]~reg0.CLK
csi_clk => avs_s1_readdata[2]~reg0.CLK
csi_clk => avs_s1_readdata[3]~reg0.CLK
csi_clk => avs_s1_readdata[4]~reg0.CLK
csi_clk => avs_s1_readdata[5]~reg0.CLK
csi_clk => avs_s1_readdata[6]~reg0.CLK
csi_clk => avs_s1_readdata[7]~reg0.CLK
csi_clk => avs_s1_readdata[8]~reg0.CLK
csi_clk => avs_s1_readdata[9]~reg0.CLK
csi_clk => avs_s1_readdata[10]~reg0.CLK
csi_clk => avs_s1_readdata[11]~reg0.CLK
csi_clk => avs_s1_readdata[12]~reg0.CLK
csi_clk => avs_s1_readdata[13]~reg0.CLK
csi_clk => avs_s1_readdata[14]~reg0.CLK
csi_clk => avs_s1_readdata[15]~reg0.CLK
csi_clk => avs_s1_readdata[16]~reg0.CLK
csi_clk => avs_s1_readdata[17]~reg0.CLK
csi_clk => avs_s1_readdata[18]~reg0.CLK
csi_clk => avs_s1_readdata[19]~reg0.CLK
csi_clk => avs_s1_readdata[20]~reg0.CLK
csi_clk => avs_s1_readdata[21]~reg0.CLK
csi_clk => avs_s1_readdata[22]~reg0.CLK
csi_clk => avs_s1_readdata[23]~reg0.CLK
csi_clk => avs_s1_readdata[24]~reg0.CLK
csi_clk => avs_s1_readdata[25]~reg0.CLK
csi_clk => avs_s1_readdata[26]~reg0.CLK
csi_clk => avs_s1_readdata[27]~reg0.CLK
csi_clk => avs_s1_readdata[28]~reg0.CLK
csi_clk => avs_s1_readdata[29]~reg0.CLK
csi_clk => avs_s1_readdata[30]~reg0.CLK
csi_clk => avs_s1_readdata[31]~reg0.CLK
csi_reset_n => csi_reset_n.IN1
avs_s1_address[0] => Mux0.IN25
avs_s1_address[0] => Mux1.IN25
avs_s1_address[0] => Mux2.IN25
avs_s1_address[0] => Mux3.IN25
avs_s1_address[0] => Mux4.IN25
avs_s1_address[0] => Mux5.IN25
avs_s1_address[0] => Mux6.IN25
avs_s1_address[0] => Mux7.IN25
avs_s1_address[0] => Mux8.IN25
avs_s1_address[0] => Mux9.IN25
avs_s1_address[0] => Mux10.IN25
avs_s1_address[0] => Mux11.IN25
avs_s1_address[0] => Mux12.IN25
avs_s1_address[0] => Mux13.IN25
avs_s1_address[0] => Mux14.IN25
avs_s1_address[0] => Mux15.IN25
avs_s1_address[0] => Mux16.IN25
avs_s1_address[0] => Mux17.IN25
avs_s1_address[0] => Mux18.IN25
avs_s1_address[0] => Mux19.IN25
avs_s1_address[0] => Mux20.IN5
avs_s1_address[0] => Mux21.IN5
avs_s1_address[0] => Mux22.IN5
avs_s1_address[0] => Mux23.IN5
avs_s1_address[0] => Mux24.IN5
avs_s1_address[0] => Mux25.IN5
avs_s1_address[0] => Mux26.IN5
avs_s1_address[0] => Mux27.IN5
avs_s1_address[0] => Mux28.IN5
avs_s1_address[0] => Mux29.IN5
avs_s1_address[0] => Mux30.IN5
avs_s1_address[0] => Mux31.IN5
avs_s1_address[0] => Decoder0.IN5
avs_s1_address[1] => Mux0.IN24
avs_s1_address[1] => Mux1.IN24
avs_s1_address[1] => Mux2.IN24
avs_s1_address[1] => Mux3.IN24
avs_s1_address[1] => Mux4.IN24
avs_s1_address[1] => Mux5.IN24
avs_s1_address[1] => Mux6.IN24
avs_s1_address[1] => Mux7.IN24
avs_s1_address[1] => Mux8.IN24
avs_s1_address[1] => Mux9.IN24
avs_s1_address[1] => Mux10.IN24
avs_s1_address[1] => Mux11.IN24
avs_s1_address[1] => Mux12.IN24
avs_s1_address[1] => Mux13.IN24
avs_s1_address[1] => Mux14.IN24
avs_s1_address[1] => Mux15.IN24
avs_s1_address[1] => Mux16.IN24
avs_s1_address[1] => Mux17.IN24
avs_s1_address[1] => Mux18.IN24
avs_s1_address[1] => Mux19.IN24
avs_s1_address[1] => Mux20.IN4
avs_s1_address[1] => Mux21.IN4
avs_s1_address[1] => Mux22.IN4
avs_s1_address[1] => Mux23.IN4
avs_s1_address[1] => Mux24.IN4
avs_s1_address[1] => Mux25.IN4
avs_s1_address[1] => Mux26.IN4
avs_s1_address[1] => Mux27.IN4
avs_s1_address[1] => Mux28.IN4
avs_s1_address[1] => Mux29.IN4
avs_s1_address[1] => Mux30.IN4
avs_s1_address[1] => Mux31.IN4
avs_s1_address[1] => Decoder0.IN4
avs_s1_address[2] => Mux0.IN23
avs_s1_address[2] => Mux1.IN23
avs_s1_address[2] => Mux2.IN23
avs_s1_address[2] => Mux3.IN23
avs_s1_address[2] => Mux4.IN23
avs_s1_address[2] => Mux5.IN23
avs_s1_address[2] => Mux6.IN23
avs_s1_address[2] => Mux7.IN23
avs_s1_address[2] => Mux8.IN23
avs_s1_address[2] => Mux9.IN23
avs_s1_address[2] => Mux10.IN23
avs_s1_address[2] => Mux11.IN23
avs_s1_address[2] => Mux12.IN23
avs_s1_address[2] => Mux13.IN23
avs_s1_address[2] => Mux14.IN23
avs_s1_address[2] => Mux15.IN23
avs_s1_address[2] => Mux16.IN23
avs_s1_address[2] => Mux17.IN23
avs_s1_address[2] => Mux18.IN23
avs_s1_address[2] => Mux19.IN23
avs_s1_address[2] => Mux20.IN3
avs_s1_address[2] => Mux21.IN3
avs_s1_address[2] => Mux22.IN3
avs_s1_address[2] => Mux23.IN3
avs_s1_address[2] => Mux24.IN3
avs_s1_address[2] => Mux25.IN3
avs_s1_address[2] => Mux26.IN3
avs_s1_address[2] => Mux27.IN3
avs_s1_address[2] => Mux28.IN3
avs_s1_address[2] => Mux29.IN3
avs_s1_address[2] => Mux30.IN3
avs_s1_address[2] => Mux31.IN3
avs_s1_address[2] => Decoder0.IN3
avs_s1_address[3] => Mux0.IN22
avs_s1_address[3] => Mux1.IN22
avs_s1_address[3] => Mux2.IN22
avs_s1_address[3] => Mux3.IN22
avs_s1_address[3] => Mux4.IN22
avs_s1_address[3] => Mux5.IN22
avs_s1_address[3] => Mux6.IN22
avs_s1_address[3] => Mux7.IN22
avs_s1_address[3] => Mux8.IN22
avs_s1_address[3] => Mux9.IN22
avs_s1_address[3] => Mux10.IN22
avs_s1_address[3] => Mux11.IN22
avs_s1_address[3] => Mux12.IN22
avs_s1_address[3] => Mux13.IN22
avs_s1_address[3] => Mux14.IN22
avs_s1_address[3] => Mux15.IN22
avs_s1_address[3] => Mux16.IN22
avs_s1_address[3] => Mux17.IN22
avs_s1_address[3] => Mux18.IN22
avs_s1_address[3] => Mux19.IN22
avs_s1_address[3] => Mux20.IN2
avs_s1_address[3] => Mux21.IN2
avs_s1_address[3] => Mux22.IN2
avs_s1_address[3] => Mux23.IN2
avs_s1_address[3] => Mux24.IN2
avs_s1_address[3] => Mux25.IN2
avs_s1_address[3] => Mux26.IN2
avs_s1_address[3] => Mux27.IN2
avs_s1_address[3] => Mux28.IN2
avs_s1_address[3] => Mux29.IN2
avs_s1_address[3] => Mux30.IN2
avs_s1_address[3] => Mux31.IN2
avs_s1_address[3] => Decoder0.IN2
avs_s1_address[4] => Mux0.IN21
avs_s1_address[4] => Mux1.IN21
avs_s1_address[4] => Mux2.IN21
avs_s1_address[4] => Mux3.IN21
avs_s1_address[4] => Mux4.IN21
avs_s1_address[4] => Mux5.IN21
avs_s1_address[4] => Mux6.IN21
avs_s1_address[4] => Mux7.IN21
avs_s1_address[4] => Mux8.IN21
avs_s1_address[4] => Mux9.IN21
avs_s1_address[4] => Mux10.IN21
avs_s1_address[4] => Mux11.IN21
avs_s1_address[4] => Mux12.IN21
avs_s1_address[4] => Mux13.IN21
avs_s1_address[4] => Mux14.IN21
avs_s1_address[4] => Mux15.IN21
avs_s1_address[4] => Mux16.IN21
avs_s1_address[4] => Mux17.IN21
avs_s1_address[4] => Mux18.IN21
avs_s1_address[4] => Mux19.IN21
avs_s1_address[4] => Mux20.IN1
avs_s1_address[4] => Mux21.IN1
avs_s1_address[4] => Mux22.IN1
avs_s1_address[4] => Mux23.IN1
avs_s1_address[4] => Mux24.IN1
avs_s1_address[4] => Mux25.IN1
avs_s1_address[4] => Mux26.IN1
avs_s1_address[4] => Mux27.IN1
avs_s1_address[4] => Mux28.IN1
avs_s1_address[4] => Mux29.IN1
avs_s1_address[4] => Mux30.IN1
avs_s1_address[4] => Mux31.IN1
avs_s1_address[4] => Decoder0.IN1
avs_s1_address[5] => Mux0.IN20
avs_s1_address[5] => Mux1.IN20
avs_s1_address[5] => Mux2.IN20
avs_s1_address[5] => Mux3.IN20
avs_s1_address[5] => Mux4.IN20
avs_s1_address[5] => Mux5.IN20
avs_s1_address[5] => Mux6.IN20
avs_s1_address[5] => Mux7.IN20
avs_s1_address[5] => Mux8.IN20
avs_s1_address[5] => Mux9.IN20
avs_s1_address[5] => Mux10.IN20
avs_s1_address[5] => Mux11.IN20
avs_s1_address[5] => Mux12.IN20
avs_s1_address[5] => Mux13.IN20
avs_s1_address[5] => Mux14.IN20
avs_s1_address[5] => Mux15.IN20
avs_s1_address[5] => Mux16.IN20
avs_s1_address[5] => Mux17.IN20
avs_s1_address[5] => Mux18.IN20
avs_s1_address[5] => Mux19.IN20
avs_s1_address[5] => Mux20.IN0
avs_s1_address[5] => Mux21.IN0
avs_s1_address[5] => Mux22.IN0
avs_s1_address[5] => Mux23.IN0
avs_s1_address[5] => Mux24.IN0
avs_s1_address[5] => Mux25.IN0
avs_s1_address[5] => Mux26.IN0
avs_s1_address[5] => Mux27.IN0
avs_s1_address[5] => Mux28.IN0
avs_s1_address[5] => Mux29.IN0
avs_s1_address[5] => Mux30.IN0
avs_s1_address[5] => Mux31.IN0
avs_s1_address[5] => Decoder0.IN0
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_height.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_width.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_y.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_x.OUTPUTSELECT
avs_s1_chipselect => data_write.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => data_ctrl.OUTPUTSELECT
avs_s1_chipselect => avs_s1_readdata[31]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[30]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[29]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[28]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[27]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[26]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[25]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[24]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[23]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[22]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[21]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[20]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[19]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[18]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[17]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[16]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[15]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[14]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[13]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[12]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[11]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[10]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[9]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[8]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[7]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[6]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[5]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[4]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[3]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[2]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[1]~reg0.ENA
avs_s1_chipselect => avs_s1_readdata[0]~reg0.ENA
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_readdata[0] <= avs_s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[16] <= avs_s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[17] <= avs_s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[18] <= avs_s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[19] <= avs_s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[20] <= avs_s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[21] <= avs_s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[22] <= avs_s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[23] <= avs_s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[24] <= avs_s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[25] <= avs_s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[26] <= avs_s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[27] <= avs_s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[28] <= avs_s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[29] <= avs_s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[30] <= avs_s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[31] <= avs_s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_height.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_width.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_y.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_x.OUTPUTSELECT
avs_s1_write => data_write.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_write => data_ctrl.OUTPUTSELECT
avs_s1_writedata[0] => data_height.DATAB
avs_s1_writedata[0] => data_width.DATAB
avs_s1_writedata[0] => data_y.DATAB
avs_s1_writedata[0] => data_x.DATAB
avs_s1_writedata[0] => data_write.DATAB
avs_s1_writedata[0] => data_ctrl.DATAB
avs_s1_writedata[1] => data_height.DATAB
avs_s1_writedata[1] => data_width.DATAB
avs_s1_writedata[1] => data_y.DATAB
avs_s1_writedata[1] => data_x.DATAB
avs_s1_writedata[1] => data_ctrl.DATAB
avs_s1_writedata[2] => data_height.DATAB
avs_s1_writedata[2] => data_width.DATAB
avs_s1_writedata[2] => data_y.DATAB
avs_s1_writedata[2] => data_x.DATAB
avs_s1_writedata[2] => data_ctrl.DATAB
avs_s1_writedata[3] => data_height.DATAB
avs_s1_writedata[3] => data_width.DATAB
avs_s1_writedata[3] => data_y.DATAB
avs_s1_writedata[3] => data_x.DATAB
avs_s1_writedata[3] => data_ctrl.DATAB
avs_s1_writedata[4] => data_height.DATAB
avs_s1_writedata[4] => data_width.DATAB
avs_s1_writedata[4] => data_y.DATAB
avs_s1_writedata[4] => data_x.DATAB
avs_s1_writedata[4] => data_ctrl.DATAB
avs_s1_writedata[5] => data_height.DATAB
avs_s1_writedata[5] => data_width.DATAB
avs_s1_writedata[5] => data_y.DATAB
avs_s1_writedata[5] => data_x.DATAB
avs_s1_writedata[5] => data_ctrl.DATAB
avs_s1_writedata[6] => data_height.DATAB
avs_s1_writedata[6] => data_width.DATAB
avs_s1_writedata[6] => data_y.DATAB
avs_s1_writedata[6] => data_x.DATAB
avs_s1_writedata[6] => data_ctrl.DATAB
avs_s1_writedata[7] => data_height.DATAB
avs_s1_writedata[7] => data_width.DATAB
avs_s1_writedata[7] => data_y.DATAB
avs_s1_writedata[7] => data_x.DATAB
avs_s1_writedata[7] => data_ctrl.DATAB
avs_s1_writedata[8] => data_height.DATAB
avs_s1_writedata[8] => data_width.DATAB
avs_s1_writedata[8] => data_y.DATAB
avs_s1_writedata[8] => data_x.DATAB
avs_s1_writedata[8] => data_ctrl.DATAB
avs_s1_writedata[9] => data_height.DATAB
avs_s1_writedata[9] => data_width.DATAB
avs_s1_writedata[9] => data_y.DATAB
avs_s1_writedata[9] => data_x.DATAB
avs_s1_writedata[9] => data_ctrl.DATAB
avs_s1_writedata[10] => data_height.DATAB
avs_s1_writedata[10] => data_width.DATAB
avs_s1_writedata[10] => data_y.DATAB
avs_s1_writedata[10] => data_x.DATAB
avs_s1_writedata[10] => data_ctrl.DATAB
avs_s1_writedata[11] => data_height.DATAB
avs_s1_writedata[11] => data_width.DATAB
avs_s1_writedata[11] => data_y.DATAB
avs_s1_writedata[11] => data_x.DATAB
avs_s1_writedata[11] => data_ctrl.DATAB
avs_s1_writedata[12] => data_ctrl.DATAB
avs_s1_writedata[13] => data_ctrl.DATAB
avs_s1_writedata[14] => data_ctrl.DATAB
avs_s1_writedata[15] => data_ctrl.DATAB
avs_s1_writedata[16] => data_ctrl.DATAB
avs_s1_writedata[17] => data_ctrl.DATAB
avs_s1_writedata[18] => data_ctrl.DATAB
avs_s1_writedata[19] => data_ctrl.DATAB
avs_s1_writedata[20] => data_ctrl.DATAB
avs_s1_writedata[21] => data_ctrl.DATAB
avs_s1_writedata[22] => data_ctrl.DATAB
avs_s1_writedata[23] => data_ctrl.DATAB
avs_s1_writedata[24] => data_ctrl.DATAB
avs_s1_writedata[25] => data_ctrl.DATAB
avs_s1_writedata[26] => data_ctrl.DATAB
avs_s1_writedata[27] => data_ctrl.DATAB
avs_s1_writedata[28] => data_ctrl.DATAB
avs_s1_writedata[29] => data_ctrl.DATAB
avs_s1_writedata[30] => data_ctrl.DATAB
avs_s1_writedata[31] => data_ctrl.DATAB
avs_export_width[0] => avs_export_width[0].IN1
avs_export_width[1] => avs_export_width[1].IN1
avs_export_width[2] => avs_export_width[2].IN1
avs_export_width[3] => avs_export_width[3].IN1
avs_export_width[4] => avs_export_width[4].IN1
avs_export_width[5] => avs_export_width[5].IN1
avs_export_width[6] => avs_export_width[6].IN1
avs_export_width[7] => avs_export_width[7].IN1
avs_export_width[8] => avs_export_width[8].IN1
avs_export_width[9] => avs_export_width[9].IN1
avs_export_width[10] => avs_export_width[10].IN1
avs_export_width[11] => avs_export_width[11].IN1
avs_export_height[0] => avs_export_height[0].IN1
avs_export_height[1] => avs_export_height[1].IN1
avs_export_height[2] => avs_export_height[2].IN1
avs_export_height[3] => avs_export_height[3].IN1
avs_export_height[4] => avs_export_height[4].IN1
avs_export_height[5] => avs_export_height[5].IN1
avs_export_height[6] => avs_export_height[6].IN1
avs_export_height[7] => avs_export_height[7].IN1
avs_export_height[8] => avs_export_height[8].IN1
avs_export_height[9] => avs_export_height[9].IN1
avs_export_height[10] => avs_export_height[10].IN1
avs_export_height[11] => avs_export_height[11].IN1
avs_export_clock => avs_export_clock.IN1
avs_export_write => avs_export_write.IN1
avs_export_pixel => avs_export_pixel.IN1
avs_export_x[0] => avs_export_x[0].IN1
avs_export_x[1] => avs_export_x[1].IN1
avs_export_x[2] => avs_export_x[2].IN1
avs_export_x[3] => avs_export_x[3].IN1
avs_export_x[4] => avs_export_x[4].IN1
avs_export_x[5] => avs_export_x[5].IN1
avs_export_x[6] => avs_export_x[6].IN1
avs_export_x[7] => avs_export_x[7].IN1
avs_export_x[8] => avs_export_x[8].IN1
avs_export_x[9] => avs_export_x[9].IN1
avs_export_x[10] => avs_export_x[10].IN1
avs_export_x[11] => avs_export_x[11].IN1
avs_export_y[0] => avs_export_y[0].IN1
avs_export_y[1] => avs_export_y[1].IN1
avs_export_y[2] => avs_export_y[2].IN1
avs_export_y[3] => avs_export_y[3].IN1
avs_export_y[4] => avs_export_y[4].IN1
avs_export_y[5] => avs_export_y[5].IN1
avs_export_y[6] => avs_export_y[6].IN1
avs_export_y[7] => avs_export_y[7].IN1
avs_export_y[8] => avs_export_y[8].IN1
avs_export_y[9] => avs_export_y[9].IN1
avs_export_y[10] => avs_export_y[10].IN1
avs_export_y[11] => avs_export_y[11].IN1
avs_export_done => avs_export_done.IN1


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tracker_5:the_tracker_5|avalon_locator:tracker_5|locator:loc
clock => out_bottom2_y[0]~reg0.CLK
clock => out_bottom2_y[1]~reg0.CLK
clock => out_bottom2_y[2]~reg0.CLK
clock => out_bottom2_y[3]~reg0.CLK
clock => out_bottom2_y[4]~reg0.CLK
clock => out_bottom2_y[5]~reg0.CLK
clock => out_bottom2_y[6]~reg0.CLK
clock => out_bottom2_y[7]~reg0.CLK
clock => out_bottom2_y[8]~reg0.CLK
clock => out_bottom2_y[9]~reg0.CLK
clock => out_bottom2_y[10]~reg0.CLK
clock => out_bottom2_y[11]~reg0.CLK
clock => out_bottom2_x[0]~reg0.CLK
clock => out_bottom2_x[1]~reg0.CLK
clock => out_bottom2_x[2]~reg0.CLK
clock => out_bottom2_x[3]~reg0.CLK
clock => out_bottom2_x[4]~reg0.CLK
clock => out_bottom2_x[5]~reg0.CLK
clock => out_bottom2_x[6]~reg0.CLK
clock => out_bottom2_x[7]~reg0.CLK
clock => out_bottom2_x[8]~reg0.CLK
clock => out_bottom2_x[9]~reg0.CLK
clock => out_bottom2_x[10]~reg0.CLK
clock => out_bottom2_x[11]~reg0.CLK
clock => out_bottom1_y[0]~reg0.CLK
clock => out_bottom1_y[1]~reg0.CLK
clock => out_bottom1_y[2]~reg0.CLK
clock => out_bottom1_y[3]~reg0.CLK
clock => out_bottom1_y[4]~reg0.CLK
clock => out_bottom1_y[5]~reg0.CLK
clock => out_bottom1_y[6]~reg0.CLK
clock => out_bottom1_y[7]~reg0.CLK
clock => out_bottom1_y[8]~reg0.CLK
clock => out_bottom1_y[9]~reg0.CLK
clock => out_bottom1_y[10]~reg0.CLK
clock => out_bottom1_y[11]~reg0.CLK
clock => out_bottom1_x[0]~reg0.CLK
clock => out_bottom1_x[1]~reg0.CLK
clock => out_bottom1_x[2]~reg0.CLK
clock => out_bottom1_x[3]~reg0.CLK
clock => out_bottom1_x[4]~reg0.CLK
clock => out_bottom1_x[5]~reg0.CLK
clock => out_bottom1_x[6]~reg0.CLK
clock => out_bottom1_x[7]~reg0.CLK
clock => out_bottom1_x[8]~reg0.CLK
clock => out_bottom1_x[9]~reg0.CLK
clock => out_bottom1_x[10]~reg0.CLK
clock => out_bottom1_x[11]~reg0.CLK
clock => out_right2_y[0]~reg0.CLK
clock => out_right2_y[1]~reg0.CLK
clock => out_right2_y[2]~reg0.CLK
clock => out_right2_y[3]~reg0.CLK
clock => out_right2_y[4]~reg0.CLK
clock => out_right2_y[5]~reg0.CLK
clock => out_right2_y[6]~reg0.CLK
clock => out_right2_y[7]~reg0.CLK
clock => out_right2_y[8]~reg0.CLK
clock => out_right2_y[9]~reg0.CLK
clock => out_right2_y[10]~reg0.CLK
clock => out_right2_y[11]~reg0.CLK
clock => out_right2_x[0]~reg0.CLK
clock => out_right2_x[1]~reg0.CLK
clock => out_right2_x[2]~reg0.CLK
clock => out_right2_x[3]~reg0.CLK
clock => out_right2_x[4]~reg0.CLK
clock => out_right2_x[5]~reg0.CLK
clock => out_right2_x[6]~reg0.CLK
clock => out_right2_x[7]~reg0.CLK
clock => out_right2_x[8]~reg0.CLK
clock => out_right2_x[9]~reg0.CLK
clock => out_right2_x[10]~reg0.CLK
clock => out_right2_x[11]~reg0.CLK
clock => out_right1_y[0]~reg0.CLK
clock => out_right1_y[1]~reg0.CLK
clock => out_right1_y[2]~reg0.CLK
clock => out_right1_y[3]~reg0.CLK
clock => out_right1_y[4]~reg0.CLK
clock => out_right1_y[5]~reg0.CLK
clock => out_right1_y[6]~reg0.CLK
clock => out_right1_y[7]~reg0.CLK
clock => out_right1_y[8]~reg0.CLK
clock => out_right1_y[9]~reg0.CLK
clock => out_right1_y[10]~reg0.CLK
clock => out_right1_y[11]~reg0.CLK
clock => out_right1_x[0]~reg0.CLK
clock => out_right1_x[1]~reg0.CLK
clock => out_right1_x[2]~reg0.CLK
clock => out_right1_x[3]~reg0.CLK
clock => out_right1_x[4]~reg0.CLK
clock => out_right1_x[5]~reg0.CLK
clock => out_right1_x[6]~reg0.CLK
clock => out_right1_x[7]~reg0.CLK
clock => out_right1_x[8]~reg0.CLK
clock => out_right1_x[9]~reg0.CLK
clock => out_right1_x[10]~reg0.CLK
clock => out_right1_x[11]~reg0.CLK
clock => out_top2_y[0]~reg0.CLK
clock => out_top2_y[1]~reg0.CLK
clock => out_top2_y[2]~reg0.CLK
clock => out_top2_y[3]~reg0.CLK
clock => out_top2_y[4]~reg0.CLK
clock => out_top2_y[5]~reg0.CLK
clock => out_top2_y[6]~reg0.CLK
clock => out_top2_y[7]~reg0.CLK
clock => out_top2_y[8]~reg0.CLK
clock => out_top2_y[9]~reg0.CLK
clock => out_top2_y[10]~reg0.CLK
clock => out_top2_y[11]~reg0.CLK
clock => out_top2_x[0]~reg0.CLK
clock => out_top2_x[1]~reg0.CLK
clock => out_top2_x[2]~reg0.CLK
clock => out_top2_x[3]~reg0.CLK
clock => out_top2_x[4]~reg0.CLK
clock => out_top2_x[5]~reg0.CLK
clock => out_top2_x[6]~reg0.CLK
clock => out_top2_x[7]~reg0.CLK
clock => out_top2_x[8]~reg0.CLK
clock => out_top2_x[9]~reg0.CLK
clock => out_top2_x[10]~reg0.CLK
clock => out_top2_x[11]~reg0.CLK
clock => out_top1_y[0]~reg0.CLK
clock => out_top1_y[1]~reg0.CLK
clock => out_top1_y[2]~reg0.CLK
clock => out_top1_y[3]~reg0.CLK
clock => out_top1_y[4]~reg0.CLK
clock => out_top1_y[5]~reg0.CLK
clock => out_top1_y[6]~reg0.CLK
clock => out_top1_y[7]~reg0.CLK
clock => out_top1_y[8]~reg0.CLK
clock => out_top1_y[9]~reg0.CLK
clock => out_top1_y[10]~reg0.CLK
clock => out_top1_y[11]~reg0.CLK
clock => out_top1_x[0]~reg0.CLK
clock => out_top1_x[1]~reg0.CLK
clock => out_top1_x[2]~reg0.CLK
clock => out_top1_x[3]~reg0.CLK
clock => out_top1_x[4]~reg0.CLK
clock => out_top1_x[5]~reg0.CLK
clock => out_top1_x[6]~reg0.CLK
clock => out_top1_x[7]~reg0.CLK
clock => out_top1_x[8]~reg0.CLK
clock => out_top1_x[9]~reg0.CLK
clock => out_top1_x[10]~reg0.CLK
clock => out_top1_x[11]~reg0.CLK
clock => out_left2_y[0]~reg0.CLK
clock => out_left2_y[1]~reg0.CLK
clock => out_left2_y[2]~reg0.CLK
clock => out_left2_y[3]~reg0.CLK
clock => out_left2_y[4]~reg0.CLK
clock => out_left2_y[5]~reg0.CLK
clock => out_left2_y[6]~reg0.CLK
clock => out_left2_y[7]~reg0.CLK
clock => out_left2_y[8]~reg0.CLK
clock => out_left2_y[9]~reg0.CLK
clock => out_left2_y[10]~reg0.CLK
clock => out_left2_y[11]~reg0.CLK
clock => out_left2_x[0]~reg0.CLK
clock => out_left2_x[1]~reg0.CLK
clock => out_left2_x[2]~reg0.CLK
clock => out_left2_x[3]~reg0.CLK
clock => out_left2_x[4]~reg0.CLK
clock => out_left2_x[5]~reg0.CLK
clock => out_left2_x[6]~reg0.CLK
clock => out_left2_x[7]~reg0.CLK
clock => out_left2_x[8]~reg0.CLK
clock => out_left2_x[9]~reg0.CLK
clock => out_left2_x[10]~reg0.CLK
clock => out_left2_x[11]~reg0.CLK
clock => out_left1_y[0]~reg0.CLK
clock => out_left1_y[1]~reg0.CLK
clock => out_left1_y[2]~reg0.CLK
clock => out_left1_y[3]~reg0.CLK
clock => out_left1_y[4]~reg0.CLK
clock => out_left1_y[5]~reg0.CLK
clock => out_left1_y[6]~reg0.CLK
clock => out_left1_y[7]~reg0.CLK
clock => out_left1_y[8]~reg0.CLK
clock => out_left1_y[9]~reg0.CLK
clock => out_left1_y[10]~reg0.CLK
clock => out_left1_y[11]~reg0.CLK
clock => out_left1_x[0]~reg0.CLK
clock => out_left1_x[1]~reg0.CLK
clock => out_left1_x[2]~reg0.CLK
clock => out_left1_x[3]~reg0.CLK
clock => out_left1_x[4]~reg0.CLK
clock => out_left1_x[5]~reg0.CLK
clock => out_left1_x[6]~reg0.CLK
clock => out_left1_x[7]~reg0.CLK
clock => out_left1_x[8]~reg0.CLK
clock => out_left1_x[9]~reg0.CLK
clock => out_left1_x[10]~reg0.CLK
clock => out_left1_x[11]~reg0.CLK
clock => out_height[0]~reg0.CLK
clock => out_height[1]~reg0.CLK
clock => out_height[2]~reg0.CLK
clock => out_height[3]~reg0.CLK
clock => out_height[4]~reg0.CLK
clock => out_height[5]~reg0.CLK
clock => out_height[6]~reg0.CLK
clock => out_height[7]~reg0.CLK
clock => out_height[8]~reg0.CLK
clock => out_height[9]~reg0.CLK
clock => out_height[10]~reg0.CLK
clock => out_height[11]~reg0.CLK
clock => out_width[0]~reg0.CLK
clock => out_width[1]~reg0.CLK
clock => out_width[2]~reg0.CLK
clock => out_width[3]~reg0.CLK
clock => out_width[4]~reg0.CLK
clock => out_width[5]~reg0.CLK
clock => out_width[6]~reg0.CLK
clock => out_width[7]~reg0.CLK
clock => out_width[8]~reg0.CLK
clock => out_width[9]~reg0.CLK
clock => out_width[10]~reg0.CLK
clock => out_width[11]~reg0.CLK
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_y[8]~reg0.CLK
clock => out_y[9]~reg0.CLK
clock => out_y[10]~reg0.CLK
clock => out_y[11]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
clock => out_x[9]~reg0.CLK
clock => out_x[10]~reg0.CLK
clock => out_x[11]~reg0.CLK
clock => bottom2_y[0].CLK
clock => bottom2_y[1].CLK
clock => bottom2_y[2].CLK
clock => bottom2_y[3].CLK
clock => bottom2_y[4].CLK
clock => bottom2_y[5].CLK
clock => bottom2_y[6].CLK
clock => bottom2_y[7].CLK
clock => bottom2_y[8].CLK
clock => bottom2_y[9].CLK
clock => bottom2_y[10].CLK
clock => bottom2_y[11].CLK
clock => bottom2_x[0].CLK
clock => bottom2_x[1].CLK
clock => bottom2_x[2].CLK
clock => bottom2_x[3].CLK
clock => bottom2_x[4].CLK
clock => bottom2_x[5].CLK
clock => bottom2_x[6].CLK
clock => bottom2_x[7].CLK
clock => bottom2_x[8].CLK
clock => bottom2_x[9].CLK
clock => bottom2_x[10].CLK
clock => bottom2_x[11].CLK
clock => bottom2[0].CLK
clock => bottom2[1].CLK
clock => bottom2[2].CLK
clock => bottom2[3].CLK
clock => bottom2[4].CLK
clock => bottom2[5].CLK
clock => bottom2[6].CLK
clock => bottom2[7].CLK
clock => bottom2[8].CLK
clock => bottom2[9].CLK
clock => bottom2[10].CLK
clock => bottom2[11].CLK
clock => right2_y[0].CLK
clock => right2_y[1].CLK
clock => right2_y[2].CLK
clock => right2_y[3].CLK
clock => right2_y[4].CLK
clock => right2_y[5].CLK
clock => right2_y[6].CLK
clock => right2_y[7].CLK
clock => right2_y[8].CLK
clock => right2_y[9].CLK
clock => right2_y[10].CLK
clock => right2_y[11].CLK
clock => right2_x[0].CLK
clock => right2_x[1].CLK
clock => right2_x[2].CLK
clock => right2_x[3].CLK
clock => right2_x[4].CLK
clock => right2_x[5].CLK
clock => right2_x[6].CLK
clock => right2_x[7].CLK
clock => right2_x[8].CLK
clock => right2_x[9].CLK
clock => right2_x[10].CLK
clock => right2_x[11].CLK
clock => right2[0].CLK
clock => right2[1].CLK
clock => right2[2].CLK
clock => right2[3].CLK
clock => right2[4].CLK
clock => right2[5].CLK
clock => right2[6].CLK
clock => right2[7].CLK
clock => right2[8].CLK
clock => right2[9].CLK
clock => right2[10].CLK
clock => right2[11].CLK
clock => top2_y[0].CLK
clock => top2_y[1].CLK
clock => top2_y[2].CLK
clock => top2_y[3].CLK
clock => top2_y[4].CLK
clock => top2_y[5].CLK
clock => top2_y[6].CLK
clock => top2_y[7].CLK
clock => top2_y[8].CLK
clock => top2_y[9].CLK
clock => top2_y[10].CLK
clock => top2_y[11].CLK
clock => top2_x[0].CLK
clock => top2_x[1].CLK
clock => top2_x[2].CLK
clock => top2_x[3].CLK
clock => top2_x[4].CLK
clock => top2_x[5].CLK
clock => top2_x[6].CLK
clock => top2_x[7].CLK
clock => top2_x[8].CLK
clock => top2_x[9].CLK
clock => top2_x[10].CLK
clock => top2_x[11].CLK
clock => top2[0].CLK
clock => top2[1].CLK
clock => top2[2].CLK
clock => top2[3].CLK
clock => top2[4].CLK
clock => top2[5].CLK
clock => top2[6].CLK
clock => top2[7].CLK
clock => top2[8].CLK
clock => top2[9].CLK
clock => top2[10].CLK
clock => top2[11].CLK
clock => left2_y[0].CLK
clock => left2_y[1].CLK
clock => left2_y[2].CLK
clock => left2_y[3].CLK
clock => left2_y[4].CLK
clock => left2_y[5].CLK
clock => left2_y[6].CLK
clock => left2_y[7].CLK
clock => left2_y[8].CLK
clock => left2_y[9].CLK
clock => left2_y[10].CLK
clock => left2_y[11].CLK
clock => left2_x[0].CLK
clock => left2_x[1].CLK
clock => left2_x[2].CLK
clock => left2_x[3].CLK
clock => left2_x[4].CLK
clock => left2_x[5].CLK
clock => left2_x[6].CLK
clock => left2_x[7].CLK
clock => left2_x[8].CLK
clock => left2_x[9].CLK
clock => left2_x[10].CLK
clock => left2_x[11].CLK
clock => left2[0].CLK
clock => left2[1].CLK
clock => left2[2].CLK
clock => left2[3].CLK
clock => left2[4].CLK
clock => left2[5].CLK
clock => left2[6].CLK
clock => left2[7].CLK
clock => left2[8].CLK
clock => left2[9].CLK
clock => left2[10].CLK
clock => left2[11].CLK
clock => bottom1_y[0].CLK
clock => bottom1_y[1].CLK
clock => bottom1_y[2].CLK
clock => bottom1_y[3].CLK
clock => bottom1_y[4].CLK
clock => bottom1_y[5].CLK
clock => bottom1_y[6].CLK
clock => bottom1_y[7].CLK
clock => bottom1_y[8].CLK
clock => bottom1_y[9].CLK
clock => bottom1_y[10].CLK
clock => bottom1_y[11].CLK
clock => bottom1_x[0].CLK
clock => bottom1_x[1].CLK
clock => bottom1_x[2].CLK
clock => bottom1_x[3].CLK
clock => bottom1_x[4].CLK
clock => bottom1_x[5].CLK
clock => bottom1_x[6].CLK
clock => bottom1_x[7].CLK
clock => bottom1_x[8].CLK
clock => bottom1_x[9].CLK
clock => bottom1_x[10].CLK
clock => bottom1_x[11].CLK
clock => bottom1[0].CLK
clock => bottom1[1].CLK
clock => bottom1[2].CLK
clock => bottom1[3].CLK
clock => bottom1[4].CLK
clock => bottom1[5].CLK
clock => bottom1[6].CLK
clock => bottom1[7].CLK
clock => bottom1[8].CLK
clock => bottom1[9].CLK
clock => bottom1[10].CLK
clock => bottom1[11].CLK
clock => right1_y[0].CLK
clock => right1_y[1].CLK
clock => right1_y[2].CLK
clock => right1_y[3].CLK
clock => right1_y[4].CLK
clock => right1_y[5].CLK
clock => right1_y[6].CLK
clock => right1_y[7].CLK
clock => right1_y[8].CLK
clock => right1_y[9].CLK
clock => right1_y[10].CLK
clock => right1_y[11].CLK
clock => right1_x[0].CLK
clock => right1_x[1].CLK
clock => right1_x[2].CLK
clock => right1_x[3].CLK
clock => right1_x[4].CLK
clock => right1_x[5].CLK
clock => right1_x[6].CLK
clock => right1_x[7].CLK
clock => right1_x[8].CLK
clock => right1_x[9].CLK
clock => right1_x[10].CLK
clock => right1_x[11].CLK
clock => right1[0].CLK
clock => right1[1].CLK
clock => right1[2].CLK
clock => right1[3].CLK
clock => right1[4].CLK
clock => right1[5].CLK
clock => right1[6].CLK
clock => right1[7].CLK
clock => right1[8].CLK
clock => right1[9].CLK
clock => right1[10].CLK
clock => right1[11].CLK
clock => top1_y[0].CLK
clock => top1_y[1].CLK
clock => top1_y[2].CLK
clock => top1_y[3].CLK
clock => top1_y[4].CLK
clock => top1_y[5].CLK
clock => top1_y[6].CLK
clock => top1_y[7].CLK
clock => top1_y[8].CLK
clock => top1_y[9].CLK
clock => top1_y[10].CLK
clock => top1_y[11].CLK
clock => top1_x[0].CLK
clock => top1_x[1].CLK
clock => top1_x[2].CLK
clock => top1_x[3].CLK
clock => top1_x[4].CLK
clock => top1_x[5].CLK
clock => top1_x[6].CLK
clock => top1_x[7].CLK
clock => top1_x[8].CLK
clock => top1_x[9].CLK
clock => top1_x[10].CLK
clock => top1_x[11].CLK
clock => top1[0].CLK
clock => top1[1].CLK
clock => top1[2].CLK
clock => top1[3].CLK
clock => top1[4].CLK
clock => top1[5].CLK
clock => top1[6].CLK
clock => top1[7].CLK
clock => top1[8].CLK
clock => top1[9].CLK
clock => top1[10].CLK
clock => top1[11].CLK
clock => left1_y[0].CLK
clock => left1_y[1].CLK
clock => left1_y[2].CLK
clock => left1_y[3].CLK
clock => left1_y[4].CLK
clock => left1_y[5].CLK
clock => left1_y[6].CLK
clock => left1_y[7].CLK
clock => left1_y[8].CLK
clock => left1_y[9].CLK
clock => left1_y[10].CLK
clock => left1_y[11].CLK
clock => left1_x[0].CLK
clock => left1_x[1].CLK
clock => left1_x[2].CLK
clock => left1_x[3].CLK
clock => left1_x[4].CLK
clock => left1_x[5].CLK
clock => left1_x[6].CLK
clock => left1_x[7].CLK
clock => left1_x[8].CLK
clock => left1_x[9].CLK
clock => left1_x[10].CLK
clock => left1_x[11].CLK
clock => left1[0].CLK
clock => left1[1].CLK
clock => left1[2].CLK
clock => left1[3].CLK
clock => left1[4].CLK
clock => left1[5].CLK
clock => left1[6].CLK
clock => left1[7].CLK
clock => left1[8].CLK
clock => left1[9].CLK
clock => left1[10].CLK
clock => left1[11].CLK
clock => bottom[0].CLK
clock => bottom[1].CLK
clock => bottom[2].CLK
clock => bottom[3].CLK
clock => bottom[4].CLK
clock => bottom[5].CLK
clock => bottom[6].CLK
clock => bottom[7].CLK
clock => bottom[8].CLK
clock => bottom[9].CLK
clock => bottom[10].CLK
clock => bottom[11].CLK
clock => right[0].CLK
clock => right[1].CLK
clock => right[2].CLK
clock => right[3].CLK
clock => right[4].CLK
clock => right[5].CLK
clock => right[6].CLK
clock => right[7].CLK
clock => right[8].CLK
clock => right[9].CLK
clock => right[10].CLK
clock => right[11].CLK
clock => top[0].CLK
clock => top[1].CLK
clock => top[2].CLK
clock => top[3].CLK
clock => top[4].CLK
clock => top[5].CLK
clock => top[6].CLK
clock => top[7].CLK
clock => top[8].CLK
clock => top[9].CLK
clock => top[10].CLK
clock => top[11].CLK
clock => left[0].CLK
clock => left[1].CLK
clock => left[2].CLK
clock => left[3].CLK
clock => left[4].CLK
clock => left[5].CLK
clock => left[6].CLK
clock => left[7].CLK
clock => left[8].CLK
clock => left[9].CLK
clock => left[10].CLK
clock => left[11].CLK
clock => y_cm[0].CLK
clock => y_cm[1].CLK
clock => y_cm[2].CLK
clock => y_cm[3].CLK
clock => y_cm[4].CLK
clock => y_cm[5].CLK
clock => y_cm[6].CLK
clock => y_cm[7].CLK
clock => y_cm[8].CLK
clock => y_cm[9].CLK
clock => y_cm[10].CLK
clock => y_cm[11].CLK
clock => x_cm[0].CLK
clock => x_cm[1].CLK
clock => x_cm[2].CLK
clock => x_cm[3].CLK
clock => x_cm[4].CLK
clock => x_cm[5].CLK
clock => x_cm[6].CLK
clock => x_cm[7].CLK
clock => x_cm[8].CLK
clock => x_cm[9].CLK
clock => x_cm[10].CLK
clock => x_cm[11].CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => size[6].CLK
clock => size[7].CLK
clock => size[8].CLK
clock => size[9].CLK
clock => size[10].CLK
clock => size[11].CLK
clock => size[12].CLK
clock => size[13].CLK
clock => size[14].CLK
clock => size[15].CLK
clock => size[16].CLK
clock => size[17].CLK
clock => size[18].CLK
clock => size[19].CLK
clock => size[20].CLK
clock => size[21].CLK
clock => size[22].CLK
clock => size[23].CLK
clock => size[24].CLK
clock => size[25].CLK
clock => size[26].CLK
clock => size[27].CLK
clock => size[28].CLK
clock => size[29].CLK
clock => size[30].CLK
clock => size[31].CLK
clock => write_sw.CLK
clock => write.CLK
clock => move.CLK
clock => done.CLK
reset_n => write_sw.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => size.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => x_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => y_cm.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => left.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => top.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => right.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => bottom.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_x.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => left1_y.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_x.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => top1_y.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_x.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => right1_y.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_x.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => bottom1_y.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_x.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => left2_y.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_x.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => top2_y.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_x.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => right2_y.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_x.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => bottom2_y.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_x.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_y.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_width.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_height.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_x.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left1_y.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_x.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_left2_y.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_x.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top1_y.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_x.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_top2_y.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_x.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right1_y.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_x.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_right2_y.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_x.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom1_y.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_x.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
reset_n => out_bottom2_y.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => size.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => x_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => y_cm.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => left.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => top.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => right.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
enable => bottom.OUTPUTSELECT
width[0] => Add6.IN24
width[0] => right.DATAA
width[0] => right.DATAB
width[0] => right.DATAA
width[1] => Add6.IN23
width[1] => right.DATAA
width[1] => right.DATAB
width[1] => right.DATAA
width[2] => Add6.IN22
width[2] => right.DATAA
width[2] => right.DATAB
width[2] => right.DATAA
width[3] => Add6.IN21
width[3] => right.DATAA
width[3] => right.DATAB
width[3] => right.DATAA
width[4] => Add6.IN20
width[4] => right.DATAA
width[4] => right.DATAB
width[4] => right.DATAA
width[5] => Add6.IN19
width[5] => right.DATAA
width[5] => right.DATAB
width[5] => right.DATAA
width[6] => Add6.IN18
width[6] => right.DATAA
width[6] => right.DATAB
width[6] => right.DATAA
width[7] => Add6.IN17
width[7] => right.DATAA
width[7] => right.DATAB
width[7] => right.DATAA
width[8] => Add6.IN16
width[8] => right.DATAA
width[8] => right.DATAB
width[8] => right.DATAA
width[9] => Add6.IN15
width[9] => right.DATAA
width[9] => right.DATAB
width[9] => right.DATAA
width[10] => Add6.IN14
width[10] => right.DATAA
width[10] => right.DATAB
width[10] => right.DATAA
width[11] => Add6.IN13
width[11] => right.DATAA
width[11] => right.DATAB
width[11] => right.DATAA
height[0] => Add9.IN24
height[0] => bottom.DATAA
height[0] => bottom.DATAB
height[0] => bottom.DATAA
height[1] => Add9.IN23
height[1] => bottom.DATAA
height[1] => bottom.DATAB
height[1] => bottom.DATAA
height[2] => Add9.IN22
height[2] => bottom.DATAA
height[2] => bottom.DATAB
height[2] => bottom.DATAA
height[3] => Add9.IN21
height[3] => bottom.DATAA
height[3] => bottom.DATAB
height[3] => bottom.DATAA
height[4] => Add9.IN20
height[4] => bottom.DATAA
height[4] => bottom.DATAB
height[4] => bottom.DATAA
height[5] => Add9.IN19
height[5] => bottom.DATAA
height[5] => bottom.DATAB
height[5] => bottom.DATAA
height[6] => Add9.IN18
height[6] => bottom.DATAA
height[6] => bottom.DATAB
height[6] => bottom.DATAA
height[7] => Add9.IN17
height[7] => bottom.DATAA
height[7] => bottom.DATAB
height[7] => bottom.DATAA
height[8] => Add9.IN16
height[8] => bottom.DATAA
height[8] => bottom.DATAB
height[8] => bottom.DATAA
height[9] => Add9.IN15
height[9] => bottom.DATAA
height[9] => bottom.DATAB
height[9] => bottom.DATAA
height[10] => Add9.IN14
height[10] => bottom.DATAA
height[10] => bottom.DATAB
height[10] => bottom.DATAA
height[11] => Add9.IN13
height[11] => bottom.DATAA
height[11] => bottom.DATAB
height[11] => bottom.DATAA
sw_write => write.DATAIN
sw_write => always0.IN1
sw_x[0] => Add3.IN12
sw_x[0] => left.DATAB
sw_x[1] => Add3.IN11
sw_x[1] => left.DATAB
sw_x[2] => Add3.IN10
sw_x[2] => left.DATAB
sw_x[3] => Add3.IN9
sw_x[3] => left.DATAB
sw_x[4] => Add3.IN8
sw_x[4] => left.DATAB
sw_x[5] => Add3.IN7
sw_x[5] => left.DATAB
sw_x[6] => Add3.IN6
sw_x[6] => left.DATAB
sw_x[7] => Add3.IN5
sw_x[7] => left.DATAB
sw_x[8] => Add3.IN4
sw_x[8] => left.DATAB
sw_x[9] => Add3.IN3
sw_x[9] => left.DATAB
sw_x[10] => Add3.IN2
sw_x[10] => left.DATAB
sw_x[11] => Add3.IN1
sw_x[11] => left.DATAB
sw_y[0] => Add4.IN12
sw_y[0] => top.DATAB
sw_y[1] => Add4.IN11
sw_y[1] => top.DATAB
sw_y[2] => Add4.IN10
sw_y[2] => top.DATAB
sw_y[3] => Add4.IN9
sw_y[3] => top.DATAB
sw_y[4] => Add4.IN8
sw_y[4] => top.DATAB
sw_y[5] => Add4.IN7
sw_y[5] => top.DATAB
sw_y[6] => Add4.IN6
sw_y[6] => top.DATAB
sw_y[7] => Add4.IN5
sw_y[7] => top.DATAB
sw_y[8] => Add4.IN4
sw_y[8] => top.DATAB
sw_y[9] => Add4.IN3
sw_y[9] => top.DATAB
sw_y[10] => Add4.IN2
sw_y[10] => top.DATAB
sw_y[11] => Add4.IN1
sw_y[11] => top.DATAB
sw_width[0] => Add3.IN24
sw_width[1] => Add3.IN23
sw_width[1] => LessThan2.IN12
sw_width[1] => Add7.IN12
sw_width[1] => Add6.IN12
sw_width[1] => Add5.IN12
sw_width[2] => Add3.IN22
sw_width[2] => LessThan2.IN11
sw_width[2] => Add7.IN11
sw_width[2] => Add6.IN11
sw_width[2] => Add5.IN11
sw_width[3] => Add3.IN21
sw_width[3] => LessThan2.IN10
sw_width[3] => Add7.IN10
sw_width[3] => Add6.IN10
sw_width[3] => Add5.IN10
sw_width[4] => Add3.IN20
sw_width[4] => LessThan2.IN9
sw_width[4] => Add7.IN9
sw_width[4] => Add6.IN9
sw_width[4] => Add5.IN9
sw_width[5] => Add3.IN19
sw_width[5] => LessThan2.IN8
sw_width[5] => Add7.IN8
sw_width[5] => Add6.IN8
sw_width[5] => Add5.IN8
sw_width[6] => Add3.IN18
sw_width[6] => LessThan2.IN7
sw_width[6] => Add7.IN7
sw_width[6] => Add6.IN7
sw_width[6] => Add5.IN7
sw_width[7] => Add3.IN17
sw_width[7] => LessThan2.IN6
sw_width[7] => Add7.IN6
sw_width[7] => Add6.IN6
sw_width[7] => Add5.IN6
sw_width[8] => Add3.IN16
sw_width[8] => LessThan2.IN5
sw_width[8] => Add7.IN5
sw_width[8] => Add6.IN5
sw_width[8] => Add5.IN5
sw_width[9] => Add3.IN15
sw_width[9] => LessThan2.IN4
sw_width[9] => Add7.IN4
sw_width[9] => Add6.IN4
sw_width[9] => Add5.IN4
sw_width[10] => Add3.IN14
sw_width[10] => LessThan2.IN3
sw_width[10] => Add7.IN3
sw_width[10] => Add6.IN3
sw_width[10] => Add5.IN3
sw_width[11] => Add3.IN13
sw_width[11] => LessThan2.IN2
sw_width[11] => Add7.IN2
sw_width[11] => Add6.IN2
sw_width[11] => Add5.IN2
sw_height[0] => Add4.IN24
sw_height[1] => Add4.IN23
sw_height[1] => LessThan6.IN12
sw_height[1] => Add10.IN12
sw_height[1] => Add9.IN12
sw_height[1] => Add8.IN12
sw_height[2] => Add4.IN22
sw_height[2] => LessThan6.IN11
sw_height[2] => Add10.IN11
sw_height[2] => Add9.IN11
sw_height[2] => Add8.IN11
sw_height[3] => Add4.IN21
sw_height[3] => LessThan6.IN10
sw_height[3] => Add10.IN10
sw_height[3] => Add9.IN10
sw_height[3] => Add8.IN10
sw_height[4] => Add4.IN20
sw_height[4] => LessThan6.IN9
sw_height[4] => Add10.IN9
sw_height[4] => Add9.IN9
sw_height[4] => Add8.IN9
sw_height[5] => Add4.IN19
sw_height[5] => LessThan6.IN8
sw_height[5] => Add10.IN8
sw_height[5] => Add9.IN8
sw_height[5] => Add8.IN8
sw_height[6] => Add4.IN18
sw_height[6] => LessThan6.IN7
sw_height[6] => Add10.IN7
sw_height[6] => Add9.IN7
sw_height[6] => Add8.IN7
sw_height[7] => Add4.IN17
sw_height[7] => LessThan6.IN6
sw_height[7] => Add10.IN6
sw_height[7] => Add9.IN6
sw_height[7] => Add8.IN6
sw_height[8] => Add4.IN16
sw_height[8] => LessThan6.IN5
sw_height[8] => Add10.IN5
sw_height[8] => Add9.IN5
sw_height[8] => Add8.IN5
sw_height[9] => Add4.IN15
sw_height[9] => LessThan6.IN4
sw_height[9] => Add10.IN4
sw_height[9] => Add9.IN4
sw_height[9] => Add8.IN4
sw_height[10] => Add4.IN14
sw_height[10] => LessThan6.IN3
sw_height[10] => Add10.IN3
sw_height[10] => Add9.IN3
sw_height[10] => Add8.IN3
sw_height[11] => Add4.IN13
sw_height[11] => LessThan6.IN2
sw_height[11] => Add10.IN2
sw_height[11] => Add9.IN2
sw_height[11] => Add8.IN2
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => size.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_x.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => left1_y.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_x.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => top1_y.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_x.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => right1_y.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_x.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => bottom1_y.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_x.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => left2_y.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_x.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => top2_y.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_x.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => right2_y.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_x.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_write => bottom2_y.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => size.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_x.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => left1_y.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_x.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => top1_y.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_x.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => right1_y.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_x.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => bottom1_y.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_x.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => left2_y.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_x.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => top2_y.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_x.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => right2_y.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_x.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_pixel => bottom2_y.OUTPUTSELECT
in_x[0] => LessThan8.IN12
in_x[0] => LessThan9.IN12
in_x[0] => LessThan12.IN12
in_x[0] => left1.DATAB
in_x[0] => left1_x.DATAB
in_x[0] => top1_x.DATAB
in_x[0] => LessThan14.IN12
in_x[0] => right1.DATAB
in_x[0] => right1_x.DATAB
in_x[0] => bottom1_x.DATAB
in_x[0] => LessThan16.IN12
in_x[0] => left2.DATAB
in_x[0] => left2_x.DATAB
in_x[0] => top2_x.DATAB
in_x[0] => LessThan18.IN12
in_x[0] => right2.DATAB
in_x[0] => right2_x.DATAB
in_x[0] => bottom2_x.DATAB
in_x[1] => LessThan8.IN11
in_x[1] => LessThan9.IN11
in_x[1] => LessThan12.IN11
in_x[1] => left1.DATAB
in_x[1] => left1_x.DATAB
in_x[1] => top1_x.DATAB
in_x[1] => LessThan14.IN11
in_x[1] => right1.DATAB
in_x[1] => right1_x.DATAB
in_x[1] => bottom1_x.DATAB
in_x[1] => LessThan16.IN11
in_x[1] => left2.DATAB
in_x[1] => left2_x.DATAB
in_x[1] => top2_x.DATAB
in_x[1] => LessThan18.IN11
in_x[1] => right2.DATAB
in_x[1] => right2_x.DATAB
in_x[1] => bottom2_x.DATAB
in_x[2] => LessThan8.IN10
in_x[2] => LessThan9.IN10
in_x[2] => LessThan12.IN10
in_x[2] => left1.DATAB
in_x[2] => left1_x.DATAB
in_x[2] => top1_x.DATAB
in_x[2] => LessThan14.IN10
in_x[2] => right1.DATAB
in_x[2] => right1_x.DATAB
in_x[2] => bottom1_x.DATAB
in_x[2] => LessThan16.IN10
in_x[2] => left2.DATAB
in_x[2] => left2_x.DATAB
in_x[2] => top2_x.DATAB
in_x[2] => LessThan18.IN10
in_x[2] => right2.DATAB
in_x[2] => right2_x.DATAB
in_x[2] => bottom2_x.DATAB
in_x[3] => LessThan8.IN9
in_x[3] => LessThan9.IN9
in_x[3] => LessThan12.IN9
in_x[3] => left1.DATAB
in_x[3] => left1_x.DATAB
in_x[3] => top1_x.DATAB
in_x[3] => LessThan14.IN9
in_x[3] => right1.DATAB
in_x[3] => right1_x.DATAB
in_x[3] => bottom1_x.DATAB
in_x[3] => LessThan16.IN9
in_x[3] => left2.DATAB
in_x[3] => left2_x.DATAB
in_x[3] => top2_x.DATAB
in_x[3] => LessThan18.IN9
in_x[3] => right2.DATAB
in_x[3] => right2_x.DATAB
in_x[3] => bottom2_x.DATAB
in_x[4] => LessThan8.IN8
in_x[4] => LessThan9.IN8
in_x[4] => LessThan12.IN8
in_x[4] => left1.DATAB
in_x[4] => left1_x.DATAB
in_x[4] => top1_x.DATAB
in_x[4] => LessThan14.IN8
in_x[4] => right1.DATAB
in_x[4] => right1_x.DATAB
in_x[4] => bottom1_x.DATAB
in_x[4] => LessThan16.IN8
in_x[4] => left2.DATAB
in_x[4] => left2_x.DATAB
in_x[4] => top2_x.DATAB
in_x[4] => LessThan18.IN8
in_x[4] => right2.DATAB
in_x[4] => right2_x.DATAB
in_x[4] => bottom2_x.DATAB
in_x[5] => LessThan8.IN7
in_x[5] => LessThan9.IN7
in_x[5] => LessThan12.IN7
in_x[5] => left1.DATAB
in_x[5] => left1_x.DATAB
in_x[5] => top1_x.DATAB
in_x[5] => LessThan14.IN7
in_x[5] => right1.DATAB
in_x[5] => right1_x.DATAB
in_x[5] => bottom1_x.DATAB
in_x[5] => LessThan16.IN7
in_x[5] => left2.DATAB
in_x[5] => left2_x.DATAB
in_x[5] => top2_x.DATAB
in_x[5] => LessThan18.IN7
in_x[5] => right2.DATAB
in_x[5] => right2_x.DATAB
in_x[5] => bottom2_x.DATAB
in_x[6] => LessThan8.IN6
in_x[6] => LessThan9.IN6
in_x[6] => LessThan12.IN6
in_x[6] => left1.DATAB
in_x[6] => left1_x.DATAB
in_x[6] => top1_x.DATAB
in_x[6] => LessThan14.IN6
in_x[6] => right1.DATAB
in_x[6] => right1_x.DATAB
in_x[6] => bottom1_x.DATAB
in_x[6] => LessThan16.IN6
in_x[6] => left2.DATAB
in_x[6] => left2_x.DATAB
in_x[6] => top2_x.DATAB
in_x[6] => LessThan18.IN6
in_x[6] => right2.DATAB
in_x[6] => right2_x.DATAB
in_x[6] => bottom2_x.DATAB
in_x[7] => LessThan8.IN5
in_x[7] => LessThan9.IN5
in_x[7] => LessThan12.IN5
in_x[7] => left1.DATAB
in_x[7] => left1_x.DATAB
in_x[7] => top1_x.DATAB
in_x[7] => LessThan14.IN5
in_x[7] => right1.DATAB
in_x[7] => right1_x.DATAB
in_x[7] => bottom1_x.DATAB
in_x[7] => LessThan16.IN5
in_x[7] => left2.DATAB
in_x[7] => left2_x.DATAB
in_x[7] => top2_x.DATAB
in_x[7] => LessThan18.IN5
in_x[7] => right2.DATAB
in_x[7] => right2_x.DATAB
in_x[7] => bottom2_x.DATAB
in_x[8] => LessThan8.IN4
in_x[8] => LessThan9.IN4
in_x[8] => LessThan12.IN4
in_x[8] => left1.DATAB
in_x[8] => left1_x.DATAB
in_x[8] => top1_x.DATAB
in_x[8] => LessThan14.IN4
in_x[8] => right1.DATAB
in_x[8] => right1_x.DATAB
in_x[8] => bottom1_x.DATAB
in_x[8] => LessThan16.IN4
in_x[8] => left2.DATAB
in_x[8] => left2_x.DATAB
in_x[8] => top2_x.DATAB
in_x[8] => LessThan18.IN4
in_x[8] => right2.DATAB
in_x[8] => right2_x.DATAB
in_x[8] => bottom2_x.DATAB
in_x[9] => LessThan8.IN3
in_x[9] => LessThan9.IN3
in_x[9] => LessThan12.IN3
in_x[9] => left1.DATAB
in_x[9] => left1_x.DATAB
in_x[9] => top1_x.DATAB
in_x[9] => LessThan14.IN3
in_x[9] => right1.DATAB
in_x[9] => right1_x.DATAB
in_x[9] => bottom1_x.DATAB
in_x[9] => LessThan16.IN3
in_x[9] => left2.DATAB
in_x[9] => left2_x.DATAB
in_x[9] => top2_x.DATAB
in_x[9] => LessThan18.IN3
in_x[9] => right2.DATAB
in_x[9] => right2_x.DATAB
in_x[9] => bottom2_x.DATAB
in_x[10] => LessThan8.IN2
in_x[10] => LessThan9.IN2
in_x[10] => LessThan12.IN2
in_x[10] => left1.DATAB
in_x[10] => left1_x.DATAB
in_x[10] => top1_x.DATAB
in_x[10] => LessThan14.IN2
in_x[10] => right1.DATAB
in_x[10] => right1_x.DATAB
in_x[10] => bottom1_x.DATAB
in_x[10] => LessThan16.IN2
in_x[10] => left2.DATAB
in_x[10] => left2_x.DATAB
in_x[10] => top2_x.DATAB
in_x[10] => LessThan18.IN2
in_x[10] => right2.DATAB
in_x[10] => right2_x.DATAB
in_x[10] => bottom2_x.DATAB
in_x[11] => LessThan8.IN1
in_x[11] => LessThan9.IN1
in_x[11] => LessThan12.IN1
in_x[11] => left1.DATAB
in_x[11] => left1_x.DATAB
in_x[11] => top1_x.DATAB
in_x[11] => LessThan14.IN1
in_x[11] => right1.DATAB
in_x[11] => right1_x.DATAB
in_x[11] => bottom1_x.DATAB
in_x[11] => LessThan16.IN1
in_x[11] => left2.DATAB
in_x[11] => left2_x.DATAB
in_x[11] => top2_x.DATAB
in_x[11] => LessThan18.IN1
in_x[11] => right2.DATAB
in_x[11] => right2_x.DATAB
in_x[11] => bottom2_x.DATAB
in_y[0] => LessThan10.IN12
in_y[0] => LessThan11.IN12
in_y[0] => left1_y.DATAB
in_y[0] => LessThan13.IN12
in_y[0] => top1.DATAB
in_y[0] => top1_y.DATAB
in_y[0] => right1_y.DATAB
in_y[0] => LessThan15.IN12
in_y[0] => bottom1.DATAB
in_y[0] => bottom1_y.DATAB
in_y[0] => left2_y.DATAB
in_y[0] => LessThan17.IN12
in_y[0] => top2.DATAB
in_y[0] => top2_y.DATAB
in_y[0] => right2_y.DATAB
in_y[0] => LessThan19.IN12
in_y[0] => bottom2.DATAB
in_y[0] => bottom2_y.DATAB
in_y[1] => LessThan10.IN11
in_y[1] => LessThan11.IN11
in_y[1] => left1_y.DATAB
in_y[1] => LessThan13.IN11
in_y[1] => top1.DATAB
in_y[1] => top1_y.DATAB
in_y[1] => right1_y.DATAB
in_y[1] => LessThan15.IN11
in_y[1] => bottom1.DATAB
in_y[1] => bottom1_y.DATAB
in_y[1] => left2_y.DATAB
in_y[1] => LessThan17.IN11
in_y[1] => top2.DATAB
in_y[1] => top2_y.DATAB
in_y[1] => right2_y.DATAB
in_y[1] => LessThan19.IN11
in_y[1] => bottom2.DATAB
in_y[1] => bottom2_y.DATAB
in_y[2] => LessThan10.IN10
in_y[2] => LessThan11.IN10
in_y[2] => left1_y.DATAB
in_y[2] => LessThan13.IN10
in_y[2] => top1.DATAB
in_y[2] => top1_y.DATAB
in_y[2] => right1_y.DATAB
in_y[2] => LessThan15.IN10
in_y[2] => bottom1.DATAB
in_y[2] => bottom1_y.DATAB
in_y[2] => left2_y.DATAB
in_y[2] => LessThan17.IN10
in_y[2] => top2.DATAB
in_y[2] => top2_y.DATAB
in_y[2] => right2_y.DATAB
in_y[2] => LessThan19.IN10
in_y[2] => bottom2.DATAB
in_y[2] => bottom2_y.DATAB
in_y[3] => LessThan10.IN9
in_y[3] => LessThan11.IN9
in_y[3] => left1_y.DATAB
in_y[3] => LessThan13.IN9
in_y[3] => top1.DATAB
in_y[3] => top1_y.DATAB
in_y[3] => right1_y.DATAB
in_y[3] => LessThan15.IN9
in_y[3] => bottom1.DATAB
in_y[3] => bottom1_y.DATAB
in_y[3] => left2_y.DATAB
in_y[3] => LessThan17.IN9
in_y[3] => top2.DATAB
in_y[3] => top2_y.DATAB
in_y[3] => right2_y.DATAB
in_y[3] => LessThan19.IN9
in_y[3] => bottom2.DATAB
in_y[3] => bottom2_y.DATAB
in_y[4] => LessThan10.IN8
in_y[4] => LessThan11.IN8
in_y[4] => left1_y.DATAB
in_y[4] => LessThan13.IN8
in_y[4] => top1.DATAB
in_y[4] => top1_y.DATAB
in_y[4] => right1_y.DATAB
in_y[4] => LessThan15.IN8
in_y[4] => bottom1.DATAB
in_y[4] => bottom1_y.DATAB
in_y[4] => left2_y.DATAB
in_y[4] => LessThan17.IN8
in_y[4] => top2.DATAB
in_y[4] => top2_y.DATAB
in_y[4] => right2_y.DATAB
in_y[4] => LessThan19.IN8
in_y[4] => bottom2.DATAB
in_y[4] => bottom2_y.DATAB
in_y[5] => LessThan10.IN7
in_y[5] => LessThan11.IN7
in_y[5] => left1_y.DATAB
in_y[5] => LessThan13.IN7
in_y[5] => top1.DATAB
in_y[5] => top1_y.DATAB
in_y[5] => right1_y.DATAB
in_y[5] => LessThan15.IN7
in_y[5] => bottom1.DATAB
in_y[5] => bottom1_y.DATAB
in_y[5] => left2_y.DATAB
in_y[5] => LessThan17.IN7
in_y[5] => top2.DATAB
in_y[5] => top2_y.DATAB
in_y[5] => right2_y.DATAB
in_y[5] => LessThan19.IN7
in_y[5] => bottom2.DATAB
in_y[5] => bottom2_y.DATAB
in_y[6] => LessThan10.IN6
in_y[6] => LessThan11.IN6
in_y[6] => left1_y.DATAB
in_y[6] => LessThan13.IN6
in_y[6] => top1.DATAB
in_y[6] => top1_y.DATAB
in_y[6] => right1_y.DATAB
in_y[6] => LessThan15.IN6
in_y[6] => bottom1.DATAB
in_y[6] => bottom1_y.DATAB
in_y[6] => left2_y.DATAB
in_y[6] => LessThan17.IN6
in_y[6] => top2.DATAB
in_y[6] => top2_y.DATAB
in_y[6] => right2_y.DATAB
in_y[6] => LessThan19.IN6
in_y[6] => bottom2.DATAB
in_y[6] => bottom2_y.DATAB
in_y[7] => LessThan10.IN5
in_y[7] => LessThan11.IN5
in_y[7] => left1_y.DATAB
in_y[7] => LessThan13.IN5
in_y[7] => top1.DATAB
in_y[7] => top1_y.DATAB
in_y[7] => right1_y.DATAB
in_y[7] => LessThan15.IN5
in_y[7] => bottom1.DATAB
in_y[7] => bottom1_y.DATAB
in_y[7] => left2_y.DATAB
in_y[7] => LessThan17.IN5
in_y[7] => top2.DATAB
in_y[7] => top2_y.DATAB
in_y[7] => right2_y.DATAB
in_y[7] => LessThan19.IN5
in_y[7] => bottom2.DATAB
in_y[7] => bottom2_y.DATAB
in_y[8] => LessThan10.IN4
in_y[8] => LessThan11.IN4
in_y[8] => left1_y.DATAB
in_y[8] => LessThan13.IN4
in_y[8] => top1.DATAB
in_y[8] => top1_y.DATAB
in_y[8] => right1_y.DATAB
in_y[8] => LessThan15.IN4
in_y[8] => bottom1.DATAB
in_y[8] => bottom1_y.DATAB
in_y[8] => left2_y.DATAB
in_y[8] => LessThan17.IN4
in_y[8] => top2.DATAB
in_y[8] => top2_y.DATAB
in_y[8] => right2_y.DATAB
in_y[8] => LessThan19.IN4
in_y[8] => bottom2.DATAB
in_y[8] => bottom2_y.DATAB
in_y[9] => LessThan10.IN3
in_y[9] => LessThan11.IN3
in_y[9] => left1_y.DATAB
in_y[9] => LessThan13.IN3
in_y[9] => top1.DATAB
in_y[9] => top1_y.DATAB
in_y[9] => right1_y.DATAB
in_y[9] => LessThan15.IN3
in_y[9] => bottom1.DATAB
in_y[9] => bottom1_y.DATAB
in_y[9] => left2_y.DATAB
in_y[9] => LessThan17.IN3
in_y[9] => top2.DATAB
in_y[9] => top2_y.DATAB
in_y[9] => right2_y.DATAB
in_y[9] => LessThan19.IN3
in_y[9] => bottom2.DATAB
in_y[9] => bottom2_y.DATAB
in_y[10] => LessThan10.IN2
in_y[10] => LessThan11.IN2
in_y[10] => left1_y.DATAB
in_y[10] => LessThan13.IN2
in_y[10] => top1.DATAB
in_y[10] => top1_y.DATAB
in_y[10] => right1_y.DATAB
in_y[10] => LessThan15.IN2
in_y[10] => bottom1.DATAB
in_y[10] => bottom1_y.DATAB
in_y[10] => left2_y.DATAB
in_y[10] => LessThan17.IN2
in_y[10] => top2.DATAB
in_y[10] => top2_y.DATAB
in_y[10] => right2_y.DATAB
in_y[10] => LessThan19.IN2
in_y[10] => bottom2.DATAB
in_y[10] => bottom2_y.DATAB
in_y[11] => LessThan10.IN1
in_y[11] => LessThan11.IN1
in_y[11] => left1_y.DATAB
in_y[11] => LessThan13.IN1
in_y[11] => top1.DATAB
in_y[11] => top1_y.DATAB
in_y[11] => right1_y.DATAB
in_y[11] => LessThan15.IN1
in_y[11] => bottom1.DATAB
in_y[11] => bottom1_y.DATAB
in_y[11] => left2_y.DATAB
in_y[11] => LessThan17.IN1
in_y[11] => top2.DATAB
in_y[11] => top2_y.DATAB
in_y[11] => right2_y.DATAB
in_y[11] => LessThan19.IN1
in_y[11] => bottom2.DATAB
in_y[11] => bottom2_y.DATAB
in_done => done.DATAIN
in_done => always5.IN1
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[9] <= out_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[10] <= out_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[11] <= out_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[8] <= out_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[9] <= out_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[10] <= out_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[11] <= out_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[0] <= out_width[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[1] <= out_width[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[2] <= out_width[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[3] <= out_width[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[4] <= out_width[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[5] <= out_width[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[6] <= out_width[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[7] <= out_width[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[8] <= out_width[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[9] <= out_width[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[10] <= out_width[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_width[11] <= out_width[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[0] <= out_height[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[1] <= out_height[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[2] <= out_height[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[3] <= out_height[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[4] <= out_height[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[5] <= out_height[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[6] <= out_height[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[7] <= out_height[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[8] <= out_height[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[9] <= out_height[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[10] <= out_height[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_height[11] <= out_height[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[0] <= out_left1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[1] <= out_left1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[2] <= out_left1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[3] <= out_left1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[4] <= out_left1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[5] <= out_left1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[6] <= out_left1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[7] <= out_left1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[8] <= out_left1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[9] <= out_left1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[10] <= out_left1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_x[11] <= out_left1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[0] <= out_left1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[1] <= out_left1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[2] <= out_left1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[3] <= out_left1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[4] <= out_left1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[5] <= out_left1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[6] <= out_left1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[7] <= out_left1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[8] <= out_left1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[9] <= out_left1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[10] <= out_left1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left1_y[11] <= out_left1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[0] <= out_left2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[1] <= out_left2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[2] <= out_left2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[3] <= out_left2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[4] <= out_left2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[5] <= out_left2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[6] <= out_left2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[7] <= out_left2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[8] <= out_left2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[9] <= out_left2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[10] <= out_left2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_x[11] <= out_left2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[0] <= out_left2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[1] <= out_left2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[2] <= out_left2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[3] <= out_left2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[4] <= out_left2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[5] <= out_left2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[6] <= out_left2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[7] <= out_left2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[8] <= out_left2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[9] <= out_left2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[10] <= out_left2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_left2_y[11] <= out_left2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[0] <= out_top1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[1] <= out_top1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[2] <= out_top1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[3] <= out_top1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[4] <= out_top1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[5] <= out_top1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[6] <= out_top1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[7] <= out_top1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[8] <= out_top1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[9] <= out_top1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[10] <= out_top1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_x[11] <= out_top1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[0] <= out_top1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[1] <= out_top1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[2] <= out_top1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[3] <= out_top1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[4] <= out_top1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[5] <= out_top1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[6] <= out_top1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[7] <= out_top1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[8] <= out_top1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[9] <= out_top1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[10] <= out_top1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top1_y[11] <= out_top1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[0] <= out_top2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[1] <= out_top2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[2] <= out_top2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[3] <= out_top2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[4] <= out_top2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[5] <= out_top2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[6] <= out_top2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[7] <= out_top2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[8] <= out_top2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[9] <= out_top2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[10] <= out_top2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_x[11] <= out_top2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[0] <= out_top2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[1] <= out_top2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[2] <= out_top2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[3] <= out_top2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[4] <= out_top2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[5] <= out_top2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[6] <= out_top2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[7] <= out_top2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[8] <= out_top2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[9] <= out_top2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[10] <= out_top2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_top2_y[11] <= out_top2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[0] <= out_right1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[1] <= out_right1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[2] <= out_right1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[3] <= out_right1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[4] <= out_right1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[5] <= out_right1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[6] <= out_right1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[7] <= out_right1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[8] <= out_right1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[9] <= out_right1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[10] <= out_right1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_x[11] <= out_right1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[0] <= out_right1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[1] <= out_right1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[2] <= out_right1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[3] <= out_right1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[4] <= out_right1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[5] <= out_right1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[6] <= out_right1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[7] <= out_right1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[8] <= out_right1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[9] <= out_right1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[10] <= out_right1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right1_y[11] <= out_right1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[0] <= out_right2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[1] <= out_right2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[2] <= out_right2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[3] <= out_right2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[4] <= out_right2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[5] <= out_right2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[6] <= out_right2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[7] <= out_right2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[8] <= out_right2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[9] <= out_right2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[10] <= out_right2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_x[11] <= out_right2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[0] <= out_right2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[1] <= out_right2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[2] <= out_right2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[3] <= out_right2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[4] <= out_right2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[5] <= out_right2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[6] <= out_right2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[7] <= out_right2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[8] <= out_right2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[9] <= out_right2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[10] <= out_right2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_right2_y[11] <= out_right2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[0] <= out_bottom1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[1] <= out_bottom1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[2] <= out_bottom1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[3] <= out_bottom1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[4] <= out_bottom1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[5] <= out_bottom1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[6] <= out_bottom1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[7] <= out_bottom1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[8] <= out_bottom1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[9] <= out_bottom1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[10] <= out_bottom1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_x[11] <= out_bottom1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[0] <= out_bottom1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[1] <= out_bottom1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[2] <= out_bottom1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[3] <= out_bottom1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[4] <= out_bottom1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[5] <= out_bottom1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[6] <= out_bottom1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[7] <= out_bottom1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[8] <= out_bottom1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[9] <= out_bottom1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[10] <= out_bottom1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom1_y[11] <= out_bottom1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[0] <= out_bottom2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[1] <= out_bottom2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[2] <= out_bottom2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[3] <= out_bottom2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[4] <= out_bottom2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[5] <= out_bottom2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[6] <= out_bottom2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[7] <= out_bottom2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[8] <= out_bottom2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[9] <= out_bottom2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[10] <= out_bottom2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_x[11] <= out_bottom2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[0] <= out_bottom2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[1] <= out_bottom2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[2] <= out_bottom2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[3] <= out_bottom2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[4] <= out_bottom2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[5] <= out_bottom2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[6] <= out_bottom2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[7] <= out_bottom2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[8] <= out_bottom2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[9] <= out_bottom2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[10] <= out_bottom2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_bottom2_y[11] <= out_bottom2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave
clk => ext_flash_s1_wait_counter[0].CLK
clk => ext_flash_s1_wait_counter[1].CLK
clk => ext_flash_s1_wait_counter[2].CLK
clk => ext_flash_s1_wait_counter[3].CLK
clk => ext_flash_s1_wait_counter[4].CLK
clk => d1_tri_state_bridge_flash_avalon_slave_end_xfer~reg0.CLK
clk => address_to_the_ext_flash[0]~reg0.CLK
clk => address_to_the_ext_flash[1]~reg0.CLK
clk => address_to_the_ext_flash[2]~reg0.CLK
clk => address_to_the_ext_flash[3]~reg0.CLK
clk => address_to_the_ext_flash[4]~reg0.CLK
clk => address_to_the_ext_flash[5]~reg0.CLK
clk => address_to_the_ext_flash[6]~reg0.CLK
clk => address_to_the_ext_flash[7]~reg0.CLK
clk => address_to_the_ext_flash[8]~reg0.CLK
clk => address_to_the_ext_flash[9]~reg0.CLK
clk => address_to_the_ext_flash[10]~reg0.CLK
clk => address_to_the_ext_flash[11]~reg0.CLK
clk => address_to_the_ext_flash[12]~reg0.CLK
clk => address_to_the_ext_flash[13]~reg0.CLK
clk => address_to_the_ext_flash[14]~reg0.CLK
clk => address_to_the_ext_flash[15]~reg0.CLK
clk => address_to_the_ext_flash[16]~reg0.CLK
clk => address_to_the_ext_flash[17]~reg0.CLK
clk => address_to_the_ext_flash[18]~reg0.CLK
clk => address_to_the_ext_flash[19]~reg0.CLK
clk => address_to_the_ext_flash[20]~reg0.CLK
clk => address_to_the_ext_flash[21]~reg0.CLK
clk => address_to_the_ext_flash[22]~reg0.CLK
clk => write_n_to_the_ext_flash~reg0.CLK
clk => read_n_to_the_ext_flash~reg0.CLK
clk => tri_state_bridge_flash_avalon_slave_reg_firsttransfer.CLK
clk => tri_state_bridge_flash_avalon_slave_arb_addend[0].CLK
clk => tri_state_bridge_flash_avalon_slave_arb_addend[1].CLK
clk => tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_ext_flash_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_tri_state_bridge_flash_data[0].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[1].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[2].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[3].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[4].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[5].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[6].CLK
clk => d1_outgoing_tri_state_bridge_flash_data[7].CLK
clk => incoming_tri_state_bridge_flash_data[0]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[1]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[2]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[3]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[4]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[5]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[6]~reg0.CLK
clk => incoming_tri_state_bridge_flash_data[7]~reg0.CLK
clk => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1.CLK
clk => tri_state_bridge_flash_avalon_slave_slavearbiterlockenable.CLK
clk => tri_state_bridge_flash_avalon_slave_arb_share_counter[0].CLK
clk => tri_state_bridge_flash_avalon_slave_arb_share_counter[1].CLK
clk => tri_state_bridge_flash_avalon_slave_arb_share_counter[2].CLK
clk => select_n_to_the_ext_flash~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => p1_address_to_the_ext_flash[2].DATAB
cpu_data_master_address_to_slave[3] => p1_address_to_the_ext_flash[3].DATAB
cpu_data_master_address_to_slave[4] => p1_address_to_the_ext_flash[4].DATAB
cpu_data_master_address_to_slave[5] => p1_address_to_the_ext_flash[5].DATAB
cpu_data_master_address_to_slave[6] => p1_address_to_the_ext_flash[6].DATAB
cpu_data_master_address_to_slave[7] => p1_address_to_the_ext_flash[7].DATAB
cpu_data_master_address_to_slave[8] => p1_address_to_the_ext_flash[8].DATAB
cpu_data_master_address_to_slave[9] => p1_address_to_the_ext_flash[9].DATAB
cpu_data_master_address_to_slave[10] => p1_address_to_the_ext_flash[10].DATAB
cpu_data_master_address_to_slave[11] => p1_address_to_the_ext_flash[11].DATAB
cpu_data_master_address_to_slave[12] => p1_address_to_the_ext_flash[12].DATAB
cpu_data_master_address_to_slave[13] => p1_address_to_the_ext_flash[13].DATAB
cpu_data_master_address_to_slave[14] => p1_address_to_the_ext_flash[14].DATAB
cpu_data_master_address_to_slave[15] => p1_address_to_the_ext_flash[15].DATAB
cpu_data_master_address_to_slave[16] => p1_address_to_the_ext_flash[16].DATAB
cpu_data_master_address_to_slave[17] => p1_address_to_the_ext_flash[17].DATAB
cpu_data_master_address_to_slave[18] => p1_address_to_the_ext_flash[18].DATAB
cpu_data_master_address_to_slave[19] => p1_address_to_the_ext_flash[19].DATAB
cpu_data_master_address_to_slave[20] => p1_address_to_the_ext_flash[20].DATAB
cpu_data_master_address_to_slave[21] => p1_address_to_the_ext_flash[21].DATAB
cpu_data_master_address_to_slave[22] => p1_address_to_the_ext_flash[22].DATAB
cpu_data_master_address_to_slave[23] => Equal0.IN1
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_ext_flash_s1.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_ext_flash_s1.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_ext_flash_s1.DATAB
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_ext_flash_s1.DATAA
cpu_data_master_dbs_address[0] => p1_address_to_the_ext_flash[0].DATAB
cpu_data_master_dbs_address[0] => Equal3.IN31
cpu_data_master_dbs_address[0] => Equal4.IN0
cpu_data_master_dbs_address[0] => Equal5.IN31
cpu_data_master_dbs_address[1] => p1_address_to_the_ext_flash[1].DATAB
cpu_data_master_dbs_address[1] => Equal3.IN30
cpu_data_master_dbs_address[1] => Equal4.IN31
cpu_data_master_dbs_address[1] => Equal5.IN0
cpu_data_master_dbs_write_8[0] => d1_outgoing_tri_state_bridge_flash_data[0].DATAIN
cpu_data_master_dbs_write_8[1] => d1_outgoing_tri_state_bridge_flash_data[1].DATAIN
cpu_data_master_dbs_write_8[2] => d1_outgoing_tri_state_bridge_flash_data[2].DATAIN
cpu_data_master_dbs_write_8[3] => d1_outgoing_tri_state_bridge_flash_data[3].DATAIN
cpu_data_master_dbs_write_8[4] => d1_outgoing_tri_state_bridge_flash_data[4].DATAIN
cpu_data_master_dbs_write_8[5] => d1_outgoing_tri_state_bridge_flash_data[5].DATAIN
cpu_data_master_dbs_write_8[6] => d1_outgoing_tri_state_bridge_flash_data[6].DATAIN
cpu_data_master_dbs_write_8[7] => d1_outgoing_tri_state_bridge_flash_data[7].DATAIN
cpu_data_master_latency_counter[0] => LessThan0.IN4
cpu_data_master_latency_counter[1] => LessThan0.IN3
cpu_data_master_read => cpu_data_master_requests_ext_flash_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_ext_flash_s1.IN1
cpu_data_master_read => ext_flash_s1_in_a_read_cycle.IN1
cpu_data_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_data_master_qualified_request_ext_flash_s1.IN1
cpu_data_master_write => cpu_data_master_requests_ext_flash_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_ext_flash_s1.IN1
cpu_data_master_write => in_a_write_cycle.IN1
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => p1_address_to_the_ext_flash[2].DATAA
cpu_instruction_master_address_to_slave[3] => p1_address_to_the_ext_flash[3].DATAA
cpu_instruction_master_address_to_slave[4] => p1_address_to_the_ext_flash[4].DATAA
cpu_instruction_master_address_to_slave[5] => p1_address_to_the_ext_flash[5].DATAA
cpu_instruction_master_address_to_slave[6] => p1_address_to_the_ext_flash[6].DATAA
cpu_instruction_master_address_to_slave[7] => p1_address_to_the_ext_flash[7].DATAA
cpu_instruction_master_address_to_slave[8] => p1_address_to_the_ext_flash[8].DATAA
cpu_instruction_master_address_to_slave[9] => p1_address_to_the_ext_flash[9].DATAA
cpu_instruction_master_address_to_slave[10] => p1_address_to_the_ext_flash[10].DATAA
cpu_instruction_master_address_to_slave[11] => p1_address_to_the_ext_flash[11].DATAA
cpu_instruction_master_address_to_slave[12] => p1_address_to_the_ext_flash[12].DATAA
cpu_instruction_master_address_to_slave[13] => p1_address_to_the_ext_flash[13].DATAA
cpu_instruction_master_address_to_slave[14] => p1_address_to_the_ext_flash[14].DATAA
cpu_instruction_master_address_to_slave[15] => p1_address_to_the_ext_flash[15].DATAA
cpu_instruction_master_address_to_slave[16] => p1_address_to_the_ext_flash[16].DATAA
cpu_instruction_master_address_to_slave[17] => p1_address_to_the_ext_flash[17].DATAA
cpu_instruction_master_address_to_slave[18] => p1_address_to_the_ext_flash[18].DATAA
cpu_instruction_master_address_to_slave[19] => p1_address_to_the_ext_flash[19].DATAA
cpu_instruction_master_address_to_slave[20] => p1_address_to_the_ext_flash[20].DATAA
cpu_instruction_master_address_to_slave[21] => p1_address_to_the_ext_flash[21].DATAA
cpu_instruction_master_address_to_slave[22] => p1_address_to_the_ext_flash[22].DATAA
cpu_instruction_master_address_to_slave[23] => Equal1.IN1
cpu_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_instruction_master_address_to_slave[25] => Equal1.IN0
cpu_instruction_master_dbs_address[0] => p1_address_to_the_ext_flash[0].DATAA
cpu_instruction_master_dbs_address[1] => p1_address_to_the_ext_flash[1].DATAA
cpu_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_instruction_master_read => cpu_instruction_master_requests_ext_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_ext_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_ext_flash_s1.IN1
cpu_instruction_master_read => ext_flash_s1_in_a_read_cycle.IN1
cpu_instruction_master_read_data_valid_clock_crossing_io_s1_shift_register => cpu_instruction_master_qualified_request_ext_flash_s1.IN1
reset_n => address_to_the_ext_flash[0]~reg0.ACLR
reset_n => address_to_the_ext_flash[1]~reg0.ACLR
reset_n => address_to_the_ext_flash[2]~reg0.ACLR
reset_n => address_to_the_ext_flash[3]~reg0.ACLR
reset_n => address_to_the_ext_flash[4]~reg0.ACLR
reset_n => address_to_the_ext_flash[5]~reg0.ACLR
reset_n => address_to_the_ext_flash[6]~reg0.ACLR
reset_n => address_to_the_ext_flash[7]~reg0.ACLR
reset_n => address_to_the_ext_flash[8]~reg0.ACLR
reset_n => address_to_the_ext_flash[9]~reg0.ACLR
reset_n => address_to_the_ext_flash[10]~reg0.ACLR
reset_n => address_to_the_ext_flash[11]~reg0.ACLR
reset_n => address_to_the_ext_flash[12]~reg0.ACLR
reset_n => address_to_the_ext_flash[13]~reg0.ACLR
reset_n => address_to_the_ext_flash[14]~reg0.ACLR
reset_n => address_to_the_ext_flash[15]~reg0.ACLR
reset_n => address_to_the_ext_flash[16]~reg0.ACLR
reset_n => address_to_the_ext_flash[17]~reg0.ACLR
reset_n => address_to_the_ext_flash[18]~reg0.ACLR
reset_n => address_to_the_ext_flash[19]~reg0.ACLR
reset_n => address_to_the_ext_flash[20]~reg0.ACLR
reset_n => address_to_the_ext_flash[21]~reg0.ACLR
reset_n => address_to_the_ext_flash[22]~reg0.ACLR
reset_n => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => d1_tri_state_bridge_flash_avalon_slave_end_xfer~reg0.PRESET
reset_n => incoming_tri_state_bridge_flash_data[0]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[1]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[2]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[3]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[4]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[5]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[6]~reg0.ACLR
reset_n => incoming_tri_state_bridge_flash_data[7]~reg0.ACLR
reset_n => read_n_to_the_ext_flash~reg0.PRESET
reset_n => select_n_to_the_ext_flash~reg0.PRESET
reset_n => write_n_to_the_ext_flash~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tri_state_bridge_flash_avalon_slave_arb_share_counter[0].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_arb_share_counter[1].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_arb_share_counter[2].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_ext_flash_s1.ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[0].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[1].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[2].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[3].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[4].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[5].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[6].ACLR
reset_n => d1_outgoing_tri_state_bridge_flash_data[7].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_ext_flash_s1.ACLR
reset_n => tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_arb_addend[0].PRESET
reset_n => tri_state_bridge_flash_avalon_slave_arb_addend[1].ACLR
reset_n => tri_state_bridge_flash_avalon_slave_reg_firsttransfer.PRESET
reset_n => ext_flash_s1_wait_counter[0].ACLR
reset_n => ext_flash_s1_wait_counter[1].ACLR
reset_n => ext_flash_s1_wait_counter[2].ACLR
reset_n => ext_flash_s1_wait_counter[3].ACLR
reset_n => ext_flash_s1_wait_counter[4].ACLR
address_to_the_ext_flash[0] <= address_to_the_ext_flash[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[1] <= address_to_the_ext_flash[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[2] <= address_to_the_ext_flash[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[3] <= address_to_the_ext_flash[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[4] <= address_to_the_ext_flash[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[5] <= address_to_the_ext_flash[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[6] <= address_to_the_ext_flash[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[7] <= address_to_the_ext_flash[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[8] <= address_to_the_ext_flash[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[9] <= address_to_the_ext_flash[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[10] <= address_to_the_ext_flash[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[11] <= address_to_the_ext_flash[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[12] <= address_to_the_ext_flash[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[13] <= address_to_the_ext_flash[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[14] <= address_to_the_ext_flash[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[15] <= address_to_the_ext_flash[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[16] <= address_to_the_ext_flash[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[17] <= address_to_the_ext_flash[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[18] <= address_to_the_ext_flash[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[19] <= address_to_the_ext_flash[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[20] <= address_to_the_ext_flash[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[21] <= address_to_the_ext_flash[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_to_the_ext_flash[22] <= address_to_the_ext_flash[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_byteenable_ext_flash_s1 <= cpu_data_master_byteenable_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_granted_ext_flash_s1 <= tri_state_bridge_flash_avalon_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_ext_flash_s1 <= cpu_data_master_qualified_request_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_ext_flash_s1 <= cpu_data_master_read_data_valid_ext_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_requests_ext_flash_s1 <= cpu_data_master_requests_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_granted_ext_flash_s1 <= tri_state_bridge_flash_avalon_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_ext_flash_s1 <= cpu_instruction_master_qualified_request_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_ext_flash_s1 <= cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_requests_ext_flash_s1 <= cpu_instruction_master_requests_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_tri_state_bridge_flash_avalon_slave_end_xfer <= d1_tri_state_bridge_flash_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_flash_s1_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[0] <= incoming_tri_state_bridge_flash_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[1] <= incoming_tri_state_bridge_flash_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[2] <= incoming_tri_state_bridge_flash_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[3] <= incoming_tri_state_bridge_flash_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[4] <= incoming_tri_state_bridge_flash_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[5] <= incoming_tri_state_bridge_flash_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[6] <= incoming_tri_state_bridge_flash_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data[7] <= incoming_tri_state_bridge_flash_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7] <= incoming_tri_state_bridge_flash_data_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_ext_flash <= read_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_ext_flash <= select_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
tri_state_bridge_flash_data[0] <> tri_state_bridge_flash_data[0]
tri_state_bridge_flash_data[1] <> tri_state_bridge_flash_data[1]
tri_state_bridge_flash_data[2] <> tri_state_bridge_flash_data[2]
tri_state_bridge_flash_data[3] <> tri_state_bridge_flash_data[3]
tri_state_bridge_flash_data[4] <> tri_state_bridge_flash_data[4]
tri_state_bridge_flash_data[5] <> tri_state_bridge_flash_data[5]
tri_state_bridge_flash_data[6] <> tri_state_bridge_flash_data[6]
tri_state_bridge_flash_data[7] <> tri_state_bridge_flash_data[7]
write_n_to_the_ext_flash <= write_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_io_domain_synch_module:DE2_115_SOPC_reset_altpll_io_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_WEB_SERVER|display_controller:display_ctrl
clock_50 => algorithm_frame_rate[0].CLK
clock_50 => algorithm_frame_rate[1].CLK
clock_50 => algorithm_frame_rate[2].CLK
clock_50 => algorithm_frame_rate[3].CLK
clock_50 => algorithm_frame_rate[4].CLK
clock_50 => algorithm_frame_rate[5].CLK
clock_50 => algorithm_frame_rate[6].CLK
clock_50 => algorithm_frame_rate[7].CLK
clock_50 => camera_frame_rate[0].CLK
clock_50 => camera_frame_rate[1].CLK
clock_50 => camera_frame_rate[2].CLK
clock_50 => camera_frame_rate[3].CLK
clock_50 => camera_frame_rate[4].CLK
clock_50 => camera_frame_rate[5].CLK
clock_50 => camera_frame_rate[6].CLK
clock_50 => camera_frame_rate[7].CLK
clock_50 => time_counter[0].CLK
clock_50 => time_counter[1].CLK
clock_50 => time_counter[2].CLK
clock_50 => time_counter[3].CLK
clock_50 => time_counter[4].CLK
clock_50 => time_counter[5].CLK
clock_50 => time_counter[6].CLK
clock_50 => time_counter[7].CLK
clock_50 => time_counter[8].CLK
clock_50 => time_counter[9].CLK
clock_50 => time_counter[10].CLK
clock_50 => time_counter[11].CLK
clock_50 => time_counter[12].CLK
clock_50 => time_counter[13].CLK
clock_50 => time_counter[14].CLK
clock_50 => time_counter[15].CLK
clock_50 => time_counter[16].CLK
clock_50 => time_counter[17].CLK
clock_50 => time_counter[18].CLK
clock_50 => time_counter[19].CLK
clock_50 => time_counter[20].CLK
clock_50 => time_counter[21].CLK
clock_50 => time_counter[22].CLK
clock_50 => time_counter[23].CLK
clock_50 => time_counter[24].CLK
clock_50 => time_counter[25].CLK
clock_50 => time_counter[26].CLK
clock_50 => time_counter[27].CLK
clock_50 => time_counter[28].CLK
clock_50 => time_counter[29].CLK
clock_50 => time_counter[30].CLK
clock_50 => time_counter[31].CLK
clock_50 => algorithm_frame[0].CLK
clock_50 => algorithm_frame[1].CLK
clock_50 => algorithm_frame[2].CLK
clock_50 => algorithm_frame[3].CLK
clock_50 => algorithm_frame[4].CLK
clock_50 => algorithm_frame[5].CLK
clock_50 => algorithm_frame[6].CLK
clock_50 => algorithm_frame[7].CLK
clock_50 => camera_frame[0].CLK
clock_50 => camera_frame[1].CLK
clock_50 => camera_frame[2].CLK
clock_50 => camera_frame[3].CLK
clock_50 => camera_frame[4].CLK
clock_50 => camera_frame[5].CLK
clock_50 => camera_frame[6].CLK
clock_50 => camera_frame[7].CLK
clock_50 => _algorithm_done.CLK
clock_50 => _image_captured.CLK
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => camera_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => algorithm_frame.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => time_counter.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => camera_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
reset_n => algorithm_frame_rate.OUTPUTSELECT
image_captured => always0.IN1
image_captured => _image_captured.DATAIN
algorithm_done => always0.IN1
algorithm_done => _algorithm_done.DATAIN
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
HEX4[0] <= SEG7_LUT_8:u5.oSEG4
HEX4[1] <= SEG7_LUT_8:u5.oSEG4
HEX4[2] <= SEG7_LUT_8:u5.oSEG4
HEX4[3] <= SEG7_LUT_8:u5.oSEG4
HEX4[4] <= SEG7_LUT_8:u5.oSEG4
HEX4[5] <= SEG7_LUT_8:u5.oSEG4
HEX4[6] <= SEG7_LUT_8:u5.oSEG4
HEX5[0] <= SEG7_LUT_8:u5.oSEG5
HEX5[1] <= SEG7_LUT_8:u5.oSEG5
HEX5[2] <= SEG7_LUT_8:u5.oSEG5
HEX5[3] <= SEG7_LUT_8:u5.oSEG5
HEX5[4] <= SEG7_LUT_8:u5.oSEG5
HEX5[5] <= SEG7_LUT_8:u5.oSEG5
HEX5[6] <= SEG7_LUT_8:u5.oSEG5
HEX6[0] <= SEG7_LUT_8:u5.oSEG6
HEX6[1] <= SEG7_LUT_8:u5.oSEG6
HEX6[2] <= SEG7_LUT_8:u5.oSEG6
HEX6[3] <= SEG7_LUT_8:u5.oSEG6
HEX6[4] <= SEG7_LUT_8:u5.oSEG6
HEX6[5] <= SEG7_LUT_8:u5.oSEG6
HEX6[6] <= SEG7_LUT_8:u5.oSEG6
HEX7[0] <= SEG7_LUT_8:u5.oSEG7
HEX7[1] <= SEG7_LUT_8:u5.oSEG7
HEX7[2] <= SEG7_LUT_8:u5.oSEG7
HEX7[3] <= SEG7_LUT_8:u5.oSEG7
HEX7[4] <= SEG7_LUT_8:u5.oSEG7
HEX7[5] <= SEG7_LUT_8:u5.oSEG7
HEX7[6] <= SEG7_LUT_8:u5.oSEG7


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|display_controller:display_ctrl|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_WEB_SERVER|vga_controller:vga_ctrl
clock_50 => blue[0].CLK
clock_50 => blue[1].CLK
clock_50 => blue[2].CLK
clock_50 => blue[3].CLK
clock_50 => blue[4].CLK
clock_50 => blue[5].CLK
clock_50 => blue[6].CLK
clock_50 => blue[7].CLK
clock_50 => blue[8].CLK
clock_50 => blue[9].CLK
clock_50 => green[0].CLK
clock_50 => green[1].CLK
clock_50 => green[2].CLK
clock_50 => green[3].CLK
clock_50 => green[4].CLK
clock_50 => green[5].CLK
clock_50 => green[6].CLK
clock_50 => green[7].CLK
clock_50 => green[8].CLK
clock_50 => green[9].CLK
clock_50 => red[0].CLK
clock_50 => red[1].CLK
clock_50 => red[2].CLK
clock_50 => red[3].CLK
clock_50 => red[4].CLK
clock_50 => red[5].CLK
clock_50 => red[6].CLK
clock_50 => red[7].CLK
clock_50 => red[8].CLK
clock_50 => red[9].CLK
clock_50 => request.CLK
clock_25 => vsync.CLK
clock_25 => hsync.CLK
clock_25 => vcounter[0].CLK
clock_25 => vcounter[1].CLK
clock_25 => vcounter[2].CLK
clock_25 => vcounter[3].CLK
clock_25 => vcounter[4].CLK
clock_25 => vcounter[5].CLK
clock_25 => vcounter[6].CLK
clock_25 => vcounter[7].CLK
clock_25 => vcounter[8].CLK
clock_25 => vcounter[9].CLK
clock_25 => vcounter[10].CLK
clock_25 => vcounter[11].CLK
clock_25 => vcounter[12].CLK
clock_25 => hcounter[0].CLK
clock_25 => hcounter[1].CLK
clock_25 => hcounter[2].CLK
clock_25 => hcounter[3].CLK
clock_25 => hcounter[4].CLK
clock_25 => hcounter[5].CLK
clock_25 => hcounter[6].CLK
clock_25 => hcounter[7].CLK
clock_25 => hcounter[8].CLK
clock_25 => hcounter[9].CLK
clock_25 => hcounter[10].CLK
clock_25 => hcounter[11].CLK
clock_25 => hcounter[12].CLK
clock_25 => oCtrlClock.DATAIN
clock_25 => VGA_CLK.DATAIN
reset_n => vsync.ACLR
reset_n => hsync.ACLR
reset_n => vcounter[0].ACLR
reset_n => vcounter[1].ACLR
reset_n => vcounter[2].ACLR
reset_n => vcounter[3].ACLR
reset_n => vcounter[4].ACLR
reset_n => vcounter[5].ACLR
reset_n => vcounter[6].ACLR
reset_n => vcounter[7].ACLR
reset_n => vcounter[8].ACLR
reset_n => vcounter[9].ACLR
reset_n => vcounter[10].ACLR
reset_n => vcounter[11].ACLR
reset_n => vcounter[12].ACLR
reset_n => hcounter[0].ACLR
reset_n => hcounter[1].ACLR
reset_n => hcounter[2].ACLR
reset_n => hcounter[3].ACLR
reset_n => hcounter[4].ACLR
reset_n => hcounter[5].ACLR
reset_n => hcounter[6].ACLR
reset_n => hcounter[7].ACLR
reset_n => hcounter[8].ACLR
reset_n => hcounter[9].ACLR
reset_n => hcounter[10].ACLR
reset_n => hcounter[11].ACLR
reset_n => hcounter[12].ACLR
reset_n => request.ACLR
reset_n => blue[0].ACLR
reset_n => blue[1].ACLR
reset_n => blue[2].ACLR
reset_n => blue[3].ACLR
reset_n => blue[4].ACLR
reset_n => blue[5].ACLR
reset_n => blue[6].ACLR
reset_n => blue[7].ACLR
reset_n => blue[8].ACLR
reset_n => blue[9].ACLR
reset_n => green[0].ACLR
reset_n => green[1].ACLR
reset_n => green[2].ACLR
reset_n => green[3].ACLR
reset_n => green[4].ACLR
reset_n => green[5].ACLR
reset_n => green[6].ACLR
reset_n => green[7].ACLR
reset_n => green[8].ACLR
reset_n => green[9].ACLR
reset_n => red[0].ACLR
reset_n => red[1].ACLR
reset_n => red[2].ACLR
reset_n => red[3].ACLR
reset_n => red[4].ACLR
reset_n => red[5].ACLR
reset_n => red[6].ACLR
reset_n => red[7].ACLR
reset_n => red[8].ACLR
reset_n => red[9].ACLR
reset_n => Y_END[0].LATCH_ENABLE
reset_n => Y_END[1].LATCH_ENABLE
reset_n => Y_END[2].LATCH_ENABLE
reset_n => Y_END[3].LATCH_ENABLE
reset_n => Y_END[4].LATCH_ENABLE
reset_n => Y_END[5].LATCH_ENABLE
reset_n => Y_END[6].LATCH_ENABLE
reset_n => Y_END[7].LATCH_ENABLE
reset_n => Y_END[8].LATCH_ENABLE
reset_n => Y_END[9].LATCH_ENABLE
reset_n => Y_END[10].LATCH_ENABLE
reset_n => Y_END[11].LATCH_ENABLE
reset_n => Y_END[12].LATCH_ENABLE
reset_n => X_END[0].LATCH_ENABLE
reset_n => X_END[1].LATCH_ENABLE
reset_n => X_END[2].LATCH_ENABLE
reset_n => X_END[3].LATCH_ENABLE
reset_n => X_END[4].LATCH_ENABLE
reset_n => X_END[5].LATCH_ENABLE
reset_n => X_END[6].LATCH_ENABLE
reset_n => X_END[7].LATCH_ENABLE
reset_n => X_END[8].LATCH_ENABLE
reset_n => X_END[9].LATCH_ENABLE
reset_n => X_END[10].LATCH_ENABLE
reset_n => X_END[11].LATCH_ENABLE
reset_n => X_END[12].LATCH_ENABLE
width[0] => X_END[0].DATAIN
width[1] => X_END[1].DATAIN
width[2] => X_END[2].DATAIN
width[3] => X_END[3].DATAIN
width[4] => X_END[4].DATAIN
width[5] => X_END[5].DATAIN
width[6] => X_END[6].DATAIN
width[7] => X_END[7].DATAIN
width[8] => X_END[8].DATAIN
width[9] => X_END[9].DATAIN
width[10] => X_END[10].DATAIN
width[11] => X_END[11].DATAIN
width[12] => X_END[12].DATAIN
width[13] => ~NO_FANOUT~
width[14] => ~NO_FANOUT~
width[15] => ~NO_FANOUT~
height[0] => Y_END[0].DATAIN
height[1] => Y_END[1].DATAIN
height[2] => Y_END[2].DATAIN
height[3] => Y_END[3].DATAIN
height[4] => Y_END[4].DATAIN
height[5] => Y_END[5].DATAIN
height[6] => Y_END[6].DATAIN
height[7] => Y_END[7].DATAIN
height[8] => Y_END[8].DATAIN
height[9] => Y_END[9].DATAIN
height[10] => Y_END[10].DATAIN
height[11] => Y_END[11].DATAIN
height[12] => Y_END[12].DATAIN
height[13] => ~NO_FANOUT~
height[14] => ~NO_FANOUT~
height[15] => ~NO_FANOUT~
iRed[0] => red.DATAB
iRed[1] => red.DATAB
iRed[2] => red.DATAB
iRed[3] => red.DATAB
iRed[4] => red.DATAB
iRed[5] => red.DATAB
iRed[6] => red.DATAB
iRed[7] => red.DATAB
iRed[8] => red.DATAB
iRed[9] => red.DATAB
iGreen[0] => green.DATAB
iGreen[1] => green.DATAB
iGreen[2] => green.DATAB
iGreen[3] => green.DATAB
iGreen[4] => green.DATAB
iGreen[5] => green.DATAB
iGreen[6] => green.DATAB
iGreen[7] => green.DATAB
iGreen[8] => green.DATAB
iGreen[9] => green.DATAB
iBlue[0] => blue.DATAB
iBlue[1] => blue.DATAB
iBlue[2] => blue.DATAB
iBlue[3] => blue.DATAB
iBlue[4] => blue.DATAB
iBlue[5] => blue.DATAB
iBlue[6] => blue.DATAB
iBlue[7] => blue.DATAB
iBlue[8] => blue.DATAB
iBlue[9] => blue.DATAB
oRequest <= request.DB_MAX_OUTPUT_PORT_TYPE
oCtrlClock <= clock_25.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clock_25.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= hsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= vsync.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <GND>
VGA_R[0] <= red[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= red[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= red[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= red[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= red[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= red[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= red[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= red[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= red[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= red[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= green[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= green[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= green[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= green[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= green[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= green[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= green[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= green[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= green[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= blue[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= blue[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= blue[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= blue[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= blue[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= blue[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= blue[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= blue[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= blue[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= blue[9].DB_MAX_OUTPUT_PORT_TYPE


