
---------- Begin Simulation Statistics ----------
final_tick                                 1186427200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188921                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406836                       # Number of bytes of host memory used
host_op_rate                                   332505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.39                       # Real time elapsed on the host
host_tick_rate                               95748817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340908                       # Number of instructions simulated
sim_ops                                       4120079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001186                       # Number of seconds simulated
sim_ticks                                  1186427200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               487457                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            513970                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             267244                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          487457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           220213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  548745                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15673                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12132                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2677352                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2115125                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24821                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401650                       # Number of branches committed
system.cpu.commit.bw_lim_events                677218                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          904126                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340908                       # Number of instructions committed
system.cpu.commit.committedOps                4120079                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2558797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.610163                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1193924     46.66%     46.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       226314      8.84%     55.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       199130      7.78%     63.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       262211     10.25%     73.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       677218     26.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2558797                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92339                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4049286                       # Number of committed integer instructions.
system.cpu.commit.loads                        554738                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22468      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231494     78.43%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38333      0.93%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3619      0.09%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.15%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14321      0.35%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15240      0.37%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13460      0.33%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.03%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533468     12.95%     94.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200777      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21270      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4120079                       # Class of committed instruction
system.cpu.commit.refs                         768138                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340908                       # Number of Instructions Simulated
system.cpu.committedOps                       4120079                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267059                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267059                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8214                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33029                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48437                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4395                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1034521                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5243786                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   358618                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1296708                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24886                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89842                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      640372                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2054                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233096                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      548745                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    290154                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2385580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4734                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3121893                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49772                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.185007                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             393373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             282917                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.052536                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2804575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.967744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1299560     46.34%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93957      3.35%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66625      2.38%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86252      3.08%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1258181     44.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2804575                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    152565                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    82809                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    244762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9324000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9323600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       643200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       643200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       642400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5963600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88856400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88774400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88877600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1868474800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          161494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29304                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433374                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.572524                       # Inst execution rate
system.cpu.iew.exec_refs                       875170                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232978                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  700049                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                674010                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                938                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               597                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               244113                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5024144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                642192                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35476                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4664214                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3300                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9024                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24886                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15168                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44771                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119270                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30712                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8552                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6393970                       # num instructions consuming a value
system.cpu.iew.wb_count                       4642000                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572369                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3659710                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.565034                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4649074                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7203124                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3972238                       # number of integer regfile writes
system.cpu.ipc                               0.789229                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789229                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28503      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3671443     78.12%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4390      0.09%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42229      0.90%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5167      0.11%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1262      0.03%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6894      0.15%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17974      0.38%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17040      0.36%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14058      0.30%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.05%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               625710     13.31%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              221565      4.71%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27196      0.58%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14020      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4699693                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  109182                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              219750                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       105727                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             149725                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4562008                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12003110                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4536273                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5778550                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5023025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4699693                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          904054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18902                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1339373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2804575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.675724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663350                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1205024     42.97%     42.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              207866      7.41%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              342230     12.20%     62.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              390453     13.92%     76.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              659002     23.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2804575                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.584485                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      290258                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5881                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               674010                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              244113                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1779219                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2966069                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  841920                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5531535                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              159                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47450                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   409628                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15254                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4510                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13474625                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5168224                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6948582                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1327174                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  80261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24886                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                180419                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1417024                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            187059                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8163178                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20548                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208523                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6905784                       # The number of ROB reads
system.cpu.rob.rob_writes                    10295071                       # The number of ROB writes
system.cpu.timesIdled                            2024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39364                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          638                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            638                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              126                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1357                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8094                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12124                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13571                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13571    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13571                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11405786                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29456214                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18159                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24434                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                895                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2163                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2163                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18159                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9998                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59684                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       218688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1260096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1478784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10438                       # Total snoops (count)
system.l2bus.snoopTraffic                       87104                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30758                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014728                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120733                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30306     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30758                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20284397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19413042                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4104399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       286060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           286060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       286060                       # number of overall hits
system.cpu.icache.overall_hits::total          286060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4094                       # number of overall misses
system.cpu.icache.overall_misses::total          4094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181849599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181849599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181849599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181849599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       290154                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       290154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       290154                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       290154                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014110                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44418.563508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44418.563508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44418.563508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44418.563508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          674                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          674                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148785999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148785999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148785999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148785999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011787                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011787                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011787                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011787                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43504.678070                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43504.678070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43504.678070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43504.678070                       # average overall mshr miss latency
system.cpu.icache.replacements                   3162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       286060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          286060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181849599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181849599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       290154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       290154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44418.563508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44418.563508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148785999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148785999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43504.678070                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43504.678070                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.634699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              256649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3164                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.115360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.634699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            583728                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           583728                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       773479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           773479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       773479                       # number of overall hits
system.cpu.dcache.overall_hits::total          773479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34446                       # number of overall misses
system.cpu.dcache.overall_misses::total         34446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1676533999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1676533999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1676533999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1676533999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       807925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       807925                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       807925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       807925                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48671.369651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48671.369651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48671.369651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48671.369651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.059238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1724                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2787                       # number of writebacks
system.cpu.dcache.writebacks::total              2787                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16904                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    578985599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578985599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    578985599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251605318                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830590917                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46207.948843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46207.948843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46207.948843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57522.935071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49135.761772                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       562170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1563179600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1563179600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       594408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       594408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48488.727589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48488.727589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    469114400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    469114400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45259.469368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45259.469368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    113354399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    113354399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213517                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51338.043025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51338.043025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109871199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109871199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50748.821709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50748.821709                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4374                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4374                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251605318                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251605318                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57522.935071                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57522.935071                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.872702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.993387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.714208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.158494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723354                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.232577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          675                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1632752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1632752                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1466                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4892                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          893                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7251                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1466                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4892                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          893                       # number of overall hits
system.l2cache.overall_hits::total               7251                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1950                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7636                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3481                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13067                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1950                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7636                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3481                       # number of overall misses
system.l2cache.overall_misses::total            13067                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132339200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522540000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241703198                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896582398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132339200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522540000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241703198                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896582398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3416                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12528                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4374                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20318                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3416                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12528                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4374                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20318                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.570843                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609515                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795839                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.643124                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.570843                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609515                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795839                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.643124                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67866.256410                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68431.115767                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69434.989371                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68614.249483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67866.256410                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68431.115767                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69434.989371                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68614.249483                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1357                       # number of writebacks
system.l2cache.writebacks::total                 1357                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7629                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3462                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13041                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7629                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3462                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          530                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13571                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116739200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461126800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213198816                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791064816                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116739200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461126800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213198816                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31775095                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822839911                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.570843                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608956                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791495                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.641845                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.570843                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608956                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791495                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.667930                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59866.256410                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60443.937607                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61582.558059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60659.827927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59866.256410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60443.937607                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61582.558059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59953.009434                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60632.223933                       # average overall mshr miss latency
system.l2cache.replacements                      9539                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2788                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2788                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2788                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2788                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          530                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          530                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31775095                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31775095                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59953.009434                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59953.009434                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1448                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1448                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    101191600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    101191600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2163                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2163                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.669441                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.669441                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69883.701657                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69883.701657                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     89443200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     89443200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.668978                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.668978                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61812.854181                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61812.854181                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1466                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4177                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          893                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6536                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6188                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3481                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11619                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132339200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421348400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241703198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795390798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3416                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4374                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18155                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.570843                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597009                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795839                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.639989                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67866.256410                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68091.208791                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69434.989371                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68456.045959                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1950                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6182                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3462                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11594                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116739200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371683600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213198816                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701621616                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.570843                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596430                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791495                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.638612                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59866.256410                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60123.519896                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61582.558059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60515.923409                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3732.101794                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26091                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9539                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.735192                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.096068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   344.619221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2314.266937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   923.332575                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.786992                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.084136                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565007                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225423                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032663                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911158                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2701                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               328451                       # Number of tag accesses
system.l2cache.tags.data_accesses              328451                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1186427200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86848                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86848                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3462                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          530                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13571                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1357                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1357                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105189766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          411534732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    186752293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28590039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              732066831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105189766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105189766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        73201289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              73201289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        73201289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105189766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         411534732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    186752293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28590039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             805268119                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1525963600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 751121                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407860                       # Number of bytes of host memory used
host_op_rate                                  1320504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.37                       # Real time elapsed on the host
host_tick_rate                               77631530                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3285112                       # Number of instructions simulated
sim_ops                                       5775455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000340                       # Number of seconds simulated
sim_ticks                                   339536400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               128592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5707                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            135251                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106367                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          128592                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            22225                       # Number of indirect misses.
system.cpu.branchPred.lookups                  164770                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13968                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          440                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1384333                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   784147                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5707                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     123333                       # Number of branches committed
system.cpu.commit.bw_lim_events                269071                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          381433                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               944204                       # Number of instructions committed
system.cpu.commit.committedOps                1655376                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       747604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.214242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.474323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        61247      8.19%      8.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       296767     39.70%     47.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        79232     10.60%     58.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41287      5.52%     64.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       269071     35.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       747604                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      11949                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10841                       # Number of function calls committed.
system.cpu.commit.int_insts                   1611922                       # Number of committed integer instructions.
system.cpu.commit.loads                        157624                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        35384      2.14%      2.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1211882     73.21%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           146197      8.83%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            289      0.02%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2840      0.17%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            568      0.03%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          156147      9.43%     93.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          98092      5.93%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1477      0.09%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2344      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1655376                       # Class of committed instruction
system.cpu.commit.refs                         258060                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      944204                       # Number of Instructions Simulated
system.cpu.committedOps                       1655376                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.899002                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.899002                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                180670                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2088517                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   100685                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    507585                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5727                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 50525                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      179290                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      104081                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      164770                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    143884                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        694489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   727                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1212758                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   11454                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.194112                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             144976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             120335                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.428722                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             845192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.548947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.765530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   231846     27.43%     27.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    49978      5.91%     33.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52850      6.25%     39.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    43400      5.13%     44.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   467118     55.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               845192                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21413                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9886                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     89916800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     89916800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     89916800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     89916800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     89916800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     89916400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     30843200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     30843600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       366400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       366800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       364400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     28379200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     28486000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     28386800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     28499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      716541600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5876                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   137975                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.148634                       # Inst execution rate
system.cpu.iew.exec_refs                       283366                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     104081                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   92901                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                195814                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               212                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               126307                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2036808                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                179285                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4357                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1823849                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5727                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    12                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            19303                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        38190                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        25872                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2787                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3089                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3341591                       # num instructions consuming a value
system.cpu.iew.wb_count                       1823062                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.434446                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1451741                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.147707                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1823252                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3500707                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1873202                       # number of integer regfile writes
system.cpu.ipc                               1.112345                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.112345                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             36852      2.02%      2.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1348751     73.77%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                154205      8.43%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 319      0.02%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2852      0.16%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   93      0.01%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 581      0.03%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               178651      9.77%     94.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101796      5.57%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1579      0.09%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2352      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1828205                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   12353                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               24721                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        12295                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              13161                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1779000                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4478116                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1810767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2405102                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2036787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1828205                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          381433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1234                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       834304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        845192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.163065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.429638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              138429     16.38%     16.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              169096     20.01%     36.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              175563     20.77%     57.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              140433     16.62%     73.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              221671     26.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          845192                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.153766                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      143884                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             45873                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33275                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               195814                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126307                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  557422                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           848841                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  108439                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2465821                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  60454                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   126698                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6413206                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2069645                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3073049                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    525176                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    264                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5727                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 78845                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   607233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             22320                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          4140986                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            307                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    144937                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2515342                       # The number of ROB reads
system.cpu.rob.rob_writes                     4171205                       # The number of ROB writes
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           99                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            199                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            98                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 52                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                52                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      52    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  52                       # Request fanout histogram
system.membus.reqLayer2.occupancy               40802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             112598                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  99                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            19                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               133                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            100                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          166                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          132                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     298                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                53                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                153                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045752                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209632                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      146     95.42%     95.42% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      4.58%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  153                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               52800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                95993                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               66000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       339536400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       143821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           143821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       143821                       # number of overall hits
system.cpu.icache.overall_hits::total          143821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            63                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2989600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2989600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2989600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2989600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       143884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       143884                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       143884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       143884                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000438                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000438                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000438                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000438                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47453.968254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47453.968254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47453.968254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47453.968254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2712400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2712400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2712400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2712400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000389                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48435.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48435.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48435.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48435.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       143821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          143821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2989600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2989600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       143884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       143884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47453.968254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47453.968254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2712400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2712400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48435.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48435.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            287823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           287823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260340                       # number of overall hits
system.cpu.dcache.overall_hits::total          260340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           80                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             80                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           80                       # number of overall misses
system.cpu.dcache.overall_misses::total            80                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2543200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2543200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2543200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2543200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       260420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       260420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       260420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       260420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        31790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        31790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        31790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        31790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           43                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           37                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1128000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       179592                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1307592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000142                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000142                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30486.486486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30486.486486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30486.486486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        25656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        29718                       # average overall mshr miss latency
system.cpu.dcache.replacements                     44                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2543200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2543200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        31790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        31790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           37                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30486.486486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30486.486486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       100436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       179592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       179592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        25656                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        25656                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.931818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.993948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   197.006052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.807611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.192389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.192383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            520884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           520884                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              24                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  47                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             24                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 47                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                53                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               53                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2495200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       881600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       131598                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3508398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2495200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       881600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       131598                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3508398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             100                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            100                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.678571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.351351                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.678571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.351351                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65663.157895                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67815.384615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65799                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66196.188679                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65663.157895                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67815.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65799                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66196.188679                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2199200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       777600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       115598                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3092398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2199200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       777600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       115598                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3092398                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.351351                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.351351                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.530000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57873.684211                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59815.384615                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57799                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58347.132075                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57873.684211                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59815.384615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57799                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58347.132075                       # average overall mshr miss latency
system.l2cache.replacements                        53                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2495200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       881600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       131598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3508398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.678571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.351351                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.285714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65663.157895                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67815.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65799                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66196.188679                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2199200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       777600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       115598                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3092398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.351351                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.285714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57873.684211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59815.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57799                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58347.132075                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    236                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   53                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.452830                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.003962                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1063.676171                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1856.197538                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1026.122329                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          110                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259687                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453173                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026855                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1138                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2958                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1099                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2705                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277832                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722168                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1645                       # Number of tag accesses
system.l2cache.tags.data_accesses                1645                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    339536400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6974215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2450400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       376985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9801600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6974215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6974215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          188492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                188492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          188492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6974215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2450400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       376985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9990092                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1653647200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2171425                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  3848348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.65                       # Real time elapsed on the host
host_tick_rate                               77165492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3592830                       # Number of instructions simulated
sim_ops                                       6367698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000128                       # Number of seconds simulated
sim_ticks                                   127683600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66748                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3035                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64867                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29705                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           66748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            37043                       # Number of indirect misses.
system.cpu.branchPred.lookups                   74820                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4827                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2679                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    347519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   202684                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3075                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62947                       # Number of branches committed
system.cpu.commit.bw_lim_events                 94678                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           53265                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307718                       # Number of instructions committed
system.cpu.commit.committedOps                 592243                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       280378                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.112302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.629934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        71709     25.58%     25.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48656     17.35%     42.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31130     11.10%     54.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34205     12.20%     66.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94678     33.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       280378                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21437                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4573                       # Number of function calls committed.
system.cpu.commit.int_insts                    575202                       # Number of committed integer instructions.
system.cpu.commit.loads                         72200                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2345      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452749     76.45%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            908      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69317     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45405      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592243                       # Class of committed instruction
system.cpu.commit.refs                         118673                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307718                       # Number of Instructions Simulated
system.cpu.committedOps                        592243                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.037343                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.037343                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           48                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          131                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          228                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 27196                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 670405                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    77000                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    184484                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3095                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4033                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       76950                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           101                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48981                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       74820                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     52998                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        215757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   507                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         354532                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           257                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.234392                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              76649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34532                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.110658                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             295808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.321388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.858799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   100877     34.10%     34.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21936      7.42%     41.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8438      2.85%     44.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10355      3.50%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   154202     52.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               295808                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     35808                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    18949                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31974800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31974800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31974800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31974400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31974400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31974800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       123600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1457200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1354400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1458800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12789600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12799200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12785200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      250606800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3789                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65386                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.955816                       # Inst execution rate
system.cpu.iew.exec_refs                       125805                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48860                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16715                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 79954                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                49                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51672                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              645499                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 76945                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5668                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                624314                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   490                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3095                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   553                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4775                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7756                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5199                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            222                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    704490                       # num instructions consuming a value
system.cpu.iew.wb_count                        622194                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621044                       # average fanout of values written-back
system.cpu.iew.wb_producers                    437519                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.949174                       # insts written-back per cycle
system.cpu.iew.wb_sent                         623007                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   933248                       # number of integer regfile reads
system.cpu.int_regfile_writes                  490807                       # number of integer regfile writes
system.cpu.ipc                               0.964002                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.964002                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3465      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                479619     76.13%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.49%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   280      0.04%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 997      0.16%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.04%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  131      0.02%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3414      0.54%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3432      0.54%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7177      1.14%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                161      0.03%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                75100     11.92%     91.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               48520      7.70%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3144      0.50%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1196      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 629980                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22252                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44554                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22071                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              23959                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 604263                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1513234                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       600123                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            674828                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     645181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    629980                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 318                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           53265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2018                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        295808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.129692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.559261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               74375     25.14%     25.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36317     12.28%     37.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45146     15.26%     52.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56509     19.10%     71.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               83461     28.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          295808                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.973566                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       53042                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2291                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              662                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                79954                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51672                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  260899                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           319209                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   19083                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682355                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1185                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    79719                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    378                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    55                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1683920                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 662169                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              751186                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    185184                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3742                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3095                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6373                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    68849                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37152                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           992160                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2354                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5933                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       831208                       # The number of ROB reads
system.cpu.rob.rob_writes                     1306577                       # The number of ROB writes
system.cpu.timesIdled                             794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2872                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               48                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           27                       # Transaction distribution
system.membus.trans_dist::CleanEvict              394                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           400                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 448                       # Request fanout histogram
system.membus.reqLayer2.occupancy              390825                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             964075                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1358                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           164                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1732                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 78                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                78                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1358                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3225                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1083                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4308                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        68800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   100672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               460                       # Total snoops (count)
system.l2bus.snoopTraffic                        1728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1896                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.027426                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.163365                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1844     97.26%     97.26% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      2.74%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1896                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              433200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1269565                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1290399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       127683600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        51810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            51810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        51810                       # number of overall hits
system.cpu.icache.overall_hits::total           51810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1188                       # number of overall misses
system.cpu.icache.overall_misses::total          1188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30846400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30846400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30846400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30846400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        52998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        52998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        52998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        52998                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022416                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022416                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022416                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022416                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25964.983165                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25964.983165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25964.983165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25964.983165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1075                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1075                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1075                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25234400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25234400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25234400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25234400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020284                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020284                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020284                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020284                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23473.860465                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23473.860465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23473.860465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23473.860465                       # average overall mshr miss latency
system.cpu.icache.replacements                   1075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        51810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           51810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30846400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30846400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        52998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        52998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25964.983165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25964.983165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25234400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25234400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23473.860465                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23473.860465                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              222849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.429752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            107071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           107071                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118145                       # number of overall hits
system.cpu.dcache.overall_hits::total          118145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          561                       # number of overall misses
system.cpu.dcache.overall_misses::total           561                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22599200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22599200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22599200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22599200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       118706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       118706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       118706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       118706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40283.778966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40283.778966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40283.778966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40283.778966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          137                       # number of writebacks
system.cpu.dcache.writebacks::total               137                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12599600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2119163                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14718763                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003041                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        38768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        38768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        38768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58865.638889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40772.196676                       # average overall mshr miss latency
system.cpu.dcache.replacements                    361                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18870800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18870800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39069.979296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39069.979296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8933600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8933600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36168.421053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36168.421053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3728400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3728400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        47800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        47800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2119163                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2119163                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58865.638889                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58865.638889                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              529421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            382.253430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   844.348766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   179.651234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.824559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.175441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            237773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           237773                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             819                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             163                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 988                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            819                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            163                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                988                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           256                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           162                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               448                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          256                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          162                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           30                       # number of overall misses
system.l2cache.overall_misses::total              448                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17056800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10824000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2048373                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29929173                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17056800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10824000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2048373                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29929173                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1075                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          325                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1436                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1075                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          325                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1436                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.238140                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.498462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.311978                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.238140                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.498462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.311978                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66628.125000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66814.814815                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68279.100000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66806.189732                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66628.125000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66814.814815                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68279.100000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66806.189732                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             27                       # number of writebacks
system.l2cache.writebacks::total                   27                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15008800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9528000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1808373                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26345173                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15008800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9528000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1808373                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26345173                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.238140                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.498462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.311978                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.238140                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.498462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.311978                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58628.125000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58814.814815                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60279.100000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58806.189732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58628.125000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58814.814815                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60279.100000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58806.189732                       # average overall mshr miss latency
system.l2cache.replacements                       460                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          137                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          137                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          137                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          137                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           30                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               30                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           48                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             48                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           78                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.615385                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.615385                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        69150                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        69150                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2935200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2935200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.615385                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        61150                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        61150                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          819                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          958                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          256                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          400                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17056800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7504800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2048373                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26609973                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1075                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.238140                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.294551                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66628.125000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65831.578947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68279.100000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66524.932500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          256                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          400                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15008800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6592800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1808373                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23409973                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.238140                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.294551                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58628.125000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57831.578947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60279.100000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58524.932500                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16240                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4556                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.564530                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.798066                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1126.072913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1844.413541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.340175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   105.375306                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010693                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.450296                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238364                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025726                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          996                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          943                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2574                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.243164                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                23436                       # Number of tag accesses
system.l2cache.tags.data_accesses               23436                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    127683600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1728                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1728                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  448                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            27                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  27                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          128317184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81200718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15037170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              224555072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     128317184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         128317184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13533453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13533453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13533453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         128317184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81200718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15037170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             238088525                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
