module wideexpr_00501(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 3'sb111;
  assign y1 = $signed(((2'sb10)==(($signed(u4))<<<((ctrl[1]?((((ctrl[0]?s6:3'sb101))>>>(s3))^(((s6)>>>(5'sb00011))^(3'sb000)))>>($signed(($signed(4'sb0010))>(6'sb101110))):(($signed(|(2'sb01)))-((2'sb00)^~(5'sb01000)))>>((ctrl[5]?(-(s6))<<((ctrl[6]?5'sb00011:6'sb100000)):$signed((ctrl[1]?4'b0110:u6))))))))<<<((ctrl[3]?s0:s4)));
  assign y2 = (1'sb1)^~(s5);
  assign y3 = (+((+(-(((((s3)>>>(s3))+(s1))^($signed(3'sb110)))>>>({2{-($signed(1'sb0))}}))))<<<(((6'sb101110)<<((+(((ctrl[7]?2'sb00:s6))&((ctrl[7]?s5:s0))))<<((ctrl[7]?(2'sb01)^~(s2):-($signed(u5))))))-(s5))))<<(((ctrl[6]?(6'sb011001)-(($signed(-({2{4'b0110}})))>>>($signed(+(s7)))):6'sb001101))>>>(3'sb110));
  assign y4 = (s7)<<(s6);
  assign y5 = (ctrl[6]?(ctrl[2]?(3'sb111)&(s3):$signed({3{{4{6'b000001}}}})):6'sb100101);
  assign y6 = (2'sb11)|(1'sb0);
  assign y7 = +($signed(6'sb111010));
endmodule
