   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_biquad_cascade_df2T_init_f32.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_biquad_cascade_df2T_init_f32,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_biquad_cascade_df2T_init_f32
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_biquad_cascade_df2T_init_f32:
  26              	.LFB149:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c"
   1:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Title:        arm_biquad_cascade_df2T_init_f32.c
   4:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Description:  Initialization function for floating-point transposed direct form II Biquad cascad
   5:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
   6:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * $Date:        18. March 2019
   7:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * $Revision:    V1.6.0
   8:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
   9:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /*
  12:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  14:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  16:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  20:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  *
  22:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  28:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  29:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  31:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
  32:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  34:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  35:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
  36:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @addtogroup BiquadCascadeDF2T
  37:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @{
  38:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  39:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  40:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /**
  41:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @brief         Initialization function for the floating-point transposed direct form II Biquad ca
  42:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in,out] S           points to an instance of the filter data structure.
  43:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     numStages   number of 2nd order stages in the filter.
  44:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     pCoeffs     points to the filter coefficients.
  45:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @param[in]     pState      points to the state buffer.
  46:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @return        none
  47:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  48:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par           Coefficient and State Ordering
  49:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The coefficients are stored in the array <code>pCoeffs</code> in the following o
  50:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    in the not Neon version.
  51:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  52:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  53:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  54:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    
  55:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par
  56:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    where <code>b1x</code> and <code>a1x</code> are the coefficients for the first s
  57:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  58:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages
  59:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  60:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    For Neon version, this array is bigger. If numstages = 4x + y, then the array ha
  61:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    32*x + 5*y
  62:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    and it must be initialized using the function
  63:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_compute_coefs_f32 which is taking the
  64:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    standard array coefficient as parameters.
  65:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  66:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    But, an array of 8*numstages is a good approximation.
  67:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  68:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    Then, the initialization can be done with:
  69:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  70:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_init_f32(&SNeon, nbCascade, neonCoefs, stateNeon);
  71:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    arm_biquad_cascade_df2T_compute_coefs_f32(&SNeon,nbCascade,coefs);
  72:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  73:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  74:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par             In this example, neonCoefs is a bigger array of size 8 * numStages.
  75:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    coefs is the standard array:
  76:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  77:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   <pre>
  78:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  79:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   </pre>
  80:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  81:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  82:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   @par
  83:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The <code>pState</code> is a pointer to state array.
  84:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    Each Biquad stage has 2 state variables <code>d1,</code> and <code>d2</code>.
  85:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The 2 state variables for stage 1 are first, then the 2 state variables for stag
  86:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The state array has a total length of <code>2*numStages</code> values.
  87:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****                    The state variables are updated after each block of data is processed; the coeff
  88:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****  */
  89:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  90:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #if defined(ARM_MATH_NEON) 
  91:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** /*
  92:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  93:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** Must be called after initializing the biquad instance.
  94:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** pCoeffs has size 5 * nbCascade
  95:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** Whereas the pCoeffs for the init has size (4*4 + 4*4)* nbCascade 
  96:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
  97:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** So this pCoeffs is the one which would be used for the not Neon version.
  98:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** The pCoeffs passed in init is bigger than the one for the not Neon version.
  99:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 100:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** */
 101:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** void arm_biquad_cascade_df2T_compute_coefs_f32(
 102:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   arm_biquad_cascade_df2T_instance_f32 * S,
 103:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   uint8_t numStages,
 104:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   float32_t * pCoeffs)
 105:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** {
 106:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    uint8_t cnt;
 107:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    float32_t *pDstCoeffs;
 108:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    float32_t b0[4],b1[4],b2[4],a1[4],a2[4];
 109:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 110:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    pDstCoeffs = (float32_t*)S->pCoeffs;
 111:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 112:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    cnt = numStages >> 2; 
 113:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    while(cnt > 0)
 114:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    {
 115:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       for(int i=0;i<4;i++)
 116:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       {
 117:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b0[i] = pCoeffs[0];
 118:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b1[i] = pCoeffs[1];
 119:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         b2[i] = pCoeffs[2];
 120:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         a1[i] = pCoeffs[3];
 121:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         a2[i] = pCoeffs[4];
 122:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         pCoeffs += 5;
 123:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       }
 124:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 125:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 1 */
 126:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 127:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1];
 128:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[2];
 129:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[3];
 130:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 131:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 2 */
 132:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 133:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 134:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1] * b0[2];
 135:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[2] * b0[3];
 136:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 137:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 3 */
 138:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 139:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 140:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = 0;
 141:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[1] * b0[2] * b0[3];
 142:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       
 143:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 4 */
 144:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0];
 145:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1];
 146:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1] * b0[2];
 147:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b0[0] * b0[1] * b0[2] * b0[3];
 148:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 149:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 5 */
 150:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[0];
 151:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[1];
 152:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[2];
 153:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b1[3];
 154:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 155:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 6 */
 156:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[0];
 157:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[1];
 158:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[2];
 159:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = b2[3];
 160:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 161:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 7 */
 162:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[0];
 163:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[1];
 164:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[2];
 165:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a1[3];
 166:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 167:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       /* Vec 8 */
 168:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[0];
 169:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[1];
 170:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[2];
 171:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = a2[3];
 172:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 173:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       cnt--;
 174:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    }
 175:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 176:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    cnt = numStages & 0x3;
 177:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    while(cnt > 0)
 178:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    {
 179:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 180:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 181:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 182:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 183:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       *pDstCoeffs++ = *pCoeffs++;
 184:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****       cnt--;
 185:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****    }
 186:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 187:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** }
 188:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** #endif 
 189:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 190:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** void arm_biquad_cascade_df2T_init_f32(
 191:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         arm_biquad_cascade_df2T_instance_f32 * S,
 192:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         uint8_t numStages,
 193:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   const float32_t * pCoeffs,
 194:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****         float32_t * pState)
 195:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** {
  28              	 .loc 1 195 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32 0000 80B5     	 push {r7,lr}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 8
  35              	 .cfi_offset 7,-8
  36              	 .cfi_offset 14,-4
  37 0002 84B0     	 sub sp,sp,#16
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 24
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 F860     	 str r0,[r7,#12]
  44 0008 7A60     	 str r2,[r7,#4]
  45 000a 3B60     	 str r3,[r7]
  46 000c 0B46     	 mov r3,r1
  47 000e FB72     	 strb r3,[r7,#11]
 196:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign filter stages */
 197:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->numStages = numStages;
  48              	 .loc 1 197 0
  49 0010 FB68     	 ldr r3,[r7,#12]
  50 0012 FA7A     	 ldrb r2,[r7,#11]
  51 0014 1A70     	 strb r2,[r3]
 198:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 199:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign coefficient pointer */
 200:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->pCoeffs = pCoeffs;
  52              	 .loc 1 200 0
  53 0016 FB68     	 ldr r3,[r7,#12]
  54 0018 7A68     	 ldr r2,[r7,#4]
  55 001a 9A60     	 str r2,[r3,#8]
 201:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 202:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Clear state buffer and size is always 2 * numStages */
 203:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   memset(pState, 0, (2U * (uint32_t) numStages) * sizeof(float32_t));
  56              	 .loc 1 203 0
  57 001c FB7A     	 ldrb r3,[r7,#11]
  58 001e DB00     	 lsls r3,r3,#3
  59 0020 3868     	 ldr r0,[r7]
  60 0022 0021     	 movs r1,#0
  61 0024 1A46     	 mov r2,r3
  62 0026 FFF7FEFF 	 bl memset
 204:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** 
 205:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   /* Assign state pointer */
 206:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c ****   S->pState = pState;
  63              	 .loc 1 206 0
  64 002a FB68     	 ldr r3,[r7,#12]
  65 002c 3A68     	 ldr r2,[r7]
  66 002e 5A60     	 str r2,[r3,#4]
 207:../Dave/Generated/CMSIS_DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c **** }
  67              	 .loc 1 207 0
  68 0030 1037     	 adds r7,r7,#16
  69              	.LCFI3:
  70              	 .cfi_def_cfa_offset 8
  71 0032 BD46     	 mov sp,r7
  72              	.LCFI4:
  73              	 .cfi_def_cfa_register 13
  74              	 
  75 0034 80BD     	 pop {r7,pc}
  76              	 .cfi_endproc
  77              	.LFE149:
  79 0036 00BF     	 .text
  80              	.Letext0:
  81              	 .file 2 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
  82              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
  83              	 .file 4 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Dave/Generated/CMSIS_DSP/Include/arm_math.h"
  84              	 .file 5 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df2T_init_f32.c
    {standard input}:20     .text.arm_biquad_cascade_df2T_init_f32:00000000 $t
    {standard input}:25     .text.arm_biquad_cascade_df2T_init_f32:00000000 arm_biquad_cascade_df2T_init_f32
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
memset
