<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdp_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdp_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the identifiers and low-level driver functions (or macros) that can be used to access the device. High-level driver functions are defined in <a class="el" href="xdp_8h.html">xdp.h</a>.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.0   als  01/20/15 Initial release. TX code merged from the dptx driver.
 </pre>
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>DPTX core registers: Link configuration field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ae5925a444389bf34b490da77f28620b">XDP_TX_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1b7deced9e40d38be828e5b20f406206">XDP_TX_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5580fdf50bb0f3e73b7cf559a5a303e9">XDP_TX_ENHANCED_FRAME_EN</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ee20831f59433fd81e3eb183af394b8">XDP_TX_TRAINING_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#86cc5fd0e294747e31bbe083b94f8e8f">XDP_TX_LINK_QUAL_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#381f0df495ad38b4d3b7868614009d49">XDP_TX_SCRAMBLING_DISABLE</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#21fbe46f022d0d33371a02bd29419988">XDP_TX_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3363db51279aaf5815ce7b5608cba50c">XDP_TX_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x01C</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Core enables.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1faa1e874bdf93214fb2b58770b61998">XDP_TX_ENABLE</a>&nbsp;&nbsp;&nbsp;0x080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5f025620d6405df4681e32cfcd337fb2">XDP_TX_ENABLE_MAIN_STREAM</a>&nbsp;&nbsp;&nbsp;0x084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c46731902c1bd43c64a97b57c961dfb2">XDP_TX_ENABLE_SEC_STREAM</a>&nbsp;&nbsp;&nbsp;0x088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bb955a3b18e92ad75f62a7b0d20f000e">XDP_TX_FORCE_SCRAMBLER_RESET</a>&nbsp;&nbsp;&nbsp;0x0C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fb57f8ceb08142b6ddaf29c369629cf6">XDP_TX_MST_CONFIG</a>&nbsp;&nbsp;&nbsp;0x0D0</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Core ID.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#33fc769f58900351bf96b0a2a6a0b7a9">XDP_TX_VERSION</a>&nbsp;&nbsp;&nbsp;0x0F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1a016bc26e1258515c9709fab06e88d1">XDP_TX_CORE_ID</a>&nbsp;&nbsp;&nbsp;0x0FC</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: AUX channel interface.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#25c89044e396f0778a7647035b6f956e">XDP_TX_AUX_CMD</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6af11fabb2b714d43896f1529ac5671b">XDP_TX_AUX_WRITE_FIFO</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#00556d0b8d0bab8965797590080ae34c">XDP_TX_AUX_ADDRESS</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3531faf924dcdd3b7fd06ef4bad8d2e0">XDP_TX_AUX_CLK_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#29331ebc55cccdb9f0dfd08ee9a4b659">XDP_TX_USER_FIFO_OVERFLOW</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1b184675f6ebaa215e0e01acb3409536">XDP_TX_INTERRUPT_SIG_STATE</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#41008af47a2ba66b7082a998df55c77d">XDP_TX_AUX_REPLY_DATA</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f9180b7f677d984ba467304fd6b273a9">XDP_TX_AUX_REPLY_CODE</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6b5bf072149f4202f8db0977ae9b1e48">XDP_TX_AUX_REPLY_COUNT</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#837a25ff174ef281197a5913e599fe87">XDP_TX_INTERRUPT_STATUS</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#100fb56fd519455af2cb5a82791f8cbe">XDP_TX_INTERRUPT_MASK</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#82c6eb8c04375d614b4496a395169ca8">XDP_TX_REPLY_DATA_COUNT</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4bf9eabddf1dfddb0fe0abf88ef7985e">XDP_TX_REPLY_STATUS</a>&nbsp;&nbsp;&nbsp;0x14C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ba08c96bde1eaf5ececc5b5b6cd60efd">XDP_TX_HPD_DURATION</a>&nbsp;&nbsp;&nbsp;0x150</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Main stream attributes for SST / MST STREAM1.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4477bd0bedda0bde55b7a79d61e7a253">XDP_TX_STREAM1_MSA_START</a>&nbsp;&nbsp;&nbsp;0x180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bbcd2d62b0dd5e341ad20fd4be6d7867">XDP_TX_MAIN_STREAM_HTOTAL</a>&nbsp;&nbsp;&nbsp;0x180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#814a12aac489dfadf109675dbe9f64d2">XDP_TX_MAIN_STREAM_VTOTAL</a>&nbsp;&nbsp;&nbsp;0x184</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#30c991341adb99847009ea319e89f42e">XDP_TX_MAIN_STREAM_POLARITY</a>&nbsp;&nbsp;&nbsp;0x188</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5ba5b8a3110cae3e20c40c387b3dab42">XDP_TX_MAIN_STREAM_HSWIDTH</a>&nbsp;&nbsp;&nbsp;0x18C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#54a5f8bfffdc072c99ae2aef4a04950c">XDP_TX_MAIN_STREAM_VSWIDTH</a>&nbsp;&nbsp;&nbsp;0x190</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9623d7a9d7526eb95f4fa2af41411ffe">XDP_TX_MAIN_STREAM_HRES</a>&nbsp;&nbsp;&nbsp;0x194</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f2c42cc25e381685070c2254f3522e45">XDP_TX_MAIN_STREAM_VRES</a>&nbsp;&nbsp;&nbsp;0x198</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d7c97311a98450c05888549323e85d97">XDP_TX_MAIN_STREAM_HSTART</a>&nbsp;&nbsp;&nbsp;0x19C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#faa0650ed9b35d79346c16e431328da4">XDP_TX_MAIN_STREAM_VSTART</a>&nbsp;&nbsp;&nbsp;0x1A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a674756059c232768b7b67f6ad5f8d30">XDP_TX_MAIN_STREAM_MISC0</a>&nbsp;&nbsp;&nbsp;0x1A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c70a6186eae476ece2d9dd8ce7ba852f">XDP_TX_MAIN_STREAM_MISC1</a>&nbsp;&nbsp;&nbsp;0x1A8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c0cde333af76769090439d62713c50e9">XDP_TX_M_VID</a>&nbsp;&nbsp;&nbsp;0x1AC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f0689dd79b7ae9d8795a4553ee438f18">XDP_TX_TU_SIZE</a>&nbsp;&nbsp;&nbsp;0x1B0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9e8b464888a016529a3503bd90ab33c6">XDP_TX_N_VID</a>&nbsp;&nbsp;&nbsp;0x1B4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8bb58185af94916cb9c3248deedb2dd9">XDP_TX_USER_PIXEL_WIDTH</a>&nbsp;&nbsp;&nbsp;0x1B8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#68267948f6e181af7f6ee8b7b8c4dfdd">XDP_TX_USER_DATA_COUNT_PER_LANE</a>&nbsp;&nbsp;&nbsp;0x1BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#06514d1d85e0f5930ec0b2c6e4456136">XDP_TX_MAIN_STREAM_INTERLACED</a>&nbsp;&nbsp;&nbsp;0x1C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b9e1c6686701623b59a4f084742462ab">XDP_TX_MIN_BYTES_PER_TU</a>&nbsp;&nbsp;&nbsp;0x1C4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e6222752da33d25659a905b68ead7e11">XDP_TX_FRAC_BYTES_PER_TU</a>&nbsp;&nbsp;&nbsp;0x1C8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f3e29d97f73b9e9d5f9f0bb39f5aeb44">XDP_TX_INIT_WAIT</a>&nbsp;&nbsp;&nbsp;0x1CC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fbbcc199b3c8b82d2a7fe5e0274c180f">XDP_TX_STREAM1</a>&nbsp;&nbsp;&nbsp;0x1D0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0ac63688770bfea16fa128010679a9e3">XDP_TX_STREAM2</a>&nbsp;&nbsp;&nbsp;0x1D4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#934a0478902b7fbf554a53c2f904e881">XDP_TX_STREAM3</a>&nbsp;&nbsp;&nbsp;0x1D8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#57e32e532c5686b061e2769d832b509d">XDP_TX_STREAM4</a>&nbsp;&nbsp;&nbsp;0x1DC</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: PHY configuration status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a9a5a594ade23724e9fd4237af07184c">XDP_TX_PHY_CONFIG</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3f67e0961e2de45452712d3e49542d2e">XDP_TX_PHY_VOLTAGE_DIFF_LANE_0</a>&nbsp;&nbsp;&nbsp;0x220</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#92de577ba19aea454394caf2a1d59715">XDP_TX_PHY_VOLTAGE_DIFF_LANE_1</a>&nbsp;&nbsp;&nbsp;0x224</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#400419d5a0081e3819fcef4417b1b6d9">XDP_TX_PHY_VOLTAGE_DIFF_LANE_2</a>&nbsp;&nbsp;&nbsp;0x228</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5442355cc64f933985c45d5ce15cb01f">XDP_TX_PHY_VOLTAGE_DIFF_LANE_3</a>&nbsp;&nbsp;&nbsp;0x22C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#de26487df8aa80910213bbe422a70c25">XDP_TX_PHY_TRANSMIT_PRBS7</a>&nbsp;&nbsp;&nbsp;0x230</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a485819fbd9793b40764e36144f6f98d">XDP_TX_PHY_CLOCK_SELECT</a>&nbsp;&nbsp;&nbsp;0x234</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5e3d815b9618e24b0eba1b6ae5f2209c">XDP_TX_PHY_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x238</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f37a629a54e9aac4238c90b1496c0c22">XDP_TX_PHY_PRECURSOR_LANE_0</a>&nbsp;&nbsp;&nbsp;0x23C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fed4f4edd79b9c4ce53f7150f9f78a7c">XDP_TX_PHY_PRECURSOR_LANE_1</a>&nbsp;&nbsp;&nbsp;0x240</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a0cd4e25f24457ed2dd59ba073003ef">XDP_TX_PHY_PRECURSOR_LANE_2</a>&nbsp;&nbsp;&nbsp;0x244</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c894fde6dd528a0ecba1d62b527e237e">XDP_TX_PHY_PRECURSOR_LANE_3</a>&nbsp;&nbsp;&nbsp;0x248</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e97c39bcf6bd9799365783ee03c575fd">XDP_TX_PHY_POSTCURSOR_LANE_0</a>&nbsp;&nbsp;&nbsp;0x24C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e93b1027d135089179b6d64e5586a6d6">XDP_TX_PHY_POSTCURSOR_LANE_1</a>&nbsp;&nbsp;&nbsp;0x250</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#66e9f884decfab29a45773476c21229a">XDP_TX_PHY_POSTCURSOR_LANE_2</a>&nbsp;&nbsp;&nbsp;0x254</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#750999e425491b1094ad2f4fbf2bdb4c">XDP_TX_PHY_POSTCURSOR_LANE_3</a>&nbsp;&nbsp;&nbsp;0x258</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7f08f2ae5f213b0b600d677ed0205549">XDP_TX_PHY_STATUS</a>&nbsp;&nbsp;&nbsp;0x280</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5e9b8b7e0fa5058e8b554b48b7dacb57">XDP_TX_GT_DRP_COMMAND</a>&nbsp;&nbsp;&nbsp;0x2A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#45eb748c64a7ea99e82bdbc05caceb21">XDP_TX_GT_DRP_READ_DATA</a>&nbsp;&nbsp;&nbsp;0x2A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a65b66a2bdf90aed36f668a43e5ece74">XDP_TX_GT_DRP_CHANNEL_STATUS</a>&nbsp;&nbsp;&nbsp;0x2A8</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: DisplayPort audio.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#609aa078aefad0af3bea290cf9c8d482">XDP_TX_AUDIO_CONTROL</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d12b65a5eacb65252401cd7dd4723565">XDP_TX_AUDIO_CHANNELS</a>&nbsp;&nbsp;&nbsp;0x304</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dca9f9f446d37eeb6e9af4aa731cb8a4">XDP_TX_AUDIO_INFO_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x308 + 4 * (NUM - 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c7f7a894cd1b0a093a1f385bda08b7ba">XDP_TX_AUDIO_MAUD</a>&nbsp;&nbsp;&nbsp;0x328</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#25a66e4db61aa1b882c07897a24bebcf">XDP_TX_AUDIO_NAUD</a>&nbsp;&nbsp;&nbsp;0x32C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bc83c4c819a3397f99481812ee85f011">XDP_TX_AUDIO_EXT_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td></tr>

<tr><td colspan="2"><br><h2>DPTX core registers: Main stream attributes for MST STREAM2, 3, and 4.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c6b285be506668b6f1a4f0f3dd5d0581">XDP_TX_STREAM2_MSA_START</a>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad6afb742d6edbfa445ebaa1658ed64f">XDP_TX_STREAM2_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#53ff291474d87b04c5695ecc5409f23f">XDP_TX_STREAM3_MSA_START</a>&nbsp;&nbsp;&nbsp;0x550</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4ba34dd86d2d812e68396b9e8f8312e6">XDP_TX_STREAM3_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#689180e1100b0613e756f17e9ee94c54">XDP_TX_STREAM4_MSA_START</a>&nbsp;&nbsp;&nbsp;0x5A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9621ab19467d1674f53020ea97603126">XDP_TX_STREAM4_MSA_START_OFFSET</a></td></tr>

<tr><td colspan="2"><br><h2>DPTX core masks, shifts, and register values.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#70e0baacf394da1eca2d91399a4ed3af">XDP_TX_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#66ae5a7c2b5b4c7155455047b546b26f">XDP_TX_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#41cc4dd79d16526ae6303a4b88087c18">XDP_TX_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7a5dc54bb7562c8f6535e480fc33defc">XDP_TX_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a3033119b82e092cba28763ed61577ba">XDP_TX_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#afccbf6b1a17c9872882bc0ec064d713">XDP_TX_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4654e0e0751ab9288d547fe814631216">XDP_TX_TRAINING_PATTERN_SET_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#91a5c1ec6351ee70afedaf91bfd322ea">XDP_TX_TRAINING_PATTERN_SET_TP1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4b05fc9030634f1e765197e44904ace9">XDP_TX_TRAINING_PATTERN_SET_TP2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6285b920400356a2417eadbb7ac89dc7">XDP_TX_TRAINING_PATTERN_SET_TP3</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f3401df059f19eca5adb6c8fe9de8fe8">XDP_TX_LINK_QUAL_PATTERN_SET_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#df3a63cdcb0afc58e9fd04041ef6f7ed">XDP_TX_LINK_QUAL_PATTERN_SET_D102_TEST</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#224f115463d953b406a06081d6129d9a">XDP_TX_LINK_QUAL_PATTERN_SET_SER_MES</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2daabc20783747eb086e10851197faca">XDP_TX_LINK_QUAL_PATTERN_SET_PRBS7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#40fe699ccf9786fac9f06885d897a93a">XDP_TX_SOFT_RESET_VIDEO_STREAM1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#01b45b2644ee96382000c6fa0f76560b">XDP_TX_SOFT_RESET_VIDEO_STREAM2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad2d33b678343ecbf2800014f54b462d">XDP_TX_SOFT_RESET_VIDEO_STREAM3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a7aa8f3080fb3a4fa70a41ef5c7fa06">XDP_TX_SOFT_RESET_VIDEO_STREAM4_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3b08a40f117e74763459b97e6836a270">XDP_TX_SOFT_RESET_AUX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f6287b94d56e7525a0ea3e96669f5034">XDP_TX_SOFT_RESET_VIDEO_STREAM_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8f74defb9a28e814a733fca92b33f064">XDP_TX_MST_CONFIG_MST_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#64b0aedfbe91d356317bae67f538f745">XDP_TX_MST_CONFIG_VCP_UPDATED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#77baa3151f976b9b9d5eb9593cff1c5a">XDP_TX_VERSION_INTER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a2e69301eeba351c3ea3acd456480c2a">XDP_TX_VERSION_CORE_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ff7e77371c15b424cdea8bf56c3fd4e">XDP_TX_VERSION_CORE_PATCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8ba711d13798ccbec481932b29d71d26">XDP_TX_VERSION_CORE_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ce2b14509a5590c0ee321ae9b5789cdb">XDP_TX_VERSION_CORE_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e7dc9df2e938bb07ec1b388121095dbd">XDP_TX_VERSION_CORE_VER_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a21c42e32f7707489771f0f3f389be47">XDP_TX_VERSION_CORE_VER_MNR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#00e46b804dd2bd7f80c638757ffa5b2c">XDP_TX_VERSION_CORE_VER_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4665f58cbc05bed932e564df77c14bcd">XDP_TX_VERSION_CORE_VER_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c12495694c22924155ba86f3f6ea07ba">XDP_TX_CORE_ID_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#74649b8695537110a7b38cd8e00dcec4">XDP_TX_CORE_ID_TYPE_TX</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ec39f711a67e59fa70fa8d050cee3c20">XDP_TX_CORE_ID_TYPE_RX</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#676525fd37b482b0d6c147bf62bd7596">XDP_TX_CORE_ID_DP_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8cd14ed483c710f550789b73231566a1">XDP_TX_CORE_ID_DP_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d90143814e345d09f64b4a5fb35f7a33">XDP_TX_CORE_ID_DP_MNR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#472d3b2f27e6e5550b34e1a807472745">XDP_TX_CORE_ID_DP_MNR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#86ed8493745130071ed891749f25fe76">XDP_TX_CORE_ID_DP_MJR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#47730951026dc8d7168a49558b311233">XDP_TX_CORE_ID_DP_MJR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#60c14afd99f5e3b5216b731169000603">XDP_TX_AUX_CMD_NBYTES_TRANSFER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d9b3cf6ec8a2fca899743ac1c1551aca">XDP_TX_AUX_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2bdf64d27dab55a82dcd0bae0ae37c4e">XDP_TX_AUX_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f948f5e14de9cfdbfacd25026833e3a2">XDP_TX_AUX_CMD_I2C_WRITE</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6c272a5d80db1ab2d0f6f51a937e3074">XDP_TX_AUX_CMD_I2C_READ</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9c56c705b68495687428517acf941302">XDP_TX_AUX_CMD_I2C_WRITE_STATUS</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6bc35d7c3f091a35965cd4d8c0ed825c">XDP_TX_AUX_CMD_I2C_WRITE_MOT</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3130b8911f8d04bf35a2c8cb78db51b7">XDP_TX_AUX_CMD_I2C_READ_MOT</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#62cc12cb45a480c0db10a430b652e3bd">XDP_TX_AUX_CMD_I2C_WRITE_STATUS_MOT</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#deafeb6e7e334122f43665bbebee14f3">XDP_TX_AUX_CMD_WRITE</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#85a26420dc57f6012a0ed233879b21ab">XDP_TX_AUX_CMD_READ</a>&nbsp;&nbsp;&nbsp;0x9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#135fbc6adc9f16f51bfa0dd0b606d2cf">XDP_TX_AUX_CMD_ADDR_ONLY_TRANSFER_EN</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#43a7ea94d144b07f10f4f11b2d27ee1a">XDP_TX_AUX_CLK_DIVIDER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ac54d4d9c1a8c41589ddd6fe6aee0cf3">XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#60a3abe4422e542852b12bdf5aa2db3b">XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#99bf491ce0301d6f792f2cd4dd07bbf0">XDP_TX_INTERRUPT_SIG_STATE_HPD_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#39b885b0f2716d2579c1f4c904b784ba">XDP_TX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#34f4cd4a1b0d71a63af9b625fa9462ad">XDP_TX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4e4b7c387ce9bff701d3856cf4eaa113">XDP_TX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#32fba91f04c8772f03e53c80ac4cb4d0">XDP_TX_AUX_REPLY_CODE_ACK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a836f13f75aaf22e7cf7730465992012">XDP_TX_AUX_REPLY_CODE_I2C_ACK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2bc20eb55690862ae01a191a5b1fa17f">XDP_TX_AUX_REPLY_CODE_NACK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ac0d48263c275b5001948d3c6c1489ec">XDP_TX_AUX_REPLY_CODE_DEFER</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#453766abe993aa7564b096d539adbbb4">XDP_TX_AUX_REPLY_CODE_I2C_NACK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0417cc0d3c74c471fcbc81a81df9e0b7">XDP_TX_AUX_REPLY_CODE_I2C_DEFER</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#feed7a23db475fc91b42041ea6c90198">XDP_TX_INTERRUPT_STATUS_HPD_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#786bbc7077175183b4dae1882b0dc240">XDP_TX_INTERRUPT_STATUS_HPD_EVENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5da099cba88d81d5412bc8daed5400e4">XDP_TX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7abeeaaed020067d4abaf8227446db70">XDP_TX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2a657bca56de74c3a0a296f7e260cb83">XDP_TX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#370e7aca7a14933fcd91a21fccdcc724">XDP_TX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#454949d24ddd0f80d23a9ac4111a026b">XDP_TX_INTERRUPT_MASK_HPD_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bab060bc1762a35720084cdd85774a09">XDP_TX_INTERRUPT_MASK_HPD_EVENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dcd31019fc8c9a213bcac21f033316f9">XDP_TX_INTERRUPT_MASK_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aac0df6b61ee304c71e9b422a670267f">XDP_TX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#40e870e436a3a9ab4ea8954327ce9907">XDP_TX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#450a642c2b2e73401bf46440b074fba5">XDP_TX_INTERRUPT_MASK_EXT_PKT_TXD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8fd1689fd2c2d51910e4c4f4d9e7b889">XDP_TX_REPLY_STATUS_REPLY_RECEIVED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#673641ba907ab41eac166c9f21f392c8">XDP_TX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#65e845d6ef6588626dbbd6ebc9fd4fc1">XDP_TX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#55cb85e9cfa808408343230b81873e66">XDP_TX_REPLY_STATUS_REPLY_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3bc58e341b67dd1701da50c392e35bad">XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c568b80e2de3db1ff0925c10a7635aef">XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5bc6dbb91b13aa3cbdb2cc9343b728bc">XDP_TX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9fcdd38e755258e23bef28e45bd95532">XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b1ec70cb59f3121861a31d3d18fcffc6">XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#adaa84b1a68a3988a5c49818f8f0e145">XDP_TX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ba5b7ab9a70708ebba30b5d1d045717a">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1e998ab4ff14f378c7eb2566fc9f1670">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#afb2ce0be913f0f16b0c67fc33e2563e">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c26f3df79fde4f228f2fd1458dc5351b">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#841e60c7ba4f114a5ab7111a39db6cef">XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0899c52fe80b6325dc6bea47ab2e4fb7">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#315b3b02d8d404e37569ecb91d4cac7a">XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#951e2aad84e933f7f4725fe1de018ed5">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#07f332f197f7f48b16461d6fb4d06577">XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4aa46b1fe44357424b32c19c7a48f145">XDP_TX_MAIN_STREAMX_MISC0_BDC_MASK</a>&nbsp;&nbsp;&nbsp;0x000000E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7d319c397081d09d6beef335a6d380cd">XDP_TX_MAIN_STREAMX_MISC0_BDC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#59a755f3e34182c977d88110ec611545">XDP_TX_MAIN_STREAMX_MISC0_BDC_6BPC</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#39e35df5cc643b423904d7b8a3610287">XDP_TX_MAIN_STREAMX_MISC0_BDC_8BPC</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cf368bd57999fdb632203d00ccb142bf">XDP_TX_MAIN_STREAMX_MISC0_BDC_10BPC</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4cf617925d2b05761ceb028f5792e747">XDP_TX_MAIN_STREAMX_MISC0_BDC_12BPC</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1937ba9d3fb4177a3f0d723bfdd23262">XDP_TX_MAIN_STREAMX_MISC0_BDC_16BPC</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a897d1922a1677e65bade4bf3b8c45a2">XDP_TX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3560a524a1c3e5a1158c091e7543d878">XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#08091e474df55d1b099aacf2de10acd3">XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fea2940acd834214c108e4f6e26b74c9">XDP_TX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7d9d53cefb80613af03ba30490c75c34">XDP_TX_PHY_CONFIG_PHY_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b31ca0b9ee67fa1bc43247697c39be8d">XDP_TX_PHY_CONFIG_GTTX_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8e6650daac5f5ed942b47b7ba44b7f88">XDP_TX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aa1da2f5f073929af4e7860000975148">XDP_TX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#473b98b71a50d56abb70f3470e1ac2e3">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bc20a2e8833216bab843787c25c7010f">XDP_TX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK</a>&nbsp;&nbsp;&nbsp;0x0001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#29e81b9dfa1d6361cba8097dc7a705af">XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7001ed0ec0c6efa9ee94be12c6688ac4">XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ce019b28cc3a8b6e9de760f9d27a7516">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_IND_LANE_MASK</a>&nbsp;&nbsp;&nbsp;0x0010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d06a4cb3d3ea25f6fe96c983141209ad">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE0_MASK</a>&nbsp;&nbsp;&nbsp;0x0020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#38e2dbf12c583aefaee5309ccb9da7af">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE1_MASK</a>&nbsp;&nbsp;&nbsp;0x0040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3cc617829d9d8bc3b5212c882306248b">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE2_MASK</a>&nbsp;&nbsp;&nbsp;0x0080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#781df81417de610c420e8cf78b48a352">XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE3_MASK</a>&nbsp;&nbsp;&nbsp;0x0100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d2d3d1a709631fc420dd1c049f698586">XDP_TX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a6f79a38e808c5b8709c0df74b0fcb41">XDP_TX_PHY_CLOCK_SELECT_162GBPS</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ed96fa91ef0baa6d9b978965d7f9a09">XDP_TX_PHY_CLOCK_SELECT_270GBPS</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a85544d166a67b8af182118ee4c3025">XDP_TX_PHY_CLOCK_SELECT_540GBPS</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5ab97c4efaa2f5b8c650c2cc442fc274">XDP_TX_VS_LEVEL_0</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5bb4b36d4c302f2a4586273289434c91">XDP_TX_VS_LEVEL_1</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d317bd3061e5642dfc637f14aba1e4a9">XDP_TX_VS_LEVEL_2</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aecc0670cf032b5c502cb3918e6cf815">XDP_TX_VS_LEVEL_3</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cb9662682caa4184f7a3cebd674cb606">XDP_TX_VS_LEVEL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ade8315c6aa8f25f4cd28c951446f350">XDP_TX_PE_LEVEL_0</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b0787898c1a8c9a1e60caecd84fd72a4">XDP_TX_PE_LEVEL_1</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b7852a7fbd8462c1ab4cc638a2ef52c8">XDP_TX_PE_LEVEL_2</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b6b49b7aa6c52daca637f3aca5d3559a">XDP_TX_PE_LEVEL_3</a>&nbsp;&nbsp;&nbsp;0x1B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4f7366af4a5b21d6fa88b196a5b7d1ec">XDP_TX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f3511fb44b2578955faabb7cda8004dd">XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#05aff8783177a08b43c6298f91fc0438">XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b0ca1a8f8f33a2354734e54bb0ae0e01">XDP_TX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#18683a8e4b37bbfc84b577e331c1b841">XDP_TX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5cca6cf00f2a31ab8e2f1c5b59c5cdc7">XDP_TX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#96b8952d8e9be14dc18fcfb3f2be6771">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#50321eeb480ce7c8bc4f67407db857e7">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f51dfbf34c3e551d2560e1535b884f14">XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#36de4508a0e4c480b571847f49918f45">XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#df6d0fc619b528636081466f2fe40726">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#56e5304cdb0daf2b46b42ec140f799cd">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5d57de29095df78fff9b1560804e239f">XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00C00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1411e4989bd2f5c339bb6aec07195f79">XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3c8a7fdcb557e1da714a68d238bb948d">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2912c2cb44ad0139d49de6a1582444ce">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#40bf45767e97402a1303b16f054575c4">XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7a1e12eeb015517852f892c2493a667c">XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#eb600982fcd8af5e410f372dd3282d4b">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7aa5685285634f2b8dda4641bff03b3d">XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f172bcc0db714b714bd02e727b7482fa">XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#93f901e389428a69e6af07d8d299728e">XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cc15c1a25006b56228f1c94d21fa4aac">XDP_TX_PHY_STATUS_LANES_0_1_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000013</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b78c85d58fa16d617c4d0124afcfcfcf">XDP_TX_PHY_STATUS_ALL_LANES_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fa5c8066729574aa2c4d96fee7e6414e">XDP_TX_GT_DRP_COMMAND_DRP_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a71ded8a5ec2b3ab390c4f3228990e67">XDP_TX_GT_DRP_COMMAND_DRP_RW_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6ffeb62b90cc972c086e9f825fdf72c2">XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fa9dfa75a39702b6669e9f8e8d0ba6c7">XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Receiver core configuration.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5b06e5e76082b04867dd2f56f0a0917d">XDP_RX_LINK_ENABLE</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b92396dc99867182a84530b35b7af521">XDP_RX_AUX_CLK_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d7668bbee6d0b65c7aee2e2ced38dde0">XDP_RX_DTG_ENABLE</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1e94e03e3a9d476e0530688773858ec2">XDP_RX_USER_PIXEL_WIDTH</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c515fe15b85cd8efc4ae092e17d8e809">XDP_RX_INTERRUPT_MASK</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7530e664790f780933ced8282bf4fe02">XDP_RX_MISC_CTRL</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3aa48c5a36370b85c3f4495201350e3d">XDP_RX_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x01C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: AUX channel status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#794fff73a59aa66312fa2948895d62e4">XDP_RX_AUX_REQ_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ed21d9a5f7449115f9e1871924e5b3d7">XDP_RX_REQ_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c55bc68d487174fbdbf1507dba508242">XDP_RX_REQ_COUNT</a>&nbsp;&nbsp;&nbsp;0x028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e0fbe348d6ed4ae126ec0af1afc70f58">XDP_RX_HPD_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x02C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e8a2e93e636258942d805d64e7421cfb">XDP_RX_REQ_CLK_WIDTH</a>&nbsp;&nbsp;&nbsp;0x030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bb1683396cf324e8ec43327612feba90">XDP_RX_REQ_CMD</a>&nbsp;&nbsp;&nbsp;0x034</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#703cde9bd12ee597ab425e0c168ccd40">XDP_RX_REQ_ADDRESS</a>&nbsp;&nbsp;&nbsp;0x038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6c43d2fc6a45a58b874b45259039083d">XDP_RX_REQ_LENGTH</a>&nbsp;&nbsp;&nbsp;0x03C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Interrupt registers.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d971e4a26f157b612dff6e1de938c5bd">XDP_RX_INTERRUPT_CAUSE</a>&nbsp;&nbsp;&nbsp;0x040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bb04da65ba6169d80f13c62c701da600">XDP_RX_INTERRUPT_MASK_1</a>&nbsp;&nbsp;&nbsp;0x044</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a161b6c292f9869cb73de2a5e9c4b6f5">XDP_RX_INTERRUPT_CAUSE_1</a>&nbsp;&nbsp;&nbsp;0x048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7dc649ca8aee72f8e6d57c702f0d74a8">XDP_RX_HSYNC_WIDTH</a>&nbsp;&nbsp;&nbsp;0x050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b61efd47504e99cdfbcfb9c7041657c1">XDP_RX_FAST_I2C_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x060</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: DPCD fields.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f6da4b2642c6804d5816b13550d661ec">XDP_RX_LOCAL_EDID_VIDEO</a>&nbsp;&nbsp;&nbsp;0x084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e7291204786aef1199d3b522e8fe85a5">XDP_RX_LOCAL_EDID_AUDIO</a>&nbsp;&nbsp;&nbsp;0x088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#281f1dd6d2ee57ba8e63d28bcfc8ff9d">XDP_RX_REMOTE_CMD</a>&nbsp;&nbsp;&nbsp;0x08C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#82488d3e6a07e23d8c88fede320b8e29">XDP_RX_DEVICE_SERVICE_IRQ</a>&nbsp;&nbsp;&nbsp;0x090</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#238cfb5dbb80aabb0f54cdd1bcf29f6c">XDP_RX_VIDEO_UNSUPPORTED</a>&nbsp;&nbsp;&nbsp;0x094</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c0af79aa0c2e4ca5b12e4aba40eb08dc">XDP_RX_AUDIO_UNSUPPORTED</a>&nbsp;&nbsp;&nbsp;0x098</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dbd96d69ab1db206f8a661e2444789a2">XDP_RX_OVER_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x09C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#16a1d313ee89e35438385216866204c1">XDP_RX_OVER_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x0A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7d40b0e8a94e67f1012cd993d1317775">XDP_RX_OVER_TP_SET</a>&nbsp;&nbsp;&nbsp;0x0A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9b377bf88cbb4e7dc0f80fadd96226ea">XDP_RX_OVER_TRAINING_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0A8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f281b7367e71036b5bb3f458c58c267d">XDP_RX_OVER_TRAINING_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0AC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ef102482c11c4d891963b2096d53e462">XDP_RX_OVER_TRAINING_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0B0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#68bf06755cb7ca383a19c4835982fa2f">XDP_RX_OVER_TRAINING_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0B4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ae2d710c20020f4cf6111c701a1f7905">XDP_RX_OVER_CTRL_DPCD</a>&nbsp;&nbsp;&nbsp;0x0B8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c8654384af5e1e113cef1962c91f32bb">XDP_RX_OVER_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x0BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c1c1530733c3810d77aa0d319ea67147">XDP_RX_OVER_LINK_QUAL_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#27306ce59b8a38ca398d7efad6db5c3b">XDP_RX_OVER_LINK_QUAL_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0C4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#61c575f15ed17346753ce3b7505feed5">XDP_RX_OVER_LINK_QUAL_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0C8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5455cedc322ef33a15814738fe74a50e">XDP_RX_OVER_LINK_QUAL_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0CC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#781658fed1bff87c552b9d8356fdb5a2">XDP_RX_MST_CAP</a>&nbsp;&nbsp;&nbsp;0x0D0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#beee66306c3e4d90fe680781eff66c91">XDP_RX_SINK_COUNT</a>&nbsp;&nbsp;&nbsp;0x0D4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7b45e903ceed610daee56cf43908e30b">XDP_RX_GUID0</a>&nbsp;&nbsp;&nbsp;0x0E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6b6c531921866c27fa7cf9e8f8319fd5">XDP_RX_GUID1</a>&nbsp;&nbsp;&nbsp;0x0E4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#88a8c1d21cce51091c4a6b5bc80e5ed1">XDP_RX_GUID2</a>&nbsp;&nbsp;&nbsp;0x0E8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#83de2e62727b768067dc3d2b7a8c0e4d">XDP_RX_GUID3</a>&nbsp;&nbsp;&nbsp;0x0EC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5153c31ad1b91ccb4963fe1ce8c22007">XDP_RX_OVER_GUID</a>&nbsp;&nbsp;&nbsp;0x0F0</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Core ID.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7bb2bcefa644b5d2c1691974de0eff9e">XDP_RX_VERSION</a>&nbsp;&nbsp;&nbsp;0x0F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9c42b90b92a1915fcca0c60493e2ec61">XDP_RX_CORE_ID</a>&nbsp;&nbsp;&nbsp;0x0FC</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: User video status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9062dda0eea5e6531552c538da276f7c">XDP_RX_USER_FIFO_OVERFLOW</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1a7cd2297bc8fdaf874828e848857ea8">XDP_RX_USER_VSYNC_STATE</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: PHY configuration and status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#92f35b8e6d749e755108debdf47e74e9">XDP_RX_PHY_CONFIG</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e8fa63c6bbcdaf34c6743ae208ff97ef">XDP_RX_PHY_STATUS</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d72818c0184d0b812dfc4fb8dbf619c7">XDP_RX_PHY_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#317b765cf794edea4ca4bff243dab3ac">XDP_RX_MIN_VOLTAGE_SWING</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b5a5a81ad34a81c27af3845b9614398c">XDP_RX_CDR_CONTROL_CONFIG</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#548d6356f56d0005ce6c0696123cba64">XDP_RX_GT_DRP_COMMAND</a>&nbsp;&nbsp;&nbsp;0x2A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3ce2dae051679abe9a08bda87d4c2d61">XDP_RX_GT_DRP_READ_DATA</a>&nbsp;&nbsp;&nbsp;0x2A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a3c4e1da3bde3f44c615b5c214e117e6">XDP_RX_GT_DRP_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x2A8</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Audio.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d49292b242481a687be7f8f0008ccdb9">XDP_RX_AUDIO_CONTROL</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad0db928010fdd02d9477f803c8ae6f9">XDP_RX_AUDIO_INFO_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x304 + 4 * (NUM - 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5e13f8f797b23f70a32aca1858f2059c">XDP_RX_AUDIO_MAUD</a>&nbsp;&nbsp;&nbsp;0x324</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c28d54a0edce0fcd6f993a4a491d3e08">XDP_RX_AUDIO_NAUD</a>&nbsp;&nbsp;&nbsp;0x328</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7b1fb40d02f3fa04c77f6608c7c8c455">XDP_RX_AUDIO_STATUS</a>&nbsp;&nbsp;&nbsp;0x32C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e2e37b6b6908dd9ddfe59d5570afda41">XDP_RX_AUDIO_EXT_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: DPCD configuration space.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c055924bd04e729479eb4016e8cf0440">XDP_RX_DPCD_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#061115f4700944c759a06896156b812c">XDP_RX_DPCD_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x404</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f43923caf9ac3d87bcedee4a4e1140a1">XDP_RX_DPCD_ENHANCED_FRAME_EN</a>&nbsp;&nbsp;&nbsp;0x408</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#14e2e3f9de22bf9ae0179880be2cc740">XDP_RX_DPCD_TRAINING_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x40C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0b1f99605ca67efccda637ca7358cc06">XDP_RX_DPCD_LINK_QUALITY_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x410</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b2fbd24ce0894629fac64a968c8bbfbf">XDP_RX_DPCD_RECOVERED_CLOCK_OUT_EN</a>&nbsp;&nbsp;&nbsp;0x414</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1bc7ac52244e0cdacd8a944261727157">XDP_RX_DPCD_SCRAMBLING_DISABLE</a>&nbsp;&nbsp;&nbsp;0x418</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#710946fa2f3c08b45cdb0e4372d09430">XDP_RX_DPCD_SYMBOL_ERROR_COUNT_SELECT</a>&nbsp;&nbsp;&nbsp;0x41C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#03e5c2fdf864c2522cbf914a1f7d903c">XDP_RX_DPCD_TRAINING_LANE_0_SET</a>&nbsp;&nbsp;&nbsp;0x420</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5c18bf50f02fc1e3dde7d0d10c4f308a">XDP_RX_DPCD_TRAINING_LANE_1_SET</a>&nbsp;&nbsp;&nbsp;0x424</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#28eb6db784042670907cbe187ecf1da3">XDP_RX_DPCD_TRAINING_LANE_2_SET</a>&nbsp;&nbsp;&nbsp;0x428</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#88082994250cf28e88e14c4ce8c8e9f6">XDP_RX_DPCD_TRAINING_LANE_3_SET</a>&nbsp;&nbsp;&nbsp;0x42C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#346032b8764dd1ba6db4a5420a3ce0c5">XDP_RX_DPCD_DOWNSPREAD_CONTROL</a>&nbsp;&nbsp;&nbsp;0x430</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#49aa0e017172d356987563947ae681cc">XDP_RX_DPCD_MAIN_LINK_CHANNEL_CODING_SET</a>&nbsp;&nbsp;&nbsp;0x434</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ba0c07be94fe05531383b2462a7bf3f2">XDP_RX_DPCD_SET_POWER_STATE</a>&nbsp;&nbsp;&nbsp;0x438</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#118368970c3ad0fad272085c77a699ae">XDP_RX_DPCD_LANE01_STATUS</a>&nbsp;&nbsp;&nbsp;0x43C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#908f5219f099182c2e331aa84aa91712">XDP_RX_DPCD_LANE23_STATUS</a>&nbsp;&nbsp;&nbsp;0x440</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0f58093497a4488f7bbbef4da6890770">XDP_RX_DPCD_SOURCE_OUI_VALUE</a>&nbsp;&nbsp;&nbsp;0x444</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aa4b3948ef916b33921a76d7b1356c6c">XDP_RX_DPCD_SYM_ERR_CNT01</a>&nbsp;&nbsp;&nbsp;0x448</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d8628c14b646379d9994ae532e2329e5">XDP_RX_DPCD_SYM_ERR_CNT23</a>&nbsp;&nbsp;&nbsp;0x44C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Main stream attributes for SST / MST STREAM1.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#36d76a08dd3ff4a85d734bd88f93695d">XDP_RX_STREAM1_MSA_START</a>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#188dc1306add65c7f02afea50fef7538">XDP_RX_MSA_HRES</a>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#356a76e8437e5269ffcd7ee02bfebfc1">XDP_RX_MSA_HSPOL</a>&nbsp;&nbsp;&nbsp;0x504</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#194182feacd8a9db2eec05d06f022426">XDP_RX_MSA_HSWIDTH</a>&nbsp;&nbsp;&nbsp;0x508</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c9b259cd0e0a500759d849fd9a8e516a">XDP_RX_MSA_HSTART</a>&nbsp;&nbsp;&nbsp;0x50C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e50a2ae7118c898fde1ef493225e3401">XDP_RX_MSA_HTOTAL</a>&nbsp;&nbsp;&nbsp;0x510</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b54a8414ede463a0b73305eb8ad01842">XDP_RX_MSA_VHEIGHT</a>&nbsp;&nbsp;&nbsp;0x514</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#78efd717b91a9f9ff86435944063785f">XDP_RX_MSA_VSPOL</a>&nbsp;&nbsp;&nbsp;0x518</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#173680e10c37872a584277e33bb74335">XDP_RX_MSA_VSWIDTH</a>&nbsp;&nbsp;&nbsp;0x51C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f82c08f326fc051ce52138c12e9a34ed">XDP_RX_MSA_VSTART</a>&nbsp;&nbsp;&nbsp;0x520</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4d6fb463cdbb6aabe8ee385c13f35d5d">XDP_RX_MSA_VTOTAL</a>&nbsp;&nbsp;&nbsp;0x524</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1b2ff6787b404037ad6da7e536be5f98">XDP_RX_MSA_MISC0</a>&nbsp;&nbsp;&nbsp;0x528</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#431a9d988ebd969df5a4e38ab1e5e418">XDP_RX_MSA_MISC1</a>&nbsp;&nbsp;&nbsp;0x52C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#106f99335cd5bfc2b9523de8fca8b5d7">XDP_RX_MSA_MVID</a>&nbsp;&nbsp;&nbsp;0x530</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#15984a8e58d2760621224ac33e33756e">XDP_RX_MSA_NVID</a>&nbsp;&nbsp;&nbsp;0x534</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#efe56c7cc0b24233402f9768bd40a2d2">XDP_RX_MSA_VBID</a>&nbsp;&nbsp;&nbsp;0x538</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Main stream attributes for MST STREAM2, 3, and 4.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#616778c794cfb1445840f1451b655844">XDP_RX_STREAM2_MSA_START</a>&nbsp;&nbsp;&nbsp;0x540</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f3e2116ea12078767a79751a6916fffe">XDP_RX_STREAM2_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b78f624811ba0788778cbba9cfff46f2">XDP_RX_STREAM3_MSA_START</a>&nbsp;&nbsp;&nbsp;0x580</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b83c376588bc03bcc6ad492059ce3770">XDP_RX_STREAM3_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#349b9b0ccab8aef6e1925154a9baba28">XDP_RX_STREAM4_MSA_START</a>&nbsp;&nbsp;&nbsp;0x5C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7048fa24ee65178634ba415694affff4">XDP_RX_STREAM4_MSA_START_OFFSET</a></td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: MST field for sideband message buffers and the</h2></td></tr>
<tr><td colspan="2">virtual channel payload table. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c196995f1eeb5295b941dd980e363a5e">XDP_RX_DOWN_REQ</a>&nbsp;&nbsp;&nbsp;0xA00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3b4b28437954240b3a8a4ad6d85b31bb">XDP_RX_DOWN_REP</a>&nbsp;&nbsp;&nbsp;0xB00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#715ed0d9d0a1c6711e4cec32133904b5">XDP_RX_VC_PAYLOAD_TABLE</a>&nbsp;&nbsp;&nbsp;0x800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ee49a3d4da06f7842df18fa7ea17dece">XDP_RX_VC_PAYLOAD_TABLE_ID_SLOT</a>(SlotNum)&nbsp;&nbsp;&nbsp;(XDP_RX_VC_PAYLOAD_TABLE + SlotNum)</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Vendor specific DPCD.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#caf576295408e80cc5f846fe3ec8788e">XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD</a>&nbsp;&nbsp;&nbsp;0xE00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e4c77e79071e4829c368f1812b2496de">XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD_REG</a>(RegNum)&nbsp;&nbsp;&nbsp;(XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b2b20aec720704875b455c8dc3ff5fcb">XDP_RX_SINK_DEVICE_SPECIFIC_FIELD</a>&nbsp;&nbsp;&nbsp;0xF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#720f2ecfa4626c7942b7f7d83f1d7a6c">XDP_RX_SINK_DEVICE_SPECIFIC_FIELD_REG</a>(RegNum)&nbsp;&nbsp;&nbsp;(XDP_RX_SINK_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td></tr>

<tr><td colspan="2"><br><h2>DPRX core masks, shifts, and register values.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f875a0aaa1b64b1626985bc42de37a88">XDP_RX_AUX_CLK_DIVIDER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3b963e73e37edda7eddc337056276ce0">XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#317fa10e769c442474cc241db9231de7">XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#30dfeab87f7fa66cacdbaf5572b43c2c">XDP_RX_USER_PIXEL_WIDTH_1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c94ec0992cfe2f356659a2c09692d6e8">XDP_RX_USER_PIXEL_WIDTH_2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f1f7f2a7d3afa17d302d5accb186539b">XDP_RX_USER_PIXEL_WIDTH_4</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#edc6c1f3f3ea094eff5dbefe6962fd20">XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2d7512aacb33e253fd7330fd0da0663f">XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1ec2ba7ee42ae6c6481608acfac6d07f">XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x00004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#72a3e2d70a04302d0a815d1ec66e4f63">XDP_RX_INTERRUPT_MASK_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#805aee6b058ab48908798d03672160b8">XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#518940e176e984b3d5c930f3fa03a3b6">XDP_RX_INTERRUPT_MASK_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x00040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aa8ea209d5dfdc969f0fd0e332887827">XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK</a>&nbsp;&nbsp;&nbsp;0x00100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7de53d1546d76c3547e059043c4063ca">XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK</a>&nbsp;&nbsp;&nbsp;0x00200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#edba18ee49671d48bf62ebbf44d7abc7">XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d99f5f4a223645c4257791f706489e87">XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9628fdd1d7da3b365459c36833daafda">XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;0x01000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e24eb07ee82882cd4e4e81c64b74fce1">XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK</a>&nbsp;&nbsp;&nbsp;0x02000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a111ab75790a9774e078ae90150e4688">XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#341237b436fbb56c56d2463d80063766">XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x08000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#16801582a15a01038649065aeadf59fa">XDP_RX_INTERRUPT_MASK_TP1_MASK</a>&nbsp;&nbsp;&nbsp;0x10000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aa488468290aad055456ac075c34e115">XDP_RX_INTERRUPT_MASK_TP2_MASK</a>&nbsp;&nbsp;&nbsp;0x20000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a6cb22ee61a80bf3f036515f1bf9571d">XDP_RX_INTERRUPT_MASK_TP3_MASK</a>&nbsp;&nbsp;&nbsp;0x40000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9ddac78ecf47725e0000593ed0b704d7">XDP_RX_INTERRUPT_MASK_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#69f6560d50ae154651ed30e6f2ebbfe3">XDP_RX_MISC_CTRL_USE_FILT_MSA_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dcde525b462101fdc78bbaeb1c66d487">XDP_RX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6dd5ef2e4c25a03a04f555def79ab9c4">XDP_RX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c7aef2d2458395628c9012acf33b56ab">XDP_RX_SOFT_RESET_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#79aa1b703b8774488418280175b0b605">XDP_RX_SOFT_RESET_AUX_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#251cf0cc450568f608dc090fadcde6b1">XDP_RX_HPD_INTERRUPT_ASSERT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b110a6bf2a2fcaead69b8b30dd596622">XDP_RX_HPD_INTERRUPT_LENGTH_US_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b3fb949ff36369bfb502b5077d1fd7b2">XDP_RX_HPD_INTERRUPT_LENGTH_US_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#208a27e5f3b9580663299b083cbe0bad">XDP_RX_INTERRUPT_CAUSE_VM_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#228f0a4558b3ac2b4508bfe818130d59">XDP_RX_INTERRUPT_CAUSE_POWER_STATE_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9a89ee542d4d83f17d50086fffdc1c40">XDP_RX_INTERRUPT_CAUSE_NO_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#70589f8a77530b81a295e78395df660a">XDP_RX_INTERRUPT_CAUSE_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VBLANK_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0742fedcacdea9107f32f10942bdf564">XDP_RX_INTERRUPT_CAUSE_TRAINING_LOST_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#82814bbe9d66dcaa4380fe73d181717d">XDP_RX_INTERRUPT_CAUSE_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VIDEO_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#032a0d72b3f702c4119f4222cf379719">XDP_RX_INTERRUPT_CAUSE_INFO_PKT_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f93b02ffa853fc116f25c99c1f95d057">XDP_RX_INTERRUPT_CAUSE_EXT_PKT_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#795a44b84523c0c571b4a681ac11b124">XDP_RX_INTERRUPT_CAUSE_VCP_ALLOC_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e505ba5f880fd7386ebeee2937b98f76">XDP_RX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aa6a65b3dcaff77dcb634a2eb3ce1352">XDP_RX_INTERRUPT_CAUSE_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8b8a4c89a11c0d4c04310ec8b84bc7a5">XDP_RX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9b68ede3826dcb8d75040ab5efc0c603">XDP_RX_INTERRUPT_CAUSE_TRAINING_DONE_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cb7669fea2f8ca1b2e64aca94e65cfbb">XDP_RX_INTERRUPT_CAUSE_BW_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#753cece81e24040b49aab81b59c9cc66">XDP_RX_INTERRUPT_CAUSE_TP1_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP1_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#155764c86760f9cd4a8f021a4934987b">XDP_RX_INTERRUPT_CAUSE_TP2_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP2_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#31d43aa31b55fc595183dbf99336a7b5">XDP_RX_INTERRUPT_CAUSE_TP3_MASK</a>&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP3_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9b24f8e599898abb1318b286bf662b81">XDP_RX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00001 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5cd2062272cc3a2521f364aa74c8b14d">XDP_RX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00002 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1a2c76ab9cc786dea1ddaedc9617999f">XDP_RX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00004 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3af810c10102f5c518032cc7ebe8ecf8">XDP_RX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00008 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6233df46fdc1563606182eaac6fefc9c">XDP_RX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00010 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8e487b680a24926c77a21903d2098753">XDP_RX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00020 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e97b2d921564ea70d6ed1682101afa0a">XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a78d1969f8d0edcf8b6f2bc8b098eb07">XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#97ebf5ea5451e0fdea7c90e4b6263471">XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bfc3a97a822e39376a3eef6914d09ddc">XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#946a7f53b3cf6e349177696fc6efaa20">XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#745f8ac7c2a27649a46842f76d264e8c">XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bbf6529313d83d34c1e3f355bb7b8b77">XDP_RX_HSYNC_WIDTH_PULSE_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#06e13dba9cee382c467e6a7f353d79e3">XDP_RX_HSYNC_WIDTH_FRONT_PORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a91f30db530ef50f5dec2db7ec089ff8">XDP_RX_HSYNC_WIDTH_FRONT_PORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5aa4d22effa57d185c90664a4462bce1">XDP_RX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#63b225a3d1e9cda3a76bcd6c7a84728e">XDP_RX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4825838e27f0c16d743dd1c0e2195ca9">XDP_RX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c26ecd995f8f8e966c9aa3d458161b63">XDP_RX_OVER_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b1e5f9ddcd90c5a7664a368fedc269b8">XDP_RX_OVER_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f98ab396dc5716a97e028225834bc604">XDP_RX_OVER_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#133d6911ba5c6b977bebbc897546968d">XDP_RX_OVER_LANE_COUNT_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3478b5304292b57996b9e6ec46109dc9">XDP_RX_OVER_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#10df4919dbdfc8bdd5bd61e04f78fd23">XDP_RX_OVER_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ca34246eac03211d531aa127a8dad95">XDP_RX_OVER_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#01578276b7641275cc7d7c2ee6ad3fba">XDP_RX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#68d35964a851f9e89493ff76d1334958">XDP_RX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#42b3503899607bc44f84b4cb6315bfb5">XDP_RX_OVER_TP_SET_TP_SELECT_MASK</a>&nbsp;&nbsp;&nbsp;0x0003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#94668e59f2cbdfb7802c556a44980a5e">XDP_RX_OVER_TP_SET_LQP_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f431a717a1597fbdaadc4e0653c89e7d">XDP_RX_OVER_TP_SET_LQP_SET_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#28a4473f7c644cd1a4c1aac3e4e0c21b">XDP_RX_OVER_TP_SET_REC_CLK_OUT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aebe07d4691a0138153bc1a1f535ecfa">XDP_RX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b0cc73862d74615104f56bb9a0541c63">XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4fa24cebc47fc08ab21d3eb63fb05d12">XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3e023e29baf35c7aa31860940a17b365">XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6e795e95f7bd3ca31bd461a3ecb7b5a6">XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#97455e5e723ed90d8f7eed3f5fb0c56b">XDP_RX_OVER_TRAINING_LANEX_SET_VS_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b9481e74b31b2a73479c576b8c9428b1">XDP_RX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d88f30ca9077b4a2b3a4d0243fe15351">XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dc1a46f8b9e731dfe736c955bff534a3">XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#999932fa98bd8521bdd314c516bd827d">XDP_RX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#65f30a17be1ba447e5485f1f38f66993">XDP_RX_VERSION_INTER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4e4e98e57fb3909b610a58735656f6f3">XDP_RX_VERSION_CORE_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fee722d679bb843be33528c69d70099c">XDP_RX_VERSION_CORE_PATCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#eccf665da83e727109a5e6cb779d638e">XDP_RX_VERSION_CORE_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#66e05f294910f6707c060137e7fb3e22">XDP_RX_VERSION_CORE_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b3fee36eed37fb61aeb3e52cc4807724">XDP_RX_VERSION_CORE_VER_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3b46162f2f4a2480b43c4120d77b1eef">XDP_RX_VERSION_CORE_VER_MNR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b03d541d59596fd3be429fc46beabb4e">XDP_RX_VERSION_CORE_VER_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#668bc934abcf06fde5a40c0419a32f19">XDP_RX_VERSION_CORE_VER_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1aef8692e740b72f25860f6effcbe4e8">XDP_RX_CORE_ID_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#370548f8f45a507f7e03b534dde6972d">XDP_RX_CORE_ID_TYPE_TX</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ee7534ede2f5227caa6d7783d04c576d">XDP_RX_CORE_ID_TYPE_RX</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f84a7c716535c00189dadba867ff6ab4">XDP_RX_CORE_ID_DP_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bab4b4a192ac52577a5c34e137439a2f">XDP_RX_CORE_ID_DP_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0771ca90a82dfb84a96d9e389de6a9c2">XDP_RX_CORE_ID_DP_MNR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#95748b15c4116ff614bce0e89ade0f8f">XDP_RX_CORE_ID_DP_MNR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#21137d984a1437ad847643e9060f3d3f">XDP_RX_CORE_ID_DP_MJR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4ad4f86224a428bdfe39d722c314f915">XDP_RX_CORE_ID_DP_MJR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#16e53f276e80eff2f3b4fef438fb47f2">XDP_RX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8728a7648d882d78f40b6f02a1a50027">XDP_RX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a8d9eafa97649b5d8876b9b22174bb95">XDP_RX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#84b593e76111861ce63b8db44d31130c">XDP_RX_USER_VSYNC_STATE_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ce7bb38e1d527c117c4bfda803b7911">XDP_RX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#649b68143ab09adee8984bb1eb387762">XDP_RX_PHY_CONFIG_GTPLL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#36606efe5d8c32900eb9cf50dddba66c">XDP_RX_PHY_CONFIG_GTRX_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e6f30accf8a247d89a2056d402dfd292">XDP_RX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#abeb3760fefc7a41f503386aadb3cccd">XDP_RX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#12954aae6fdab3f13e735ba66fe4da38">XDP_RX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#74cabd0de8ca4e630d622f841f021cd1">XDP_RX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#af6f1305e6df4a338077afe16231fb8b">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1d142b118f92aeea9e8d659bcc20896c">XDP_RX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1e12c2d7fe021731db2cf09f951e5ad5">XDP_RX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1b5c153cde08de8c22dbef5c6aa9511e">XDP_RX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#845c12e8aff0b15a0f9c003484e40896">XDP_RX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#51f4d2cc686273c67836309cceb391a3">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#474b0fdac67fa9b44a41646c5e500bfd">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#07cd4c5d1d3cde9cda9e3040d217ee91">XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#704dafe369b4df8519a0178a05b2267f">XDP_RX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#adc65b629180c712158cc2f474456a3f">XDP_RX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#86f3d2103b0d732916d936373e4462a4">XDP_RX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f788ff6a8620fe65653e314a20200841">XDP_RX_PHY_CONFIG_RESET_AT_TP1_START_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#23dc25c10364aa332c998b7d3806814f">XDP_RX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#eab2cad65e2fed4c7cc6a0aeb717e123">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dbbaad340a52aa232b7152f0502e60c5">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3dd7d7dc2efb4f5f1ca42c4a17e32eba">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d07388966e47090159b6f5f9111fc5ea">XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d17eeb0f1fce7730234eeeb8a6bcdfbf">XDP_RX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b442f4d59732a22eba0d4500c82d4205">XDP_RX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#19f4b8f05f2fae91faba6b161091ef69">XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bbfcdd07a100f592af910f4240315cd0">XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e6f57eecdd0e030375088ed703161503">XDP_RX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6fae7bb320b82755afa83a96101d3874">XDP_RX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2243f136078c1c97e50d4672e4b17d77">XDP_RX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#67d23b6684275559034eb1dc3a941a95">XDP_RX_PHY_STATUS_RX_CLK_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#98aa0958f91717d018a71b2ea1102a6b">XDP_RX_PHY_STATUS_PRBSERR_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#da78aad8bb1eca8ba65076610866dd81">XDP_RX_PHY_STATUS_PRBSERR_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6f49d67c4e4bc6a94f797413d837f9db">XDP_RX_PHY_STATUS_PRBSERR_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5b06e5065561be195cce79340a0ab0fc">XDP_RX_PHY_STATUS_PRBSERR_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5a42d22abc34454eb7c96f6369aed41f">XDP_RX_PHY_STATUS_RX_VLOW_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e301cbbca5209e38f2967730585247ef">XDP_RX_PHY_STATUS_RX_VLOW_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#be501777f8e6c22952cda332b5acb04d">XDP_RX_PHY_STATUS_RX_VLOW_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#91eb26b8aa0d8ee5abd5e7731523b4b3">XDP_RX_PHY_STATUS_RX_VLOW_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3e19bb7a0ec203bd1b1d4480a9095014">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#778b0b1d576cfc99dd7e8c1c28adfa1f">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fb395887d8ed8d1a67d952f6fe6d5d56">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dd272a64e743171f45dda8e261dfb8cf">XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#131e3e10e55002455a31c12418a2f20e">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1c933888b95d494117a010cb68bdb8d0">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9b0011948f4c2952da19a8cd75f2aaa5">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c8ffc98d97474e55fbdee0b6335ab520">XDP_RX_PHY_STATUS_SYM_LOCK_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad5c52f7b95c2c643756867cc14c81f9">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e1a8f623519c01bd9d16bb4de466d183">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3f9875e153fbe587619086aa0a6df360">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fd9013679eda0b3ecedefb94b2118d18">XDP_RX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4987e73f1be16b01a5159fb09315aa94">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9a0a17ef1e66215843b15a00135cb58e">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#80ce6ef4db49fe2401516feb1990a8d5">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9081c1e61ed53f0b2f1a633ab170e27c">XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#64e0003b30630b289bc7c516d0bb444c">XDP_RX_PHY_STATUS_LANES_0_1_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000013</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8501597e2ff44bfe051b88e863de4faf">XDP_RX_PHY_STATUS_ALL_LANES_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#73982e8e8c70fcd3ab0e465580d8d57d">XDP_RX_PHY_POWER_DOWN_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#12d60ae98a6d2902c1eb3cff2b672c24">XDP_RX_PHY_POWER_DOWN_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4e5c79873909bd8852e2ded888b9048e">XDP_RX_PHY_POWER_DOWN_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#943eb3211f3fa200c8a3bc5377144d3e">XDP_RX_PHY_POWER_DOWN_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Receiver capability field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c662a6c41e023382e67be747d89b0de2">XDP_DPCD_REV</a>&nbsp;&nbsp;&nbsp;0x00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#052ec12d004867afc40ad2ee31342d2a">XDP_DPCD_MAX_LINK_RATE</a>&nbsp;&nbsp;&nbsp;0x00001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f29a7245c24a4d6f65e62951a0467bc9">XDP_DPCD_MAX_LANE_COUNT</a>&nbsp;&nbsp;&nbsp;0x00002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a73d525d98de02a6d285c2551b202e70">XDP_DPCD_MAX_DOWNSPREAD</a>&nbsp;&nbsp;&nbsp;0x00003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#447b9d85a1cbfdcca2e6ad5f3a64cb41">XDP_DPCD_NORP_PWR_V_CAP</a>&nbsp;&nbsp;&nbsp;0x00004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#89090e391d727f6ac10f3d281aded19d">XDP_DPCD_DOWNSP_PRESENT</a>&nbsp;&nbsp;&nbsp;0x00005</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aea307d11b13af0757073e93ec1540ad">XDP_DPCD_ML_CH_CODING_CAP</a>&nbsp;&nbsp;&nbsp;0x00006</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#504c0d41cb62dacd2ba6c43d30b0defc">XDP_DPCD_DOWNSP_COUNT_MSA_OUI</a>&nbsp;&nbsp;&nbsp;0x00007</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#034ef32879cd26776cf0afd9a1566893">XDP_DPCD_RX_PORT0_CAP_0</a>&nbsp;&nbsp;&nbsp;0x00008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#05be3656ec4e2bc728d755bccdfe527f">XDP_DPCD_RX_PORT0_CAP_1</a>&nbsp;&nbsp;&nbsp;0x00009</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#616a88cb8982cabd8b31fdbe02fb88ef">XDP_DPCD_RX_PORT1_CAP_0</a>&nbsp;&nbsp;&nbsp;0x0000A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5cd754727b765ba3b9d1fa038962ede2">XDP_DPCD_RX_PORT1_CAP_1</a>&nbsp;&nbsp;&nbsp;0x0000B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#876f898ac0233307d3ede5839dceae67">XDP_DPCD_I2C_SPEED_CTL_CAP</a>&nbsp;&nbsp;&nbsp;0x0000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#290d4018fae2afb4ffcb0cd78bddb692">XDP_DPCD_EDP_CFG_CAP</a>&nbsp;&nbsp;&nbsp;0x0000D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c809d7be5852b4e181f48682742b4bec">XDP_DPCD_TRAIN_AUX_RD_INTERVAL</a>&nbsp;&nbsp;&nbsp;0x0000E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cf3916cf308ee8e6c40ad7214027f3ac">XDP_DPCD_ADAPTER_CAP</a>&nbsp;&nbsp;&nbsp;0x0000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#afdc238f47561384cb657603251b4d5d">XDP_DPCD_FAUX_CAP</a>&nbsp;&nbsp;&nbsp;0x00020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ecb7b74869240e946961d871dcef1b35">XDP_DPCD_MSTM_CAP</a>&nbsp;&nbsp;&nbsp;0x00021</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad9eebb7efb30b01bcc55b7d7816bff8">XDP_DPCD_NUM_AUDIO_EPS</a>&nbsp;&nbsp;&nbsp;0x00022</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#546f6b4b007901f5e4ff07f5218f87c2">XDP_DPCD_AV_GRANULARITY</a>&nbsp;&nbsp;&nbsp;0x00023</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7db4e972086a606dd8905ef51009783f">XDP_DPCD_AUD_DEC_LAT_7_0</a>&nbsp;&nbsp;&nbsp;0x00024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5fb1dc81c3aa1f67521d4532f8e27f26">XDP_DPCD_AUD_DEC_LAT_15_8</a>&nbsp;&nbsp;&nbsp;0x00025</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f640acde9bf445e3a9a121897145e9da">XDP_DPCD_AUD_PP_LAT_7_0</a>&nbsp;&nbsp;&nbsp;0x00026</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#aafe50ae8654d8b5fcd74a4b078477bd">XDP_DPCD_AUD_PP_LAT_15_8</a>&nbsp;&nbsp;&nbsp;0x00027</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e84d2d8377eaa1fee2086784cd549fa8">XDP_DPCD_VID_INTER_LAT</a>&nbsp;&nbsp;&nbsp;0x00028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9004f8ee2a474d1fb3ff0224c00050ee">XDP_DPCD_VID_PROG_LAT</a>&nbsp;&nbsp;&nbsp;0x00029</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9385a147b5597d60ff1b2bd5b8b28ff6">XDP_DPCD_REP_LAT</a>&nbsp;&nbsp;&nbsp;0x0002A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#df5ce9c0e49def926bf89f255e9d1525">XDP_DPCD_AUD_DEL_INS_7_0</a>&nbsp;&nbsp;&nbsp;0x0002B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bf04fe81f7fe50b660c49ca441e043f5">XDP_DPCD_AUD_DEL_INS_15_8</a>&nbsp;&nbsp;&nbsp;0x0002C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f9949620581c1a22f8682fec6447ceb5">XDP_DPCD_AUD_DEL_INS_23_16</a>&nbsp;&nbsp;&nbsp;0x0002D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b85c6855763e1868e499a899d89ec406">XDP_DPCD_GUID</a>&nbsp;&nbsp;&nbsp;0x00030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#75501de1c3447a80b9f8f143be28451c">XDP_DPCD_RX_GTC_VALUE_7_0</a>&nbsp;&nbsp;&nbsp;0x00054</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c5dcad02ff605bdcc0f9b3cf666f5e07">XDP_DPCD_RX_GTC_VALUE_15_8</a>&nbsp;&nbsp;&nbsp;0x00055</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#abd5f707b0464c95d78fcb2aea657281">XDP_DPCD_RX_GTC_VALUE_23_16</a>&nbsp;&nbsp;&nbsp;0x00056</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#88bb4be4742c5c7ce73253cec69bbf9f">XDP_DPCD_RX_GTC_VALUE_31_24</a>&nbsp;&nbsp;&nbsp;0x00057</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a3d6524f4e809e6806b78b5492c2ea76">XDP_DPCD_RX_GTC_MSTR_REQ</a>&nbsp;&nbsp;&nbsp;0x00058</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3954a74fa6fe1de341bea3f421d69b70">XDP_DPCD_RX_GTC_FREQ_LOCK_DONE</a>&nbsp;&nbsp;&nbsp;0x00059</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7cb35c7b3aad54ba171f0a3fda16a1db">XDP_DPCD_DOWNSP_0_CAP</a>&nbsp;&nbsp;&nbsp;0x00080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a9261e67ff471fdba774cc498363c5a3">XDP_DPCD_DOWNSP_1_CAP</a>&nbsp;&nbsp;&nbsp;0x00081</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3db24b4a67701bd595613678197ea749">XDP_DPCD_DOWNSP_2_CAP</a>&nbsp;&nbsp;&nbsp;0x00082</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#58f2ffd2df771ae5ee6dfb75b6e62199">XDP_DPCD_DOWNSP_3_CAP</a>&nbsp;&nbsp;&nbsp;0x00083</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6fdae981128a4711c743644c8259b1fa">XDP_DPCD_DOWNSP_0_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6b5ad393683cea75fa3cf15c57b36233">XDP_DPCD_DOWNSP_1_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b251701507031cd8f9775cebdbdaa7c5">XDP_DPCD_DOWNSP_2_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x00088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2d154e5f6d19862153de123ded637c38">XDP_DPCD_DOWNSP_3_DET_CAP</a>&nbsp;&nbsp;&nbsp;0x0008C</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link configuration field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0ec8c347d80861e6e41e26313f082f5e">XDP_DPCD_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x00100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#916f9d00f68b531cfd871ae12ebd2aa8">XDP_DPCD_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x00101</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ab5de48b523aa50d87703d01221771c2">XDP_DPCD_TP_SET</a>&nbsp;&nbsp;&nbsp;0x00102</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d51ea0bd287955c5436e93ddf55a4847">XDP_DPCD_TRAINING_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x00103</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#00406d4ba422dd1bff6fd4de5e7f247c">XDP_DPCD_TRAINING_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x00104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6cd1f067b9372b0009884128ba00ffe6">XDP_DPCD_TRAINING_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x00105</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9b055479402515e93ff2234718a10218">XDP_DPCD_TRAINING_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x00106</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9e2f55b5d4f819574f878cb92dbd417c">XDP_DPCD_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x00107</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8bc681d6aef392c11af1c8e2dd7be2eb">XDP_DPCD_ML_CH_CODING_SET</a>&nbsp;&nbsp;&nbsp;0x00108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#45774a08c6d05bbfcfc5edb1905e3520">XDP_DPCD_I2C_SPEED_CTL_SET</a>&nbsp;&nbsp;&nbsp;0x00109</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e20150d5a88963c61c908c8b510a1ba1">XDP_DPCD_EDP_CFG_SET</a>&nbsp;&nbsp;&nbsp;0x0010A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e583069832eb4ffc1e29941fd0d939ed">XDP_DPCD_LINK_QUAL_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0010B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cb66d8d0b876ba41277802ba0efc5227">XDP_DPCD_LINK_QUAL_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0010C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#82d48d83c39a886c01bc0ab84a2880ff">XDP_DPCD_LINK_QUAL_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0010D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0019618bd2944bbdb72bd38b62f25b8f">XDP_DPCD_LINK_QUAL_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0010E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c04d8c3f9705157126bf6b0d51d00321">XDP_DPCD_TRAINING_LANE0_1_SET2</a>&nbsp;&nbsp;&nbsp;0x0010F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c03472915c52d9eaa1b4f4889ab4d64f">XDP_DPCD_TRAINING_LANE2_3_SET2</a>&nbsp;&nbsp;&nbsp;0x00110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#423ac08d98c9f3baf9849c000e317432">XDP_DPCD_MSTM_CTRL</a>&nbsp;&nbsp;&nbsp;0x00111</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#20bb27954034c1464dee3cd7180e438c">XDP_DPCD_AUDIO_DELAY_7_0</a>&nbsp;&nbsp;&nbsp;0x00112</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#108221bd80c9fa1218c841f0120a0199">XDP_DPCD_AUDIO_DELAY_15_8</a>&nbsp;&nbsp;&nbsp;0x00113</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d7d1d91a34f30957b11a5c4fdb256658">XDP_DPCD_AUDIO_DELAY_23_6</a>&nbsp;&nbsp;&nbsp;0x00114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#171bcf6f493f2c4593004f7b6a2c67b4">XDP_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED</a>&nbsp;&nbsp;&nbsp;0x00118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0cfa8defe2562b9476f958161864cb85">XDP_DPCD_FAUX_MODE_CTRL</a>&nbsp;&nbsp;&nbsp;0x00120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ce040f57ad75c37eb198229b918f67c1">XDP_DPCD_FAUX_FORWARD_CH_DRIVE_SET</a>&nbsp;&nbsp;&nbsp;0x00121</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7888ec58c85edff6b5985801cf780180">XDP_DPCD_BACK_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x00122</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#96a32c6d4d293ee776d4a54537bf1794">XDP_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x00123</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#adbb4fe014b435625112c7ad26a161d9">XDP_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME</a>&nbsp;&nbsp;&nbsp;0x00125</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#32254a12e7e480688ee91bc09dae1cbb">XDP_DPCD_TX_GTC_VALUE_7_0</a>&nbsp;&nbsp;&nbsp;0x00154</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f436c6b2528e5d8ade68283747830e00">XDP_DPCD_TX_GTC_VALUE_15_8</a>&nbsp;&nbsp;&nbsp;0x00155</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e08c3be4789eb0589bedbbbe9675c065">XDP_DPCD_TX_GTC_VALUE_23_16</a>&nbsp;&nbsp;&nbsp;0x00156</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#65db1189e2d622a2478285748a53b6d4">XDP_DPCD_TX_GTC_VALUE_31_24</a>&nbsp;&nbsp;&nbsp;0x00157</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#637acb4a43d6a5e2fc34f30124497f34">XDP_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN</a>&nbsp;&nbsp;&nbsp;0x00158</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#90960494fa4832c52c519cb0f35313a3">XDP_DPCD_TX_GTC_FREQ_LOCK_DONE</a>&nbsp;&nbsp;&nbsp;0x00159</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f7434aedbf7731f7d6203eff1ada9b3e">XDP_DPCD_ADAPTER_CTRL</a>&nbsp;&nbsp;&nbsp;0x001A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4289ec2802516dd48469ec35b721adcb">XDP_DPCD_BRANCH_DEVICE_CTRL</a>&nbsp;&nbsp;&nbsp;0x001A1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d9831e3e027e1c44ade7b7432c655171">XDP_DPCD_PAYLOAD_ALLOCATE_SET</a>&nbsp;&nbsp;&nbsp;0x001C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#94c64a23f6989326cf04bf3995abc98d">XDP_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT</a>&nbsp;&nbsp;&nbsp;0x001C1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1d89fa73f8320b8db7c2526fddb75e0a">XDP_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT</a>&nbsp;&nbsp;&nbsp;0x001C2</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link/sink status field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#674e54eb5cb253b3ea1f149413538c59">XDP_DPCD_SINK_COUNT</a>&nbsp;&nbsp;&nbsp;0x00200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#821f0afe6741e5e23fbd4a6bdfe12703">XDP_DPCD_DEVICE_SERVICE_IRQ</a>&nbsp;&nbsp;&nbsp;0x00201</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#474d3cb38aede5752d1c2bea2eb36b50">XDP_DPCD_STATUS_LANE_0_1</a>&nbsp;&nbsp;&nbsp;0x00202</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#717bb3d85fbdbee9ab89ea20deb3ed92">XDP_DPCD_STATUS_LANE_2_3</a>&nbsp;&nbsp;&nbsp;0x00203</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#227e9e6946d2c5d73218839ffd323279">XDP_DPCD_LANE_ALIGN_STATUS_UPDATED</a>&nbsp;&nbsp;&nbsp;0x00204</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f21012b327d59ba2fb1781869baf2467">XDP_DPCD_SINK_STATUS</a>&nbsp;&nbsp;&nbsp;0x00205</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#530257b1e3621048c724bc9df2066355">XDP_DPCD_ADJ_REQ_LANE_0_1</a>&nbsp;&nbsp;&nbsp;0x00206</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5e2725e04032b62324c5a8b05d466299">XDP_DPCD_ADJ_REQ_LANE_2_3</a>&nbsp;&nbsp;&nbsp;0x00207</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f07d83dfb45281d89419ff63540af8a9">XDP_DPCD_TRAINING_SCORE_LANE_0</a>&nbsp;&nbsp;&nbsp;0x00208</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b460d33cee161d8bc879298c920fcb83">XDP_DPCD_TRAINING_SCORE_LANE_1</a>&nbsp;&nbsp;&nbsp;0x00209</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fe59855044501a25bd4121a9c52ba76e">XDP_DPCD_TRAINING_SCORE_LANE_2</a>&nbsp;&nbsp;&nbsp;0x0020A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#28c69ae87596118f36f9860f179333ec">XDP_DPCD_TRAINING_SCORE_LANE_3</a>&nbsp;&nbsp;&nbsp;0x0020B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#249ff8d7336050c19746944aa85a22ae">XDP_DPCD_ADJ_REQ_PC2</a>&nbsp;&nbsp;&nbsp;0x0020C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#68fba174104e30ff4aa53611c2631805">XDP_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x0020D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bb26863a168a11683bf8edef2b969c77">XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_0</a>&nbsp;&nbsp;&nbsp;0x00210</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ece1232a767165eaad3ac7ad9bb0c6bc">XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_1</a>&nbsp;&nbsp;&nbsp;0x00212</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cc2d7f56202debc0693ffe4cc8f28acd">XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_2</a>&nbsp;&nbsp;&nbsp;0x00214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#10ffabc668b7bb2c677da04816d0f282">XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_3</a>&nbsp;&nbsp;&nbsp;0x00216</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Automated testing sub-field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b798cc97d1ce3a6aa08dfaee5d1e4458">XDP_DPCD_FAUX_FORWARD_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x00280</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7b94eb8063fa2aea6e5bb9fad451eae1">XDP_DPCD_FAUX_BACK_CH_DRIVE_SET</a>&nbsp;&nbsp;&nbsp;0x00281</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7c571d3983f44db592143366e2e6cf08">XDP_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL</a>&nbsp;&nbsp;&nbsp;0x00282</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#89899cb8fd011b6d138e13007c46a280">XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS</a>&nbsp;&nbsp;&nbsp;0x002C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7e6a60df9fe3fe468513b31d733131de">XDP_DPCD_VC_PAYLOAD_ID_SLOT</a>(SlotNum)&nbsp;&nbsp;&nbsp;(XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS + SlotNum)</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Sink control field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#51c0d5677a24848c68320dfca88713ff">XDP_DPCD_SET_POWER_DP_PWR_VOLTAGE</a>&nbsp;&nbsp;&nbsp;0x00600</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Sideband message buffers.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7704080bb3f46634554995b7eccaec49">XDP_DPCD_DOWN_REQ</a>&nbsp;&nbsp;&nbsp;0x01000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3aa6e0a933debfa25663e63732c95fa0">XDP_DPCD_UP_REP</a>&nbsp;&nbsp;&nbsp;0x01200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#61854991a3a413757338f078ad61a26c">XDP_DPCD_DOWN_REP</a>&nbsp;&nbsp;&nbsp;0x01400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1777ca4ca0e17367501da5864af28b8b">XDP_DPCD_UP_REQ</a>&nbsp;&nbsp;&nbsp;0x01600</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Event status indicator field.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c7b8d303bcc3c0bf1b15b29bc78692f6">XDP_DPCD_SINK_COUNT_ESI</a>&nbsp;&nbsp;&nbsp;0x02002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bbd7be034a6fde1ac2e4e11ca4977f17">XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0</a>&nbsp;&nbsp;&nbsp;0x02003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#04a2b89c23583fbc90b1abfad7fccf66">XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1</a>&nbsp;&nbsp;&nbsp;0x02004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2c8e1116fd5452abad49692003fc98b5">XDP_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0</a>&nbsp;&nbsp;&nbsp;0x02005</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0387d69fb69c9c78463d9646f5c60d6d">XDP_DPCD_SINK_LANE0_1_STATUS</a>&nbsp;&nbsp;&nbsp;0x0200C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d7f993ef96eaadba1a6fc11ffedbdd48">XDP_DPCD_SINK_LANE2_3_STATUS</a>&nbsp;&nbsp;&nbsp;0x0200D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#94fb0f7ab01562540d3c2b2413d0e814">XDP_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI</a>&nbsp;&nbsp;&nbsp;0x0200E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d889535a1927a90fc3e53e775b26a41c">XDP_DPCD_SINK_STATUS_ESI</a>&nbsp;&nbsp;&nbsp;0x0200F</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Field addresses and sizes.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7ab14d900ed09a2cff6db5f8f3d6c268">XDP_DPCD_RECEIVER_CAP_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDP_DPCD_REV</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c08e276c6e6435a008bb6bfe773f4935">XDP_DPCD_RECEIVER_CAP_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4ca54e5d75beaec50cb8946e5abb248f">XDP_DPCD_LINK_CFG_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDP_DPCD_LINK_BW_SET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a9edffc5369d72b096b2163b995584d">XDP_DPCD_LINK_CFG_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b5006e8554c8db160cd2e803cd2511ee">XDP_DPCD_LINK_SINK_STATUS_FIELD_START</a>&nbsp;&nbsp;&nbsp;XDP_DPCD_SINK_COUNT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b7a422ef47237aede5b82f38d8a9af80">XDP_DPCD_LINK_SINK_STATUS_FIELD_SIZE</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Receiver capability field masks,</h2></td></tr>
<tr><td colspan="2">shifts, and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f7fbd2d53fd8afde227e85de113eb4ac">XDP_DPCD_REV_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7d81f9ab2c9a8b0d397147f451dfeee7">XDP_DPCD_REV_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9ea1e2d6f6c769242fb2596b790e801b">XDP_DPCD_REV_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3acd8c11a31042ea2b2c94805476cbff">XDP_DPCD_MAX_LINK_RATE_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b201c9544a34b177b13d6cd26cff3688">XDP_DPCD_MAX_LINK_RATE_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ea446082039507d673dfc4791fc2e577">XDP_DPCD_MAX_LINK_RATE_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2b77e50dc24513d327d0e816fe37ba90">XDP_DPCD_MAX_LANE_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ce5c8d649c2070935a3b5832c29f9f52">XDP_DPCD_MAX_LANE_COUNT_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e68f247eae3b5ddc578820fc23190f57">XDP_DPCD_MAX_LANE_COUNT_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0752b7e14bf93d0fc781c3c5f05a0c96">XDP_DPCD_MAX_LANE_COUNT_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b28f79bf69b7fbd14bf6f046574f5024">XDP_DPCD_TPS3_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cd140507fe4d563353e339c3160104f7">XDP_DPCD_ENHANCED_FRAME_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9786daf29dd5f4d0dea27c492323777e">XDP_DPCD_MAX_DOWNSPREAD_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9668ccba8f3e4a4aea66271555be4e44">XDP_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4abe30d67f8344ca20cc29187639fd7f">XDP_DPCD_DOWNSP_PRESENT_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0379bb12a549e04bc8b363ca95e5914d">XDP_DPCD_DOWNSP_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#21a59819dcdea5f3b1beb60110276f3a">XDP_DPCD_DOWNSP_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#478fc8f50f3b9a1e1dd3cc8fb9d01f75">XDP_DPCD_DOWNSP_TYPE_DP</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0a801a154d9ea886de29a10422d92804">XDP_DPCD_DOWNSP_TYPE_AVGA_ADVII</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cfe18681f7f226fa92023f4e3450be4f">XDP_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8c995fd05f2ca55227712e8083d5fb60">XDP_DPCD_DOWNSP_TYPE_OTHERS</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#45b56c33121157f7d1c22d137c03fd37">XDP_DPCD_DOWNSP_FORMAT_CONV_MASK</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#28b63ebb77528ea7f885120a1e3196fb">XDP_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ce97790c643898df59218979b13124f5">XDP_DPCD_ML_CH_CODING_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#eacc114cafda2f56412bd9127d268801">XDP_DPCD_DOWNSP_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7ecb99f00a06ad1a3710e5b46a5380a8">XDP_DPCD_MSA_TIMING_PAR_IGNORED_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#60af9f79c479046042a588071b94a37f">XDP_DPCD_OUI_SUPPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7e07ffa01c3b44ec94e874593388bbf6">XDP_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#652d7dcf34b2c57055b1a19d5dbe85e8">XDP_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0947a042df919911014603036b438cad">XDP_DPCD_I2C_SPEED_CTL_NONE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c5b75d5b239639d384011a5c3f9d6622">XDP_DPCD_I2C_SPEED_CTL_1KBIPS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#056bfeb82fa43e38bfe33a573daad2da">XDP_DPCD_I2C_SPEED_CTL_5KBIPS</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b4ea1c43250045c8dcbebcffbdc52fe4">XDP_DPCD_I2C_SPEED_CTL_10KBIPS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3947017b940fc9495b754717c402cca7">XDP_DPCD_I2C_SPEED_CTL_100KBIPS</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a5c111342685537dce6fa89150b1639">XDP_DPCD_I2C_SPEED_CTL_400KBIPS</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#530697de3d8d11e2dbf47ddfea2b0eb8">XDP_DPCD_I2C_SPEED_CTL_1MBIPS</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7a21c58934c367a83267a2ecdd2d4797">XDP_DPCD_TRAIN_AUX_RD_INT_100_400US</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#63d7e75ac658da93b01774475b7cc8b2">XDP_DPCD_TRAIN_AUX_RD_INT_4MS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9419fb904a21c70a41be727b7017c7c7">XDP_DPCD_TRAIN_AUX_RD_INT_8MS</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7ac3510bd0c48fa4fbd5b5fed1be2499">XDP_DPCD_TRAIN_AUX_RD_INT_12MS</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#00a9a030c3c61be6a3745c46e050f7e6">XDP_DPCD_TRAIN_AUX_RD_INT_16MS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7e62cdd82f00511b25dd264b3cc304fb">XDP_DPCD_FAUX_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#052030b70775cd58c39c144b7baad51a">XDP_DPCD_MST_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5ac104dbc5086b631d3403b580617d8d">XDP_DPCD_DOWNSP_X_CAP_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#407e2b62975bb60851fa6426b6a70a87">XDP_DPCD_DOWNSP_X_CAP_TYPE_DP</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c93d5bcd6a4d35e2a7e3bcf6b7d1b2fd">XDP_DPCD_DOWNSP_X_CAP_TYPE_AVGA</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d16cad1f7e56f400b4212606d80b6f39">XDP_DPCD_DOWNSP_X_CAP_TYPE_DVI</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#648d58464c1cbc157af02dc93c22ca0b">XDP_DPCD_DOWNSP_X_CAP_TYPE_HDMI</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#27eac509b95af538ca9752d194886c94">XDP_DPCD_DOWNSP_X_CAP_TYPE_OTHERS</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#83210ab5915244750dce2d7345375bd9">XDP_DPCD_DOWNSP_X_CAP_TYPE_DPPP</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ef82de2db8fb3da473c38c685a8f9c1b">XDP_DPCD_DOWNSP_X_CAP_HPD_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#df8bad713f0f15aae06cb5e8cd9db568">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7dd675816acea5c06c4e4532d6ffa509">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#dcebf3cbc32e59705b1e965ee10cd5dd">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ff31ee05ea1b3307c71fc01b4047c6b1">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ebdae0905bc5e88a654f659078588a4a">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e2c464e2c49fed72c40685de1ad8c9f1">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad2e2a83e96fc1badb472fecfdea3b30">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fbd32bf5689d6f8ae5a8b3426f434598">XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#904167f02601afc87b9ca4dd631a7fe6">XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a73e0887d634103ac8ae9d34122955fe">XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_8</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#de3128b71f9ac477ad254c8d62f57cb2">XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_10</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4bd150e23dc598445782bf5de093ef84">XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_12</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#269463bc1d7b15f2f27ac9ab458d1a5c">XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_16</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d6ae096a17791519b121e8e87c311910">XDP_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cc21da22a641ae0b80f076c1ee1a07eb">XDP_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#31a1e12c9b5114e743e12e180d57773e">XDP_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link configuration field masks,</h2></td></tr>
<tr><td colspan="2">shifts, and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bce4b1301a29c03c3d373d5dfbbb9511">XDP_DPCD_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f1b8fe43ee27b0251479e83b1f3ca971">XDP_DPCD_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1ac5c64a3587add241787af639c63775">XDP_DPCD_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4bcfe19227f66f188a3f5d3c5f4f6530">XDP_DPCD_LANE_COUNT_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#850f74af6339137895dc861d9c22b9ff">XDP_DPCD_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#25b2a7aa480508f990372d2ce8a60865">XDP_DPCD_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f78b489656787aeb0c0f3b78bc241dcb">XDP_DPCD_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ed7f18831e7d884ad97e635825c6e2a5">XDP_DPCD_ENHANCED_FRAME_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6aaf83dccbd7758791c4d92a31b5042e">XDP_DPCD_TP_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a68497aa68594b4e44f947149cf4d334">XDP_DPCD_TP_SEL_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9e22cededd3738f6f5bee0285ed2c20b">XDP_DPCD_TP_SEL_TP1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a10376132e2ee68a36ca319c00b25d1">XDP_DPCD_TP_SEL_TP2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#50f34bb1c5b716ba74c1ee54a94685eb">XDP_DPCD_TP_SEL_TP3</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fe683487cff006d01d2224b1825a1954">XDP_DPCD_TP_SET_LQP_MASK</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1fe02c937c1a7b1ccce5a242d11f2810">XDP_DPCD_TP_SET_LQP_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5fdc7b2af97384c35ce0bd8204c86cf5">XDP_DPCD_TP_SET_LQP_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bdfe8c4384ca8b836946f80a8570d893">XDP_DPCD_TP_SET_LQP_D102_TEST</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9317c2ffa4893e1cac49b586d7531cda">XDP_DPCD_TP_SET_LQP_SER_MES</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e41b11206a77bdc1838d43d5217b27c9">XDP_DPCD_TP_SET_LQP_PRBS7</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#88b977b426507733b7c1402bd1f236f8">XDP_DPCD_TP_SET_REC_CLK_OUT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#596a696cefbdd0961e403d4d5e63d7fa">XDP_DPCD_TP_SET_SCRAMB_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3a634a9764d35bc78f1b456529055b0c">XDP_DPCD_TP_SET_SE_COUNT_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b0d06801ef3b05f903a5b7d02661a0ae">XDP_DPCD_TP_SET_SE_COUNT_SEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fcac9ad6d298f8a9cf9ed66fe258a9da">XDP_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7105b3309757d22be00c577622327961">XDP_DPCD_TP_SET_SE_COUNT_SEL_DE</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8412e943605d78cea6311ae846780a3b">XDP_DPCD_TP_SET_SE_COUNT_SEL_ISE</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6339a90ad0812539bdb5a566ce03b31a">XDP_DPCD_TRAINING_LANEX_SET_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#87727bfda772df3b62c26c5874de3ec3">XDP_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5a313b4a5cbddf0bdb1aee662a2e70ae">XDP_DPCD_TRAINING_LANEX_SET_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fa5155f93e3b73cb7ebfe7c332089f5b">XDP_DPCD_TRAINING_LANEX_SET_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7b2a58254f2e4043c29ed802cabe2cb0">XDP_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f953a1f7a6bd929e43713ad5da151776">XDP_DPCD_SPREAD_AMP_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9d87f66a6189d3ca21d19951ac61b1c8">XDP_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9a7ee570d919c127273718bc545f3667">XDP_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6d39ac9a607a82ac7fbbe151462da83b">XDP_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a96083b81a804bb19f77ca224f964630">XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c6e5017e7089133d4252e31e19122f25">XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1d278b2e3c208bca1a6064a98518a079">XDP_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3130acbca02abc076735822b823b1dbf">XDP_DPCD_MST_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ebd5c11aa8751e839a4a034d2c8c93fe">XDP_DPCD_UP_REQ_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#663c22b0742c43e6159236a224702e4b">XDP_DPCD_UP_IS_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td colspan="2"><br><h2>DisplayPort Configuration Data: Link/sink status field masks, shifts,</h2></td></tr>
<tr><td colspan="2">and register values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f2d5e352823060dc9a84684290224b78">XDP_DPCD_STATUS_LANE_0_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#258f2c22b015e2aca4171b609082408f">XDP_DPCD_STATUS_LANE_0_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f500d0fd37f8ab0cde8dd3e9b57c369e">XDP_DPCD_STATUS_LANE_0_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cd34d6811f62a57366d1581cc4e66880">XDP_DPCD_STATUS_LANE_1_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ef0069dad7628d75178bc2d625be1ed6">XDP_DPCD_STATUS_LANE_1_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8382bd3ef8b44bfe622fb82ba0116c57">XDP_DPCD_STATUS_LANE_1_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0d1a89f9473fed87d279927861f1185a">XDP_DPCD_STATUS_LANE_2_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1aad0925fda71dc611a74d2835222de6">XDP_DPCD_STATUS_LANE_2_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7633bc9a55e81fdbb5e74135f9b099f0">XDP_DPCD_STATUS_LANE_2_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#781df783c7b3f939eb2b6458bf9bec21">XDP_DPCD_STATUS_LANE_3_CR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b62ab141cd24e9f21fc11cd105476e49">XDP_DPCD_STATUS_LANE_3_CE_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#31c3cf1edda30ad849932ce8d2abd8f0">XDP_DPCD_STATUS_LANE_3_SL_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a2ebf9b4b5ff92953fba1999629ad263">XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#90ac1691b971533403805fbf7cc9a883">XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#388f850ba2942ea957451a6696aaebe3">XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fd0a767cf7be9486de3af5313dd6d884">XDP_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4e2aa0312b2dc8e82d3b87b6bb31224e">XDP_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ff70b58f9f205082346ec4499b5f1098">XDP_DPCD_ADJ_REQ_LANE_0_2_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d143972c85c873229bdbaff4bc5ddbdb">XDP_DPCD_ADJ_REQ_LANE_0_2_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0ad6c9f4f5eb05171b1a6770533c37c1">XDP_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d0a5149d4c2cbe950f5314089c8e9c05">XDP_DPCD_ADJ_REQ_LANE_1_3_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#419f61720020bf38b43730b9e9c439a2">XDP_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#41fb0c8e02d953a18327f77eaf15504f">XDP_DPCD_ADJ_REQ_LANE_1_3_PE_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ef121a899514510f2100bf666fcb0df6">XDP_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6e0108e3c28996baf6d870d50a84c3d7">XDP_DPCD_ADJ_REQ_PC2_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#724baff386861eb3ef84edc36a2f19fa">XDP_DPCD_ADJ_REQ_PC2_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f9254ad8f9fb89644944a1fcff979a6a">XDP_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#95b3ffaf1e137982e9355e39d3ce2467">XDP_DPCD_ADJ_REQ_PC2_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d20fa0d9ade1996d4f43d432f85a1bf7">XDP_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c8c0c65df6eb11c2b63ffc6ba7e77351">XDP_DPCD_ADJ_REQ_PC2_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0e211c6449247844e23a5973655bb2af">XDP_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Field addresses and sizes.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b2e9cd14269c40d2a4d66519702adbd0">XDP_SEGPTR_ADDR</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#870f3e68df7f747880fe3ff8c3dde78f">XDP_EDID_ADDR</a>&nbsp;&nbsp;&nbsp;0x50</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4a6b990a56de167b138735574691d1da">XDP_EDID_BLOCK_SIZE</a>&nbsp;&nbsp;&nbsp;128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#95fc0dcb8d524979206d90371f0a6857">XDP_EDID_DTD_DD</a>(Num)&nbsp;&nbsp;&nbsp;(0x36 + (18 * Num))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d89ea7644e53bc6acb0ad28b59f68232">XDP_EDID_PTM</a>&nbsp;&nbsp;&nbsp;XDP_EDID_DTD_DD(0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5a61cb870ddb0dfe8d8a21026c0688dd">XDP_EDID_EXT_BLOCK_COUNT</a>&nbsp;&nbsp;&nbsp;0x7E</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Register offsets for the</h2></td></tr>
<tr><td colspan="2">Detailed Timing Descriptor (DTD). <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bbf9a5524790557ec40979fb4e47b82e">XDP_EDID_DTD_PIXEL_CLK_KHZ_LSB</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d083afe99953bd2df80b8ee7363759af">XDP_EDID_DTD_PIXEL_CLK_KHZ_MSB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e8f0ed64240b1b45dd9f0fad6a2f4f39">XDP_EDID_DTD_HRES_LSB</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad19c7580d89779b1739116540b51b2d">XDP_EDID_DTD_HBLANK_LSB</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#801ffcb81d7907bbf747109fe7defb71">XDP_EDID_DTD_HRES_HBLANK_U4</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#878f377e93afde625fca480670676b03">XDP_EDID_DTD_VRES_LSB</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0e17ff8045e47c9167879c314dd8157f">XDP_EDID_DTD_VBLANK_LSB</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d76869e66a4fbfbd5ab48499d2c54f3d">XDP_EDID_DTD_VRES_VBLANK_U4</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7af9b1aa9d5f139b68a4341fbbe5210c">XDP_EDID_DTD_HFPORCH_LSB</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#017653589c820ea7b2ef8522b1dd3323">XDP_EDID_DTD_HSPW_LSB</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e109d96fed26e39d89d8c918159daae1">XDP_EDID_DTD_VFPORCH_VSPW_L4</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#09d781c36d58da04217a5f5bb4b33a25">XDP_EDID_DTD_XFPORCH_XSPW_U2</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c768f2a67b1d74ccef29a15daae55221">XDP_EDID_DTD_HIMGSIZE_MM_LSB</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#70cd20702a3f59e795a38f408863b35e">XDP_EDID_DTD_VIMGSIZE_MM_LSB</a>&nbsp;&nbsp;&nbsp;0x0D</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#940d70ee5bd9cbd1c55c45fc0e73a824">XDP_EDID_DTD_XIMGSIZE_MM_U4</a>&nbsp;&nbsp;&nbsp;0x0E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b0976079a2595239774a8ffa81f8b05b">XDP_EDID_DTD_HBORDER</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ab4900b32b7ef13b58c598f779fd77d7">XDP_EDID_DTD_VBORDER</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8d7f33a9d17246e49acc58a5d10cdfa2">XDP_EDID_DTD_SIGNAL</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Masks, shifts, and register</h2></td></tr>
<tr><td colspan="2">values. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d44674a81b7c83461bb9cf440e8ca768">XDP_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#81174e02e49643e546615d92a6463aac">XDP_EDID_DTD_XRES_XBLANK_U4_XRES_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f7bc3bb232535156731849283880b435">XDP_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0c0d9bc6c7cba337a51ce5cfcc1ae091">XDP_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3ffaa037890e6a752479038ad1d903bb">XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7e98f91d117d9386d9bc92cb94d80e73">XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#04f9cde7682f8b9497f2ee0f724fce91">XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9e5bf95a51decb34f4d903456a89c1bc">XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8fb617c88a3af00ceb6e9a0ac14dcd1b">XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8179d496c479b2a22bdafb8cefb0c1fe">XDP_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8054e24af190172b34d34f9da1b03eab">XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1c290aba1ebe62ff2cacbf6c7087a9de">XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#38ac80797501bf8422c6d6a9fb1cdd85">XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7abda903a4faf29b501d1501111e661e">XDP_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#cb827876c2d0549f772ca3df01224037">XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8148b5913aee0983ba4f34cb679d2261">XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#417814ab34ba49898e793541ff07246e">XDP_EDID_DTD_SIGNAL_HPOLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9a5462d26b7c65bb36d96919f534629a">XDP_EDID_DTD_SIGNAL_VPOLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6a86b6c6bbb4cdac3a8988e9d5274128">XDP_EDID_DTD_SIGNAL_HPOLARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#27b782a2f7f4b5d36a3975d611d903ca">XDP_EDID_DTD_SIGNAL_VPOLARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Register offsets for the</h2></td></tr>
<tr><td colspan="2">DisplayID extension block. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fc265a158467b26096b56809deb521ec">XDP_EDID_EXT_BLOCK_TAG</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#34ebc3abe040a36e4c78ef6fc0edb35a">XDP_TX_DISPID_VER_REV</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ad4681aaec9984cb91409d818a767422">XDP_TX_DISPID_SIZE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#4176ebabbe7a9cbb667bb15fedee8865">XDP_TX_DISPID_TYPE</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ee91a29b049dd39def8506716f4b2999">XDP_TX_DISPID_EXT_COUNT</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#31d2565ede01c6dd312633c927515d6e">XDP_TX_DISPID_PAYLOAD_START</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#78377516ceff222c0161083342bc6f2c">XDP_TX_DISPID_DB_SEC_TAG</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ffafbc709075cf997206e0e3e37c5cbd">XDP_TX_DISPID_DB_SEC_REV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a2e5e1ae9bf961d076abacc717d6b797">XDP_TX_DISPID_DB_SEC_SIZE</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Masks, shifts, and register</h2></td></tr>
<tr><td colspan="2">values for the DisplayID extension block. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bb7eab06d687d9a16c63a289d2152780">XDP_EDID_EXT_BLOCK_TAG_DISPID</a>&nbsp;&nbsp;&nbsp;0x70</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#532081626eccbbe7e27dcbad2cb13043">XDP_TX_DISPID_TDT_TAG</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Register offsets for the</h2></td></tr>
<tr><td colspan="2">Tiled Display Topology (TDT) section data block. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#656bb62875bd2d9b476d88b2528223c8">XDP_TX_DISPID_TDT_TOP0</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7d717b17bdf1ab975f29264a1dd2c8cf">XDP_TX_DISPID_TDT_TOP1</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3d761c71f54ec5b0e4d9d5a2cdb259ca">XDP_TX_DISPID_TDT_TOP2</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b14e9c9a3d077065c016c965c1d0e9d6">XDP_TX_DISPID_TDT_HSIZE0</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2e64237f8f837a3983487f92cabc8fca">XDP_TX_DISPID_TDT_HSIZE1</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7b3f36674b4fd9a761875e9eb54a370b">XDP_TX_DISPID_TDT_VSIZE0</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#1ea5740668085883a8f39b3d3fc98aed">XDP_TX_DISPID_TDT_VSIZE1</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#276535dc21d514426695582ff5a02158">XDP_TX_DISPID_TDT_VENID0</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#489cbcc1722d69fa6fab977900c480a9">XDP_TX_DISPID_TDT_VENID1</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#29b682e493066d7c2c507b58a2cc5d7a">XDP_TX_DISPID_TDT_VENID2</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#f20e6e227f207e374a0ad381b015a544">XDP_TX_DISPID_TDT_PCODE0</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b9ae55588a6910792d8c53a1fdb9bd4c">XDP_TX_DISPID_TDT_PCODE1</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ebea4f7096b2d6f3a3c2fba51bdabb17">XDP_TX_DISPID_TDT_SN0</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2f0084aafc790adef70acf03d50bc214">XDP_TX_DISPID_TDT_SN1</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#feba77eaef537d868a047a2b271cea8f">XDP_TX_DISPID_TDT_SN2</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6b6372f3a10350c5deeb056d5b76b960">XDP_TX_DISPID_TDT_SN3</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td colspan="2"><br><h2>Extended Display Identification Data: Masks, shifts, and register</h2></td></tr>
<tr><td colspan="2">values for the Tiled Display Topology (TDT) section data block. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#7abb4ea9f3f0331d21064bf97e610e07">XDP_TX_DISPID_TDT_TOP0_HTOT_L_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6af8c621e00b3b9ad9f760a5b7a0b332">XDP_TX_DISPID_TDT_TOP0_HTOT_L_MASK</a>&nbsp;&nbsp;&nbsp;(0xF &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#038f8de50c1a1a3039c8b03578599110">XDP_TX_DISPID_TDT_TOP0_VTOT_L_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#6042bbcad96f6ef9ec09a94d579aad4f">XDP_TX_DISPID_TDT_TOP1_HLOC_L_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2e44dd5ea93d8e4bc559f6de7e438bf6">XDP_TX_DISPID_TDT_TOP1_HLOC_L_MASK</a>&nbsp;&nbsp;&nbsp;(0xF &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b1c0c6282d68d99fa358ec932a0ba8a1">XDP_TX_DISPID_TDT_TOP1_VLOC_L_MASK</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#84b43137c8e2c34eb7ec989439432172">XDP_TX_DISPID_TDT_TOP2_HTOT_H_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#bc10f1650fb3fe2dd718384ffe8a3c7e">XDP_TX_DISPID_TDT_TOP2_HTOT_H_MASK</a>&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#d8da6514e59adf5a0bd50f7bbe8cc475">XDP_TX_DISPID_TDT_TOP2_VTOT_H_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#2ea0906cc4d4972489b74e40c466ee4b">XDP_TX_DISPID_TDT_TOP2_VTOT_H_MASK</a>&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#8a3d27729f0642e7a5e26bb9eb90515c">XDP_TX_DISPID_TDT_TOP2_HLOC_H_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#96df218fa61dc8cf9c2837dcd47f90a2">XDP_TX_DISPID_TDT_TOP2_HLOC_H_MASK</a>&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a578ab8d5b5c971a13080d53193a82bc">XDP_TX_DISPID_TDT_TOP2_VLOC_H_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td colspan="2"><br><h2>Stream identification.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e7857f0219e87862a523ec78336d4faa">XDP_TX_STREAM_ID1</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#74a3a01459e94ca3eecee72e9aad042b">XDP_TX_STREAM_ID2</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#5bec8a7f84bc6239f59af4fa3221ab31">XDP_TX_STREAM_ID3</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0688827d05a434af1576aae67f158ee9">XDP_TX_STREAM_ID4</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td colspan="2"><br><h2>Sideband message codes when the driver is in MST mode.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#87d2b004eb5dee43228a5a26308f4062">XDP_TX_SBMSG_LINK_ADDRESS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ff92e7f119a42d64b8427e27747cb130">XDP_TX_SBMSG_ENUM_PATH_RESOURCES</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b3b809482c0c87413b60a196a7c83d9e">XDP_TX_SBMSG_ALLOCATE_PAYLOAD</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b121d4fb5083b9633035603fcc5071bc">XDP_TX_SBMSG_CLEAR_PAYLOAD_ID_TABLE</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#84439cf0d5b8cfd43d6bcdda6d54311f">XDP_TX_SBMSG_REMOTE_DPCD_READ</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#e24a9173618d5721f85a59aa3a6aa073">XDP_TX_SBMSG_REMOTE_DPCD_WRITE</a>&nbsp;&nbsp;&nbsp;0x21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ac23db494ec8242e6f57d8fa1f237ff1">XDP_TX_SBMSG_REMOTE_I2C_READ</a>&nbsp;&nbsp;&nbsp;0x22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#0c41d21e11af93281c34b7cca10cba24">XDP_TX_SBMSG_REMOTE_I2C_WRITE</a>&nbsp;&nbsp;&nbsp;0x23</td></tr>

<tr><td colspan="2"><br><h2>Register access macro definitions.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#509322d76ff77555f969793e7c3a79ed">XDp_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#c1ce5c13526ec2f6c55e049ee77d2673">XDp_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#a32adc90e166602b6991ca4385b41e9f">XDP_TX_VC_PAYLOAD_BUFFER_ADDR</a>&nbsp;&nbsp;&nbsp;0x800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#ddf35ab387f5403190bd36a30f64f8ee">XDp_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XDp_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#37923d04a0f4bff0d0e3a392d226b83e">XDp_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XDp_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#43d31334ecab588f0ae13b5d7c52c7e6">XDp_TxIsEdidExtBlockDispId</a>(Ext)&nbsp;&nbsp;&nbsp;(Ext[XDP_EDID_EXT_BLOCK_TAG] == XDP_EDID_EXT_BLOCK_TAG_DISPID)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#3311c59da8b70bb535f18f88005582b3">XDp_TxGetDispIdTdtHTotal</a>(Tdt)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#b49733a384837ba77a2387f3c3accb70">XDp_TxGetDispIdTdtVTotal</a>(Tdt)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#77b339ceb622c5043159732310eca8d3">XDp_TxGetDispIdTdtHLoc</a>(Tdt)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#9cff3d387f0a7657cf4719788f73a7ae">XDp_TxGetDispIdTdtVLoc</a>(Tdt)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#349b192c3404b331f63a5922afc4cf11">XDp_TxGetDispIdTdtNumTiles</a>(Tdt)&nbsp;&nbsp;&nbsp;(XDp_TxGetDispIdTdtHTotal(Tdt) * XDp_TxGetDispIdTdtVTotal(Tdt))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdp__hw_8h.html#fbd4382f3b77901f94136449d41a11b9">XDp_TxGetDispIdTdtTileOrder</a>(Tdt)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="cf3916cf308ee8e6c40ad7214027f3ac"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADAPTER_CAP" ref="cf3916cf308ee8e6c40ad7214027f3ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADAPTER_CAP&nbsp;&nbsp;&nbsp;0x0000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f7434aedbf7731f7d6203eff1ada9b3e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADAPTER_CTRL" ref="f7434aedbf7731f7d6203eff1ada9b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADAPTER_CTRL&nbsp;&nbsp;&nbsp;0x001A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="530257b1e3621048c724bc9df2066355"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_0_1" ref="530257b1e3621048c724bc9df2066355" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_0_1&nbsp;&nbsp;&nbsp;0x00206          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d143972c85c873229bdbaff4bc5ddbdb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_0_2_PE_MASK" ref="d143972c85c873229bdbaff4bc5ddbdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_0_2_PE_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0ad6c9f4f5eb05171b1a6770533c37c1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT" ref="0ad6c9f4f5eb05171b1a6770533c37c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_0_2_PE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ff70b58f9f205082346ec4499b5f1098"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_0_2_VS_MASK" ref="ff70b58f9f205082346ec4499b5f1098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_0_2_VS_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="41fb0c8e02d953a18327f77eaf15504f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_1_3_PE_MASK" ref="41fb0c8e02d953a18327f77eaf15504f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_1_3_PE_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ef121a899514510f2100bf666fcb0df6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT" ref="ef121a899514510f2100bf666fcb0df6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_1_3_PE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d0a5149d4c2cbe950f5314089c8e9c05"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_1_3_VS_MASK" ref="d0a5149d4c2cbe950f5314089c8e9c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_1_3_VS_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="419f61720020bf38b43730b9e9c439a2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT" ref="419f61720020bf38b43730b9e9c439a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_1_3_VS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5e2725e04032b62324c5a8b05d466299"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_LANE_2_3" ref="5e2725e04032b62324c5a8b05d466299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_LANE_2_3&nbsp;&nbsp;&nbsp;0x00207          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="249ff8d7336050c19746944aa85a22ae"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2" ref="249ff8d7336050c19746944aa85a22ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2&nbsp;&nbsp;&nbsp;0x0020C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6e0108e3c28996baf6d870d50a84c3d7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_0_MASK" ref="6e0108e3c28996baf6d870d50a84c3d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="724baff386861eb3ef84edc36a2f19fa"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_1_MASK" ref="724baff386861eb3ef84edc36a2f19fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f9254ad8f9fb89644944a1fcff979a6a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT" ref="f9254ad8f9fb89644944a1fcff979a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95b3ffaf1e137982e9355e39d3ce2467"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_2_MASK" ref="95b3ffaf1e137982e9355e39d3ce2467" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d20fa0d9ade1996d4f43d432f85a1bf7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT" ref="d20fa0d9ade1996d4f43d432f85a1bf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c8c0c65df6eb11c2b63ffc6ba7e77351"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_3_MASK" ref="c8c0c65df6eb11c2b63ffc6ba7e77351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0e211c6449247844e23a5973655bb2af"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT" ref="0e211c6449247844e23a5973655bb2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ADJ_REQ_PC2_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5fb1dc81c3aa1f67521d4532f8e27f26"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_DEC_LAT_15_8" ref="5fb1dc81c3aa1f67521d4532f8e27f26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_DEC_LAT_15_8&nbsp;&nbsp;&nbsp;0x00025          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7db4e972086a606dd8905ef51009783f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_DEC_LAT_7_0" ref="7db4e972086a606dd8905ef51009783f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_DEC_LAT_7_0&nbsp;&nbsp;&nbsp;0x00024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bf04fe81f7fe50b660c49ca441e043f5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_DEL_INS_15_8" ref="bf04fe81f7fe50b660c49ca441e043f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_DEL_INS_15_8&nbsp;&nbsp;&nbsp;0x0002C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f9949620581c1a22f8682fec6447ceb5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_DEL_INS_23_16" ref="f9949620581c1a22f8682fec6447ceb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_DEL_INS_23_16&nbsp;&nbsp;&nbsp;0x0002D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="df5ce9c0e49def926bf89f255e9d1525"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_DEL_INS_7_0" ref="df5ce9c0e49def926bf89f255e9d1525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_DEL_INS_7_0&nbsp;&nbsp;&nbsp;0x0002B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aafe50ae8654d8b5fcd74a4b078477bd"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_PP_LAT_15_8" ref="aafe50ae8654d8b5fcd74a4b078477bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_PP_LAT_15_8&nbsp;&nbsp;&nbsp;0x00027          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f640acde9bf445e3a9a121897145e9da"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUD_PP_LAT_7_0" ref="f640acde9bf445e3a9a121897145e9da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUD_PP_LAT_7_0&nbsp;&nbsp;&nbsp;0x00026          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="108221bd80c9fa1218c841f0120a0199"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUDIO_DELAY_15_8" ref="108221bd80c9fa1218c841f0120a0199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUDIO_DELAY_15_8&nbsp;&nbsp;&nbsp;0x00113          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d7d1d91a34f30957b11a5c4fdb256658"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUDIO_DELAY_23_6" ref="d7d1d91a34f30957b11a5c4fdb256658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUDIO_DELAY_23_6&nbsp;&nbsp;&nbsp;0x00114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="20bb27954034c1464dee3cd7180e438c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AUDIO_DELAY_7_0" ref="20bb27954034c1464dee3cd7180e438c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AUDIO_DELAY_7_0&nbsp;&nbsp;&nbsp;0x00112          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="546f6b4b007901f5e4ff07f5218f87c2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_AV_GRANULARITY" ref="546f6b4b007901f5e4ff07f5218f87c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_AV_GRANULARITY&nbsp;&nbsp;&nbsp;0x00023          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7888ec58c85edff6b5985801cf780180"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_BACK_CH_STATUS" ref="7888ec58c85edff6b5985801cf780180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_BACK_CH_STATUS&nbsp;&nbsp;&nbsp;0x00122          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4289ec2802516dd48469ec35b721adcb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_BRANCH_DEVICE_CTRL" ref="4289ec2802516dd48469ec35b721adcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_BRANCH_DEVICE_CTRL&nbsp;&nbsp;&nbsp;0x001A1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="821f0afe6741e5e23fbd4a6bdfe12703"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DEVICE_SERVICE_IRQ" ref="821f0afe6741e5e23fbd4a6bdfe12703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DEVICE_SERVICE_IRQ&nbsp;&nbsp;&nbsp;0x00201          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="61854991a3a413757338f078ad61a26c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWN_REP" ref="61854991a3a413757338f078ad61a26c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWN_REP&nbsp;&nbsp;&nbsp;0x01400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7704080bb3f46634554995b7eccaec49"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWN_REQ" ref="7704080bb3f46634554995b7eccaec49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWN_REQ&nbsp;&nbsp;&nbsp;0x01000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7cb35c7b3aad54ba171f0a3fda16a1db"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_0_CAP" ref="7cb35c7b3aad54ba171f0a3fda16a1db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_0_CAP&nbsp;&nbsp;&nbsp;0x00080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6fdae981128a4711c743644c8259b1fa"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_0_DET_CAP" ref="6fdae981128a4711c743644c8259b1fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_0_DET_CAP&nbsp;&nbsp;&nbsp;0x00080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a9261e67ff471fdba774cc498363c5a3"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_1_CAP" ref="a9261e67ff471fdba774cc498363c5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_1_CAP&nbsp;&nbsp;&nbsp;0x00081          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6b5ad393683cea75fa3cf15c57b36233"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_1_DET_CAP" ref="6b5ad393683cea75fa3cf15c57b36233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_1_DET_CAP&nbsp;&nbsp;&nbsp;0x00084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3db24b4a67701bd595613678197ea749"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_2_CAP" ref="3db24b4a67701bd595613678197ea749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_2_CAP&nbsp;&nbsp;&nbsp;0x00082          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b251701507031cd8f9775cebdbdaa7c5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_2_DET_CAP" ref="b251701507031cd8f9775cebdbdaa7c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_2_DET_CAP&nbsp;&nbsp;&nbsp;0x00088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="58f2ffd2df771ae5ee6dfb75b6e62199"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_3_CAP" ref="58f2ffd2df771ae5ee6dfb75b6e62199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_3_CAP&nbsp;&nbsp;&nbsp;0x00083          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2d154e5f6d19862153de123ded637c38"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_3_DET_CAP" ref="2d154e5f6d19862153de123ded637c38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_3_DET_CAP&nbsp;&nbsp;&nbsp;0x0008C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eacc114cafda2f56412bd9127d268801"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_COUNT_MASK" ref="eacc114cafda2f56412bd9127d268801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_COUNT_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="504c0d41cb62dacd2ba6c43d30b0defc"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_COUNT_MSA_OUI" ref="504c0d41cb62dacd2ba6c43d30b0defc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_COUNT_MSA_OUI&nbsp;&nbsp;&nbsp;0x00007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="28b63ebb77528ea7f885120a1e3196fb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK" ref="28b63ebb77528ea7f885120a1e3196fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_DCAP_INFO_AVAIL_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="45b56c33121157f7d1c22d137c03fd37"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_FORMAT_CONV_MASK" ref="45b56c33121157f7d1c22d137c03fd37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_FORMAT_CONV_MASK&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="89090e391d727f6ac10f3d281aded19d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_PRESENT" ref="89090e391d727f6ac10f3d281aded19d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_PRESENT&nbsp;&nbsp;&nbsp;0x00005          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4abe30d67f8344ca20cc29187639fd7f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_PRESENT_MASK" ref="4abe30d67f8344ca20cc29187639fd7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_PRESENT_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0a801a154d9ea886de29a10422d92804"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_AVGA_ADVII" ref="0a801a154d9ea886de29a10422d92804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_AVGA_ADVII&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="478fc8f50f3b9a1e1dd3cc8fb9d01f75"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_DP" ref="478fc8f50f3b9a1e1dd3cc8fb9d01f75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_DP&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cfe18681f7f226fa92023f4e3450be4f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP" ref="cfe18681f7f226fa92023f4e3450be4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_DVI_HDMI_DPPP&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0379bb12a549e04bc8b363ca95e5914d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_MASK" ref="0379bb12a549e04bc8b363ca95e5914d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_MASK&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8c995fd05f2ca55227712e8083d5fb60"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_OTHERS" ref="8c995fd05f2ca55227712e8083d5fb60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_OTHERS&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="21a59819dcdea5f3b1beb60110276f3a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_TYPE_SHIFT" ref="21a59819dcdea5f3b1beb60110276f3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_TYPE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ef82de2db8fb3da473c38c685a8f9c1b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_HPD_MASK" ref="ef82de2db8fb3da473c38c685a8f9c1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_HPD_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fbd32bf5689d6f8ae5a8b3426f434598"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50" ref="fbd32bf5689d6f8ae5a8b3426f434598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_50&nbsp;&nbsp;&nbsp;0x7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad2e2a83e96fc1badb472fecfdea3b30"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60" ref="ad2e2a83e96fc1badb472fecfdea3b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1280_720_P_60&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e2c464e2c49fed72c40685de1ad8c9f1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50" ref="e2c464e2c49fed72c40685de1ad8c9f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_50&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebdae0905bc5e88a654f659078588a4a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60" ref="ebdae0905bc5e88a654f659078588a4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_1920_1080_I_60&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ff31ee05ea1b3307c71fc01b4047c6b1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50" ref="ff31ee05ea1b3307c71fc01b4047c6b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_50&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dcebf3cbc32e59705b1e965ee10cd5dd"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60" ref="dcebf3cbc32e59705b1e965ee10cd5dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_720_480_I_60&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="df8bad713f0f15aae06cb5e8cd9db568"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK" ref="df8bad713f0f15aae06cb5e8cd9db568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7dd675816acea5c06c4e4532d6ffa509"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT" ref="7dd675816acea5c06c4e4532d6ffa509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_NON_EDID_ATTR_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c93d5bcd6a4d35e2a7e3bcf6b7d1b2fd"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_AVGA" ref="c93d5bcd6a4d35e2a7e3bcf6b7d1b2fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_AVGA&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="407e2b62975bb60851fa6426b6a70a87"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_DP" ref="407e2b62975bb60851fa6426b6a70a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_DP&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="83210ab5915244750dce2d7345375bd9"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_DPPP" ref="83210ab5915244750dce2d7345375bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_DPPP&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d16cad1f7e56f400b4212606d80b6f39"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_DVI" ref="d16cad1f7e56f400b4212606d80b6f39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_DVI&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="648d58464c1cbc157af02dc93c22ca0b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_HDMI" ref="648d58464c1cbc157af02dc93c22ca0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_HDMI&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5ac104dbc5086b631d3403b580617d8d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_MASK" ref="5ac104dbc5086b631d3403b580617d8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_MASK&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="27eac509b95af538ca9752d194886c94"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_CAP_TYPE_OTHERS" ref="27eac509b95af538ca9752d194886c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_CAP_TYPE_OTHERS&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cc21da22a641ae0b80f076c1ee1a07eb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK" ref="cc21da22a641ae0b80f076c1ee1a07eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_DVI_DL_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31a1e12c9b5114e743e12e180d57773e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK" ref="31a1e12c9b5114e743e12e180d57773e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_DVI_HCD_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d6ae096a17791519b121e8e87c311910"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK" ref="d6ae096a17791519b121e8e87c311910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_HDMI_DPPP_FS2FP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="de3128b71f9ac477ad254c8d62f57cb2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_10" ref="de3128b71f9ac477ad254c8d62f57cb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_10&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4bd150e23dc598445782bf5de093ef84"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_12" ref="4bd150e23dc598445782bf5de093ef84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_12&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="269463bc1d7b15f2f27ac9ab458d1a5c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_16" ref="269463bc1d7b15f2f27ac9ab458d1a5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_16&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a73e0887d634103ac8ae9d34122955fe"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_8" ref="a73e0887d634103ac8ae9d34122955fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_8&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="904167f02601afc87b9ca4dd631a7fe6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK" ref="904167f02601afc87b9ca4dd631a7fe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSP_X_DCAP_MAX_BPC_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e2f55b5d4f819574f878cb92dbd417c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_DOWNSPREAD_CTRL" ref="9e2f55b5d4f819574f878cb92dbd417c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x00107          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="290d4018fae2afb4ffcb0cd78bddb692"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_EDP_CFG_CAP" ref="290d4018fae2afb4ffcb0cd78bddb692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_EDP_CFG_CAP&nbsp;&nbsp;&nbsp;0x0000D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e20150d5a88963c61c908c8b510a1ba1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_EDP_CFG_SET" ref="e20150d5a88963c61c908c8b510a1ba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_EDP_CFG_SET&nbsp;&nbsp;&nbsp;0x0010A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ed7f18831e7d884ad97e635825c6e2a5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ENHANCED_FRAME_EN_MASK" ref="ed7f18831e7d884ad97e635825c6e2a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ENHANCED_FRAME_EN_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd140507fe4d563353e339c3160104f7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ENHANCED_FRAME_SUPPORT_MASK" ref="cd140507fe4d563353e339c3160104f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ENHANCED_FRAME_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7b94eb8063fa2aea6e5bb9fad451eae1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_BACK_CH_DRIVE_SET" ref="7b94eb8063fa2aea6e5bb9fad451eae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_BACK_CH_DRIVE_SET&nbsp;&nbsp;&nbsp;0x00281          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7c571d3983f44db592143366e2e6cf08"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL" ref="7c571d3983f44db592143366e2e6cf08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_BACK_CH_SYM_ERR_COUNT_CTRL&nbsp;&nbsp;&nbsp;0x00282          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="96a32c6d4d293ee776d4a54537bf1794"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT" ref="96a32c6d4d293ee776d4a54537bf1794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_BACK_CH_SYMBOL_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x00123          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="adbb4fe014b435625112c7ad26a161d9"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME" ref="adbb4fe014b435625112c7ad26a161d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_BACK_CH_TRAINING_PATTERN_TIME&nbsp;&nbsp;&nbsp;0x00125          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="afdc238f47561384cb657603251b4d5d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_CAP" ref="afdc238f47561384cb657603251b4d5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_CAP&nbsp;&nbsp;&nbsp;0x00020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e62cdd82f00511b25dd264b3cc304fb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_CAP_MASK" ref="7e62cdd82f00511b25dd264b3cc304fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_CAP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ce040f57ad75c37eb198229b918f67c1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_FORWARD_CH_DRIVE_SET" ref="ce040f57ad75c37eb198229b918f67c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_FORWARD_CH_DRIVE_SET&nbsp;&nbsp;&nbsp;0x00121          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b798cc97d1ce3a6aa08dfaee5d1e4458"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_FORWARD_CH_STATUS" ref="b798cc97d1ce3a6aa08dfaee5d1e4458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_FORWARD_CH_STATUS&nbsp;&nbsp;&nbsp;0x00280          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="68fba174104e30ff4aa53611c2631805"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT" ref="68fba174104e30ff4aa53611c2631805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_FORWARD_CH_SYMBOL_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x0020D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0cfa8defe2562b9476f958161864cb85"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_FAUX_MODE_CTRL" ref="0cfa8defe2562b9476f958161864cb85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_FAUX_MODE_CTRL&nbsp;&nbsp;&nbsp;0x00120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b85c6855763e1868e499a899d89ec406"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_GUID" ref="b85c6855763e1868e499a899d89ec406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_GUID&nbsp;&nbsp;&nbsp;0x00030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3947017b940fc9495b754717c402cca7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_100KBIPS" ref="3947017b940fc9495b754717c402cca7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_100KBIPS&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b4ea1c43250045c8dcbebcffbdc52fe4"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_10KBIPS" ref="b4ea1c43250045c8dcbebcffbdc52fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_10KBIPS&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c5b75d5b239639d384011a5c3f9d6622"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_1KBIPS" ref="c5b75d5b239639d384011a5c3f9d6622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_1KBIPS&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="530697de3d8d11e2dbf47ddfea2b0eb8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_1MBIPS" ref="530697de3d8d11e2dbf47ddfea2b0eb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_1MBIPS&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a5c111342685537dce6fa89150b1639"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_400KBIPS" ref="6a5c111342685537dce6fa89150b1639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_400KBIPS&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="056bfeb82fa43e38bfe33a573daad2da"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_5KBIPS" ref="056bfeb82fa43e38bfe33a573daad2da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_5KBIPS&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="876f898ac0233307d3ede5839dceae67"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_CAP" ref="876f898ac0233307d3ede5839dceae67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_CAP&nbsp;&nbsp;&nbsp;0x0000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0947a042df919911014603036b438cad"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_NONE" ref="0947a042df919911014603036b438cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_NONE&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="45774a08c6d05bbfcfc5edb1905e3520"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_I2C_SPEED_CTL_SET" ref="45774a08c6d05bbfcfc5edb1905e3520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_I2C_SPEED_CTL_SET&nbsp;&nbsp;&nbsp;0x00109          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="227e9e6946d2c5d73218839ffd323279"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_ALIGN_STATUS_UPDATED" ref="227e9e6946d2c5d73218839ffd323279" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_ALIGN_STATUS_UPDATED&nbsp;&nbsp;&nbsp;0x00204          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="90ac1691b971533403805fbf7cc9a883"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK" ref="90ac1691b971533403805fbf7cc9a883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_DOWNSP_STATUS_CHANGED_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a2ebf9b4b5ff92953fba1999629ad263"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK" ref="a2ebf9b4b5ff92953fba1999629ad263" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_IA_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="388f850ba2942ea957451a6696aaebe3"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK" ref="388f850ba2942ea957451a6696aaebe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_ALIGN_STATUS_UPDATED_LINK_STATUS_UPDATED_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="916f9d00f68b531cfd871ae12ebd2aa8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_COUNT_SET" ref="916f9d00f68b531cfd871ae12ebd2aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x00101          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="850f74af6339137895dc861d9c22b9ff"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_COUNT_SET_1" ref="850f74af6339137895dc861d9c22b9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="25b2a7aa480508f990372d2ce8a60865"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_COUNT_SET_2" ref="25b2a7aa480508f990372d2ce8a60865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f78b489656787aeb0c0f3b78bc241dcb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_COUNT_SET_4" ref="f78b489656787aeb0c0f3b78bc241dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4bcfe19227f66f188a3f5d3c5f4f6530"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LANE_COUNT_SET_MASK" ref="4bcfe19227f66f188a3f5d3c5f4f6530" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LANE_COUNT_SET_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0ec8c347d80861e6e41e26313f082f5e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_BW_SET" ref="0ec8c347d80861e6e41e26313f082f5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x00100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bce4b1301a29c03c3d373d5dfbbb9511"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_BW_SET_162GBPS" ref="bce4b1301a29c03c3d373d5dfbbb9511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1b8fe43ee27b0251479e83b1f3ca971"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_BW_SET_270GBPS" ref="f1b8fe43ee27b0251479e83b1f3ca971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ac5c64a3587add241787af639c63775"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_BW_SET_540GBPS" ref="1ac5c64a3587add241787af639c63775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a9edffc5369d72b096b2163b995584d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_CFG_FIELD_SIZE" ref="6a9edffc5369d72b096b2163b995584d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_CFG_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4ca54e5d75beaec50cb8946e5abb248f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_CFG_FIELD_START" ref="4ca54e5d75beaec50cb8946e5abb248f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_CFG_FIELD_START&nbsp;&nbsp;&nbsp;XDP_DPCD_LINK_BW_SET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e583069832eb4ffc1e29941fd0d939ed"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_QUAL_LANE0_SET" ref="e583069832eb4ffc1e29941fd0d939ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_QUAL_LANE0_SET&nbsp;&nbsp;&nbsp;0x0010B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cb66d8d0b876ba41277802ba0efc5227"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_QUAL_LANE1_SET" ref="cb66d8d0b876ba41277802ba0efc5227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_QUAL_LANE1_SET&nbsp;&nbsp;&nbsp;0x0010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="82d48d83c39a886c01bc0ab84a2880ff"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_QUAL_LANE2_SET" ref="82d48d83c39a886c01bc0ab84a2880ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_QUAL_LANE2_SET&nbsp;&nbsp;&nbsp;0x0010D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0019618bd2944bbdb72bd38b62f25b8f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_QUAL_LANE3_SET" ref="0019618bd2944bbdb72bd38b62f25b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_QUAL_LANE3_SET&nbsp;&nbsp;&nbsp;0x0010E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b7a422ef47237aede5b82f38d8a9af80"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_SINK_STATUS_FIELD_SIZE" ref="b7a422ef47237aede5b82f38d8a9af80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_SINK_STATUS_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b5006e8554c8db160cd2e803cd2511ee"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_LINK_SINK_STATUS_FIELD_START" ref="b5006e8554c8db160cd2e803cd2511ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_LINK_SINK_STATUS_FIELD_START&nbsp;&nbsp;&nbsp;XDP_DPCD_SINK_COUNT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a73d525d98de02a6d285c2551b202e70"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_DOWNSPREAD" ref="a73d525d98de02a6d285c2551b202e70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_DOWNSPREAD&nbsp;&nbsp;&nbsp;0x00003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9786daf29dd5f4d0dea27c492323777e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_DOWNSPREAD_MASK" ref="9786daf29dd5f4d0dea27c492323777e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_DOWNSPREAD_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f29a7245c24a4d6f65e62951a0467bc9"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LANE_COUNT" ref="f29a7245c24a4d6f65e62951a0467bc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LANE_COUNT&nbsp;&nbsp;&nbsp;0x00002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ce5c8d649c2070935a3b5832c29f9f52"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LANE_COUNT_1" ref="ce5c8d649c2070935a3b5832c29f9f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LANE_COUNT_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e68f247eae3b5ddc578820fc23190f57"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LANE_COUNT_2" ref="e68f247eae3b5ddc578820fc23190f57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LANE_COUNT_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0752b7e14bf93d0fc781c3c5f05a0c96"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LANE_COUNT_4" ref="0752b7e14bf93d0fc781c3c5f05a0c96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LANE_COUNT_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2b77e50dc24513d327d0e816fe37ba90"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LANE_COUNT_MASK" ref="2b77e50dc24513d327d0e816fe37ba90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LANE_COUNT_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="052ec12d004867afc40ad2ee31342d2a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LINK_RATE" ref="052ec12d004867afc40ad2ee31342d2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LINK_RATE&nbsp;&nbsp;&nbsp;0x00001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3acd8c11a31042ea2b2c94805476cbff"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LINK_RATE_162GBPS" ref="3acd8c11a31042ea2b2c94805476cbff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LINK_RATE_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b201c9544a34b177b13d6cd26cff3688"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LINK_RATE_270GBPS" ref="b201c9544a34b177b13d6cd26cff3688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LINK_RATE_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ea446082039507d673dfc4791fc2e577"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MAX_LINK_RATE_540GBPS" ref="ea446082039507d673dfc4791fc2e577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MAX_LINK_RATE_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aea307d11b13af0757073e93ec1540ad"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ML_CH_CODING_CAP" ref="aea307d11b13af0757073e93ec1540ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ML_CH_CODING_CAP&nbsp;&nbsp;&nbsp;0x00006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ce97790c643898df59218979b13124f5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ML_CH_CODING_MASK" ref="ce97790c643898df59218979b13124f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ML_CH_CODING_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8bc681d6aef392c11af1c8e2dd7be2eb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_ML_CH_CODING_SET" ref="8bc681d6aef392c11af1c8e2dd7be2eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_ML_CH_CODING_SET&nbsp;&nbsp;&nbsp;0x00108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9d87f66a6189d3ca21d19951ac61b1c8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK" ref="9d87f66a6189d3ca21d19951ac61b1c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MSA_TIMING_PAR_IGNORED_EN_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7ecb99f00a06ad1a3710e5b46a5380a8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MSA_TIMING_PAR_IGNORED_MASK" ref="7ecb99f00a06ad1a3710e5b46a5380a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MSA_TIMING_PAR_IGNORED_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="052030b70775cd58c39c144b7baad51a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MST_CAP_MASK" ref="052030b70775cd58c39c144b7baad51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MST_CAP_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3130acbca02abc076735822b823b1dbf"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MST_EN_MASK" ref="3130acbca02abc076735822b823b1dbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MST_EN_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ecb7b74869240e946961d871dcef1b35"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MSTM_CAP" ref="ecb7b74869240e946961d871dcef1b35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MSTM_CAP&nbsp;&nbsp;&nbsp;0x00021          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="423ac08d98c9f3baf9849c000e317432"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_MSTM_CTRL" ref="423ac08d98c9f3baf9849c000e317432" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_MSTM_CTRL&nbsp;&nbsp;&nbsp;0x00111          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9668ccba8f3e4a4aea66271555be4e44"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK" ref="9668ccba8f3e4a4aea66271555be4e44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_NO_AUX_HANDSHAKE_LINK_TRAIN_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="447b9d85a1cbfdcca2e6ad5f3a64cb41"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_NORP_PWR_V_CAP" ref="447b9d85a1cbfdcca2e6ad5f3a64cb41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_NORP_PWR_V_CAP&nbsp;&nbsp;&nbsp;0x00004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad9eebb7efb30b01bcc55b7d7816bff8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_NUM_AUDIO_EPS" ref="ad9eebb7efb30b01bcc55b7d7816bff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_NUM_AUDIO_EPS&nbsp;&nbsp;&nbsp;0x00022          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="60af9f79c479046042a588071b94a37f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_OUI_SUPPORT_MASK" ref="60af9f79c479046042a588071b94a37f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_OUI_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d9831e3e027e1c44ade7b7432c655171"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_PAYLOAD_ALLOCATE_SET" ref="d9831e3e027e1c44ade7b7432c655171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_PAYLOAD_ALLOCATE_SET&nbsp;&nbsp;&nbsp;0x001C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="94c64a23f6989326cf04bf3995abc98d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT" ref="94c64a23f6989326cf04bf3995abc98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_PAYLOAD_ALLOCATE_START_TIME_SLOT&nbsp;&nbsp;&nbsp;0x001C1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1d89fa73f8320b8db7c2526fddb75e0a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT" ref="1d89fa73f8320b8db7c2526fddb75e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT&nbsp;&nbsp;&nbsp;0x001C2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="89899cb8fd011b6d138e13007c46a280"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS" ref="89899cb8fd011b6d138e13007c46a280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS&nbsp;&nbsp;&nbsp;0x002C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c08e276c6e6435a008bb6bfe773f4935"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RECEIVER_CAP_FIELD_SIZE" ref="c08e276c6e6435a008bb6bfe773f4935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RECEIVER_CAP_FIELD_SIZE&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7ab14d900ed09a2cff6db5f8f3d6c268"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RECEIVER_CAP_FIELD_START" ref="7ab14d900ed09a2cff6db5f8f3d6c268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RECEIVER_CAP_FIELD_START&nbsp;&nbsp;&nbsp;XDP_DPCD_REV          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9385a147b5597d60ff1b2bd5b8b28ff6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_REP_LAT" ref="9385a147b5597d60ff1b2bd5b8b28ff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_REP_LAT&nbsp;&nbsp;&nbsp;0x0002A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c662a6c41e023382e67be747d89b0de2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_REV" ref="c662a6c41e023382e67be747d89b0de2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_REV&nbsp;&nbsp;&nbsp;0x00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d81f9ab2c9a8b0d397147f451dfeee7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_REV_MJR_MASK" ref="7d81f9ab2c9a8b0d397147f451dfeee7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_REV_MJR_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9ea1e2d6f6c769242fb2596b790e801b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_REV_MJR_SHIFT" ref="9ea1e2d6f6c769242fb2596b790e801b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_REV_MJR_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f7fbd2d53fd8afde227e85de113eb4ac"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_REV_MNR_MASK" ref="f7fbd2d53fd8afde227e85de113eb4ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_REV_MNR_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3954a74fa6fe1de341bea3f421d69b70"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_FREQ_LOCK_DONE" ref="3954a74fa6fe1de341bea3f421d69b70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_FREQ_LOCK_DONE&nbsp;&nbsp;&nbsp;0x00059          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a3d6524f4e809e6806b78b5492c2ea76"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_MSTR_REQ" ref="a3d6524f4e809e6806b78b5492c2ea76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_MSTR_REQ&nbsp;&nbsp;&nbsp;0x00058          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c5dcad02ff605bdcc0f9b3cf666f5e07"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_VALUE_15_8" ref="c5dcad02ff605bdcc0f9b3cf666f5e07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_VALUE_15_8&nbsp;&nbsp;&nbsp;0x00055          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="abd5f707b0464c95d78fcb2aea657281"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_VALUE_23_16" ref="abd5f707b0464c95d78fcb2aea657281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_VALUE_23_16&nbsp;&nbsp;&nbsp;0x00056          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="88bb4be4742c5c7ce73253cec69bbf9f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_VALUE_31_24" ref="88bb4be4742c5c7ce73253cec69bbf9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_VALUE_31_24&nbsp;&nbsp;&nbsp;0x00057          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="75501de1c3447a80b9f8f143be28451c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_VALUE_7_0" ref="75501de1c3447a80b9f8f143be28451c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_VALUE_7_0&nbsp;&nbsp;&nbsp;0x00054          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="637acb4a43d6a5e2fc34f30124497f34"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN" ref="637acb4a43d6a5e2fc34f30124497f34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_GTC_VALUE_PHASE_SKEW_EN&nbsp;&nbsp;&nbsp;0x00158          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="034ef32879cd26776cf0afd9a1566893"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORT0_CAP_0" ref="034ef32879cd26776cf0afd9a1566893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORT0_CAP_0&nbsp;&nbsp;&nbsp;0x00008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="05be3656ec4e2bc728d755bccdfe527f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORT0_CAP_1" ref="05be3656ec4e2bc728d755bccdfe527f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORT0_CAP_1&nbsp;&nbsp;&nbsp;0x00009          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="616a88cb8982cabd8b31fdbe02fb88ef"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORT1_CAP_0" ref="616a88cb8982cabd8b31fdbe02fb88ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORT1_CAP_0&nbsp;&nbsp;&nbsp;0x0000A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5cd754727b765ba3b9d1fa038962ede2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORT1_CAP_1" ref="5cd754727b765ba3b9d1fa038962ede2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORT1_CAP_1&nbsp;&nbsp;&nbsp;0x0000B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="652d7dcf34b2c57055b1a19d5dbe85e8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK" ref="652d7dcf34b2c57055b1a19d5dbe85e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORTX_CAP_0_ASSOC_TO_PRECEDING_PORT_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e07ffa01c3b44ec94e874593388bbf6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK" ref="7e07ffa01c3b44ec94e874593388bbf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_RX_PORTX_CAP_0_LOCAL_EDID_PRESENT_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="51c0d5677a24848c68320dfca88713ff"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SET_POWER_DP_PWR_VOLTAGE" ref="51c0d5677a24848c68320dfca88713ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SET_POWER_DP_PWR_VOLTAGE&nbsp;&nbsp;&nbsp;0x00600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="94fb0f7ab01562540d3c2b2413d0e814"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI" ref="94fb0f7ab01562540d3c2b2413d0e814" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_ALIGN_STATUS_UPDATED_ESI&nbsp;&nbsp;&nbsp;0x0200E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="674e54eb5cb253b3ea1f149413538c59"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_COUNT" ref="674e54eb5cb253b3ea1f149413538c59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_COUNT&nbsp;&nbsp;&nbsp;0x00200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c7b8d303bcc3c0bf1b15b29bc78692f6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_COUNT_ESI" ref="c7b8d303bcc3c0bf1b15b29bc78692f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_COUNT_ESI&nbsp;&nbsp;&nbsp;0x02002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bbd7be034a6fde1ac2e4e11ca4977f17"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0" ref="bbd7be034a6fde1ac2e4e11ca4977f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI0&nbsp;&nbsp;&nbsp;0x02003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="04a2b89c23583fbc90b1abfad7fccf66"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1" ref="04a2b89c23583fbc90b1abfad7fccf66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_DEVICE_SERVICE_IRQ_VECTOR_ESI1&nbsp;&nbsp;&nbsp;0x02004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0387d69fb69c9c78463d9646f5c60d6d"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_LANE0_1_STATUS" ref="0387d69fb69c9c78463d9646f5c60d6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_LANE0_1_STATUS&nbsp;&nbsp;&nbsp;0x0200C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d7f993ef96eaadba1a6fc11ffedbdd48"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_LANE2_3_STATUS" ref="d7f993ef96eaadba1a6fc11ffedbdd48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_LANE2_3_STATUS&nbsp;&nbsp;&nbsp;0x0200D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2c8e1116fd5452abad49692003fc98b5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0" ref="2c8e1116fd5452abad49692003fc98b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_LINK_SERVICE_IRQ_VECTOR_ESI0&nbsp;&nbsp;&nbsp;0x02005          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f21012b327d59ba2fb1781869baf2467"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_STATUS" ref="f21012b327d59ba2fb1781869baf2467" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_STATUS&nbsp;&nbsp;&nbsp;0x00205          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d889535a1927a90fc3e53e775b26a41c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_STATUS_ESI" ref="d889535a1927a90fc3e53e775b26a41c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_STATUS_ESI&nbsp;&nbsp;&nbsp;0x0200F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fd0a767cf7be9486de3af5313dd6d884"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK" ref="fd0a767cf7be9486de3af5313dd6d884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_STATUS_RX_PORT0_SYNC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4e2aa0312b2dc8e82d3b87b6bb31224e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK" ref="4e2aa0312b2dc8e82d3b87b6bb31224e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SINK_STATUS_RX_PORT1_SYNC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f953a1f7a6bd929e43713ad5da151776"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SPREAD_AMP_MASK" ref="f953a1f7a6bd929e43713ad5da151776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SPREAD_AMP_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="474d3cb38aede5752d1c2bea2eb36b50"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_0_1" ref="474d3cb38aede5752d1c2bea2eb36b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_0_1&nbsp;&nbsp;&nbsp;0x00202          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="258f2c22b015e2aca4171b609082408f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_0_CE_DONE_MASK" ref="258f2c22b015e2aca4171b609082408f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_0_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f2d5e352823060dc9a84684290224b78"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_0_CR_DONE_MASK" ref="f2d5e352823060dc9a84684290224b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_0_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f500d0fd37f8ab0cde8dd3e9b57c369e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_0_SL_DONE_MASK" ref="f500d0fd37f8ab0cde8dd3e9b57c369e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_0_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ef0069dad7628d75178bc2d625be1ed6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_1_CE_DONE_MASK" ref="ef0069dad7628d75178bc2d625be1ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_1_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd34d6811f62a57366d1581cc4e66880"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_1_CR_DONE_MASK" ref="cd34d6811f62a57366d1581cc4e66880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_1_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8382bd3ef8b44bfe622fb82ba0116c57"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_1_SL_DONE_MASK" ref="8382bd3ef8b44bfe622fb82ba0116c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_1_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="717bb3d85fbdbee9ab89ea20deb3ed92"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_2_3" ref="717bb3d85fbdbee9ab89ea20deb3ed92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_2_3&nbsp;&nbsp;&nbsp;0x00203          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1aad0925fda71dc611a74d2835222de6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_2_CE_DONE_MASK" ref="1aad0925fda71dc611a74d2835222de6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_2_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0d1a89f9473fed87d279927861f1185a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_2_CR_DONE_MASK" ref="0d1a89f9473fed87d279927861f1185a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_2_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7633bc9a55e81fdbb5e74135f9b099f0"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_2_SL_DONE_MASK" ref="7633bc9a55e81fdbb5e74135f9b099f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_2_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b62ab141cd24e9f21fc11cd105476e49"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_3_CE_DONE_MASK" ref="b62ab141cd24e9f21fc11cd105476e49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_3_CE_DONE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="781df783c7b3f939eb2b6458bf9bec21"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_3_CR_DONE_MASK" ref="781df783c7b3f939eb2b6458bf9bec21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_3_CR_DONE_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31c3cf1edda30ad849932ce8d2abd8f0"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_STATUS_LANE_3_SL_DONE_MASK" ref="31c3cf1edda30ad849932ce8d2abd8f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_STATUS_LANE_3_SL_DONE_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bb26863a168a11683bf8edef2b969c77"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_0" ref="bb26863a168a11683bf8edef2b969c77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_0&nbsp;&nbsp;&nbsp;0x00210          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ece1232a767165eaad3ac7ad9bb0c6bc"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_1" ref="ece1232a767165eaad3ac7ad9bb0c6bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_1&nbsp;&nbsp;&nbsp;0x00212          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cc2d7f56202debc0693ffe4cc8f28acd"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_2" ref="cc2d7f56202debc0693ffe4cc8f28acd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_2&nbsp;&nbsp;&nbsp;0x00214          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="10ffabc668b7bb2c677da04816d0f282"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_3" ref="10ffabc668b7bb2c677da04816d0f282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_SYMBOL_ERROR_COUNT_LANE_3&nbsp;&nbsp;&nbsp;0x00216          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6aaf83dccbd7758791c4d92a31b5042e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SEL_MASK" ref="6aaf83dccbd7758791c4d92a31b5042e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SEL_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a68497aa68594b4e44f947149cf4d334"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SEL_OFF" ref="a68497aa68594b4e44f947149cf4d334" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SEL_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e22cededd3738f6f5bee0285ed2c20b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SEL_TP1" ref="9e22cededd3738f6f5bee0285ed2c20b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SEL_TP1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a10376132e2ee68a36ca319c00b25d1"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SEL_TP2" ref="6a10376132e2ee68a36ca319c00b25d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SEL_TP2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="50f34bb1c5b716ba74c1ee54a94685eb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SEL_TP3" ref="50f34bb1c5b716ba74c1ee54a94685eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SEL_TP3&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ab5de48b523aa50d87703d01221771c2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET" ref="ab5de48b523aa50d87703d01221771c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET&nbsp;&nbsp;&nbsp;0x00102          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bdfe8c4384ca8b836946f80a8570d893"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_D102_TEST" ref="bdfe8c4384ca8b836946f80a8570d893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_D102_TEST&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fe683487cff006d01d2224b1825a1954"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_MASK" ref="fe683487cff006d01d2224b1825a1954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_MASK&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5fdc7b2af97384c35ce0bd8204c86cf5"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_OFF" ref="5fdc7b2af97384c35ce0bd8204c86cf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e41b11206a77bdc1838d43d5217b27c9"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_PRBS7" ref="e41b11206a77bdc1838d43d5217b27c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_PRBS7&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9317c2ffa4893e1cac49b586d7531cda"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_SER_MES" ref="9317c2ffa4893e1cac49b586d7531cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_SER_MES&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1fe02c937c1a7b1ccce5a242d11f2810"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_LQP_SHIFT" ref="1fe02c937c1a7b1ccce5a242d11f2810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_LQP_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="88b977b426507733b7c1402bd1f236f8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_REC_CLK_OUT_EN_MASK" ref="88b977b426507733b7c1402bd1f236f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_REC_CLK_OUT_EN_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="596a696cefbdd0961e403d4d5e63d7fa"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SCRAMB_DIS_MASK" ref="596a696cefbdd0961e403d4d5e63d7fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SCRAMB_DIS_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7105b3309757d22be00c577622327961"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SE_COUNT_SEL_DE" ref="7105b3309757d22be00c577622327961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SE_COUNT_SEL_DE&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fcac9ad6d298f8a9cf9ed66fe258a9da"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE" ref="fcac9ad6d298f8a9cf9ed66fe258a9da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SE_COUNT_SEL_DE_ISE&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8412e943605d78cea6311ae846780a3b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SE_COUNT_SEL_ISE" ref="8412e943605d78cea6311ae846780a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SE_COUNT_SEL_ISE&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3a634a9764d35bc78f1b456529055b0c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SE_COUNT_SEL_MASK" ref="3a634a9764d35bc78f1b456529055b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SE_COUNT_SEL_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b0d06801ef3b05f903a5b7d02661a0ae"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TP_SET_SE_COUNT_SEL_SHIFT" ref="b0d06801ef3b05f903a5b7d02661a0ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TP_SET_SE_COUNT_SEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b28f79bf69b7fbd14bf6f046574f5024"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TPS3_SUPPORT_MASK" ref="b28f79bf69b7fbd14bf6f046574f5024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TPS3_SUPPORT_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7a21c58934c367a83267a2ecdd2d4797"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INT_100_400US" ref="7a21c58934c367a83267a2ecdd2d4797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INT_100_400US&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7ac3510bd0c48fa4fbd5b5fed1be2499"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INT_12MS" ref="7ac3510bd0c48fa4fbd5b5fed1be2499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INT_12MS&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="00a9a030c3c61be6a3745c46e050f7e6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INT_16MS" ref="00a9a030c3c61be6a3745c46e050f7e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INT_16MS&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="63d7e75ac658da93b01774475b7cc8b2"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INT_4MS" ref="63d7e75ac658da93b01774475b7cc8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INT_4MS&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9419fb904a21c70a41be727b7017c7c7"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INT_8MS" ref="9419fb904a21c70a41be727b7017c7c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INT_8MS&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c809d7be5852b4e181f48682742b4bec"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAIN_AUX_RD_INTERVAL" ref="c809d7be5852b4e181f48682742b4bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAIN_AUX_RD_INTERVAL&nbsp;&nbsp;&nbsp;0x0000E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c04d8c3f9705157126bf6b0d51d00321"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE0_1_SET2" ref="c04d8c3f9705157126bf6b0d51d00321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE0_1_SET2&nbsp;&nbsp;&nbsp;0x0010F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d51ea0bd287955c5436e93ddf55a4847"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE0_SET" ref="d51ea0bd287955c5436e93ddf55a4847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE0_SET&nbsp;&nbsp;&nbsp;0x00103          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="00406d4ba422dd1bff6fd4de5e7f247c"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE1_SET" ref="00406d4ba422dd1bff6fd4de5e7f247c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE1_SET&nbsp;&nbsp;&nbsp;0x00104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c03472915c52d9eaa1b4f4889ab4d64f"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE2_3_SET2" ref="c03472915c52d9eaa1b4f4889ab4d64f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE2_3_SET2&nbsp;&nbsp;&nbsp;0x00110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6cd1f067b9372b0009884128ba00ffe6"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE2_SET" ref="6cd1f067b9372b0009884128ba00ffe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE2_SET&nbsp;&nbsp;&nbsp;0x00105          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9b055479402515e93ff2234718a10218"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE3_SET" ref="9b055479402515e93ff2234718a10218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE3_SET&nbsp;&nbsp;&nbsp;0x00106          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6d39ac9a607a82ac7fbbe151462da83b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK" ref="6d39ac9a607a82ac7fbbe151462da83b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE_0_2_SET_MAX_PC2_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9a7ee570d919c127273718bc545f3667"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK" ref="9a7ee570d919c127273718bc545f3667" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE_0_2_SET_PC2_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1d278b2e3c208bca1a6064a98518a079"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK" ref="1d278b2e3c208bca1a6064a98518a079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE_1_3_SET_MAX_PC2_MASK&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a96083b81a804bb19f77ca224f964630"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK" ref="a96083b81a804bb19f77ca224f964630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c6e5017e7089133d4252e31e19122f25"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT" ref="c6e5017e7089133d4252e31e19122f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANE_1_3_SET_PC2_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7b2a58254f2e4043c29ed802cabe2cb0"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK" ref="7b2a58254f2e4043c29ed802cabe2cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANEX_SET_MAX_PE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="87727bfda772df3b62c26c5874de3ec3"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK" ref="87727bfda772df3b62c26c5874de3ec3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANEX_SET_MAX_VS_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5a313b4a5cbddf0bdb1aee662a2e70ae"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANEX_SET_PE_MASK" ref="5a313b4a5cbddf0bdb1aee662a2e70ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANEX_SET_PE_MASK&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fa5155f93e3b73cb7ebfe7c332089f5b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANEX_SET_PE_SHIFT" ref="fa5155f93e3b73cb7ebfe7c332089f5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANEX_SET_PE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6339a90ad0812539bdb5a566ce03b31a"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_LANEX_SET_VS_MASK" ref="6339a90ad0812539bdb5a566ce03b31a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_LANEX_SET_VS_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f07d83dfb45281d89419ff63540af8a9"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_SCORE_LANE_0" ref="f07d83dfb45281d89419ff63540af8a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_SCORE_LANE_0&nbsp;&nbsp;&nbsp;0x00208          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b460d33cee161d8bc879298c920fcb83"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_SCORE_LANE_1" ref="b460d33cee161d8bc879298c920fcb83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_SCORE_LANE_1&nbsp;&nbsp;&nbsp;0x00209          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fe59855044501a25bd4121a9c52ba76e"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_SCORE_LANE_2" ref="fe59855044501a25bd4121a9c52ba76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_SCORE_LANE_2&nbsp;&nbsp;&nbsp;0x0020A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="28c69ae87596118f36f9860f179333ec"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TRAINING_SCORE_LANE_3" ref="28c69ae87596118f36f9860f179333ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TRAINING_SCORE_LANE_3&nbsp;&nbsp;&nbsp;0x0020B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="90960494fa4832c52c519cb0f35313a3"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TX_GTC_FREQ_LOCK_DONE" ref="90960494fa4832c52c519cb0f35313a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TX_GTC_FREQ_LOCK_DONE&nbsp;&nbsp;&nbsp;0x00159          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f436c6b2528e5d8ade68283747830e00"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TX_GTC_VALUE_15_8" ref="f436c6b2528e5d8ade68283747830e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TX_GTC_VALUE_15_8&nbsp;&nbsp;&nbsp;0x00155          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e08c3be4789eb0589bedbbbe9675c065"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TX_GTC_VALUE_23_16" ref="e08c3be4789eb0589bedbbbe9675c065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TX_GTC_VALUE_23_16&nbsp;&nbsp;&nbsp;0x00156          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="65db1189e2d622a2478285748a53b6d4"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TX_GTC_VALUE_31_24" ref="65db1189e2d622a2478285748a53b6d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TX_GTC_VALUE_31_24&nbsp;&nbsp;&nbsp;0x00157          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="32254a12e7e480688ee91bc09dae1cbb"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_TX_GTC_VALUE_7_0" ref="32254a12e7e480688ee91bc09dae1cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_TX_GTC_VALUE_7_0&nbsp;&nbsp;&nbsp;0x00154          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="663c22b0742c43e6159236a224702e4b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_UP_IS_SRC_MASK" ref="663c22b0742c43e6159236a224702e4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_UP_IS_SRC_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3aa6e0a933debfa25663e63732c95fa0"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_UP_REP" ref="3aa6e0a933debfa25663e63732c95fa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_UP_REP&nbsp;&nbsp;&nbsp;0x01200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1777ca4ca0e17367501da5864af28b8b"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_UP_REQ" ref="1777ca4ca0e17367501da5864af28b8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_UP_REQ&nbsp;&nbsp;&nbsp;0x01600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebd5c11aa8751e839a4a034d2c8c93fe"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_UP_REQ_EN_MASK" ref="ebd5c11aa8751e839a4a034d2c8c93fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_UP_REQ_EN_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="171bcf6f493f2c4593004f7b6a2c67b4"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED" ref="171bcf6f493f2c4593004f7b6a2c67b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_UPSTREAM_DEVICE_DP_PWR_NEED&nbsp;&nbsp;&nbsp;0x00118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e6a60df9fe3fe468513b31d733131de"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_VC_PAYLOAD_ID_SLOT" ref="7e6a60df9fe3fe468513b31d733131de" args="(SlotNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_VC_PAYLOAD_ID_SLOT          </td>
          <td>(</td>
          <td class="paramtype">SlotNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDP_DPCD_PAYLOAD_TABLE_UPDATE_STATUS + SlotNum)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e84d2d8377eaa1fee2086784cd549fa8"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_VID_INTER_LAT" ref="e84d2d8377eaa1fee2086784cd549fa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_VID_INTER_LAT&nbsp;&nbsp;&nbsp;0x00028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9004f8ee2a474d1fb3ff0224c00050ee"></a><!-- doxytag: member="xdp_hw.h::XDP_DPCD_VID_PROG_LAT" ref="9004f8ee2a474d1fb3ff0224c00050ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_DPCD_VID_PROG_LAT&nbsp;&nbsp;&nbsp;0x00029          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="870f3e68df7f747880fe3ff8c3dde78f"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_ADDR" ref="870f3e68df7f747880fe3ff8c3dde78f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_ADDR&nbsp;&nbsp;&nbsp;0x50          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4a6b990a56de167b138735574691d1da"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_BLOCK_SIZE" ref="4a6b990a56de167b138735574691d1da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_BLOCK_SIZE&nbsp;&nbsp;&nbsp;128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95fc0dcb8d524979206d90371f0a6857"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_DD" ref="95fc0dcb8d524979206d90371f0a6857" args="(Num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_DD          </td>
          <td>(</td>
          <td class="paramtype">Num&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x36 + (18 * Num))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad19c7580d89779b1739116540b51b2d"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HBLANK_LSB" ref="ad19c7580d89779b1739116540b51b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HBLANK_LSB&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b0976079a2595239774a8ffa81f8b05b"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HBORDER" ref="b0976079a2595239774a8ffa81f8b05b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HBORDER&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7af9b1aa9d5f139b68a4341fbbe5210c"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HFPORCH_LSB" ref="7af9b1aa9d5f139b68a4341fbbe5210c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HFPORCH_LSB&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c768f2a67b1d74ccef29a15daae55221"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HIMGSIZE_MM_LSB" ref="c768f2a67b1d74ccef29a15daae55221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HIMGSIZE_MM_LSB&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="801ffcb81d7907bbf747109fe7defb71"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HRES_HBLANK_U4" ref="801ffcb81d7907bbf747109fe7defb71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HRES_HBLANK_U4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e8f0ed64240b1b45dd9f0fad6a2f4f39"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HRES_LSB" ref="e8f0ed64240b1b45dd9f0fad6a2f4f39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HRES_LSB&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="017653589c820ea7b2ef8522b1dd3323"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_HSPW_LSB" ref="017653589c820ea7b2ef8522b1dd3323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_HSPW_LSB&nbsp;&nbsp;&nbsp;0x09          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bbf9a5524790557ec40979fb4e47b82e"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_PIXEL_CLK_KHZ_LSB" ref="bbf9a5524790557ec40979fb4e47b82e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_PIXEL_CLK_KHZ_LSB&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d083afe99953bd2df80b8ee7363759af"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_PIXEL_CLK_KHZ_MSB" ref="d083afe99953bd2df80b8ee7363759af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_PIXEL_CLK_KHZ_MSB&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8d7f33a9d17246e49acc58a5d10cdfa2"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_SIGNAL" ref="8d7f33a9d17246e49acc58a5d10cdfa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_SIGNAL&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="417814ab34ba49898e793541ff07246e"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_SIGNAL_HPOLARITY_MASK" ref="417814ab34ba49898e793541ff07246e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_SIGNAL_HPOLARITY_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a86b6c6bbb4cdac3a8988e9d5274128"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_SIGNAL_HPOLARITY_SHIFT" ref="6a86b6c6bbb4cdac3a8988e9d5274128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_SIGNAL_HPOLARITY_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9a5462d26b7c65bb36d96919f534629a"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_SIGNAL_VPOLARITY_MASK" ref="9a5462d26b7c65bb36d96919f534629a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_SIGNAL_VPOLARITY_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="27b782a2f7f4b5d36a3975d611d903ca"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_SIGNAL_VPOLARITY_SHIFT" ref="27b782a2f7f4b5d36a3975d611d903ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_SIGNAL_VPOLARITY_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0e17ff8045e47c9167879c314dd8157f"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VBLANK_LSB" ref="0e17ff8045e47c9167879c314dd8157f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VBLANK_LSB&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ab4900b32b7ef13b58c598f779fd77d7"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VBORDER" ref="ab4900b32b7ef13b58c598f779fd77d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VBORDER&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e109d96fed26e39d89d8c918159daae1"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VFPORCH_VSPW_L4" ref="e109d96fed26e39d89d8c918159daae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VFPORCH_VSPW_L4&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3ffaa037890e6a752479038ad1d903bb"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK" ref="3ffaa037890e6a752479038ad1d903bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e98f91d117d9386d9bc92cb94d80e73"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT" ref="7e98f91d117d9386d9bc92cb94d80e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VFPORCH_VSPW_L4_VFPORCH_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0c0d9bc6c7cba337a51ce5cfcc1ae091"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK" ref="0c0d9bc6c7cba337a51ce5cfcc1ae091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VFPORCH_VSPW_L4_VSPW_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="70cd20702a3f59e795a38f408863b35e"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VIMGSIZE_MM_LSB" ref="70cd20702a3f59e795a38f408863b35e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VIMGSIZE_MM_LSB&nbsp;&nbsp;&nbsp;0x0D          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="878f377e93afde625fca480670676b03"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VRES_LSB" ref="878f377e93afde625fca480670676b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VRES_LSB&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d76869e66a4fbfbd5ab48499d2c54f3d"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_VRES_VBLANK_U4" ref="d76869e66a4fbfbd5ab48499d2c54f3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_VRES_VBLANK_U4&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="09d781c36d58da04217a5f5bb4b33a25"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2" ref="09d781c36d58da04217a5f5bb4b33a25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2&nbsp;&nbsp;&nbsp;0x0B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="04f9cde7682f8b9497f2ee0f724fce91"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK" ref="04f9cde7682f8b9497f2ee0f724fce91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_MASK&nbsp;&nbsp;&nbsp;0xC0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8054e24af190172b34d34f9da1b03eab"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT" ref="8054e24af190172b34d34f9da1b03eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_HFPORCH_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e5bf95a51decb34f4d903456a89c1bc"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK" ref="9e5bf95a51decb34f4d903456a89c1bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_MASK&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1c290aba1ebe62ff2cacbf6c7087a9de"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT" ref="1c290aba1ebe62ff2cacbf6c7087a9de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_HSPW_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8fb617c88a3af00ceb6e9a0ac14dcd1b"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK" ref="8fb617c88a3af00ceb6e9a0ac14dcd1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_MASK&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="38ac80797501bf8422c6d6a9fb1cdd85"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT" ref="38ac80797501bf8422c6d6a9fb1cdd85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_VFPORCH_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8179d496c479b2a22bdafb8cefb0c1fe"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK" ref="8179d496c479b2a22bdafb8cefb0c1fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XFPORCH_XSPW_U2_VSPW_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="940d70ee5bd9cbd1c55c45fc0e73a824"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XIMGSIZE_MM_U4" ref="940d70ee5bd9cbd1c55c45fc0e73a824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XIMGSIZE_MM_U4&nbsp;&nbsp;&nbsp;0x0E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cb827876c2d0549f772ca3df01224037"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK" ref="cb827876c2d0549f772ca3df01224037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8148b5913aee0983ba4f34cb679d2261"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT" ref="8148b5913aee0983ba4f34cb679d2261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XIMGSIZE_MM_U4_HIMGSIZE_MM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7abda903a4faf29b501d1501111e661e"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK" ref="7abda903a4faf29b501d1501111e661e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XIMGSIZE_MM_U4_VIMGSIZE_MM_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d44674a81b7c83461bb9cf440e8ca768"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK" ref="d44674a81b7c83461bb9cf440e8ca768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XRES_XBLANK_U4_XBLANK_MASK&nbsp;&nbsp;&nbsp;0x0F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="81174e02e49643e546615d92a6463aac"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XRES_XBLANK_U4_XRES_MASK" ref="81174e02e49643e546615d92a6463aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XRES_XBLANK_U4_XRES_MASK&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f7bc3bb232535156731849283880b435"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT" ref="f7bc3bb232535156731849283880b435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_DTD_XRES_XBLANK_U4_XRES_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5a61cb870ddb0dfe8d8a21026c0688dd"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_EXT_BLOCK_COUNT" ref="5a61cb870ddb0dfe8d8a21026c0688dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_EXT_BLOCK_COUNT&nbsp;&nbsp;&nbsp;0x7E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fc265a158467b26096b56809deb521ec"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_EXT_BLOCK_TAG" ref="fc265a158467b26096b56809deb521ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_EXT_BLOCK_TAG&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bb7eab06d687d9a16c63a289d2152780"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_EXT_BLOCK_TAG_DISPID" ref="bb7eab06d687d9a16c63a289d2152780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_EXT_BLOCK_TAG_DISPID&nbsp;&nbsp;&nbsp;0x70          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d89ea7644e53bc6acb0ad28b59f68232"></a><!-- doxytag: member="xdp_hw.h::XDP_EDID_PTM" ref="d89ea7644e53bc6acb0ad28b59f68232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_EDID_PTM&nbsp;&nbsp;&nbsp;XDP_EDID_DTD_DD(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="509322d76ff77555f969793e7c3a79ed"></a><!-- doxytag: member="xdp_hw.h::XDp_In32" ref="509322d76ff77555f969793e7c3a79ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c1ce5c13526ec2f6c55e049ee77d2673"></a><!-- doxytag: member="xdp_hw.h::XDp_Out32" ref="c1ce5c13526ec2f6c55e049ee77d2673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ddf35ab387f5403190bd36a30f64f8ee"></a><!-- doxytag: member="xdp_hw.h::XDp_ReadReg" ref="ddf35ab387f5403190bd36a30f64f8ee" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDp_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that reads from the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the specified register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdp__hw_8h.html#ddf35ab387f5403190bd36a30f64f8ee">XDp_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="d49292b242481a687be7f8f0008ccdb9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_CONTROL" ref="d49292b242481a687be7f8f0008ccdb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_CONTROL&nbsp;&nbsp;&nbsp;0x300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables audio stream packets in main link.
</div>
</div><p>
<a class="anchor" name="e2e37b6b6908dd9ddfe59d5570afda41"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_EXT_DATA" ref="e2e37b6b6908dd9ddfe59d5570afda41" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_EXT_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per extension packet.
</div>
</div><p>
<a class="anchor" name="ad0db928010fdd02d9477f803c8ae6f9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_INFO_DATA" ref="ad0db928010fdd02d9477f803c8ae6f9" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_INFO_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x304 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per CEA 861-C info frame.
</div>
</div><p>
<a class="anchor" name="5e13f8f797b23f70a32aca1858f2059c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_MAUD" ref="5e13f8f797b23f70a32aca1858f2059c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_MAUD&nbsp;&nbsp;&nbsp;0x324          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value of audio stream as decoded from audio time stamp packet.
</div>
</div><p>
<a class="anchor" name="c28d54a0edce0fcd6f993a4a491d3e08"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_NAUD" ref="c28d54a0edce0fcd6f993a4a491d3e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_NAUD&nbsp;&nbsp;&nbsp;0x328          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value of audio stream as decoded from audio time stamp packet.
</div>
</div><p>
<a class="anchor" name="7b1fb40d02f3fa04c77f6608c7c8c455"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_STATUS" ref="7b1fb40d02f3fa04c77f6608c7c8c455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_STATUS&nbsp;&nbsp;&nbsp;0x32C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status of audio stream.
</div>
</div><p>
<a class="anchor" name="c0af79aa0c2e4ca5b12e4aba40eb08dc"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUDIO_UNSUPPORTED" ref="c0af79aa0c2e4ca5b12e4aba40eb08dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUDIO_UNSUPPORTED&nbsp;&nbsp;&nbsp;0x098          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DPCD register bit to inform the DisplayPort TX that audio data is not supported.
</div>
</div><p>
<a class="anchor" name="b92396dc99867182a84530b35b7af521"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUX_CLK_DIVIDER" ref="b92396dc99867182a84530b35b7af521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUX_CLK_DIVIDER&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value for generating the internal 1MHz clock.
</div>
</div><p>
<a class="anchor" name="3b963e73e37edda7eddc337056276ce0"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK" ref="3b963e73e37edda7eddc337056276ce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX (noise) signal width filter.
</div>
</div><p>
<a class="anchor" name="317fa10e769c442474cc241db9231de7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT" ref="317fa10e769c442474cc241db9231de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for AUX signal width filter.
</div>
</div><p>
<a class="anchor" name="f875a0aaa1b64b1626985bc42de37a88"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUX_CLK_DIVIDER_VAL_MASK" ref="f875a0aaa1b64b1626985bc42de37a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUX_CLK_DIVIDER_VAL_MASK&nbsp;&nbsp;&nbsp;0x00FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value.
</div>
</div><p>
<a class="anchor" name="794fff73a59aa66312fa2948895d62e4"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_AUX_REQ_IN_PROGRESS" ref="794fff73a59aa66312fa2948895d62e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_AUX_REQ_IN_PROGRESS&nbsp;&nbsp;&nbsp;0x020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the receipt of an AUX channel request.
</div>
</div><p>
<a class="anchor" name="b5a5a81ad34a81c27af3845b9614398c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CDR_CONTROL_CONFIG" ref="b5a5a81ad34a81c27af3845b9614398c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CDR_CONTROL_CONFIG&nbsp;&nbsp;&nbsp;0x21C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control the configuration for clock and data recovery.
</div>
</div><p>
<a class="anchor" name="9c42b90b92a1915fcca0c60493e2ec61"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID" ref="9c42b90b92a1915fcca0c60493e2ec61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID&nbsp;&nbsp;&nbsp;0x0FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol version and revision.
</div>
</div><p>
<a class="anchor" name="21137d984a1437ad847643e9060f3d3f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_MJR_VER_MASK" ref="21137d984a1437ad847643e9060f3d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_MJR_VER_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="4ad4f86224a428bdfe39d722c314f915"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_MJR_VER_SHIFT" ref="4ad4f86224a428bdfe39d722c314f915" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_MJR_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="0771ca90a82dfb84a96d9e389de6a9c2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_MNR_VER_MASK" ref="0771ca90a82dfb84a96d9e389de6a9c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_MNR_VER_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol minor version.
</div>
</div><p>
<a class="anchor" name="95748b15c4116ff614bce0e89ade0f8f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_MNR_VER_SHIFT" ref="95748b15c4116ff614bce0e89ade0f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_MNR_VER_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="f84a7c716535c00189dadba867ff6ab4"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_REV_MASK" ref="f84a7c716535c00189dadba867ff6ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_REV_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="bab4b4a192ac52577a5c34e137439a2f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_DP_REV_SHIFT" ref="bab4b4a192ac52577a5c34e137439a2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_DP_REV_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="1aef8692e740b72f25860f6effcbe4e8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_TYPE_MASK" ref="1aef8692e740b72f25860f6effcbe4e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_TYPE_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core type.
</div>
</div><p>
<a class="anchor" name="ee7534ede2f5227caa6d7783d04c576d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_TYPE_RX" ref="ee7534ede2f5227caa6d7783d04c576d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_TYPE_RX&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a receiver.
</div>
</div><p>
<a class="anchor" name="370548f8f45a507f7e03b534dde6972d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_CORE_ID_TYPE_TX" ref="370548f8f45a507f7e03b534dde6972d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_CORE_ID_TYPE_TX&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a transmitter.
</div>
</div><p>
<a class="anchor" name="82488d3e6a07e23d8c88fede320b8e29"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DEVICE_SERVICE_IRQ" ref="82488d3e6a07e23d8c88fede320b8e29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DEVICE_SERVICE_IRQ&nbsp;&nbsp;&nbsp;0x090          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the DPCD DEVICE_SERVICE_IRQ_ VECTOR state.
</div>
</div><p>
<a class="anchor" name="4825838e27f0c16d743dd1c0e2195ca9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK" ref="4825838e27f0c16d743dd1c0e2195ca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates a new DOWN_REPLY buffer message is ready.
</div>
</div><p>
<a class="anchor" name="5aa4d22effa57d185c90664a4462bce1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK" ref="5aa4d22effa57d185c90664a4462bce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that a new command is present in the REMOTE_CMD register.
</div>
</div><p>
<a class="anchor" name="63b225a3d1e9cda3a76bcd6c7a84728e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK" ref="63b225a3d1e9cda3a76bcd6c7a84728e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reflects the SINK_SPECIFIC_IRQ state.
</div>
</div><p>
<a class="anchor" name="3b4b28437954240b3a8a4ad6d85b31bb"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DOWN_REP" ref="3b4b28437954240b3a8a4ad6d85b31bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DOWN_REP&nbsp;&nbsp;&nbsp;0xB00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Down reply buffer address space.
</div>
</div><p>
<a class="anchor" name="c196995f1eeb5295b941dd980e363a5e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DOWN_REQ" ref="c196995f1eeb5295b941dd980e363a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DOWN_REQ&nbsp;&nbsp;&nbsp;0xA00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Down request buffer address space.
</div>
</div><p>
<a class="anchor" name="346032b8764dd1ba6db4a5420a3ce0c5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_DOWNSPREAD_CONTROL" ref="346032b8764dd1ba6db4a5420a3ce0c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_DOWNSPREAD_CONTROL&nbsp;&nbsp;&nbsp;0x430          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value that is used by the TX to inform the RX that downspreading has been enabled.
</div>
</div><p>
<a class="anchor" name="f43923caf9ac3d87bcedee4a4e1140a1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_ENHANCED_FRAME_EN" ref="f43923caf9ac3d87bcedee4a4e1140a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_ENHANCED_FRAME_EN&nbsp;&nbsp;&nbsp;0x408          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current setting for enhanced framing symbol mode as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="118368970c3ad0fad272085c77a699ae"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_LANE01_STATUS" ref="118368970c3ad0fad272085c77a699ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_LANE01_STATUS&nbsp;&nbsp;&nbsp;0x43C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link training status for lanes 0 and 1 as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="908f5219f099182c2e331aa84aa91712"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_LANE23_STATUS" ref="908f5219f099182c2e331aa84aa91712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_LANE23_STATUS&nbsp;&nbsp;&nbsp;0x440          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link training status for lanes 2 and 3 as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="061115f4700944c759a06896156b812c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_LANE_COUNT_SET" ref="061115f4700944c759a06896156b812c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x404          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current lane count setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="c055924bd04e729479eb4016e8cf0440"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_LINK_BW_SET" ref="c055924bd04e729479eb4016e8cf0440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current link bandwidth setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="0b1f99605ca67efccda637ca7358cc06"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_LINK_QUALITY_PATTERN_SET" ref="0b1f99605ca67efccda637ca7358cc06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_LINK_QUALITY_PATTERN_SET&nbsp;&nbsp;&nbsp;0x410          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current value of the link quality pattern field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="49aa0e017172d356987563947ae681cc"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_MAIN_LINK_CHANNEL_CODING_SET" ref="49aa0e017172d356987563947ae681cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_MAIN_LINK_CHANNEL_CODING_SET&nbsp;&nbsp;&nbsp;0x434          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8B/10B encoding setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="b2fbd24ce0894629fac64a968c8bbfbf"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_RECOVERED_CLOCK_OUT_EN" ref="b2fbd24ce0894629fac64a968c8bbfbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_RECOVERED_CLOCK_OUT_EN&nbsp;&nbsp;&nbsp;0x414          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Value of the output clock enable field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="1bc7ac52244e0cdacd8a944261727157"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SCRAMBLING_DISABLE" ref="1bc7ac52244e0cdacd8a944261727157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SCRAMBLING_DISABLE&nbsp;&nbsp;&nbsp;0x418          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Value of the scrambling disable field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="ba0c07be94fe05531383b2462a7bf3f2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SET_POWER_STATE" ref="ba0c07be94fe05531383b2462a7bf3f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SET_POWER_STATE&nbsp;&nbsp;&nbsp;0x438          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power state requested by the TX as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="0f58093497a4488f7bbbef4da6890770"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SOURCE_OUI_VALUE" ref="0f58093497a4488f7bbbef4da6890770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SOURCE_OUI_VALUE&nbsp;&nbsp;&nbsp;0x444          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="aa4b3948ef916b33921a76d7b1356c6c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SYM_ERR_CNT01" ref="aa4b3948ef916b33921a76d7b1356c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SYM_ERR_CNT01&nbsp;&nbsp;&nbsp;0x448          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8628c14b646379d9994ae532e2329e5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SYM_ERR_CNT23" ref="d8628c14b646379d9994ae532e2329e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SYM_ERR_CNT23&nbsp;&nbsp;&nbsp;0x44C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="710946fa2f3c08b45cdb0e4372d09430"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_SYMBOL_ERROR_COUNT_SELECT" ref="710946fa2f3c08b45cdb0e4372d09430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_SYMBOL_ERROR_COUNT_SELECT&nbsp;&nbsp;&nbsp;0x41C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current value of the symbol error count select field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="03e5c2fdf864c2522cbf914a1f7d903c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_TRAINING_LANE_0_SET" ref="03e5c2fdf864c2522cbf914a1f7d903c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_TRAINING_LANE_0_SET&nbsp;&nbsp;&nbsp;0x420          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 0.
</div>
</div><p>
<a class="anchor" name="5c18bf50f02fc1e3dde7d0d10c4f308a"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_TRAINING_LANE_1_SET" ref="5c18bf50f02fc1e3dde7d0d10c4f308a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_TRAINING_LANE_1_SET&nbsp;&nbsp;&nbsp;0x424          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 1.
</div>
</div><p>
<a class="anchor" name="28eb6db784042670907cbe187ecf1da3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_TRAINING_LANE_2_SET" ref="28eb6db784042670907cbe187ecf1da3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_TRAINING_LANE_2_SET&nbsp;&nbsp;&nbsp;0x428          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 2.
</div>
</div><p>
<a class="anchor" name="88082994250cf28e88e14c4ce8c8e9f6"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_TRAINING_LANE_3_SET" ref="88082994250cf28e88e14c4ce8c8e9f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_TRAINING_LANE_3_SET&nbsp;&nbsp;&nbsp;0x42C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value Used by the TX during link training to configure the RX PHY lane 3.
</div>
</div><p>
<a class="anchor" name="14e2e3f9de22bf9ae0179880be2cc740"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DPCD_TRAINING_PATTERN_SET" ref="14e2e3f9de22bf9ae0179880be2cc740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DPCD_TRAINING_PATTERN_SET&nbsp;&nbsp;&nbsp;0x40C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current training pattern setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="d7668bbee6d0b65c7aee2e2ced38dde0"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_DTG_ENABLE" ref="d7668bbee6d0b65c7aee2e2ced38dde0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_DTG_ENABLE&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables the display timing generator (DTG).
</div>
</div><p>
<a class="anchor" name="b61efd47504e99cdfbcfb9c7041657c1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_FAST_I2C_DIVIDER" ref="b61efd47504e99cdfbcfb9c7041657c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_FAST_I2C_DIVIDER&nbsp;&nbsp;&nbsp;0x060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast I2C mode clock divider value.
</div>
</div><p>
<a class="anchor" name="a3c4e1da3bde3f44c615b5c214e117e6"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GT_DRP_CH_STATUS" ref="a3c4e1da3bde3f44c615b5c214e117e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GT_DRP_CH_STATUS&nbsp;&nbsp;&nbsp;0x2A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP channel status.
</div>
</div><p>
<a class="anchor" name="548d6356f56d0005ce6c0696123cba64"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GT_DRP_COMMAND" ref="548d6356f56d0005ce6c0696123cba64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GT_DRP_COMMAND&nbsp;&nbsp;&nbsp;0x2A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to the GT DRP ports.
</div>
</div><p>
<a class="anchor" name="3ce2dae051679abe9a08bda87d4c2d61"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GT_DRP_READ_DATA" ref="3ce2dae051679abe9a08bda87d4c2d61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GT_DRP_READ_DATA&nbsp;&nbsp;&nbsp;0x2A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP read data.
</div>
</div><p>
<a class="anchor" name="7b45e903ceed610daee56cf43908e30b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GUID0" ref="7b45e903ceed610daee56cf43908e30b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GUID0&nbsp;&nbsp;&nbsp;0x0E0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lower 4 bytes of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="6b6c531921866c27fa7cf9e8f8319fd5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GUID1" ref="6b6c531921866c27fa7cf9e8f8319fd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GUID1&nbsp;&nbsp;&nbsp;0x0E4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bytes 4 to 7 of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="88a8c1d21cce51091c4a6b5bc80e5ed1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GUID2" ref="88a8c1d21cce51091c4a6b5bc80e5ed1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GUID2&nbsp;&nbsp;&nbsp;0x0E8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bytes 8 to 11 of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="83de2e62727b768067dc3d2b7a8c0e4d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_GUID3" ref="83de2e62727b768067dc3d2b7a8c0e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_GUID3&nbsp;&nbsp;&nbsp;0x0EC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Upper 4 bytes of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="e0fbe348d6ed4ae126ec0af1afc70f58"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HPD_INTERRUPT" ref="e0fbe348d6ed4ae126ec0af1afc70f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HPD_INTERRUPT&nbsp;&nbsp;&nbsp;0x02C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the DisplayPort RX core to assert an interrupt to the TX using the HPD signal.
</div>
</div><p>
<a class="anchor" name="251cf0cc450568f608dc090fadcde6b1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HPD_INTERRUPT_ASSERT_MASK" ref="251cf0cc450568f608dc090fadcde6b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HPD_INTERRUPT_ASSERT_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the RX core to assert an interrupt to the TX using the HPD signal.
</div>
</div><p>
<a class="anchor" name="b110a6bf2a2fcaead69b8b30dd596622"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HPD_INTERRUPT_LENGTH_US_MASK" ref="b110a6bf2a2fcaead69b8b30dd596622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HPD_INTERRUPT_LENGTH_US_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The length of the HPD pulse to generate (in microseconds).
</div>
</div><p>
<a class="anchor" name="b3fb949ff36369bfb502b5077d1fd7b2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HPD_INTERRUPT_LENGTH_US_SHIFT" ref="b3fb949ff36369bfb502b5077d1fd7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HPD_INTERRUPT_LENGTH_US_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the HPD pulse length.
</div>
</div><p>
<a class="anchor" name="7dc649ca8aee72f8e6d57c702f0d74a8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HSYNC_WIDTH" ref="7dc649ca8aee72f8e6d57c702f0d74a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HSYNC_WIDTH&nbsp;&nbsp;&nbsp;0x050          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the timing of the active-high horizontal sync pulse generated by the display timing generator (DTG).
</div>
</div><p>
<a class="anchor" name="06e13dba9cee382c467e6a7f353d79e3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HSYNC_WIDTH_FRONT_PORCH_MASK" ref="06e13dba9cee382c467e6a7f353d79e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HSYNC_WIDTH_FRONT_PORCH_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Defines the number of video clock cycles to place between the last pixel of active data and the start of the horizontal sync pulse (the front porch).
</div>
</div><p>
<a class="anchor" name="a91f30db530ef50f5dec2db7ec089ff8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HSYNC_WIDTH_FRONT_PORCH_SHIFT" ref="a91f30db530ef50f5dec2db7ec089ff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HSYNC_WIDTH_FRONT_PORCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the front porch.
</div>
</div><p>
<a class="anchor" name="bbf6529313d83d34c1e3f355bb7b8b77"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_HSYNC_WIDTH_PULSE_WIDTH_MASK" ref="bbf6529313d83d34c1e3f355bb7b8b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_HSYNC_WIDTH_PULSE_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x00FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the number of clock cycles the horizontal sync pulse is asserted.
</div>
</div><p>
<a class="anchor" name="d971e4a26f157b612dff6e1de938c5bd"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE" ref="d971e4a26f157b612dff6e1de938c5bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE&nbsp;&nbsp;&nbsp;0x040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the cause of pending host interrupts for stream 1, training, payload allocation, and for the AUX channel.
</div>
</div><p>
<a class="anchor" name="a161b6c292f9869cb73de2a5e9c4b6f5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1" ref="a161b6c292f9869cb73de2a5e9c4b6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1&nbsp;&nbsp;&nbsp;0x048          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the cause of a pending host interrupts for streams 2, 3, 4.
</div>
</div><p>
<a class="anchor" name="e97b2d921564ea70d6ed1682101afa0a"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK" ref="e97b2d921564ea70d6ed1682101afa0a" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio extension packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="a78d1969f8d0edcf8b6f2bc8b098eb07"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK" ref="a78d1969f8d0edcf8b6f2bc8b098eb07" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio info packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="bfc3a97a822e39376a3eef6914d09ddc"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK" ref="bfc3a97a822e39376a3eef6914d09ddc" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the no-video condition being detected after active video received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="946a7f53b3cf6e349177696fc6efaa20"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK" ref="946a7f53b3cf6e349177696fc6efaa20" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of the blanking interval for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="745f8ac7c2a27649a46842f76d264e8c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK" ref="745f8ac7c2a27649a46842f76d264e8c" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a valid video frame being detected on the main link for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="97ebf5ea5451e0fdea7c90e4b6263471"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK" ref="97ebf5ea5451e0fdea7c90e4b6263471" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a resolution change, as detected from the MSA fields for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="cb7669fea2f8ca1b2e64aca94e65cfbb"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_BW_CHANGE_MASK" ref="cb7669fea2f8ca1b2e64aca94e65cfbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_BW_CHANGE_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a change in bandwidth.
</div>
</div><p>
<a class="anchor" name="aa6a65b3dcaff77dcb634a2eb3ce1352"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_DOWN_REPLY_MASK" ref="aa6a65b3dcaff77dcb634a2eb3ce1352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a downstream reply being ready.
</div>
</div><p>
<a class="anchor" name="8b8a4c89a11c0d4c04310ec8b84bc7a5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK" ref="8b8a4c89a11c0d4c04310ec8b84bc7a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a downstream request being ready.
</div>
</div><p>
<a class="anchor" name="f93b02ffa853fc116f25c99c1f95d057"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_EXT_PKT_MASK" ref="f93b02ffa853fc116f25c99c1f95d057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_EXT_PKT_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio extension packet being received.
</div>
</div><p>
<a class="anchor" name="032a0d72b3f702c4119f4222cf379719"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_INFO_PKT_MASK" ref="032a0d72b3f702c4119f4222cf379719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_INFO_PKT_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio info packet being received.
</div>
</div><p>
<a class="anchor" name="9a89ee542d4d83f17d50086fffdc1c40"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_NO_VIDEO_MASK" ref="9a89ee542d4d83f17d50086fffdc1c40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_NO_VIDEO_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the no-video condition being detected after active video received.
</div>
</div><p>
<a class="anchor" name="228f0a4558b3ac2b4508bfe818130d59"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_POWER_STATE_MASK" ref="228f0a4558b3ac2b4508bfe818130d59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_POWER_STATE_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a power state change.
</div>
</div><p>
<a class="anchor" name="753cece81e24040b49aab81b59c9cc66"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_TP1_MASK" ref="753cece81e24040b49aab81b59c9cc66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_TP1_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP1_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="155764c86760f9cd4a8f021a4934987b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_TP2_MASK" ref="155764c86760f9cd4a8f021a4934987b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_TP2_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP2_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 2.
</div>
</div><p>
<a class="anchor" name="31d43aa31b55fc595183dbf99336a7b5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_TP3_MASK" ref="31d43aa31b55fc595183dbf99336a7b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_TP3_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TP3_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 3.
</div>
</div><p>
<a class="anchor" name="9b68ede3826dcb8d75040ab5efc0c603"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_TRAINING_DONE_MASK" ref="9b68ede3826dcb8d75040ab5efc0c603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_TRAINING_DONE_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by link training completion.
</div>
</div><p>
<a class="anchor" name="0742fedcacdea9107f32f10942bdf564"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_TRAINING_LOST_MASK" ref="0742fedcacdea9107f32f10942bdf564" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_TRAINING_LOST_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by training loss on active lanes.
</div>
</div><p>
<a class="anchor" name="70589f8a77530b81a295e78395df660a"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_VBLANK_MASK" ref="70589f8a77530b81a295e78395df660a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_VBLANK_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VBLANK_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of the blanking interval.
</div>
</div><p>
<a class="anchor" name="795a44b84523c0c571b4a681ac11b124"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_VCP_ALLOC_MASK" ref="795a44b84523c0c571b4a681ac11b124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_VCP_ALLOC_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="e505ba5f880fd7386ebeee2937b98f76"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK" ref="e505ba5f880fd7386ebeee2937b98f76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="82814bbe9d66dcaa4380fe73d181717d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_VIDEO_MASK" ref="82814bbe9d66dcaa4380fe73d181717d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_VIDEO_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VIDEO_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a valid video frame being detected on the main link. Video interrupt is set after a delay of 8 video frames following a valid scrambler reset character.
</div>
</div><p>
<a class="anchor" name="208a27e5f3b9580663299b083cbe0bad"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_CAUSE_VM_CHANGE_MASK" ref="208a27e5f3b9580663299b083cbe0bad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_CAUSE_VM_CHANGE_MASK&nbsp;&nbsp;&nbsp;XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a resolution change, as detected from the MSA fields.
</div>
</div><p>
<a class="anchor" name="c515fe15b85cd8efc4ae092e17d8e809"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK" ref="c515fe15b85cd8efc4ae092e17d8e809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK&nbsp;&nbsp;&nbsp;0x014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources for stream 1.
</div>
</div><p>
<a class="anchor" name="bb04da65ba6169d80f13c62c701da600"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1" ref="bb04da65ba6169d80f13c62c701da600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1&nbsp;&nbsp;&nbsp;0x044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources for streams 2, 3, 4.
</div>
</div><p>
<a class="anchor" name="9b24f8e599898abb1318b286bf662b81"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK" ref="9b24f8e599898abb1318b286bf662b81" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00001 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio extension packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="5cd2062272cc3a2521f364aa74c8b14d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK" ref="5cd2062272cc3a2521f364aa74c8b14d" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00002 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio info packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="3af810c10102f5c518032cc7ebe8ecf8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK" ref="3af810c10102f5c518032cc7ebe8ecf8" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00008 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the no-video condition being detected after active video received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="6233df46fdc1563606182eaac6fefc9c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK" ref="6233df46fdc1563606182eaac6fefc9c" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00010 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the start of the blanking interval for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="8e487b680a24926c77a21903d2098753"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK" ref="8e487b680a24926c77a21903d2098753" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00020 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a valid video frame being detected on the main link for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="1a2c76ab9cc786dea1ddaedc9617999f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK" ref="1a2c76ab9cc786dea1ddaedc9617999f" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00004 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a resolution change, as detected from the MSA fields for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="9ddac78ecf47725e0000593ed0b704d7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_ALL_MASK" ref="9ddac78ecf47725e0000593ed0b704d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_ALL_MASK&nbsp;&nbsp;&nbsp;0x7FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask all interrupts.
</div>
</div><p>
<a class="anchor" name="341237b436fbb56c56d2463d80063766"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK" ref="341237b436fbb56c56d2463d80063766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_BW_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x08000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a change in bandwidth.
</div>
</div><p>
<a class="anchor" name="9628fdd1d7da3b365459c36833daafda"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK" ref="9628fdd1d7da3b365459c36833daafda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;0x01000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a downstream reply being ready.
</div>
</div><p>
<a class="anchor" name="e24eb07ee82882cd4e4e81c64b74fce1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK" ref="e24eb07ee82882cd4e4e81c64b74fce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_DOWN_REQUEST_MASK&nbsp;&nbsp;&nbsp;0x02000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a downstream request being ready.
</div>
</div><p>
<a class="anchor" name="7de53d1546d76c3547e059043c4063ca"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK" ref="7de53d1546d76c3547e059043c4063ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_EXT_PKT_MASK&nbsp;&nbsp;&nbsp;0x00200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio extension packet being received.
</div>
</div><p>
<a class="anchor" name="aa8ea209d5dfdc969f0fd0e332887827"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK" ref="aa8ea209d5dfdc969f0fd0e332887827" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_INFO_PKT_MASK&nbsp;&nbsp;&nbsp;0x00100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio info packet being received.
</div>
</div><p>
<a class="anchor" name="1ec2ba7ee42ae6c6481608acfac6d07f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK" ref="1ec2ba7ee42ae6c6481608acfac6d07f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_NO_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x00004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the no-video condition being detected after active video received.
</div>
</div><p>
<a class="anchor" name="2d7512aacb33e253fd7330fd0da0663f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK" ref="2d7512aacb33e253fd7330fd0da0663f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_POWER_STATE_MASK&nbsp;&nbsp;&nbsp;0x00002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a power state change.
</div>
</div><p>
<a class="anchor" name="16801582a15a01038649065aeadf59fa"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_TP1_MASK" ref="16801582a15a01038649065aeadf59fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_TP1_MASK&nbsp;&nbsp;&nbsp;0x10000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="aa488468290aad055456ac075c34e115"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_TP2_MASK" ref="aa488468290aad055456ac075c34e115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_TP2_MASK&nbsp;&nbsp;&nbsp;0x20000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 2.
</div>
</div><p>
<a class="anchor" name="a6cb22ee61a80bf3f036515f1bf9571d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_TP3_MASK" ref="a6cb22ee61a80bf3f036515f1bf9571d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_TP3_MASK&nbsp;&nbsp;&nbsp;0x40000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 3.
</div>
</div><p>
<a class="anchor" name="a111ab75790a9774e078ae90150e4688"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK" ref="a111ab75790a9774e078ae90150e4688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_TRAINING_DONE_MASK&nbsp;&nbsp;&nbsp;0x04000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for link training completion.
</div>
</div><p>
<a class="anchor" name="805aee6b058ab48908798d03672160b8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK" ref="805aee6b058ab48908798d03672160b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_TRAINING_LOST_MASK&nbsp;&nbsp;&nbsp;0x00010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for training loss on active lanes.
</div>
</div><p>
<a class="anchor" name="72a3e2d70a04302d0a815d1ec66e4f63"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_VBLANK_MASK" ref="72a3e2d70a04302d0a815d1ec66e4f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_VBLANK_MASK&nbsp;&nbsp;&nbsp;0x00008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the start of the blanking interval.
</div>
</div><p>
<a class="anchor" name="edba18ee49671d48bf62ebbf44d7abc7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK" ref="edba18ee49671d48bf62ebbf44d7abc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_VCP_ALLOC_MASK&nbsp;&nbsp;&nbsp;0x00400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="d99f5f4a223645c4257791f706489e87"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK" ref="d99f5f4a223645c4257791f706489e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_VCP_DEALLOC_MASK&nbsp;&nbsp;&nbsp;0x00800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="518940e176e984b3d5c930f3fa03a3b6"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_VIDEO_MASK" ref="518940e176e984b3d5c930f3fa03a3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x00040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a valid video frame being detected on the main link. Video interrupt is set after a delay of 8 video frames following a valid scrambler reset character.
</div>
</div><p>
<a class="anchor" name="edc6c1f3f3ea094eff5dbefe6962fd20"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK" ref="edc6c1f3f3ea094eff5dbefe6962fd20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_INTERRUPT_MASK_VM_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x00001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a resolution change, as detected from the MSA fields.
</div>
</div><p>
<a class="anchor" name="5b06e5e76082b04867dd2f56f0a0917d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_LINK_ENABLE" ref="5b06e5e76082b04867dd2f56f0a0917d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_LINK_ENABLE&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the receiver core.
</div>
</div><p>
<a class="anchor" name="e7291204786aef1199d3b522e8fe85a5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_LOCAL_EDID_AUDIO" ref="e7291204786aef1199d3b522e8fe85a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_LOCAL_EDID_AUDIO&nbsp;&nbsp;&nbsp;0x088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the presence of EDID information for the audio stream.
</div>
</div><p>
<a class="anchor" name="f6da4b2642c6804d5816b13550d661ec"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_LOCAL_EDID_VIDEO" ref="f6da4b2642c6804d5816b13550d661ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_LOCAL_EDID_VIDEO&nbsp;&nbsp;&nbsp;0x084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the presence of EDID information for the video stream.
</div>
</div><p>
<a class="anchor" name="317b765cf794edea4ca4bff243dab3ac"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MIN_VOLTAGE_SWING" ref="317b765cf794edea4ca4bff243dab3ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MIN_VOLTAGE_SWING&nbsp;&nbsp;&nbsp;0x214          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the minimum voltage swing required during training before a link can be reliably established and advanced configuration for link training.
</div>
</div><p>
<a class="anchor" name="7530e664790f780933ced8282bf4fe02"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MISC_CTRL" ref="7530e664790f780933ced8282bf4fe02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MISC_CTRL&nbsp;&nbsp;&nbsp;0x018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous control of RX behavior.
</div>
</div><p>
<a class="anchor" name="6dd5ef2e4c25a03a04f555def79ab9c4"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK" ref="6dd5ef2e4c25a03a04f555def79ab9c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, I2C DEFERs will be sent as AUX DEFERs to the source device.
</div>
</div><p>
<a class="anchor" name="dcde525b462101fdc78bbaeb1c66d487"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK" ref="dcde525b462101fdc78bbaeb1c66d487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, the long I2C write data transfwers are responded to using DEFER instead of partial ACKs.
</div>
</div><p>
<a class="anchor" name="69f6560d50ae154651ed30e6f2ebbfe3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MISC_CTRL_USE_FILT_MSA_MASK" ref="69f6560d50ae154651ed30e6f2ebbfe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MISC_CTRL_USE_FILT_MSA_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, two matching values must be detected for each field of the MSA values before the associated register is updated internally.
</div>
</div><p>
<a class="anchor" name="188dc1306add65c7f02afea50fef7538"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_HRES" ref="188dc1306add65c7f02afea50fef7538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_HRES&nbsp;&nbsp;&nbsp;0x500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active pixels per line (the horizontal resolution).
</div>
</div><p>
<a class="anchor" name="356a76e8437e5269ffcd7ee02bfebfc1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_HSPOL" ref="356a76e8437e5269ffcd7ee02bfebfc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_HSPOL&nbsp;&nbsp;&nbsp;0x504          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The horizontal sync polarity.
</div>
</div><p>
<a class="anchor" name="c9b259cd0e0a500759d849fd9a8e516a"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_HSTART" ref="c9b259cd0e0a500759d849fd9a8e516a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_HSTART&nbsp;&nbsp;&nbsp;0x50C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of clocks between the leading edge of the horizontal sync and the start of active data.
</div>
</div><p>
<a class="anchor" name="194182feacd8a9db2eec05d06f022426"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_HSWIDTH" ref="194182feacd8a9db2eec05d06f022426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_HSWIDTH&nbsp;&nbsp;&nbsp;0x508          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the horizontal sync pulse.
</div>
</div><p>
<a class="anchor" name="e50a2ae7118c898fde1ef493225e3401"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_HTOTAL" ref="e50a2ae7118c898fde1ef493225e3401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_HTOTAL&nbsp;&nbsp;&nbsp;0x510          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of clocks in the horizontal framing period.
</div>
</div><p>
<a class="anchor" name="1b2ff6787b404037ad6da7e536be5f98"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_MISC0" ref="1b2ff6787b404037ad6da7e536be5f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_MISC0&nbsp;&nbsp;&nbsp;0x528          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="431a9d988ebd969df5a4e38ab1e5e418"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_MISC1" ref="431a9d988ebd969df5a4e38ab1e5e418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_MISC1&nbsp;&nbsp;&nbsp;0x52C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="106f99335cd5bfc2b9523de8fca8b5d7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_MVID" ref="106f99335cd5bfc2b9523de8fca8b5d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_MVID&nbsp;&nbsp;&nbsp;0x530          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to recover the video clock from the link clock.
</div>
</div><p>
<a class="anchor" name="15984a8e58d2760621224ac33e33756e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_NVID" ref="15984a8e58d2760621224ac33e33756e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_NVID&nbsp;&nbsp;&nbsp;0x534          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to recover the video clock from the link clock.
</div>
</div><p>
<a class="anchor" name="efe56c7cc0b24233402f9768bd40a2d2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VBID" ref="efe56c7cc0b24233402f9768bd40a2d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VBID&nbsp;&nbsp;&nbsp;0x538          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The most recently received VB-ID value.
</div>
</div><p>
<a class="anchor" name="b54a8414ede463a0b73305eb8ad01842"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VHEIGHT" ref="b54a8414ede463a0b73305eb8ad01842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VHEIGHT&nbsp;&nbsp;&nbsp;0x514          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active lines (the vertical resolution).
</div>
</div><p>
<a class="anchor" name="78efd717b91a9f9ff86435944063785f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VSPOL" ref="78efd717b91a9f9ff86435944063785f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VSPOL&nbsp;&nbsp;&nbsp;0x518          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The vertical sync polarity.
</div>
</div><p>
<a class="anchor" name="f82c08f326fc051ce52138c12e9a34ed"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VSTART" ref="f82c08f326fc051ce52138c12e9a34ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VSTART&nbsp;&nbsp;&nbsp;0x520          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of lines between the leading edge of the vertical sync and the first line of active data.
</div>
</div><p>
<a class="anchor" name="173680e10c37872a584277e33bb74335"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VSWIDTH" ref="173680e10c37872a584277e33bb74335" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VSWIDTH&nbsp;&nbsp;&nbsp;0x51C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the vertical sync pulse.
</div>
</div><p>
<a class="anchor" name="4d6fb463cdbb6aabe8ee385c13f35d5d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MSA_VTOTAL" ref="4d6fb463cdbb6aabe8ee385c13f35d5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MSA_VTOTAL&nbsp;&nbsp;&nbsp;0x524          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines in the video frame.
</div>
</div><p>
<a class="anchor" name="781658fed1bff87c552b9d8356fdb5a2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_MST_CAP" ref="781658fed1bff87c552b9d8356fdb5a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_MST_CAP&nbsp;&nbsp;&nbsp;0x0D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to enable or disable MST capability.
</div>
</div><p>
<a class="anchor" name="ae2d710c20020f4cf6111c701a1f7905"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_CTRL_DPCD" ref="ae2d710c20020f4cf6111c701a1f7905" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_CTRL_DPCD&nbsp;&nbsp;&nbsp;0x0B8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to enable AXI/APB write access to the DPCD capability structure.
</div>
</div><p>
<a class="anchor" name="c8654384af5e1e113cef1962c91f32bb"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_DOWNSPREAD_CTRL" ref="c8654384af5e1e113cef1962c91f32bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x0BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override downspread control in the DPCD.
</div>
</div><p>
<a class="anchor" name="5153c31ad1b91ccb4963fe1ce8c22007"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_GUID" ref="5153c31ad1b91ccb4963fe1ce8c22007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_GUID&nbsp;&nbsp;&nbsp;0x0F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the GUID field in the DPCD with what is stored in XDP_RX_GUID[0-3].
</div>
</div><p>
<a class="anchor" name="16a1d313ee89e35438385216866204c1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET" ref="16a1d313ee89e35438385216866204c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x0A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the lane count setting in the DPCD.
</div>
</div><p>
<a class="anchor" name="3478b5304292b57996b9e6ec46109dc9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_1" ref="3478b5304292b57996b9e6ec46109dc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 1.
</div>
</div><p>
<a class="anchor" name="10df4919dbdfc8bdd5bd61e04f78fd23"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_2" ref="10df4919dbdfc8bdd5bd61e04f78fd23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 2.
</div>
</div><p>
<a class="anchor" name="2ca34246eac03211d531aa127a8dad95"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_4" ref="2ca34246eac03211d531aa127a8dad95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 4.
</div>
</div><p>
<a class="anchor" name="68d35964a851f9e89493ff76d1334958"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK" ref="68d35964a851f9e89493ff76d1334958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Capability override for enhanced framing.
</div>
</div><p>
<a class="anchor" name="133d6911ba5c6b977bebbc897546968d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_MASK" ref="133d6911ba5c6b977bebbc897546968d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The lane count override value.
</div>
</div><p>
<a class="anchor" name="01578276b7641275cc7d7c2ee6ad3fba"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK" ref="01578276b7641275cc7d7c2ee6ad3fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Capability override for training pattern 3.
</div>
</div><p>
<a class="anchor" name="dbd96d69ab1db206f8a661e2444789a2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_BW_SET" ref="dbd96d69ab1db206f8a661e2444789a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x09C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the main link bandwidth setting in the DPCD.
</div>
</div><p>
<a class="anchor" name="c26ecd995f8f8e966c9aa3d458161b63"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_BW_SET_162GBPS" ref="c26ecd995f8f8e966c9aa3d458161b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="b1e5f9ddcd90c5a7664a368fedc269b8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_BW_SET_270GBPS" ref="b1e5f9ddcd90c5a7664a368fedc269b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="f98ab396dc5716a97e028225834bc604"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_BW_SET_540GBPS" ref="f98ab396dc5716a97e028225834bc604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="c1c1530733c3810d77aa0d319ea67147"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_QUAL_LANE0_SET" ref="c1c1530733c3810d77aa0d319ea67147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_QUAL_LANE0_SET&nbsp;&nbsp;&nbsp;0x0C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE0_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="27306ce59b8a38ca398d7efad6db5c3b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_QUAL_LANE1_SET" ref="27306ce59b8a38ca398d7efad6db5c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_QUAL_LANE1_SET&nbsp;&nbsp;&nbsp;0x0C4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE1_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="61c575f15ed17346753ce3b7505feed5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_QUAL_LANE2_SET" ref="61c575f15ed17346753ce3b7505feed5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_QUAL_LANE2_SET&nbsp;&nbsp;&nbsp;0x0C8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE2_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="5455cedc322ef33a15814738fe74a50e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_LINK_QUAL_LANE3_SET" ref="5455cedc322ef33a15814738fe74a50e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_LINK_QUAL_LANE3_SET&nbsp;&nbsp;&nbsp;0x0CC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE3_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="7d40b0e8a94e67f1012cd993d1317775"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET" ref="7d40b0e8a94e67f1012cd993d1317775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET&nbsp;&nbsp;&nbsp;0x0A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the link training pattern in the DPCD.
</div>
</div><p>
<a class="anchor" name="94668e59f2cbdfb7802c556a44980a5e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_LQP_SET_MASK" ref="94668e59f2cbdfb7802c556a44980a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_LQP_SET_MASK&nbsp;&nbsp;&nbsp;0x000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link quality pattern set override.
</div>
</div><p>
<a class="anchor" name="f431a717a1597fbdaadc4e0653c89e7d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_LQP_SET_SHIFT" ref="f431a717a1597fbdaadc4e0653c89e7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_LQP_SET_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for link quality pattern set override.
</div>
</div><p>
<a class="anchor" name="28a4473f7c644cd1a4c1aac3e4e0c21b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_REC_CLK_OUT_EN_MASK" ref="28a4473f7c644cd1a4c1aac3e4e0c21b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_REC_CLK_OUT_EN_MASK&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Recovered clock output enable override.
</div>
</div><p>
<a class="anchor" name="aebe07d4691a0138153bc1a1f535ecfa"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK" ref="aebe07d4691a0138153bc1a1f535ecfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scrambling disable override.
</div>
</div><p>
<a class="anchor" name="b0cc73862d74615104f56bb9a0541c63"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK" ref="b0cc73862d74615104f56bb9a0541c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK&nbsp;&nbsp;&nbsp;0x00C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol error count override.
</div>
</div><p>
<a class="anchor" name="4fa24cebc47fc08ab21d3eb63fb05d12"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT" ref="4fa24cebc47fc08ab21d3eb63fb05d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for symbol error count override.
</div>
</div><p>
<a class="anchor" name="42b3503899607bc44f84b4cb6315bfb5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_TP_SELECT_MASK" ref="42b3503899607bc44f84b4cb6315bfb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_TP_SELECT_MASK&nbsp;&nbsp;&nbsp;0x0003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern select override.
</div>
</div><p>
<a class="anchor" name="3e023e29baf35c7aa31860940a17b365"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK" ref="3e023e29baf35c7aa31860940a17b365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training AUX read interval override.
</div>
</div><p>
<a class="anchor" name="6e795e95f7bd3ca31bd461a3ecb7b5a6"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT" ref="6e795e95f7bd3ca31bd461a3ecb7b5a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for training AUX read interval override.
</div>
</div><p>
<a class="anchor" name="9b377bf88cbb4e7dc0f80fadd96226ea"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANE0_SET" ref="9b377bf88cbb4e7dc0f80fadd96226ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANE0_SET&nbsp;&nbsp;&nbsp;0x0A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE0_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="f281b7367e71036b5bb3f458c58c267d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANE1_SET" ref="f281b7367e71036b5bb3f458c58c267d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANE1_SET&nbsp;&nbsp;&nbsp;0x0AC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE1_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="ef102482c11c4d891963b2096d53e462"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANE2_SET" ref="ef102482c11c4d891963b2096d53e462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANE2_SET&nbsp;&nbsp;&nbsp;0x0B0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE2_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="68bf06755cb7ca383a19c4835982fa2f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANE3_SET" ref="68bf06755cb7ca383a19c4835982fa2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANE3_SET&nbsp;&nbsp;&nbsp;0x0B4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE3_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="999932fa98bd8521bdd314c516bd827d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK" ref="999932fa98bd8521bdd314c516bd827d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum pre-emphasis override.
</div>
</div><p>
<a class="anchor" name="b9481e74b31b2a73479c576b8c9428b1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK" ref="b9481e74b31b2a73479c576b8c9428b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum voltage swing override.
</div>
</div><p>
<a class="anchor" name="d88f30ca9077b4a2b3a4d0243fe15351"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_MASK" ref="d88f30ca9077b4a2b3a4d0243fe15351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_MASK&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis set override.
</div>
</div><p>
<a class="anchor" name="dc1a46f8b9e731dfe736c955bff534a3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT" ref="dc1a46f8b9e731dfe736c955bff534a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for pre-emphasis set override.
</div>
</div><p>
<a class="anchor" name="97455e5e723ed90d8f7eed3f5fb0c56b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_OVER_TRAINING_LANEX_SET_VS_SET_MASK" ref="97455e5e723ed90d8f7eed3f5fb0c56b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_OVER_TRAINING_LANEX_SET_VS_SET_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing set override.
</div>
</div><p>
<a class="anchor" name="92f35b8e6d749e755108debdf47e74e9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG" ref="92f35b8e6d749e755108debdf47e74e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG&nbsp;&nbsp;&nbsp;0x200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transceiver PHY reset and configuration.
</div>
</div><p>
<a class="anchor" name="23dc25c10364aa332c998b7d3806814f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK" ref="23dc25c10364aa332c998b7d3806814f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the individual lane polarity.
</div>
</div><p>
<a class="anchor" name="d17eeb0f1fce7730234eeeb8a6bcdfbf"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_GT_ALL_RESET_MASK" ref="d17eeb0f1fce7730234eeeb8a6bcdfbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_GT_ALL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rest GT and PHY.
</div>
</div><p>
<a class="anchor" name="649b68143ab09adee8984bb1eb387762"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_GTPLL_RESET_MASK" ref="649b68143ab09adee8984bb1eb387762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_GTPLL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold the GTPLL in reset.
</div>
</div><p>
<a class="anchor" name="36606efe5d8c32900eb9cf50dddba66c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_GTRX_RESET_MASK" ref="36606efe5d8c32900eb9cf50dddba66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_GTRX_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold GTRXRESET in reset.
</div>
</div><p>
<a class="anchor" name="2ce7bb38e1d527c117c4bfda803b7911"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_PHY_RESET_ENABLE_MASK" ref="2ce7bb38e1d527c117c4bfda803b7911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_PHY_RESET_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Release reset.
</div>
</div><p>
<a class="anchor" name="86f3d2103b0d732916d936373e4462a4"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK" ref="86f3d2103b0d732916d936373e4462a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at every link rate change.
</div>
</div><p>
<a class="anchor" name="f788ff6a8620fe65653e314a20200841"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RESET_AT_TP1_START_MASK" ref="f788ff6a8620fe65653e314a20200841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RESET_AT_TP1_START_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="adc65b629180c712158cc2f474456a3f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK" ref="adc65b629180c712158cc2f474456a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at every training iteration.
</div>
</div><p>
<a class="anchor" name="12954aae6fdab3f13e735ba66fe4da38"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK" ref="12954aae6fdab3f13e735ba66fe4da38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_BUF reset.
</div>
</div><p>
<a class="anchor" name="704dafe369b4df8519a0178a05b2267f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK" ref="704dafe369b4df8519a0178a05b2267f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_CDRHOLD.
</div>
</div><p>
<a class="anchor" name="74cabd0de8ca4e630d622f841f021cd1"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK" ref="74cabd0de8ca4e630d622f841f021cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_DFE_LPM reset.
</div>
</div><p>
<a class="anchor" name="1e12c2d7fe021731db2cf09f951e5ad5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK" ref="1e12c2d7fe021731db2cf09f951e5ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_EYESCANRESET.
</div>
</div><p>
<a class="anchor" name="1b5c153cde08de8c22dbef5c6aa9511e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK" ref="1b5c153cde08de8c22dbef5c6aa9511e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_ EYESCANTRIGGER.
</div>
</div><p>
<a class="anchor" name="1d142b118f92aeea9e8d659bcc20896c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK" ref="1d142b118f92aeea9e8d659bcc20896c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK&nbsp;&nbsp;&nbsp;0x0000E000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_LOOPBACK.
</div>
</div><p>
<a class="anchor" name="abeb3760fefc7a41f503386aadb3cccd"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK" ref="abeb3760fefc7a41f503386aadb3cccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_PCS reset.
</div>
</div><p>
<a class="anchor" name="e6f30accf8a247d89a2056d402dfd292"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK" ref="e6f30accf8a247d89a2056d402dfd292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_PMA reset.
</div>
</div><p>
<a class="anchor" name="eab2cad65e2fed4c7cc6a0aeb717e123"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK" ref="eab2cad65e2fed4c7cc6a0aeb717e123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 0.
</div>
</div><p>
<a class="anchor" name="dbbaad340a52aa232b7152f0502e60c5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK" ref="dbbaad340a52aa232b7152f0502e60c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 1.
</div>
</div><p>
<a class="anchor" name="3dd7d7dc2efb4f5f1ca42c4a17e32eba"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK" ref="3dd7d7dc2efb4f5f1ca42c4a17e32eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 2.
</div>
</div><p>
<a class="anchor" name="d07388966e47090159b6f5f9111fc5ea"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK" ref="d07388966e47090159b6f5f9111fc5ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 3.
</div>
</div><p>
<a class="anchor" name="af6f1305e6df4a338077afe16231fb8b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_MASK" ref="af6f1305e6df4a338077afe16231fb8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_POLARITY.
</div>
</div><p>
<a class="anchor" name="845c12e8aff0b15a0f9c003484e40896"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK" ref="845c12e8aff0b15a0f9c003484e40896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_PRBSCNTRESET.
</div>
</div><p>
<a class="anchor" name="51f4d2cc686273c67836309cceb391a3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK" ref="51f4d2cc686273c67836309cceb391a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_RXLPMHFHOLD.
</div>
</div><p>
<a class="anchor" name="07cd4c5d1d3cde9cda9e3040d217ee91"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK" ref="07cd4c5d1d3cde9cda9e3040d217ee91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_ RXLPMHFOVERDEN.
</div>
</div><p>
<a class="anchor" name="474b0fdac67fa9b44a41646c5e500bfd"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK" ref="474b0fdac67fa9b44a41646c5e500bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_RXLPMLFHOLD.
</div>
</div><p>
<a class="anchor" name="d72818c0184d0b812dfc4fb8dbf619c7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_POWER_DOWN" ref="d72818c0184d0b812dfc4fb8dbf619c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_POWER_DOWN&nbsp;&nbsp;&nbsp;0x210          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control PHY power down.
</div>
</div><p>
<a class="anchor" name="73982e8e8c70fcd3ab0e465580d8d57d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_POWER_DOWN_LANE_0_MASK" ref="73982e8e8c70fcd3ab0e465580d8d57d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_POWER_DOWN_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 0.
</div>
</div><p>
<a class="anchor" name="12d60ae98a6d2902c1eb3cff2b672c24"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_POWER_DOWN_LANE_1_MASK" ref="12d60ae98a6d2902c1eb3cff2b672c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_POWER_DOWN_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 1.
</div>
</div><p>
<a class="anchor" name="4e5c79873909bd8852e2ded888b9048e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_POWER_DOWN_LANE_2_MASK" ref="4e5c79873909bd8852e2ded888b9048e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_POWER_DOWN_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 2.
</div>
</div><p>
<a class="anchor" name="943eb3211f3fa200c8a3bc5377144d3e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_POWER_DOWN_LANE_3_MASK" ref="943eb3211f3fa200c8a3bc5377144d3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_POWER_DOWN_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 3.
</div>
</div><p>
<a class="anchor" name="e8fa63c6bbcdaf34c6743ae208ff97ef"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS" ref="e8fa63c6bbcdaf34c6743ae208ff97ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS&nbsp;&nbsp;&nbsp;0x208          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current PHY status.
</div>
</div><p>
<a class="anchor" name="8501597e2ff44bfe051b88e863de4faf"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_ALL_LANES_READY_MASK" ref="8501597e2ff44bfe051b88e863de4faf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_ALL_LANES_READY_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All lanes are ready.
</div>
</div><p>
<a class="anchor" name="3e19bb7a0ec203bd1b1d4480a9095014"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK" ref="3e19bb7a0ec203bd1b1d4480a9095014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 0.
</div>
</div><p>
<a class="anchor" name="778b0b1d576cfc99dd7e8c1c28adfa1f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK" ref="778b0b1d576cfc99dd7e8c1c28adfa1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 1.
</div>
</div><p>
<a class="anchor" name="fb395887d8ed8d1a67d952f6fe6d5d56"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK" ref="fb395887d8ed8d1a67d952f6fe6d5d56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 2.
</div>
</div><p>
<a class="anchor" name="dd272a64e743171f45dda8e261dfb8cf"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK" ref="dd272a64e743171f45dda8e261dfb8cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 3.
</div>
</div><p>
<a class="anchor" name="64e0003b30630b289bc7c516d0bb444c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_LANES_0_1_READY_MASK" ref="64e0003b30630b289bc7c516d0bb444c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_LANES_0_1_READY_MASK&nbsp;&nbsp;&nbsp;0x00000013          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lanes 0 and 1 are ready.
</div>
</div><p>
<a class="anchor" name="2243f136078c1c97e50d4672e4b17d77"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PLL_FABRIC_LOCK_MASK" ref="2243f136078c1c97e50d4672e4b17d77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PLL_FABRIC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FPGA fabric clock PLL locked.
</div>
</div><p>
<a class="anchor" name="e6f57eecdd0e030375088ed703161503"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK" ref="e6f57eecdd0e030375088ed703161503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="6fae7bb320b82755afa83a96101d3874"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK" ref="6fae7bb320b82755afa83a96101d3874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="98aa0958f91717d018a71b2ea1102a6b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PRBSERR_LANE_0_MASK" ref="98aa0958f91717d018a71b2ea1102a6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PRBSERR_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 0.
</div>
</div><p>
<a class="anchor" name="da78aad8bb1eca8ba65076610866dd81"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PRBSERR_LANE_1_MASK" ref="da78aad8bb1eca8ba65076610866dd81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PRBSERR_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 1.
</div>
</div><p>
<a class="anchor" name="6f49d67c4e4bc6a94f797413d837f9db"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PRBSERR_LANE_2_MASK" ref="6f49d67c4e4bc6a94f797413d837f9db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PRBSERR_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 2.
</div>
</div><p>
<a class="anchor" name="5b06e5065561be195cce79340a0ab0fc"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_PRBSERR_LANE_3_MASK" ref="5b06e5065561be195cce79340a0ab0fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_PRBSERR_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 3.
</div>
</div><p>
<a class="anchor" name="b442f4d59732a22eba0d4500c82d4205"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK" ref="b442f4d59732a22eba0d4500c82d4205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="19f4b8f05f2fae91faba6b161091ef69"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK" ref="19f4b8f05f2fae91faba6b161091ef69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="bbfcdd07a100f592af910f4240315cd0"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT" ref="bbfcdd07a100f592af910f4240315cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="fd9013679eda0b3ecedefb94b2118d18"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT" ref="fd9013679eda0b3ecedefb94b2118d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="ad5c52f7b95c2c643756867cc14c81f9"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK" ref="ad5c52f7b95c2c643756867cc14c81f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="e1a8f623519c01bd9d16bb4de466d183"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT" ref="e1a8f623519c01bd9d16bb4de466d183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="3f9875e153fbe587619086aa0a6df360"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK" ref="3f9875e153fbe587619086aa0a6df360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="4987e73f1be16b01a5159fb09315aa94"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK" ref="4987e73f1be16b01a5159fb09315aa94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="9a0a17ef1e66215843b15a00135cb58e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT" ref="9a0a17ef1e66215843b15a00135cb58e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="80ce6ef4db49fe2401516feb1990a8d5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK" ref="80ce6ef4db49fe2401516feb1990a8d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="9081c1e61ed53f0b2f1a633ab170e27c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT" ref="9081c1e61ed53f0b2f1a633ab170e27c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="67d23b6684275559034eb1dc3a941a95"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_CLK_LOCK_MASK" ref="67d23b6684275559034eb1dc3a941a95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_CLK_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver clock locked.
</div>
</div><p>
<a class="anchor" name="5a42d22abc34454eb7c96f6369aed41f"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_VLOW_LANE_0_MASK" ref="5a42d22abc34454eb7c96f6369aed41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_VLOW_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 0.
</div>
</div><p>
<a class="anchor" name="e301cbbca5209e38f2967730585247ef"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_VLOW_LANE_1_MASK" ref="e301cbbca5209e38f2967730585247ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_VLOW_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 1.
</div>
</div><p>
<a class="anchor" name="be501777f8e6c22952cda332b5acb04d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_VLOW_LANE_2_MASK" ref="be501777f8e6c22952cda332b5acb04d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_VLOW_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 2.
</div>
</div><p>
<a class="anchor" name="91eb26b8aa0d8ee5abd5e7731523b4b3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_RX_VLOW_LANE_3_MASK" ref="91eb26b8aa0d8ee5abd5e7731523b4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_RX_VLOW_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 3.
</div>
</div><p>
<a class="anchor" name="131e3e10e55002455a31c12418a2f20e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_SYM_LOCK_LANE_0_MASK" ref="131e3e10e55002455a31c12418a2f20e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_SYM_LOCK_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 0.
</div>
</div><p>
<a class="anchor" name="1c933888b95d494117a010cb68bdb8d0"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_SYM_LOCK_LANE_1_MASK" ref="1c933888b95d494117a010cb68bdb8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_SYM_LOCK_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 1.
</div>
</div><p>
<a class="anchor" name="9b0011948f4c2952da19a8cd75f2aaa5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_SYM_LOCK_LANE_2_MASK" ref="9b0011948f4c2952da19a8cd75f2aaa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_SYM_LOCK_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 2.
</div>
</div><p>
<a class="anchor" name="c8ffc98d97474e55fbdee0b6335ab520"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_PHY_STATUS_SYM_LOCK_LANE_3_MASK" ref="c8ffc98d97474e55fbdee0b6335ab520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_PHY_STATUS_SYM_LOCK_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 3.
</div>
</div><p>
<a class="anchor" name="281f1dd6d2ee57ba8e63d28bcfc8ff9d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REMOTE_CMD" ref="281f1dd6d2ee57ba8e63d28bcfc8ff9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REMOTE_CMD&nbsp;&nbsp;&nbsp;0x08C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used for passing remote information to the DisplayPort TX.
</div>
</div><p>
<a class="anchor" name="703cde9bd12ee597ab425e0c168ccd40"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_ADDRESS" ref="703cde9bd12ee597ab425e0c168ccd40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_ADDRESS&nbsp;&nbsp;&nbsp;0x038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains the address field of the most recent AUX request.
</div>
</div><p>
<a class="anchor" name="e8a2e93e636258942d805d64e7421cfb"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_CLK_WIDTH" ref="e8a2e93e636258942d805d64e7421cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_CLK_WIDTH&nbsp;&nbsp;&nbsp;0x030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Holds the half period of the recovered AUX clock.
</div>
</div><p>
<a class="anchor" name="bb1683396cf324e8ec43327612feba90"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_CMD" ref="bb1683396cf324e8ec43327612feba90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_CMD&nbsp;&nbsp;&nbsp;0x034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides the most recent AUX command received.
</div>
</div><p>
<a class="anchor" name="c55bc68d487174fbdbf1507dba508242"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_COUNT" ref="c55bc68d487174fbdbf1507dba508242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_COUNT&nbsp;&nbsp;&nbsp;0x028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a running total of the number of AUX requests received.
</div>
</div><p>
<a class="anchor" name="ed21d9a5f7449115f9e1871924e5b3d7"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_ERROR_COUNT" ref="ed21d9a5f7449115f9e1871924e5b3d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a running total of errors detected on inbound AUX channel requests.
</div>
</div><p>
<a class="anchor" name="6c43d2fc6a45a58b874b45259039083d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_REQ_LENGTH" ref="6c43d2fc6a45a58b874b45259039083d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_REQ_LENGTH&nbsp;&nbsp;&nbsp;0x03C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains length of the most recent AUX request.
</div>
</div><p>
<a class="anchor" name="beee66306c3e4d90fe680781eff66c91"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SINK_COUNT" ref="beee66306c3e4d90fe680781eff66c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SINK_COUNT&nbsp;&nbsp;&nbsp;0x0D4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The sink device count.
</div>
</div><p>
<a class="anchor" name="b2b20aec720704875b455c8dc3ff5fcb"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SINK_DEVICE_SPECIFIC_FIELD" ref="b2b20aec720704875b455c8dc3ff5fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SINK_DEVICE_SPECIFIC_FIELD&nbsp;&nbsp;&nbsp;0xF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User access to the sink specific field as exposed in the RX DPCD (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="720f2ecfa4626c7942b7f7d83f1d7a6c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SINK_DEVICE_SPECIFIC_FIELD_REG" ref="720f2ecfa4626c7942b7f7d83f1d7a6c" args="(RegNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SINK_DEVICE_SPECIFIC_FIELD_REG          </td>
          <td>(</td>
          <td class="paramtype">RegNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDP_RX_SINK_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3aa48c5a36370b85c3f4495201350e3d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SOFT_RESET" ref="3aa48c5a36370b85c3f4495201350e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SOFT_RESET&nbsp;&nbsp;&nbsp;0x01C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset.
</div>
</div><p>
<a class="anchor" name="79aa1b703b8774488418280175b0b605"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SOFT_RESET_AUX_MASK" ref="79aa1b703b8774488418280175b0b605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SOFT_RESET_AUX_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset the AUX logic.
</div>
</div><p>
<a class="anchor" name="c7aef2d2458395628c9012acf33b56ab"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SOFT_RESET_VIDEO_MASK" ref="c7aef2d2458395628c9012acf33b56ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SOFT_RESET_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset the video logic.
</div>
</div><p>
<a class="anchor" name="caf576295408e80cc5f846fe3ec8788e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD" ref="caf576295408e80cc5f846fe3ec8788e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD&nbsp;&nbsp;&nbsp;0xE00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User access to the source specific field as exposed in the RX DPCD (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="e4c77e79071e4829c368f1812b2496de"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD_REG" ref="e4c77e79071e4829c368f1812b2496de" args="(RegNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD_REG          </td>
          <td>(</td>
          <td class="paramtype">RegNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDP_RX_SOURCE_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="36d76a08dd3ff4a85d734bd88f93695d"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM1_MSA_START" ref="36d76a08dd3ff4a85d734bd88f93695d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM1_MSA_START&nbsp;&nbsp;&nbsp;0x500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 1.
</div>
</div><p>
<a class="anchor" name="616778c794cfb1445840f1451b655844"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM2_MSA_START" ref="616778c794cfb1445840f1451b655844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM2_MSA_START&nbsp;&nbsp;&nbsp;0x540          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 2.
</div>
</div><p>
<a class="anchor" name="f3e2116ea12078767a79751a6916fffe"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM2_MSA_START_OFFSET" ref="f3e2116ea12078767a79751a6916fffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM2_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#616778c794cfb1445840f1451b655844">XDP_RX_STREAM2_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#36d76a08dd3ff4a85d734bd88f93695d">XDP_RX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="b78f624811ba0788778cbba9cfff46f2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM3_MSA_START" ref="b78f624811ba0788778cbba9cfff46f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM3_MSA_START&nbsp;&nbsp;&nbsp;0x580          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 3.
</div>
</div><p>
<a class="anchor" name="b83c376588bc03bcc6ad492059ce3770"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM3_MSA_START_OFFSET" ref="b83c376588bc03bcc6ad492059ce3770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM3_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#b78f624811ba0788778cbba9cfff46f2">XDP_RX_STREAM3_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#36d76a08dd3ff4a85d734bd88f93695d">XDP_RX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="349b9b0ccab8aef6e1925154a9baba28"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM4_MSA_START" ref="349b9b0ccab8aef6e1925154a9baba28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM4_MSA_START&nbsp;&nbsp;&nbsp;0x5C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 4.
</div>
</div><p>
<a class="anchor" name="7048fa24ee65178634ba415694affff4"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_STREAM4_MSA_START_OFFSET" ref="7048fa24ee65178634ba415694affff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_STREAM4_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#349b9b0ccab8aef6e1925154a9baba28">XDP_RX_STREAM4_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#36d76a08dd3ff4a85d734bd88f93695d">XDP_RX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="9062dda0eea5e6531552c538da276f7c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_FIFO_OVERFLOW" ref="9062dda0eea5e6531552c538da276f7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_FIFO_OVERFLOW&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates an overflow in user FIFO.
</div>
</div><p>
<a class="anchor" name="16e53f276e80eff2f3b4fef438fb47f2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK" ref="16e53f276e80eff2f3b4fef438fb47f2" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the internal FIFO has detected on overflow condition for the specified stream.
</div>
</div><p>
<a class="anchor" name="a8d9eafa97649b5d8876b9b22174bb95"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK" ref="a8d9eafa97649b5d8876b9b22174bb95" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the video timing FIFO has overflown for the specified stream.
</div>
</div><p>
<a class="anchor" name="8728a7648d882d78f40b6f02a1a50027"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK" ref="8728a7648d882d78f40b6f02a1a50027" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the video unpack FIFO has overflown for the specified stream.
</div>
</div><p>
<a class="anchor" name="1e94e03e3a9d476e0530688773858ec2"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_PIXEL_WIDTH" ref="1e94e03e3a9d476e0530688773858ec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_PIXEL_WIDTH&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the width of the user data input port.
</div>
</div><p>
<a class="anchor" name="30dfeab87f7fa66cacdbaf5572b43c2c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_PIXEL_WIDTH_1" ref="30dfeab87f7fa66cacdbaf5572b43c2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_PIXEL_WIDTH_1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Single pixel wide interface.
</div>
</div><p>
<a class="anchor" name="c94ec0992cfe2f356659a2c09692d6e8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_PIXEL_WIDTH_2" ref="c94ec0992cfe2f356659a2c09692d6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_PIXEL_WIDTH_2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dual pixel output mode.
</div>
</div><p>
<a class="anchor" name="f1f7f2a7d3afa17d302d5accb186539b"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_PIXEL_WIDTH_4" ref="f1f7f2a7d3afa17d302d5accb186539b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_PIXEL_WIDTH_4&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quad pixel output mode.
</div>
</div><p>
<a class="anchor" name="1a7cd2297bc8fdaf874828e848857ea8"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_VSYNC_STATE" ref="1a7cd2297bc8fdaf874828e848857ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_VSYNC_STATE&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a mechanism for the host processor to monitor the state of the video data path.
</div>
</div><p>
<a class="anchor" name="84b593e76111861ce63b8db44d31130c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_USER_VSYNC_STATE_STREAMX_MASK" ref="84b593e76111861ce63b8db44d31130c" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_USER_VSYNC_STATE_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The state of the vertical sync pulse for the specified stream.
</div>
</div><p>
<a class="anchor" name="715ed0d9d0a1c6711e4cec32133904b5"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VC_PAYLOAD_TABLE" ref="715ed0d9d0a1c6711e4cec32133904b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VC_PAYLOAD_TABLE&nbsp;&nbsp;&nbsp;0x800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Virtual channel payload table (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="ee49a3d4da06f7842df18fa7ea17dece"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VC_PAYLOAD_TABLE_ID_SLOT" ref="ee49a3d4da06f7842df18fa7ea17dece" args="(SlotNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VC_PAYLOAD_TABLE_ID_SLOT          </td>
          <td>(</td>
          <td class="paramtype">SlotNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDP_RX_VC_PAYLOAD_TABLE + SlotNum)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7bb2bcefa644b5d2c1691974de0eff9e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION" ref="7bb2bcefa644b5d2c1691974de0eff9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION&nbsp;&nbsp;&nbsp;0x0F8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version and revision of the DisplayPort core.
</div>
</div><p>
<a class="anchor" name="4e4e98e57fb3909b610a58735656f6f3"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_PATCH_MASK" ref="4e4e98e57fb3909b610a58735656f6f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_PATCH_MASK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core patch details.
</div>
</div><p>
<a class="anchor" name="fee722d679bb843be33528c69d70099c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_PATCH_SHIFT" ref="fee722d679bb843be33528c69d70099c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_PATCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core patch details.
</div>
</div><p>
<a class="anchor" name="b03d541d59596fd3be429fc46beabb4e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_MJR_MASK" ref="b03d541d59596fd3be429fc46beabb4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_MJR_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core major version.
</div>
</div><p>
<a class="anchor" name="668bc934abcf06fde5a40c0419a32f19"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_MJR_SHIFT" ref="668bc934abcf06fde5a40c0419a32f19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_MJR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core major version.
</div>
</div><p>
<a class="anchor" name="b3fee36eed37fb61aeb3e52cc4807724"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_MNR_MASK" ref="b3fee36eed37fb61aeb3e52cc4807724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_MNR_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core minor version.
</div>
</div><p>
<a class="anchor" name="3b46162f2f4a2480b43c4120d77b1eef"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_MNR_SHIFT" ref="3b46162f2f4a2480b43c4120d77b1eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_MNR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core minor version.
</div>
</div><p>
<a class="anchor" name="eccf665da83e727109a5e6cb779d638e"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_REV_MASK" ref="eccf665da83e727109a5e6cb779d638e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core version revision.
</div>
</div><p>
<a class="anchor" name="66e05f294910f6707c060137e7fb3e22"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_CORE_VER_REV_SHIFT" ref="66e05f294910f6707c060137e7fb3e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_CORE_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core version revision.
</div>
</div><p>
<a class="anchor" name="65f30a17be1ba447e5485f1f38f66993"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VERSION_INTER_REV_MASK" ref="65f30a17be1ba447e5485f1f38f66993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VERSION_INTER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal revision.
</div>
</div><p>
<a class="anchor" name="238cfb5dbb80aabb0f54cdd1bcf29f6c"></a><!-- doxytag: member="xdp_hw.h::XDP_RX_VIDEO_UNSUPPORTED" ref="238cfb5dbb80aabb0f54cdd1bcf29f6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_RX_VIDEO_UNSUPPORTED&nbsp;&nbsp;&nbsp;0x094          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DPCD register bit to inform the DisplayPort TX that video data is not supported.
</div>
</div><p>
<a class="anchor" name="b2e9cd14269c40d2a4d66519702adbd0"></a><!-- doxytag: member="xdp_hw.h::XDP_SEGPTR_ADDR" ref="b2e9cd14269c40d2a4d66519702adbd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_SEGPTR_ADDR&nbsp;&nbsp;&nbsp;0x30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d12b65a5eacb65252401cd7dd4723565"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_CHANNELS" ref="d12b65a5eacb65252401cd7dd4723565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_CHANNELS&nbsp;&nbsp;&nbsp;0x304          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to input active channel count.
</div>
</div><p>
<a class="anchor" name="609aa078aefad0af3bea290cf9c8d482"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_CONTROL" ref="609aa078aefad0af3bea290cf9c8d482" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_CONTROL&nbsp;&nbsp;&nbsp;0x300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables audio stream packets in main link and buffer control.
</div>
</div><p>
<a class="anchor" name="bc83c4c819a3397f99481812ee85f011"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_EXT_DATA" ref="bc83c4c819a3397f99481812ee85f011" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_EXT_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per extension packet.
</div>
</div><p>
<a class="anchor" name="dca9f9f446d37eeb6e9af4aa731cb8a4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_INFO_DATA" ref="dca9f9f446d37eeb6e9af4aa731cb8a4" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_INFO_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x308 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per CEA 861-C info frame.
</div>
</div><p>
<a class="anchor" name="c7f7a894cd1b0a093a1f385bda08b7ba"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_MAUD" ref="c7f7a894cd1b0a093a1f385bda08b7ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_MAUD&nbsp;&nbsp;&nbsp;0x328          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous.
</div>
</div><p>
<a class="anchor" name="25a66e4db61aa1b882c07897a24bebcf"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUDIO_NAUD" ref="25a66e4db61aa1b882c07897a24bebcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUDIO_NAUD&nbsp;&nbsp;&nbsp;0x32C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value of audio stream as computed by the DisplayPort TX core when audio and link clocks are synchronous.
</div>
</div><p>
<a class="anchor" name="00556d0b8d0bab8965797590080ae34c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_ADDRESS" ref="00556d0b8d0bab8965797590080ae34c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_ADDRESS&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the address of current AUX command.
</div>
</div><p>
<a class="anchor" name="3531faf924dcdd3b7fd06ef4bad8d2e0"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CLK_DIVIDER" ref="3531faf924dcdd3b7fd06ef4bad8d2e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CLK_DIVIDER&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value for generating the internal 1MHz clock.
</div>
</div><p>
<a class="anchor" name="ac54d4d9c1a8c41589ddd6fe6aee0cf3"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK" ref="ac54d4d9c1a8c41589ddd6fe6aee0cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX (noise) signal width filter.
</div>
</div><p>
<a class="anchor" name="60a3abe4422e542852b12bdf5aa2db3b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT" ref="60a3abe4422e542852b12bdf5aa2db3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for AUX signal width filter.
</div>
</div><p>
<a class="anchor" name="43a7ea94d144b07f10f4f11b2d27ee1a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CLK_DIVIDER_VAL_MASK" ref="43a7ea94d144b07f10f4f11b2d27ee1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CLK_DIVIDER_VAL_MASK&nbsp;&nbsp;&nbsp;0x00FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value.
</div>
</div><p>
<a class="anchor" name="25c89044e396f0778a7647035b6f956e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD" ref="25c89044e396f0778a7647035b6f956e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Initiates AUX commands.
</div>
</div><p>
<a class="anchor" name="135fbc6adc9f16f51bfa0dd0b606d2cf"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_ADDR_ONLY_TRANSFER_EN" ref="135fbc6adc9f16f51bfa0dd0b606d2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_ADDR_ONLY_TRANSFER_EN&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address only transfer enable (STOP will be sent after command).
</div>
</div><p>
<a class="anchor" name="6c272a5d80db1ab2d0f6f51a937e3074"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_READ" ref="6c272a5d80db1ab2d0f6f51a937e3074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_READ&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX read command.
</div>
</div><p>
<a class="anchor" name="3130b8911f8d04bf35a2c8cb78db51b7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_READ_MOT" ref="3130b8911f8d04bf35a2c8cb78db51b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_READ_MOT&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX read MOT (middle-of-transaction) command.
</div>
</div><p>
<a class="anchor" name="f948f5e14de9cfdbfacd25026833e3a2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_WRITE" ref="f948f5e14de9cfdbfacd25026833e3a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_WRITE&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write command.
</div>
</div><p>
<a class="anchor" name="6bc35d7c3f091a35965cd4d8c0ed825c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_WRITE_MOT" ref="6bc35d7c3f091a35965cd4d8c0ed825c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_WRITE_MOT&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write MOT (middle-of-transaction) command.
</div>
</div><p>
<a class="anchor" name="9c56c705b68495687428517acf941302"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_WRITE_STATUS" ref="9c56c705b68495687428517acf941302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_WRITE_STATUS&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write status command.
</div>
</div><p>
<a class="anchor" name="62cc12cb45a480c0db10a430b652e3bd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_I2C_WRITE_STATUS_MOT" ref="62cc12cb45a480c0db10a430b652e3bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_I2C_WRITE_STATUS_MOT&nbsp;&nbsp;&nbsp;0x6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX write status MOT (middle-of- transaction) command.
</div>
</div><p>
<a class="anchor" name="d9b3cf6ec8a2fca899743ac1c1551aca"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_MASK" ref="d9b3cf6ec8a2fca899743ac1c1551aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command.
</div>
</div><p>
<a class="anchor" name="60c14afd99f5e3b5216b731169000603"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_NBYTES_TRANSFER_MASK" ref="60c14afd99f5e3b5216b731169000603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_NBYTES_TRANSFER_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of bytes to transfer with the current AUX command.
</div>
</div><p>
<a class="anchor" name="85a26420dc57f6012a0ed233879b21ab"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_READ" ref="85a26420dc57f6012a0ed233879b21ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_READ&nbsp;&nbsp;&nbsp;0x9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX read command.
</div>
</div><p>
<a class="anchor" name="2bdf64d27dab55a82dcd0bae0ae37c4e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_SHIFT" ref="2bdf64d27dab55a82dcd0bae0ae37c4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for command.
</div>
</div><p>
<a class="anchor" name="deafeb6e7e334122f43665bbebee14f3"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_CMD_WRITE" ref="deafeb6e7e334122f43665bbebee14f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_CMD_WRITE&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX write command.
</div>
</div><p>
<a class="anchor" name="f9180b7f677d984ba467304fd6b273a9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE" ref="f9180b7f677d984ba467304fd6b273a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE&nbsp;&nbsp;&nbsp;0x138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply code received from the most recent AUX command.
</div>
</div><p>
<a class="anchor" name="32fba91f04c8772f03e53c80ac4cb4d0"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_ACK" ref="32fba91f04c8772f03e53c80ac4cb4d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_ACK&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command ACKed.
</div>
</div><p>
<a class="anchor" name="ac0d48263c275b5001948d3c6c1489ec"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_DEFER" ref="ac0d48263c275b5001948d3c6c1489ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_DEFER&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command deferred.
</div>
</div><p>
<a class="anchor" name="a836f13f75aaf22e7cf7730465992012"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_I2C_ACK" ref="a836f13f75aaf22e7cf7730465992012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_I2C_ACK&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command not ACKed.
</div>
</div><p>
<a class="anchor" name="0417cc0d3c74c471fcbc81a81df9e0b7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_I2C_DEFER" ref="0417cc0d3c74c471fcbc81a81df9e0b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_I2C_DEFER&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command deferred.
</div>
</div><p>
<a class="anchor" name="453766abe993aa7564b096d539adbbb4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_I2C_NACK" ref="453766abe993aa7564b096d539adbbb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_I2C_NACK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C-over-AUX command not ACKed.
</div>
</div><p>
<a class="anchor" name="2bc20eb55690862ae01a191a5b1fa17f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_CODE_NACK" ref="2bc20eb55690862ae01a191a5b1fa17f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_CODE_NACK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX command not ACKed.
</div>
</div><p>
<a class="anchor" name="6b5bf072149f4202f8db0977ae9b1e48"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_COUNT" ref="6b5bf072149f4202f8db0977ae9b1e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_COUNT&nbsp;&nbsp;&nbsp;0x13C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of reply transactions receieved over AUX.
</div>
</div><p>
<a class="anchor" name="41008af47a2ba66b7082a998df55c77d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_REPLY_DATA" ref="41008af47a2ba66b7082a998df55c77d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_REPLY_DATA&nbsp;&nbsp;&nbsp;0x134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply data received during the AUX reply.
</div>
</div><p>
<a class="anchor" name="6af11fabb2b714d43896f1529ac5671b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_AUX_WRITE_FIFO" ref="6af11fabb2b714d43896f1529ac5671b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_AUX_WRITE_FIFO&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write data for the current AUX command.
</div>
</div><p>
<a class="anchor" name="1a016bc26e1258515c9709fab06e88d1"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID" ref="1a016bc26e1258515c9709fab06e88d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID&nbsp;&nbsp;&nbsp;0x0FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol version and revision.
</div>
</div><p>
<a class="anchor" name="86ed8493745130071ed891749f25fe76"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_MJR_VER_MASK" ref="86ed8493745130071ed891749f25fe76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_MJR_VER_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="47730951026dc8d7168a49558b311233"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_MJR_VER_SHIFT" ref="47730951026dc8d7168a49558b311233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_MJR_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="d90143814e345d09f64b4a5fb35f7a33"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_MNR_VER_MASK" ref="d90143814e345d09f64b4a5fb35f7a33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_MNR_VER_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol minor version.
</div>
</div><p>
<a class="anchor" name="472d3b2f27e6e5550b34e1a807472745"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_MNR_VER_SHIFT" ref="472d3b2f27e6e5550b34e1a807472745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_MNR_VER_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="676525fd37b482b0d6c147bf62bd7596"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_REV_MASK" ref="676525fd37b482b0d6c147bf62bd7596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_REV_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="8cd14ed483c710f550789b73231566a1"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_DP_REV_SHIFT" ref="8cd14ed483c710f550789b73231566a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_DP_REV_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="c12495694c22924155ba86f3f6ea07ba"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_TYPE_MASK" ref="c12495694c22924155ba86f3f6ea07ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_TYPE_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core type.
</div>
</div><p>
<a class="anchor" name="ec39f711a67e59fa70fa8d050cee3c20"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_TYPE_RX" ref="ec39f711a67e59fa70fa8d050cee3c20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_TYPE_RX&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a receiver.
</div>
</div><p>
<a class="anchor" name="74649b8695537110a7b38cd8e00dcec4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_CORE_ID_TYPE_TX" ref="74649b8695537110a7b38cd8e00dcec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_CORE_ID_TYPE_TX&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a transmitter.
</div>
</div><p>
<a class="anchor" name="ffafbc709075cf997206e0e3e37c5cbd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_DB_SEC_REV" ref="ffafbc709075cf997206e0e3e37c5cbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_DB_SEC_REV&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a2e5e1ae9bf961d076abacc717d6b797"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_DB_SEC_SIZE" ref="a2e5e1ae9bf961d076abacc717d6b797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_DB_SEC_SIZE&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="78377516ceff222c0161083342bc6f2c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_DB_SEC_TAG" ref="78377516ceff222c0161083342bc6f2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_DB_SEC_TAG&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ee91a29b049dd39def8506716f4b2999"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_EXT_COUNT" ref="ee91a29b049dd39def8506716f4b2999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_EXT_COUNT&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31d2565ede01c6dd312633c927515d6e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_PAYLOAD_START" ref="31d2565ede01c6dd312633c927515d6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_PAYLOAD_START&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad4681aaec9984cb91409d818a767422"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_SIZE" ref="ad4681aaec9984cb91409d818a767422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_SIZE&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b14e9c9a3d077065c016c965c1d0e9d6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_HSIZE0" ref="b14e9c9a3d077065c016c965c1d0e9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_HSIZE0&nbsp;&nbsp;&nbsp;0x07          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2e64237f8f837a3983487f92cabc8fca"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_HSIZE1" ref="2e64237f8f837a3983487f92cabc8fca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_HSIZE1&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f20e6e227f207e374a0ad381b015a544"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_PCODE0" ref="f20e6e227f207e374a0ad381b015a544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_PCODE0&nbsp;&nbsp;&nbsp;0x13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b9ae55588a6910792d8c53a1fdb9bd4c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_PCODE1" ref="b9ae55588a6910792d8c53a1fdb9bd4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_PCODE1&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebea4f7096b2d6f3a3c2fba51bdabb17"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_SN0" ref="ebea4f7096b2d6f3a3c2fba51bdabb17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_SN0&nbsp;&nbsp;&nbsp;0x15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2f0084aafc790adef70acf03d50bc214"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_SN1" ref="2f0084aafc790adef70acf03d50bc214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_SN1&nbsp;&nbsp;&nbsp;0x16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="feba77eaef537d868a047a2b271cea8f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_SN2" ref="feba77eaef537d868a047a2b271cea8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_SN2&nbsp;&nbsp;&nbsp;0x17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6b6372f3a10350c5deeb056d5b76b960"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_SN3" ref="6b6372f3a10350c5deeb056d5b76b960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_SN3&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="532081626eccbbe7e27dcbad2cb13043"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TAG" ref="532081626eccbbe7e27dcbad2cb13043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TAG&nbsp;&nbsp;&nbsp;0x12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="656bb62875bd2d9b476d88b2528223c8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP0" ref="656bb62875bd2d9b476d88b2528223c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP0&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6af8c621e00b3b9ad9f760a5b7a0b332"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP0_HTOT_L_MASK" ref="6af8c621e00b3b9ad9f760a5b7a0b332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP0_HTOT_L_MASK&nbsp;&nbsp;&nbsp;(0xF &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7abb4ea9f3f0331d21064bf97e610e07"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP0_HTOT_L_SHIFT" ref="7abb4ea9f3f0331d21064bf97e610e07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP0_HTOT_L_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="038f8de50c1a1a3039c8b03578599110"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP0_VTOT_L_MASK" ref="038f8de50c1a1a3039c8b03578599110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP0_VTOT_L_MASK&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d717b17bdf1ab975f29264a1dd2c8cf"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP1" ref="7d717b17bdf1ab975f29264a1dd2c8cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP1&nbsp;&nbsp;&nbsp;0x05          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2e44dd5ea93d8e4bc559f6de7e438bf6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP1_HLOC_L_MASK" ref="2e44dd5ea93d8e4bc559f6de7e438bf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP1_HLOC_L_MASK&nbsp;&nbsp;&nbsp;(0xF &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6042bbcad96f6ef9ec09a94d579aad4f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP1_HLOC_L_SHIFT" ref="6042bbcad96f6ef9ec09a94d579aad4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP1_HLOC_L_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b1c0c6282d68d99fa358ec932a0ba8a1"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP1_VLOC_L_MASK" ref="b1c0c6282d68d99fa358ec932a0ba8a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP1_VLOC_L_MASK&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3d761c71f54ec5b0e4d9d5a2cdb259ca"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2" ref="3d761c71f54ec5b0e4d9d5a2cdb259ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="96df218fa61dc8cf9c2837dcd47f90a2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_HLOC_H_MASK" ref="96df218fa61dc8cf9c2837dcd47f90a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_HLOC_H_MASK&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8a3d27729f0642e7a5e26bb9eb90515c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_HLOC_H_SHIFT" ref="8a3d27729f0642e7a5e26bb9eb90515c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_HLOC_H_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bc10f1650fb3fe2dd718384ffe8a3c7e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_HTOT_H_MASK" ref="bc10f1650fb3fe2dd718384ffe8a3c7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_HTOT_H_MASK&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="84b43137c8e2c34eb7ec989439432172"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_HTOT_H_SHIFT" ref="84b43137c8e2c34eb7ec989439432172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_HTOT_H_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a578ab8d5b5c971a13080d53193a82bc"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_VLOC_H_MASK" ref="a578ab8d5b5c971a13080d53193a82bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_VLOC_H_MASK&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2ea0906cc4d4972489b74e40c466ee4b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_VTOT_H_MASK" ref="2ea0906cc4d4972489b74e40c466ee4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_VTOT_H_MASK&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8da6514e59adf5a0bd50f7bbe8cc475"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_TOP2_VTOT_H_SHIFT" ref="d8da6514e59adf5a0bd50f7bbe8cc475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_TOP2_VTOT_H_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="276535dc21d514426695582ff5a02158"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_VENID0" ref="276535dc21d514426695582ff5a02158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_VENID0&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="489cbcc1722d69fa6fab977900c480a9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_VENID1" ref="489cbcc1722d69fa6fab977900c480a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_VENID1&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="29b682e493066d7c2c507b58a2cc5d7a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_VENID2" ref="29b682e493066d7c2c507b58a2cc5d7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_VENID2&nbsp;&nbsp;&nbsp;0x12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7b3f36674b4fd9a761875e9eb54a370b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_VSIZE0" ref="7b3f36674b4fd9a761875e9eb54a370b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_VSIZE0&nbsp;&nbsp;&nbsp;0x09          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ea5740668085883a8f39b3d3fc98aed"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TDT_VSIZE1" ref="1ea5740668085883a8f39b3d3fc98aed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TDT_VSIZE1&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4176ebabbe7a9cbb667bb15fedee8865"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_TYPE" ref="4176ebabbe7a9cbb667bb15fedee8865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_TYPE&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="34ebc3abe040a36e4c78ef6fc0edb35a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DISPID_VER_REV" ref="34ebc3abe040a36e4c78ef6fc0edb35a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DISPID_VER_REV&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="21fbe46f022d0d33371a02bd29419988"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_DOWNSPREAD_CTRL" ref="21fbe46f022d0d33371a02bd29419988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable a 0.5% spreading of the clock.
</div>
</div><p>
<a class="anchor" name="1faa1e874bdf93214fb2b58770b61998"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_ENABLE" ref="1faa1e874bdf93214fb2b58770b61998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_ENABLE&nbsp;&nbsp;&nbsp;0x080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the basic operations of the DisplayPort TX core or output stuffing symbols if disabled.
</div>
</div><p>
<a class="anchor" name="5f025620d6405df4681e32cfcd337fb2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_ENABLE_MAIN_STREAM" ref="5f025620d6405df4681e32cfcd337fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_ENABLE_MAIN_STREAM&nbsp;&nbsp;&nbsp;0x084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable transmission of main link video info.
</div>
</div><p>
<a class="anchor" name="c46731902c1bd43c64a97b57c961dfb2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_ENABLE_SEC_STREAM" ref="c46731902c1bd43c64a97b57c961dfb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_ENABLE_SEC_STREAM&nbsp;&nbsp;&nbsp;0x088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the transmission of secondary link info.
</div>
</div><p>
<a class="anchor" name="5580fdf50bb0f3e73b7cf559a5a303e9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_ENHANCED_FRAME_EN" ref="5580fdf50bb0f3e73b7cf559a5a303e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_ENHANCED_FRAME_EN&nbsp;&nbsp;&nbsp;0x008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable enhanced framing symbol sequence.
</div>
</div><p>
<a class="anchor" name="bb955a3b18e92ad75f62a7b0d20f000e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_FORCE_SCRAMBLER_RESET" ref="bb955a3b18e92ad75f62a7b0d20f000e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_FORCE_SCRAMBLER_RESET&nbsp;&nbsp;&nbsp;0x0C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Force a scrambler reset.
</div>
</div><p>
<a class="anchor" name="e6222752da33d25659a905b68ead7e11"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_FRAC_BYTES_PER_TU" ref="e6222752da33d25659a905b68ead7e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_FRAC_BYTES_PER_TU&nbsp;&nbsp;&nbsp;0x1C8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The fractional component when calculated the XDP_TX_MIN_BYTES_PER_TU register value.
</div>
</div><p>
<a class="anchor" name="a65b66a2bdf90aed36f668a43e5ece74"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_CHANNEL_STATUS" ref="a65b66a2bdf90aed36f668a43e5ece74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_CHANNEL_STATUS&nbsp;&nbsp;&nbsp;0x2A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP channel status.
</div>
</div><p>
<a class="anchor" name="5e9b8b7e0fa5058e8b554b48b7dacb57"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_COMMAND" ref="5e9b8b7e0fa5058e8b554b48b7dacb57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_COMMAND&nbsp;&nbsp;&nbsp;0x2A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides acces to the GT DRP ports.
</div>
</div><p>
<a class="anchor" name="fa5c8066729574aa2c4d96fee7e6414e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_COMMAND_DRP_ADDR_MASK" ref="fa5c8066729574aa2c4d96fee7e6414e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_COMMAND_DRP_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP address.
</div>
</div><p>
<a class="anchor" name="a71ded8a5ec2b3ab390c4f3228990e67"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_COMMAND_DRP_RW_CMD_MASK" ref="a71ded8a5ec2b3ab390c4f3228990e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_COMMAND_DRP_RW_CMD_MASK&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP read/write command (Read=0, Write=1).
</div>
</div><p>
<a class="anchor" name="6ffeb62b90cc972c086e9f825fdf72c2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_MASK" ref="6ffeb62b90cc972c086e9f825fdf72c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DRP write data.
</div>
</div><p>
<a class="anchor" name="fa9dfa75a39702b6669e9f8e8d0ba6c7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT" ref="fa9dfa75a39702b6669e9f8e8d0ba6c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_COMMAND_DRP_W_DATA_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DRP write data.
</div>
</div><p>
<a class="anchor" name="45eb748c64a7ea99e82bdbc05caceb21"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_GT_DRP_READ_DATA" ref="45eb748c64a7ea99e82bdbc05caceb21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_GT_DRP_READ_DATA&nbsp;&nbsp;&nbsp;0x2A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP read data.
</div>
</div><p>
<a class="anchor" name="ba08c96bde1eaf5ececc5b5b6cd60efd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_HPD_DURATION" ref="ba08c96bde1eaf5ececc5b5b6cd60efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_HPD_DURATION&nbsp;&nbsp;&nbsp;0x150          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duration of the HPD pulse in microseconds.
</div>
</div><p>
<a class="anchor" name="f3e29d97f73b9e9d5f9f0bb39f5aeb44"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INIT_WAIT" ref="f3e29d97f73b9e9d5f9f0bb39f5aeb44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INIT_WAIT&nbsp;&nbsp;&nbsp;0x1CC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of initial wait cycles at the start of a new line by the framing logic, allowing enough data to be buffered in the input FIFO.
</div>
</div><p>
<a class="anchor" name="100fb56fd519455af2cb5a82791f8cbe"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK" ref="100fb56fd519455af2cb5a82791f8cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK&nbsp;&nbsp;&nbsp;0x144          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources.
</div>
</div><p>
<a class="anchor" name="450a642c2b2e73401bf46440b074fba5"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_EXT_PKT_TXD_MASK" ref="450a642c2b2e73401bf46440b074fba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_EXT_PKT_TXD_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask extended packet transmit interrupt.
</div>
</div><p>
<a class="anchor" name="bab060bc1762a35720084cdd85774a09"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_HPD_EVENT_MASK" ref="bab060bc1762a35720084cdd85774a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_HPD_EVENT_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD event interrupt.
</div>
</div><p>
<a class="anchor" name="454949d24ddd0f80d23a9ac4111a026b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_HPD_IRQ_MASK" ref="454949d24ddd0f80d23a9ac4111a026b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_HPD_IRQ_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD IRQ interrupt.
</div>
</div><p>
<a class="anchor" name="40e870e436a3a9ab4ea8954327ce9907"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK" ref="40e870e436a3a9ab4ea8954327ce9907" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_HPD_PULSE_DETECTED_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask HPD pulse detected interrupt.
</div>
</div><p>
<a class="anchor" name="dcd31019fc8c9a213bcac21f033316f9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_REPLY_RECEIVED_MASK" ref="dcd31019fc8c9a213bcac21f033316f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask reply received interrupt.
</div>
</div><p>
<a class="anchor" name="aac0df6b61ee304c71e9b422a670267f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK" ref="aac0df6b61ee304c71e9b422a670267f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_MASK_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask reply received interrupt.
</div>
</div><p>
<a class="anchor" name="1b184675f6ebaa215e0e01acb3409536"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_SIG_STATE" ref="1b184675f6ebaa215e0e01acb3409536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_SIG_STATE&nbsp;&nbsp;&nbsp;0x130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The raw signal values for interupt events.
</div>
</div><p>
<a class="anchor" name="99bf491ce0301d6f792f2cd4dd07bbf0"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_SIG_STATE_HPD_STATE_MASK" ref="99bf491ce0301d6f792f2cd4dd07bbf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_SIG_STATE_HPD_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Raw state of the HPD pin on the DP connector.
</div>
</div><p>
<a class="anchor" name="34f4cd4a1b0d71a63af9b625fa9462ad"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK" ref="34f4cd4a1b0d71a63af9b625fa9462ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_SIG_STATE_REPLY_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply is currently being received.
</div>
</div><p>
<a class="anchor" name="4e4b7c387ce9bff701d3856cf4eaa113"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK" ref="4e4b7c387ce9bff701d3856cf4eaa113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_SIG_STATE_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply timeout has occurred.
</div>
</div><p>
<a class="anchor" name="39b885b0f2716d2579c1f4c904b784ba"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK" ref="39b885b0f2716d2579c1f4c904b784ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_SIG_STATE_REQUEST_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A request is currently being sent.
</div>
</div><p>
<a class="anchor" name="837a25ff174ef281197a5913e599fe87"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS" ref="837a25ff174ef281197a5913e599fe87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS&nbsp;&nbsp;&nbsp;0x140          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status for interrupt events.
</div>
</div><p>
<a class="anchor" name="370e7aca7a14933fcd91a21fccdcc724"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK" ref="370e7aca7a14933fcd91a21fccdcc724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_EXT_PKT_TXD_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Extended packet has been transmitted and the core is ready to accept a new packet.
</div>
</div><p>
<a class="anchor" name="786bbc7077175183b4dae1882b0dc240"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_HPD_EVENT_MASK" ref="786bbc7077175183b4dae1882b0dc240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_HPD_EVENT_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected the presence of the HPD signal.
</div>
</div><p>
<a class="anchor" name="feed7a23db475fc91b42041ea6c90198"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_HPD_IRQ_MASK" ref="feed7a23db475fc91b42041ea6c90198" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_HPD_IRQ_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected an IRQ framed with the proper timing on the HPD signal.
</div>
</div><p>
<a class="anchor" name="2a657bca56de74c3a0a296f7e260cb83"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK" ref="2a657bca56de74c3a0a296f7e260cb83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_HPD_PULSE_DETECTED_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A pulse on the HPD line was detected.
</div>
</div><p>
<a class="anchor" name="5da099cba88d81d5412bc8daed5400e4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK" ref="5da099cba88d81d5412bc8daed5400e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
An AUX reply transaction has been detected.
</div>
</div><p>
<a class="anchor" name="7abeeaaed020067d4abaf8227446db70"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK" ref="7abeeaaed020067d4abaf8227446db70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_INTERRUPT_STATUS_REPLY_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A reply timeout has occurred.
</div>
</div><p>
<a class="anchor" name="1b7deced9e40d38be828e5b20f406206"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LANE_COUNT_SET" ref="1b7deced9e40d38be828e5b20f406206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set lane count setting.
</div>
</div><p>
<a class="anchor" name="7a5dc54bb7562c8f6535e480fc33defc"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LANE_COUNT_SET_1" ref="7a5dc54bb7562c8f6535e480fc33defc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 1.
</div>
</div><p>
<a class="anchor" name="a3033119b82e092cba28763ed61577ba"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LANE_COUNT_SET_2" ref="a3033119b82e092cba28763ed61577ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 2.
</div>
</div><p>
<a class="anchor" name="afccbf6b1a17c9872882bc0ec064d713"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LANE_COUNT_SET_4" ref="afccbf6b1a17c9872882bc0ec064d713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 4.
</div>
</div><p>
<a class="anchor" name="ae5925a444389bf34b490da77f28620b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_BW_SET" ref="ae5925a444389bf34b490da77f28620b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set main link bandwidth setting.
</div>
</div><p>
<a class="anchor" name="70e0baacf394da1eca2d91399a4ed3af"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_BW_SET_162GBPS" ref="70e0baacf394da1eca2d91399a4ed3af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="66ae5a7c2b5b4c7155455047b546b26f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_BW_SET_270GBPS" ref="66ae5a7c2b5b4c7155455047b546b26f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="41cc4dd79d16526ae6303a4b88087c18"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_BW_SET_540GBPS" ref="41cc4dd79d16526ae6303a4b88087c18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="86cc5fd0e294747e31bbe083b94f8e8f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_QUAL_PATTERN_SET" ref="86cc5fd0e294747e31bbe083b94f8e8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_QUAL_PATTERN_SET&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit the link quality pattern.
</div>
</div><p>
<a class="anchor" name="df3a63cdcb0afc58e9fd04041ef6f7ed"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_QUAL_PATTERN_SET_D102_TEST" ref="df3a63cdcb0afc58e9fd04041ef6f7ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_QUAL_PATTERN_SET_D102_TEST&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
D10.2 unscrambled test pattern transmitted.
</div>
</div><p>
<a class="anchor" name="f3401df059f19eca5adb6c8fe9de8fe8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_QUAL_PATTERN_SET_OFF" ref="f3401df059f19eca5adb6c8fe9de8fe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_QUAL_PATTERN_SET_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link quality test pattern not transmitted.
</div>
</div><p>
<a class="anchor" name="2daabc20783747eb086e10851197faca"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_QUAL_PATTERN_SET_PRBS7" ref="2daabc20783747eb086e10851197faca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_QUAL_PATTERN_SET_PRBS7&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pseudo random bit sequence 7 transmitted.
</div>
</div><p>
<a class="anchor" name="224f115463d953b406a06081d6129d9a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_LINK_QUAL_PATTERN_SET_SER_MES" ref="224f115463d953b406a06081d6129d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_LINK_QUAL_PATTERN_SET_SER_MES&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol error rate measurement pattern transmitted.
</div>
</div><p>
<a class="anchor" name="c0cde333af76769090439d62713c50e9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_M_VID" ref="c0cde333af76769090439d62713c50e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_M_VID&nbsp;&nbsp;&nbsp;0x1AC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value for the video stream as computed by the source core in asynchronous clock mode. Must be written in synchronous mode.
</div>
</div><p>
<a class="anchor" name="9623d7a9d7526eb95f4fa2af41411ffe"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_HRES" ref="9623d7a9d7526eb95f4fa2af41411ffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_HRES&nbsp;&nbsp;&nbsp;0x194          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active pixels per line (the horizontal resolution).
</div>
</div><p>
<a class="anchor" name="d7c97311a98450c05888549323e85d97"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_HSTART" ref="d7c97311a98450c05888549323e85d97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_HSTART&nbsp;&nbsp;&nbsp;0x19C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of clocks between the leading edge of the horizontal sync and the start of active data.
</div>
</div><p>
<a class="anchor" name="5ba5b8a3110cae3e20c40c387b3dab42"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_HSWIDTH" ref="5ba5b8a3110cae3e20c40c387b3dab42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_HSWIDTH&nbsp;&nbsp;&nbsp;0x18C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the horizontal sync pulse.
</div>
</div><p>
<a class="anchor" name="bbcd2d62b0dd5e341ad20fd4be6d7867"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_HTOTAL" ref="bbcd2d62b0dd5e341ad20fd4be6d7867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_HTOTAL&nbsp;&nbsp;&nbsp;0x180          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of clocks in the horizontal framing period.
</div>
</div><p>
<a class="anchor" name="06514d1d85e0f5930ec0b2c6e4456136"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_INTERLACED" ref="06514d1d85e0f5930ec0b2c6e4456136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_INTERLACED&nbsp;&nbsp;&nbsp;0x1C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Video is interlaced.
</div>
</div><p>
<a class="anchor" name="a674756059c232768b7b67f6ad5f8d30"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_MISC0" ref="a674756059c232768b7b67f6ad5f8d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_MISC0&nbsp;&nbsp;&nbsp;0x1A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="c70a6186eae476ece2d9dd8ce7ba852f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_MISC1" ref="c70a6186eae476ece2d9dd8ce7ba852f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_MISC1&nbsp;&nbsp;&nbsp;0x1A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="30c991341adb99847009ea319e89f42e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_POLARITY" ref="30c991341adb99847009ea319e89f42e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_POLARITY&nbsp;&nbsp;&nbsp;0x188          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity for the video sync signals.
</div>
</div><p>
<a class="anchor" name="f2c42cc25e381685070c2254f3522e45"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_VRES" ref="f2c42cc25e381685070c2254f3522e45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_VRES&nbsp;&nbsp;&nbsp;0x198          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active lines (the vertical resolution).
</div>
</div><p>
<a class="anchor" name="faa0650ed9b35d79346c16e431328da4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_VSTART" ref="faa0650ed9b35d79346c16e431328da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_VSTART&nbsp;&nbsp;&nbsp;0x1A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of lines between the leading edge of the vertical sync and the first line of active data.
</div>
</div><p>
<a class="anchor" name="54a5f8bfffdc072c99ae2aef4a04950c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_VSWIDTH" ref="54a5f8bfffdc072c99ae2aef4a04950c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_VSWIDTH&nbsp;&nbsp;&nbsp;0x190          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the vertical sync pulse.
</div>
</div><p>
<a class="anchor" name="814a12aac489dfadf109675dbe9f64d2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAM_VTOTAL" ref="814a12aac489dfadf109675dbe9f64d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAM_VTOTAL&nbsp;&nbsp;&nbsp;0x184          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines in the video frame.
</div>
</div><p>
<a class="anchor" name="cf368bd57999fdb632203d00ccb142bf"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_10BPC" ref="cf368bd57999fdb632203d00ccb142bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_10BPC&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
10 bits per component.
</div>
</div><p>
<a class="anchor" name="4cf617925d2b05761ceb028f5792e747"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_12BPC" ref="4cf617925d2b05761ceb028f5792e747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_12BPC&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
12 bits per component.
</div>
</div><p>
<a class="anchor" name="1937ba9d3fb4177a3f0d723bfdd23262"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_16BPC" ref="1937ba9d3fb4177a3f0d723bfdd23262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_16BPC&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
16 bits per component.
</div>
</div><p>
<a class="anchor" name="59a755f3e34182c977d88110ec611545"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_6BPC" ref="59a755f3e34182c977d88110ec611545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_6BPC&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
6 bits per component.
</div>
</div><p>
<a class="anchor" name="39e35df5cc643b423904d7b8a3610287"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_8BPC" ref="39e35df5cc643b423904d7b8a3610287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_8BPC&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8 bits per component.
</div>
</div><p>
<a class="anchor" name="4aa46b1fe44357424b32c19c7a48f145"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_MASK" ref="4aa46b1fe44357424b32c19c7a48f145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_MASK&nbsp;&nbsp;&nbsp;0x000000E0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit depth per color component (BDC).
</div>
</div><p>
<a class="anchor" name="7d319c397081d09d6beef335a6d380cd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_BDC_SHIFT" ref="7d319c397081d09d6beef335a6d380cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_BDC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for BDC.
</div>
</div><p>
<a class="anchor" name="ba5b7ab9a70708ebba30b5d1d045717a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK" ref="ba5b7ab9a70708ebba30b5d1d045717a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Component format.
</div>
</div><p>
<a class="anchor" name="afb2ce0be913f0f16b0c67fc33e2563e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB" ref="afb2ce0be913f0f16b0c67fc33e2563e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_RGB&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is RGB.
</div>
</div><p>
<a class="anchor" name="1e998ab4ff14f378c7eb2566fc9f1670"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT" ref="1e998ab4ff14f378c7eb2566fc9f1670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for component format.
</div>
</div><p>
<a class="anchor" name="c26f3df79fde4f228f2fd1458dc5351b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422" ref="c26f3df79fde4f228f2fd1458dc5351b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR422&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is YcbCr 4:2:2.
</div>
</div><p>
<a class="anchor" name="841e60c7ba4f114a5ab7111a39db6cef"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444" ref="841e60c7ba4f114a5ab7111a39db6cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_COMPONENT_FORMAT_YCBCR444&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stream's component format is YcbCr 4:4:4.
</div>
</div><p>
<a class="anchor" name="0899c52fe80b6325dc6bea47ab2e4fb7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK" ref="0899c52fe80b6325dc6bea47ab2e4fb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dynamic range.
</div>
</div><p>
<a class="anchor" name="315b3b02d8d404e37569ecb91d4cac7a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT" ref="315b3b02d8d404e37569ecb91d4cac7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_DYNAMIC_RANGE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for dynamic range.
</div>
</div><p>
<a class="anchor" name="adaa84b1a68a3988a5c49818f8f0e145"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK" ref="adaa84b1a68a3988a5c49818f8f0e145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_SYNC_CLK_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous clock.
</div>
</div><p>
<a class="anchor" name="951e2aad84e933f7f4725fe1de018ed5"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK" ref="951e2aad84e933f7f4725fe1de018ed5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YCbCr colorimetry.
</div>
</div><p>
<a class="anchor" name="07f332f197f7f48b16461d6fb4d06577"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT" ref="07f332f197f7f48b16461d6fb4d06577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC0_YCBCR_COLORIMETRY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for YCbCr colorimetry.
</div>
</div><p>
<a class="anchor" name="a897d1922a1677e65bade4bf3b8c45a2"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK" ref="a897d1922a1677e65bade4bf3b8c45a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC1_INTERLACED_VTOTAL_GIVEN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interlaced vertical total even.
</div>
</div><p>
<a class="anchor" name="3560a524a1c3e5a1158c091e7543d878"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK" ref="3560a524a1c3e5a1158c091e7543d878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_MASK&nbsp;&nbsp;&nbsp;0x00000006          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stereo video attribute.
</div>
</div><p>
<a class="anchor" name="08091e474df55d1b099aacf2de10acd3"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT" ref="08091e474df55d1b099aacf2de10acd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_MISC1_STEREO_VID_ATTR_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for stereo video attribute.
</div>
</div><p>
<a class="anchor" name="5bc6dbb91b13aa3cbdb2cc9343b728bc"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK" ref="5bc6dbb91b13aa3cbdb2cc9343b728bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_POLARITY_HSYNC_POL_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity of the horizontal sync pulse.
</div>
</div><p>
<a class="anchor" name="9fcdd38e755258e23bef28e45bd95532"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK" ref="9fcdd38e755258e23bef28e45bd95532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Polarity of the vertical sync pulse.
</div>
</div><p>
<a class="anchor" name="b1ec70cb59f3121861a31d3d18fcffc6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT" ref="b1ec70cb59f3121861a31d3d18fcffc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MAIN_STREAMX_POLARITY_VSYNC_POL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for polarity of the vertical sync pulse.
</div>
</div><p>
<a class="anchor" name="b9e1c6686701623b59a4f084742462ab"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MIN_BYTES_PER_TU" ref="b9e1c6686701623b59a4f084742462ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MIN_BYTES_PER_TU&nbsp;&nbsp;&nbsp;0x1C4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The minimum number of bytes per transfer unit.
</div>
</div><p>
<a class="anchor" name="fb57f8ceb08142b6ddaf29c369629cf6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MST_CONFIG" ref="fb57f8ceb08142b6ddaf29c369629cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MST_CONFIG&nbsp;&nbsp;&nbsp;0x0D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable MST.
</div>
</div><p>
<a class="anchor" name="8f74defb9a28e814a733fca92b33f064"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MST_CONFIG_MST_EN_MASK" ref="8f74defb9a28e814a733fca92b33f064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MST_CONFIG_MST_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable MST.
</div>
</div><p>
<a class="anchor" name="64b0aedfbe91d356317bae67f538f745"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_MST_CONFIG_VCP_UPDATED_MASK" ref="64b0aedfbe91d356317bae67f538f745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_MST_CONFIG_VCP_UPDATED_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The VC payload has been updated in the sink.
</div>
</div><p>
<a class="anchor" name="9e8b464888a016529a3503bd90ab33c6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_N_VID" ref="9e8b464888a016529a3503bd90ab33c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_N_VID&nbsp;&nbsp;&nbsp;0x1B4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value for the video stream as computed by the source core in asynchronous clock mode. Must be written in synchronous mode.
</div>
</div><p>
<a class="anchor" name="ade8315c6aa8f25f4cd28c951446f350"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PE_LEVEL_0" ref="ade8315c6aa8f25f4cd28c951446f350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PE_LEVEL_0&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 0.
</div>
</div><p>
<a class="anchor" name="b0787898c1a8c9a1e60caecd84fd72a4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PE_LEVEL_1" ref="b0787898c1a8c9a1e60caecd84fd72a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PE_LEVEL_1&nbsp;&nbsp;&nbsp;0x0E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 1.
</div>
</div><p>
<a class="anchor" name="b7852a7fbd8462c1ab4cc638a2ef52c8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PE_LEVEL_2" ref="b7852a7fbd8462c1ab4cc638a2ef52c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PE_LEVEL_2&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 2.
</div>
</div><p>
<a class="anchor" name="b6b49b7aa6c52daca637f3aca5d3559a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PE_LEVEL_3" ref="b6b49b7aa6c52daca637f3aca5d3559a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PE_LEVEL_3&nbsp;&nbsp;&nbsp;0x1B          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis level 3.
</div>
</div><p>
<a class="anchor" name="a485819fbd9793b40764e36144f6f98d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CLOCK_SELECT" ref="a485819fbd9793b40764e36144f6f98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CLOCK_SELECT&nbsp;&nbsp;&nbsp;0x234          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the PHY PLL to generate the proper clock frequency for the required link rate.
</div>
</div><p>
<a class="anchor" name="a6f79a38e808c5b8709c0df74b0fcb41"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CLOCK_SELECT_162GBPS" ref="a6f79a38e808c5b8709c0df74b0fcb41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CLOCK_SELECT_162GBPS&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link.
</div>
</div><p>
<a class="anchor" name="2ed96fa91ef0baa6d9b978965d7f9a09"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CLOCK_SELECT_270GBPS" ref="2ed96fa91ef0baa6d9b978965d7f9a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CLOCK_SELECT_270GBPS&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link.
</div>
</div><p>
<a class="anchor" name="6a85544d166a67b8af182118ee4c3025"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CLOCK_SELECT_540GBPS" ref="6a85544d166a67b8af182118ee4c3025" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CLOCK_SELECT_540GBPS&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link.
</div>
</div><p>
<a class="anchor" name="a9a5a594ade23724e9fd4237af07184c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG" ref="a9a5a594ade23724e9fd4237af07184c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG&nbsp;&nbsp;&nbsp;0x200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transceiver PHY reset and configuration.
</div>
</div><p>
<a class="anchor" name="d2d3d1a709631fc420dd1c049f698586"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_GT_ALL_RESET_MASK" ref="d2d3d1a709631fc420dd1c049f698586" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_GT_ALL_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rest GT and PHY.
</div>
</div><p>
<a class="anchor" name="b31ca0b9ee67fa1bc43247697c39be8d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_GTTX_RESET_MASK" ref="b31ca0b9ee67fa1bc43247697c39be8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_GTTX_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold GTTXRESET in reset.
</div>
</div><p>
<a class="anchor" name="fea2940acd834214c108e4f6e26b74c9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_PHY_RESET_ENABLE_MASK" ref="fea2940acd834214c108e4f6e26b74c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_PHY_RESET_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Release reset.
</div>
</div><p>
<a class="anchor" name="7d9d53cefb80613af03ba30490c75c34"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_PHY_RESET_MASK" ref="7d9d53cefb80613af03ba30490c75c34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_PHY_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold the PHY in reset.
</div>
</div><p>
<a class="anchor" name="29e81b9dfa1d6361cba8097dc7a705af"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK" ref="29e81b9dfa1d6361cba8097dc7a705af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_MASK&nbsp;&nbsp;&nbsp;0x000E000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_LOOPBACK.
</div>
</div><p>
<a class="anchor" name="7001ed0ec0c6efa9ee94be12c6688ac4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_SHIFT" ref="7001ed0ec0c6efa9ee94be12c6688ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_LOOPBACK_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX_PHY_LOOPBACK.
</div>
</div><p>
<a class="anchor" name="aa1da2f5f073929af4e7860000975148"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK" ref="aa1da2f5f073929af4e7860000975148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_PCS_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold TX_PHY_PCS reset.
</div>
</div><p>
<a class="anchor" name="8e6650daac5f5ed942b47b7ba44b7f88"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK" ref="8e6650daac5f5ed942b47b7ba44b7f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_PMA_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold TX_PHY_PMA reset.
</div>
</div><p>
<a class="anchor" name="ce019b28cc3a8b6e9de760f9d27a7516"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_IND_LANE_MASK" ref="ce019b28cc3a8b6e9de760f9d27a7516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_IND_LANE_MASK&nbsp;&nbsp;&nbsp;0x0010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to enable individual lane polarity.
</div>
</div><p>
<a class="anchor" name="d06a4cb3d3ea25f6fe96c983141209ad"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE0_MASK" ref="d06a4cb3d3ea25f6fe96c983141209ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE0_MASK&nbsp;&nbsp;&nbsp;0x0020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY for lane 0.
</div>
</div><p>
<a class="anchor" name="38e2dbf12c583aefaee5309ccb9da7af"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE1_MASK" ref="38e2dbf12c583aefaee5309ccb9da7af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE1_MASK&nbsp;&nbsp;&nbsp;0x0040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY for lane 1.
</div>
</div><p>
<a class="anchor" name="3cc617829d9d8bc3b5212c882306248b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE2_MASK" ref="3cc617829d9d8bc3b5212c882306248b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE2_MASK&nbsp;&nbsp;&nbsp;0x0080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY for lane 2.
</div>
</div><p>
<a class="anchor" name="781df81417de610c420e8cf78b48a352"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE3_MASK" ref="781df81417de610c420e8cf78b48a352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_LANE3_MASK&nbsp;&nbsp;&nbsp;0x0100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY for lane 3.
</div>
</div><p>
<a class="anchor" name="473b98b71a50d56abb70f3470e1ac2e3"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_MASK" ref="473b98b71a50d56abb70f3470e1ac2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x0000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_POLARITY.
</div>
</div><p>
<a class="anchor" name="bc20a2e8833216bab843787c25c7010f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK" ref="bc20a2e8833216bab843787c25c7010f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_CONFIG_TX_PHY_PRBSFORCEERR_MASK&nbsp;&nbsp;&nbsp;0x0001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX_PHY_PRBSFORCEERR.
</div>
</div><p>
<a class="anchor" name="e97c39bcf6bd9799365783ee03c575fd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_POSTCURSOR_LANE_0" ref="e97c39bcf6bd9799365783ee03c575fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_POSTCURSOR_LANE_0&nbsp;&nbsp;&nbsp;0x24C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level.
</div>
</div><p>
<a class="anchor" name="e93b1027d135089179b6d64e5586a6d6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_POSTCURSOR_LANE_1" ref="e93b1027d135089179b6d64e5586a6d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_POSTCURSOR_LANE_1&nbsp;&nbsp;&nbsp;0x250          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level.
</div>
</div><p>
<a class="anchor" name="66e9f884decfab29a45773476c21229a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_POSTCURSOR_LANE_2" ref="66e9f884decfab29a45773476c21229a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_POSTCURSOR_LANE_2&nbsp;&nbsp;&nbsp;0x254          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level.
</div>
</div><p>
<a class="anchor" name="750999e425491b1094ad2f4fbf2bdb4c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_POSTCURSOR_LANE_3" ref="750999e425491b1094ad2f4fbf2bdb4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_POSTCURSOR_LANE_3&nbsp;&nbsp;&nbsp;0x258          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the post-cursor level.
</div>
</div><p>
<a class="anchor" name="5e3d815b9618e24b0eba1b6ae5f2209c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_POWER_DOWN" ref="5e3d815b9618e24b0eba1b6ae5f2209c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_POWER_DOWN&nbsp;&nbsp;&nbsp;0x238          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls PHY power down.
</div>
</div><p>
<a class="anchor" name="f37a629a54e9aac4238c90b1496c0c22"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_PRECURSOR_LANE_0" ref="f37a629a54e9aac4238c90b1496c0c22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_PRECURSOR_LANE_0&nbsp;&nbsp;&nbsp;0x23C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level.
</div>
</div><p>
<a class="anchor" name="fed4f4edd79b9c4ce53f7150f9f78a7c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_PRECURSOR_LANE_1" ref="fed4f4edd79b9c4ce53f7150f9f78a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_PRECURSOR_LANE_1&nbsp;&nbsp;&nbsp;0x240          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level.
</div>
</div><p>
<a class="anchor" name="6a0cd4e25f24457ed2dd59ba073003ef"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_PRECURSOR_LANE_2" ref="6a0cd4e25f24457ed2dd59ba073003ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_PRECURSOR_LANE_2&nbsp;&nbsp;&nbsp;0x244          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level.
</div>
</div><p>
<a class="anchor" name="c894fde6dd528a0ecba1d62b527e237e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_PRECURSOR_LANE_3" ref="c894fde6dd528a0ecba1d62b527e237e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_PRECURSOR_LANE_3&nbsp;&nbsp;&nbsp;0x248          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the pre-cursor level.
</div>
</div><p>
<a class="anchor" name="7f08f2ae5f213b0b600d677ed0205549"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS" ref="7f08f2ae5f213b0b600d677ed0205549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS&nbsp;&nbsp;&nbsp;0x280          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current PHY status.
</div>
</div><p>
<a class="anchor" name="b78c85d58fa16d617c4d0124afcfcfcf"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_ALL_LANES_READY_MASK" ref="b78c85d58fa16d617c4d0124afcfcfcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_ALL_LANES_READY_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All lanes are ready.
</div>
</div><p>
<a class="anchor" name="cc15c1a25006b56228f1c94d21fa4aac"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_LANES_0_1_READY_MASK" ref="cc15c1a25006b56228f1c94d21fa4aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_LANES_0_1_READY_MASK&nbsp;&nbsp;&nbsp;0x00000013          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lanes 0 and 1 are ready.
</div>
</div><p>
<a class="anchor" name="5cca6cf00f2a31ab8e2f1c5b59c5cdc7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_PLL_FABRIC_LOCK_MASK" ref="5cca6cf00f2a31ab8e2f1c5b59c5cdc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_PLL_FABRIC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FPGA fabric clock PLL locked.
</div>
</div><p>
<a class="anchor" name="b0ca1a8f8f33a2354734e54bb0ae0e01"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK" ref="b0ca1a8f8f33a2354734e54bb0ae0e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="18683a8e4b37bbfc84b577e331c1b841"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK" ref="18683a8e4b37bbfc84b577e331c1b841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="4f7366af4a5b21d6fa88b196a5b7d1ec"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK" ref="4f7366af4a5b21d6fa88b196a5b7d1ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="f3511fb44b2578955faabb7cda8004dd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK" ref="f3511fb44b2578955faabb7cda8004dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="05aff8783177a08b43c6298f91fc0438"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT" ref="05aff8783177a08b43c6298f91fc0438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="96b8952d8e9be14dc18fcfb3f2be6771"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK" ref="96b8952d8e9be14dc18fcfb3f2be6771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="50321eeb480ce7c8bc4f67407db857e7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT" ref="50321eeb480ce7c8bc4f67407db857e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="df6d0fc619b528636081466f2fe40726"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK" ref="df6d0fc619b528636081466f2fe40726" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00300000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="56e5304cdb0daf2b46b42ec140f799cd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT" ref="56e5304cdb0daf2b46b42ec140f799cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="3c8a7fdcb557e1da714a68d238bb948d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK" ref="3c8a7fdcb557e1da714a68d238bb948d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="2912c2cb44ad0139d49de6a1582444ce"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT" ref="2912c2cb44ad0139d49de6a1582444ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="eb600982fcd8af5e410f372dd3282d4b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK" ref="eb600982fcd8af5e410f372dd3282d4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="7aa5685285634f2b8dda4641bff03b3d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT" ref="7aa5685285634f2b8dda4641bff03b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_BUFFER_STATUS_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="f51dfbf34c3e551d2560e1535b884f14"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_MASK" ref="f51dfbf34c3e551d2560e1535b884f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 0.
</div>
</div><p>
<a class="anchor" name="36de4508a0e4c480b571847f49918f45"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT" ref="36de4508a0e4c480b571847f49918f45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 0.
</div>
</div><p>
<a class="anchor" name="5d57de29095df78fff9b1560804e239f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_MASK" ref="5d57de29095df78fff9b1560804e239f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00C00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 1.
</div>
</div><p>
<a class="anchor" name="1411e4989bd2f5c339bb6aec07195f79"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT" ref="1411e4989bd2f5c339bb6aec07195f79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 1.
</div>
</div><p>
<a class="anchor" name="40bf45767e97402a1303b16f054575c4"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_MASK" ref="40bf45767e97402a1303b16f054575c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 2.
</div>
</div><p>
<a class="anchor" name="7a1e12eeb015517852f892c2493a667c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT" ref="7a1e12eeb015517852f892c2493a667c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 2.
</div>
</div><p>
<a class="anchor" name="f172bcc0db714b714bd02e727b7482fa"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_MASK" ref="f172bcc0db714b714bd02e727b7482fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX error on lane 3.
</div>
</div><p>
<a class="anchor" name="93f901e389428a69e6af07d8d299728e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT" ref="93f901e389428a69e6af07d8d299728e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_STATUS_TX_ERROR_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for TX error on lane 3.
</div>
</div><p>
<a class="anchor" name="de26487df8aa80910213bbe422a70c25"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_TRANSMIT_PRBS7" ref="de26487df8aa80910213bbe422a70c25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_TRANSMIT_PRBS7&nbsp;&nbsp;&nbsp;0x230          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable pseudo random bit sequence 7 pattern transmission for link quality assessment.
</div>
</div><p>
<a class="anchor" name="3f67e0961e2de45452712d3e49542d2e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_VOLTAGE_DIFF_LANE_0" ref="3f67e0961e2de45452712d3e49542d2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_VOLTAGE_DIFF_LANE_0&nbsp;&nbsp;&nbsp;0x220          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing.
</div>
</div><p>
<a class="anchor" name="92de577ba19aea454394caf2a1d59715"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_VOLTAGE_DIFF_LANE_1" ref="92de577ba19aea454394caf2a1d59715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_VOLTAGE_DIFF_LANE_1&nbsp;&nbsp;&nbsp;0x224          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing.
</div>
</div><p>
<a class="anchor" name="400419d5a0081e3819fcef4417b1b6d9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_VOLTAGE_DIFF_LANE_2" ref="400419d5a0081e3819fcef4417b1b6d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_VOLTAGE_DIFF_LANE_2&nbsp;&nbsp;&nbsp;0x228          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing.
</div>
</div><p>
<a class="anchor" name="5442355cc64f933985c45d5ce15cb01f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_PHY_VOLTAGE_DIFF_LANE_3" ref="5442355cc64f933985c45d5ce15cb01f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_PHY_VOLTAGE_DIFF_LANE_3&nbsp;&nbsp;&nbsp;0x22C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the differential voltage swing.
</div>
</div><p>
<a class="anchor" name="82c6eb8c04375d614b4496a395169ca8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_DATA_COUNT" ref="82c6eb8c04375d614b4496a395169ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_DATA_COUNT&nbsp;&nbsp;&nbsp;0x148          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of data bytes actually received during a transaction.
</div>
</div><p>
<a class="anchor" name="4bf9eabddf1dfddb0fe0abf88ef7985e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS" ref="4bf9eabddf1dfddb0fe0abf88ef7985e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS&nbsp;&nbsp;&nbsp;0x14C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reply status of most recent AUX transaction.
</div>
</div><p>
<a class="anchor" name="55cb85e9cfa808408343230b81873e66"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REPLY_ERROR_MASK" ref="55cb85e9cfa808408343230b81873e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REPLY_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Detected an error in the AUX reply of the most recent transaction.
</div>
</div><p>
<a class="anchor" name="673641ba907ab41eac166c9f21f392c8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK" ref="673641ba907ab41eac166c9f21f392c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REPLY_IN_PROGRESS_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX reply is currently being received.
</div>
</div><p>
<a class="anchor" name="8fd1689fd2c2d51910e4c4f4d9e7b889"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REPLY_RECEIVED_MASK" ref="8fd1689fd2c2d51910e4c4f4d9e7b889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REPLY_RECEIVED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX transaction is complete and a valid reply transaction received.
</div>
</div><p>
<a class="anchor" name="3bc58e341b67dd1701da50c392e35bad"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_MASK" ref="3bc58e341b67dd1701da50c392e35bad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000FF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal AUX reply state machine status bits.
</div>
</div><p>
<a class="anchor" name="c568b80e2de3db1ff0925c10a7635aef"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT" ref="c568b80e2de3db1ff0925c10a7635aef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REPLY_STATUS_STATE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the internal AUX reply state machine status.
</div>
</div><p>
<a class="anchor" name="65e845d6ef6588626dbbd6ebc9fd4fc1"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK" ref="65e845d6ef6588626dbbd6ebc9fd4fc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_REPLY_STATUS_REQUEST_IN_PROGRESS_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX request is currently being transmitted.
</div>
</div><p>
<a class="anchor" name="b3b809482c0c87413b60a196a7c83d9e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_ALLOCATE_PAYLOAD" ref="b3b809482c0c87413b60a196a7c83d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_ALLOCATE_PAYLOAD&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b121d4fb5083b9633035603fcc5071bc"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_CLEAR_PAYLOAD_ID_TABLE" ref="b121d4fb5083b9633035603fcc5071bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_CLEAR_PAYLOAD_ID_TABLE&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ff92e7f119a42d64b8427e27747cb130"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_ENUM_PATH_RESOURCES" ref="ff92e7f119a42d64b8427e27747cb130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_ENUM_PATH_RESOURCES&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="87d2b004eb5dee43228a5a26308f4062"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_LINK_ADDRESS" ref="87d2b004eb5dee43228a5a26308f4062" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_LINK_ADDRESS&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="84439cf0d5b8cfd43d6bcdda6d54311f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_REMOTE_DPCD_READ" ref="84439cf0d5b8cfd43d6bcdda6d54311f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_REMOTE_DPCD_READ&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e24a9173618d5721f85a59aa3a6aa073"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_REMOTE_DPCD_WRITE" ref="e24a9173618d5721f85a59aa3a6aa073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_REMOTE_DPCD_WRITE&nbsp;&nbsp;&nbsp;0x21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ac23db494ec8242e6f57d8fa1f237ff1"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_REMOTE_I2C_READ" ref="ac23db494ec8242e6f57d8fa1f237ff1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_REMOTE_I2C_READ&nbsp;&nbsp;&nbsp;0x22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0c41d21e11af93281c34b7cca10cba24"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SBMSG_REMOTE_I2C_WRITE" ref="0c41d21e11af93281c34b7cca10cba24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SBMSG_REMOTE_I2C_WRITE&nbsp;&nbsp;&nbsp;0x23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="381f0df495ad38b4d3b7868614009d49"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SCRAMBLING_DISABLE" ref="381f0df495ad38b4d3b7868614009d49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SCRAMBLING_DISABLE&nbsp;&nbsp;&nbsp;0x014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable scrambler and transmit all symbols.
</div>
</div><p>
<a class="anchor" name="3363db51279aaf5815ce7b5608cba50c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET" ref="3363db51279aaf5815ce7b5608cba50c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET&nbsp;&nbsp;&nbsp;0x01C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset.
</div>
</div><p>
<a class="anchor" name="3b08a40f117e74763459b97e6836a270"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_AUX_MASK" ref="3b08a40f117e74763459b97e6836a270" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_AUX_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset AUX logic.
</div>
</div><p>
<a class="anchor" name="40fe699ccf9786fac9f06885d897a93a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_VIDEO_STREAM1_MASK" ref="40fe699ccf9786fac9f06885d897a93a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_VIDEO_STREAM1_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic.
</div>
</div><p>
<a class="anchor" name="01b45b2644ee96382000c6fa0f76560b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_VIDEO_STREAM2_MASK" ref="01b45b2644ee96382000c6fa0f76560b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_VIDEO_STREAM2_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic.
</div>
</div><p>
<a class="anchor" name="ad2d33b678343ecbf2800014f54b462d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_VIDEO_STREAM3_MASK" ref="ad2d33b678343ecbf2800014f54b462d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_VIDEO_STREAM3_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic.
</div>
</div><p>
<a class="anchor" name="6a7aa8f3080fb3a4fa70a41ef5c7fa06"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_VIDEO_STREAM4_MASK" ref="6a7aa8f3080fb3a4fa70a41ef5c7fa06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_VIDEO_STREAM4_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic.
</div>
</div><p>
<a class="anchor" name="f6287b94d56e7525a0ea3e96669f5034"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_SOFT_RESET_VIDEO_STREAM_ALL_MASK" ref="f6287b94d56e7525a0ea3e96669f5034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_SOFT_RESET_VIDEO_STREAM_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset video logic for all streams.
</div>
</div><p>
<a class="anchor" name="fbbcc199b3c8b82d2a7fe5e0274c180f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM1" ref="fbbcc199b3c8b82d2a7fe5e0274c180f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM1&nbsp;&nbsp;&nbsp;0x1D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config.
</div>
</div><p>
<a class="anchor" name="4477bd0bedda0bde55b7a79d61e7a253"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM1_MSA_START" ref="4477bd0bedda0bde55b7a79d61e7a253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM1_MSA_START&nbsp;&nbsp;&nbsp;0x180          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 1.
</div>
</div><p>
<a class="anchor" name="0ac63688770bfea16fa128010679a9e3"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM2" ref="0ac63688770bfea16fa128010679a9e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM2&nbsp;&nbsp;&nbsp;0x1D4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config.
</div>
</div><p>
<a class="anchor" name="c6b285be506668b6f1a4f0f3dd5d0581"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM2_MSA_START" ref="c6b285be506668b6f1a4f0f3dd5d0581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM2_MSA_START&nbsp;&nbsp;&nbsp;0x500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 2.
</div>
</div><p>
<a class="anchor" name="ad6afb742d6edbfa445ebaa1658ed64f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM2_MSA_START_OFFSET" ref="ad6afb742d6edbfa445ebaa1658ed64f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM2_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#c6b285be506668b6f1a4f0f3dd5d0581">XDP_TX_STREAM2_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#4477bd0bedda0bde55b7a79d61e7a253">XDP_TX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="934a0478902b7fbf554a53c2f904e881"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM3" ref="934a0478902b7fbf554a53c2f904e881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM3&nbsp;&nbsp;&nbsp;0x1D8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config.
</div>
</div><p>
<a class="anchor" name="53ff291474d87b04c5695ecc5409f23f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM3_MSA_START" ref="53ff291474d87b04c5695ecc5409f23f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM3_MSA_START&nbsp;&nbsp;&nbsp;0x550          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 3.
</div>
</div><p>
<a class="anchor" name="4ba34dd86d2d812e68396b9e8f8312e6"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM3_MSA_START_OFFSET" ref="4ba34dd86d2d812e68396b9e8f8312e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM3_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#53ff291474d87b04c5695ecc5409f23f">XDP_TX_STREAM3_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#4477bd0bedda0bde55b7a79d61e7a253">XDP_TX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="57e32e532c5686b061e2769d832b509d"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM4" ref="57e32e532c5686b061e2769d832b509d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM4&nbsp;&nbsp;&nbsp;0x1DC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Average stream symbol timeslots per MTP config.
</div>
</div><p>
<a class="anchor" name="689180e1100b0613e756f17e9ee94c54"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM4_MSA_START" ref="689180e1100b0613e756f17e9ee94c54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM4_MSA_START&nbsp;&nbsp;&nbsp;0x5A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 4.
</div>
</div><p>
<a class="anchor" name="9621ab19467d1674f53020ea97603126"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM4_MSA_START_OFFSET" ref="9621ab19467d1674f53020ea97603126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM4_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdp__hw_8h.html#689180e1100b0613e756f17e9ee94c54">XDP_TX_STREAM4_MSA_START</a> - \
                <a class="code" href="xdp__hw_8h.html#4477bd0bedda0bde55b7a79d61e7a253">XDP_TX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="e7857f0219e87862a523ec78336d4faa"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM_ID1" ref="e7857f0219e87862a523ec78336d4faa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM_ID1&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="74a3a01459e94ca3eecee72e9aad042b"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM_ID2" ref="74a3a01459e94ca3eecee72e9aad042b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM_ID2&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5bec8a7f84bc6239f59af4fa3221ab31"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM_ID3" ref="5bec8a7f84bc6239f59af4fa3221ab31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM_ID3&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0688827d05a434af1576aae67f158ee9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_STREAM_ID4" ref="0688827d05a434af1576aae67f158ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_STREAM_ID4&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2ee20831f59433fd81e3eb183af394b8"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TRAINING_PATTERN_SET" ref="2ee20831f59433fd81e3eb183af394b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TRAINING_PATTERN_SET&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the link training pattern.
</div>
</div><p>
<a class="anchor" name="4654e0e0751ab9288d547fe814631216"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TRAINING_PATTERN_SET_OFF" ref="4654e0e0751ab9288d547fe814631216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TRAINING_PATTERN_SET_OFF&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training off.
</div>
</div><p>
<a class="anchor" name="91a5c1ec6351ee70afedaf91bfd322ea"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TRAINING_PATTERN_SET_TP1" ref="91a5c1ec6351ee70afedaf91bfd322ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TRAINING_PATTERN_SET_TP1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 1 used for clock recovery.
</div>
</div><p>
<a class="anchor" name="4b05fc9030634f1e765197e44904ace9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TRAINING_PATTERN_SET_TP2" ref="4b05fc9030634f1e765197e44904ace9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TRAINING_PATTERN_SET_TP2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 2 used for channel equalization.
</div>
</div><p>
<a class="anchor" name="6285b920400356a2417eadbb7ac89dc7"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TRAINING_PATTERN_SET_TP3" ref="6285b920400356a2417eadbb7ac89dc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TRAINING_PATTERN_SET_TP3&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern 3 used for channel equalization for cores with DP v1.2.
</div>
</div><p>
<a class="anchor" name="f0689dd79b7ae9d8795a4553ee438f18"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_TU_SIZE" ref="f0689dd79b7ae9d8795a4553ee438f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_TU_SIZE&nbsp;&nbsp;&nbsp;0x1B0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Size of a transfer unit in the framing logic.
</div>
</div><p>
<a class="anchor" name="68267948f6e181af7f6ee8b7b8c4dfdd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_USER_DATA_COUNT_PER_LANE" ref="68267948f6e181af7f6ee8b7b8c4dfdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_USER_DATA_COUNT_PER_LANE&nbsp;&nbsp;&nbsp;0x1BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to translate the number of pixels per line to the native internal 16-bit datapath.
</div>
</div><p>
<a class="anchor" name="29331ebc55cccdb9f0dfd08ee9a4b659"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_USER_FIFO_OVERFLOW" ref="29331ebc55cccdb9f0dfd08ee9a4b659" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_USER_FIFO_OVERFLOW&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates an overflow in user FIFO.
</div>
</div><p>
<a class="anchor" name="8bb58185af94916cb9c3248deedb2dd9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_USER_PIXEL_WIDTH" ref="8bb58185af94916cb9c3248deedb2dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_USER_PIXEL_WIDTH&nbsp;&nbsp;&nbsp;0x1B8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the width of the user data input port.
</div>
</div><p>
<a class="anchor" name="a32adc90e166602b6991ca4385b41e9f"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VC_PAYLOAD_BUFFER_ADDR" ref="a32adc90e166602b6991ca4385b41e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VC_PAYLOAD_BUFFER_ADDR&nbsp;&nbsp;&nbsp;0x800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Virtual channel payload table (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="33fc769f58900351bf96b0a2a6a0b7a9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION" ref="33fc769f58900351bf96b0a2a6a0b7a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION&nbsp;&nbsp;&nbsp;0x0F8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version and revision of the DisplayPort core.
</div>
</div><p>
<a class="anchor" name="a2e69301eeba351c3ea3acd456480c2a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_PATCH_MASK" ref="a2e69301eeba351c3ea3acd456480c2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_PATCH_MASK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core patch details.
</div>
</div><p>
<a class="anchor" name="2ff7e77371c15b424cdea8bf56c3fd4e"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_PATCH_SHIFT" ref="2ff7e77371c15b424cdea8bf56c3fd4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_PATCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core patch details.
</div>
</div><p>
<a class="anchor" name="00e46b804dd2bd7f80c638757ffa5b2c"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_MJR_MASK" ref="00e46b804dd2bd7f80c638757ffa5b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_MJR_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core major version.
</div>
</div><p>
<a class="anchor" name="4665f58cbc05bed932e564df77c14bcd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_MJR_SHIFT" ref="4665f58cbc05bed932e564df77c14bcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_MJR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core major version.
</div>
</div><p>
<a class="anchor" name="e7dc9df2e938bb07ec1b388121095dbd"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_MNR_MASK" ref="e7dc9df2e938bb07ec1b388121095dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_MNR_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core minor version.
</div>
</div><p>
<a class="anchor" name="a21c42e32f7707489771f0f3f389be47"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_MNR_SHIFT" ref="a21c42e32f7707489771f0f3f389be47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_MNR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core minor version.
</div>
</div><p>
<a class="anchor" name="8ba711d13798ccbec481932b29d71d26"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_REV_MASK" ref="8ba711d13798ccbec481932b29d71d26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core version revision.
</div>
</div><p>
<a class="anchor" name="ce2b14509a5590c0ee321ae9b5789cdb"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_CORE_VER_REV_SHIFT" ref="ce2b14509a5590c0ee321ae9b5789cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_CORE_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core version revision.
</div>
</div><p>
<a class="anchor" name="77baa3151f976b9b9d5eb9593cff1c5a"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VERSION_INTER_REV_MASK" ref="77baa3151f976b9b9d5eb9593cff1c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VERSION_INTER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal revision.
</div>
</div><p>
<a class="anchor" name="5ab97c4efaa2f5b8c650c2cc442fc274"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VS_LEVEL_0" ref="5ab97c4efaa2f5b8c650c2cc442fc274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VS_LEVEL_0&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 0.
</div>
</div><p>
<a class="anchor" name="5bb4b36d4c302f2a4586273289434c91"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VS_LEVEL_1" ref="5bb4b36d4c302f2a4586273289434c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VS_LEVEL_1&nbsp;&nbsp;&nbsp;0x5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 1.
</div>
</div><p>
<a class="anchor" name="d317bd3061e5642dfc637f14aba1e4a9"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VS_LEVEL_2" ref="d317bd3061e5642dfc637f14aba1e4a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VS_LEVEL_2&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 2.
</div>
</div><p>
<a class="anchor" name="aecc0670cf032b5c502cb3918e6cf815"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VS_LEVEL_3" ref="aecc0670cf032b5c502cb3918e6cf815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VS_LEVEL_3&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing level 3.
</div>
</div><p>
<a class="anchor" name="cb9662682caa4184f7a3cebd674cb606"></a><!-- doxytag: member="xdp_hw.h::XDP_TX_VS_LEVEL_OFFSET" ref="cb9662682caa4184f7a3cebd674cb606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDP_TX_VS_LEVEL_OFFSET&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing compensation offset used when there's no redriver in display path.
</div>
</div><p>
<a class="anchor" name="77b339ceb622c5043159732310eca8d3"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtHLoc" ref="77b339ceb622c5043159732310eca8d3" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtHLoc          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((((Tdt[<a class="code" href="xdp__hw_8h.html#3d761c71f54ec5b0e4d9d5a2cdb259ca">XDP_TX_DISPID_TDT_TOP2</a>] &amp; <a class="code" href="xdp__hw_8h.html#96df218fa61dc8cf9c2837dcd47f90a2">XDP_TX_DISPID_TDT_TOP2_HLOC_H_MASK</a>) \
        &gt;&gt; <a class="code" href="xdp__hw_8h.html#8a3d27729f0642e7a5e26bb9eb90515c">XDP_TX_DISPID_TDT_TOP2_HLOC_H_SHIFT</a>) &lt;&lt; 4) | \
        ((Tdt[<a class="code" href="xdp__hw_8h.html#7d717b17bdf1ab975f29264a1dd2c8cf">XDP_TX_DISPID_TDT_TOP1</a>] &amp; <a class="code" href="xdp__hw_8h.html#2e44dd5ea93d8e4bc559f6de7e438bf6">XDP_TX_DISPID_TDT_TOP1_HLOC_L_MASK</a>) &gt;&gt; \
        <a class="code" href="xdp__hw_8h.html#6042bbcad96f6ef9ec09a94d579aad4f">XDP_TX_DISPID_TDT_TOP1_HLOC_L_SHIFT</a>))
</pre></div>Given a Tiled Display Topology (TDT) data block, retrieve the horizontal tile location in the tiled display. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The horizontal tile location in the tiled display represented by the specified TDT.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#77b339ceb622c5043159732310eca8d3">XDp_TxGetDispIdTdtHLoc(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="3311c59da8b70bb535f18f88005582b3"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtHTotal" ref="3311c59da8b70bb535f18f88005582b3" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtHTotal          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(((((Tdt[<a class="code" href="xdp__hw_8h.html#3d761c71f54ec5b0e4d9d5a2cdb259ca">XDP_TX_DISPID_TDT_TOP2</a>] &amp; <a class="code" href="xdp__hw_8h.html#bc10f1650fb3fe2dd718384ffe8a3c7e">XDP_TX_DISPID_TDT_TOP2_HTOT_H_MASK</a>) \
        &gt;&gt; <a class="code" href="xdp__hw_8h.html#84b43137c8e2c34eb7ec989439432172">XDP_TX_DISPID_TDT_TOP2_HTOT_H_SHIFT</a>) &lt;&lt; 4) | \
        ((Tdt[<a class="code" href="xdp__hw_8h.html#656bb62875bd2d9b476d88b2528223c8">XDP_TX_DISPID_TDT_TOP0</a>] &amp; <a class="code" href="xdp__hw_8h.html#6af8c621e00b3b9ad9f760a5b7a0b332">XDP_TX_DISPID_TDT_TOP0_HTOT_L_MASK</a>) &gt;&gt; \
        <a class="code" href="xdp__hw_8h.html#7abb4ea9f3f0331d21064bf97e610e07">XDP_TX_DISPID_TDT_TOP0_HTOT_L_SHIFT</a>)) + 1)
</pre></div>Given a Tiled Display Topology (TDT) data block, retrieve the total number of horizontal tiles in the tiled display. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The total number of horizontal tiles in the tiled display.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#3311c59da8b70bb535f18f88005582b3">XDp_TxGetDispIdTdtHTotal(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="349b192c3404b331f63a5922afc4cf11"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtNumTiles" ref="349b192c3404b331f63a5922afc4cf11" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtNumTiles          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDp_TxGetDispIdTdtHTotal(Tdt) * XDp_TxGetDispIdTdtVTotal(Tdt))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Given a Tiled Display Topology (TDT) data block, retrieve the total number of tiles in the tiled display. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The total number of tiles in the tiled display.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#349b192c3404b331f63a5922afc4cf11">XDp_TxGetDispIdTdtNumTiles(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="fbd4382f3b77901f94136449d41a11b9"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtTileOrder" ref="fbd4382f3b77901f94136449d41a11b9" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtTileOrder          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xdp__hw_8h.html#9cff3d387f0a7657cf4719788f73a7ae">XDp_TxGetDispIdTdtVLoc</a>(Tdt) * <a class="code" href="xdp__hw_8h.html#3311c59da8b70bb535f18f88005582b3">XDp_TxGetDispIdTdtHTotal</a>(Tdt)) + \
        <a class="code" href="xdp__hw_8h.html#77b339ceb622c5043159732310eca8d3">XDp_TxGetDispIdTdtHLoc</a>(Tdt))
</pre></div>Given a Tiled Display Topology (TDT) data block, calculate the tiling order of the associated tile. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID. The tiling order starts at 0 for x,y coordinate 0,0 and increments as the horizontal location increases. Once the last horizontal tile has been reached, the next tile in the order is 0,y+1.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The total number of horizontal tiles in the tiled display.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#fbd4382f3b77901f94136449d41a11b9">XDp_TxGetDispIdTdtTileOrder(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="9cff3d387f0a7657cf4719788f73a7ae"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtVLoc" ref="9cff3d387f0a7657cf4719788f73a7ae" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtVLoc          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(((Tdt[<a class="code" href="xdp__hw_8h.html#3d761c71f54ec5b0e4d9d5a2cdb259ca">XDP_TX_DISPID_TDT_TOP2</a>] &amp; <a class="code" href="xdp__hw_8h.html#a578ab8d5b5c971a13080d53193a82bc">XDP_TX_DISPID_TDT_TOP2_VLOC_H_MASK</a>) &lt;&lt; \
        4) | (Tdt[<a class="code" href="xdp__hw_8h.html#7d717b17bdf1ab975f29264a1dd2c8cf">XDP_TX_DISPID_TDT_TOP1</a>] &amp; <a class="code" href="xdp__hw_8h.html#b1c0c6282d68d99fa358ec932a0ba8a1">XDP_TX_DISPID_TDT_TOP1_VLOC_L_MASK</a>))
</pre></div>Given a Tiled Display Topology (TDT) data block, retrieve the vertical tile location in the tiled display. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The vertical tile location in the tiled display represented by the specified TDT.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#9cff3d387f0a7657cf4719788f73a7ae">XDp_TxGetDispIdTdtVLoc(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="b49733a384837ba77a2387f3c3accb70"></a><!-- doxytag: member="xdp_hw.h::XDp_TxGetDispIdTdtVTotal" ref="b49733a384837ba77a2387f3c3accb70" args="(Tdt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxGetDispIdTdtVTotal          </td>
          <td>(</td>
          <td class="paramtype">Tdt&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(((((Tdt[<a class="code" href="xdp__hw_8h.html#3d761c71f54ec5b0e4d9d5a2cdb259ca">XDP_TX_DISPID_TDT_TOP2</a>] &amp; <a class="code" href="xdp__hw_8h.html#2ea0906cc4d4972489b74e40c466ee4b">XDP_TX_DISPID_TDT_TOP2_VTOT_H_MASK</a>) \
        &gt;&gt; <a class="code" href="xdp__hw_8h.html#d8da6514e59adf5a0bd50f7bbe8cc475">XDP_TX_DISPID_TDT_TOP2_VTOT_H_SHIFT</a>) &lt;&lt; 4) | \
        (Tdt[<a class="code" href="xdp__hw_8h.html#656bb62875bd2d9b476d88b2528223c8">XDP_TX_DISPID_TDT_TOP0</a>] &amp; <a class="code" href="xdp__hw_8h.html#038f8de50c1a1a3039c8b03578599110">XDP_TX_DISPID_TDT_TOP0_VTOT_L_MASK</a>)) + 1)
</pre></div>Given a Tiled Display Topology (TDT) data block, retrieve the total number of vertical tiles in the tiled display. The TDT block is part of an Extended Display Identification Data (EDID) extension block of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Tdt</em>&nbsp;</td><td>is a pointer to the TDT data block.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The total number of vertical tiles in the tiled display.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#b49733a384837ba77a2387f3c3accb70">XDp_TxGetDispIdTdtVTotal(u8 *Tdt)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="43d31334ecab588f0ae13b5d7c52c7e6"></a><!-- doxytag: member="xdp_hw.h::XDp_TxIsEdidExtBlockDispId" ref="43d31334ecab588f0ae13b5d7c52c7e6" args="(Ext)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_TxIsEdidExtBlockDispId          </td>
          <td>(</td>
          <td class="paramtype">Ext&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Ext[XDP_EDID_EXT_BLOCK_TAG] == XDP_EDID_EXT_BLOCK_TAG_DISPID)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Check if an Extended Display Identification Data (EDID) extension block is of type DisplayID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Ext</em>&nbsp;</td><td>is a pointer to the EDID extension block under comparison.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>1 if the extension block is of type DisplayID.</li><li>Otherwise.</li></ul>
</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xdp__hw_8h.html#43d31334ecab588f0ae13b5d7c52c7e6">XDp_TxIsEdidExtBlockDispId(u8 *Ext)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="37923d04a0f4bff0d0e3a392d226b83e"></a><!-- doxytag: member="xdp_hw.h::XDp_WriteReg" ref="37923d04a0f4bff0d0e3a392d226b83e" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDp_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDp_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that writes to the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit data to write to the specified register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdp__hw_8h.html#37923d04a0f4bff0d0e3a392d226b83e">XDp_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div><p>
Copyright @ 1995-2015 Xilinx, Inc. All rights reserved.
