Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 19 16:44:28 2025
| Host         : LAPTOP-56S6150N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.233     -311.434                    259                 5057        0.044        0.000                      0                 5057        4.500        0.000                       0                  2497  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.233     -311.434                    259                 5057        0.044        0.000                      0                 5057        4.500        0.000                       0                  2497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          259  Failing Endpoints,  Worst Slack       -3.233ns,  Total Violation     -311.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 5.288ns (40.217%)  route 7.861ns (59.783%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.394 r  u_calc/mul_acc_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.394    u_calc/mul_acc_reg[4]_i_10_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.616 r  u_calc/mul_acc_reg[8]_i_10/O[0]
                         net (fo=2, routed)           0.583    17.200    u_calc/mul_acc1[11]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.299    17.499 r  u_calc/mul_acc[8]_i_6/O
                         net (fo=1, routed)           0.000    17.499    u_calc/mul_acc[8]_i_6_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  u_calc/mul_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    u_calc/mul_acc_reg[8]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.234 r  u_calc/mul_acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.234    u_calc/mul_acc_reg[12]_i_1_n_6
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.421    14.788    u_calc/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[13]/C
                         clock pessimism              0.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.000    u_calc/mul_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.128ns  (logic 5.267ns (40.121%)  route 7.861ns (59.879%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.394 r  u_calc/mul_acc_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.394    u_calc/mul_acc_reg[4]_i_10_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.616 r  u_calc/mul_acc_reg[8]_i_10/O[0]
                         net (fo=2, routed)           0.583    17.200    u_calc/mul_acc1[11]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.299    17.499 r  u_calc/mul_acc[8]_i_6/O
                         net (fo=1, routed)           0.000    17.499    u_calc/mul_acc[8]_i_6_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  u_calc/mul_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    u_calc/mul_acc_reg[8]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.213 r  u_calc/mul_acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.213    u_calc/mul_acc_reg[12]_i_1_n_4
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.421    14.788    u_calc/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[15]/C
                         clock pessimism              0.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.000    u_calc/mul_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 -3.212    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 5.193ns (39.782%)  route 7.861ns (60.218%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.394 r  u_calc/mul_acc_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.394    u_calc/mul_acc_reg[4]_i_10_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.616 r  u_calc/mul_acc_reg[8]_i_10/O[0]
                         net (fo=2, routed)           0.583    17.200    u_calc/mul_acc1[11]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.299    17.499 r  u_calc/mul_acc[8]_i_6/O
                         net (fo=1, routed)           0.000    17.499    u_calc/mul_acc[8]_i_6_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  u_calc/mul_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    u_calc/mul_acc_reg[8]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.139 r  u_calc/mul_acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.139    u_calc/mul_acc_reg[12]_i_1_n_5
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.421    14.788    u_calc/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[14]/C
                         clock pessimism              0.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.000    u_calc/mul_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.139    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 5.177ns (39.708%)  route 7.861ns (60.292%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.394 r  u_calc/mul_acc_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.394    u_calc/mul_acc_reg[4]_i_10_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.616 r  u_calc/mul_acc_reg[8]_i_10/O[0]
                         net (fo=2, routed)           0.583    17.200    u_calc/mul_acc1[11]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.299    17.499 r  u_calc/mul_acc[8]_i_6/O
                         net (fo=1, routed)           0.000    17.499    u_calc/mul_acc[8]_i_6_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.900 r  u_calc/mul_acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.900    u_calc/mul_acc_reg[8]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.123 r  u_calc/mul_acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.123    u_calc/mul_acc_reg[12]_i_1_n_7
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.421    14.788    u_calc/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  u_calc/mul_acc_reg[12]/C
                         clock pessimism              0.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)        0.062    15.000    u_calc/mul_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -2.944ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.858ns  (logic 5.004ns (38.917%)  route 7.854ns (61.083%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.424 r  u_calc/mul_acc_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.576    17.001    u_calc/mul_acc1[9]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.302    17.303 r  u_calc/mul_acc[8]_i_8/O
                         net (fo=1, routed)           0.000    17.303    u_calc/mul_acc[8]_i_8_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.943 r  u_calc/mul_acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.943    u_calc/mul_acc_reg[8]_i_1_n_4
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.420    14.787    u_calc/clk_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[11]/C
                         clock pessimism              0.186    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.062    14.999    u_calc/mul_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -17.943    
  -------------------------------------------------------------------
                         slack                                 -2.944    

Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.798ns  (logic 4.944ns (38.631%)  route 7.854ns (61.369%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.424 r  u_calc/mul_acc_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.576    17.001    u_calc/mul_acc1[9]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.302    17.303 r  u_calc/mul_acc[8]_i_8/O
                         net (fo=1, routed)           0.000    17.303    u_calc/mul_acc[8]_i_8_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.883 r  u_calc/mul_acc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.883    u_calc/mul_acc_reg[8]_i_1_n_5
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.420    14.787    u_calc/clk_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[10]/C
                         clock pessimism              0.186    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.062    14.999    u_calc/mul_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.531ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 4.591ns (36.890%)  route 7.854ns (63.110%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.424 r  u_calc/mul_acc_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.576    17.001    u_calc/mul_acc1[9]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.302    17.303 r  u_calc/mul_acc[8]_i_8/O
                         net (fo=1, routed)           0.000    17.303    u_calc/mul_acc[8]_i_8_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.530 r  u_calc/mul_acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.530    u_calc/mul_acc_reg[8]_i_1_n_6
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.420    14.787    u_calc/clk_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[9]/C
                         clock pessimism              0.186    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.062    14.999    u_calc/mul_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -17.530    
  -------------------------------------------------------------------
                         slack                                 -2.531    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 u_ctrl/matrix_a_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mul_acc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 4.259ns (35.226%)  route 7.831ns (64.774%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.539     5.085    u_ctrl/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  u_ctrl/matrix_a_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  u_ctrl/matrix_a_idx_reg[1]/Q
                         net (fo=106, routed)         1.022     6.624    u_ctrl/matrix_a_idx_reg_n_0_[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  u_ctrl/result_dim[5]_i_4/O
                         net (fo=16, routed)          0.516     7.264    u_ctrl/matrix_a_dim[2]
    SLICE_X33Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  u_ctrl/res_mat[0][7]_i_78/O
                         net (fo=1, routed)           0.653     8.042    u_ctrl/res_mat[0][7]_i_78_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.446 r  u_ctrl/res_mat_reg[0][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_ctrl/res_mat_reg[0][7]_i_43_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.665 r  u_ctrl/res_mat_reg[0][7]_i_42/O[0]
                         net (fo=4, routed)           0.740     9.404    u_calc/mat_a2[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.295     9.699 r  u_calc/mul_acc[0]_i_58/O
                         net (fo=15, routed)          0.885    10.584    u_calc/mul_acc[0]_i_58_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  u_calc/mul_acc[8]_i_44/O
                         net (fo=1, routed)           0.000    10.708    u_calc/mul_acc[8]_i_44_n_0
    SLICE_X33Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    10.925 r  u_calc/mul_acc_reg[8]_i_23/O
                         net (fo=17, routed)          1.394    12.319    u_calc/mat_a[4]
    SLICE_X33Y76         LUT6 (Prop_lut6_I1_O)        0.299    12.618 r  u_calc/mul_acc[4]_i_43/O
                         net (fo=1, routed)           0.616    13.234    u_calc/mul_acc[4]_i_43_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.630 r  u_calc/mul_acc_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.630    u_calc/mul_acc_reg[4]_i_21_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  u_calc/mul_acc_reg[4]_i_27/O[0]
                         net (fo=5, routed)           0.636    14.485    u_calc_n_41
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.295    14.780 r  mul_acc[4]_i_32/O
                         net (fo=2, routed)           0.173    14.953    u_calc/mat_b_reg[24][2]_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    15.077 r  u_calc/mul_acc[4]_i_41/O
                         net (fo=1, routed)           0.644    15.720    u_calc/mul_acc[4]_i_41_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.844 r  u_calc/mul_acc[4]_i_18/O
                         net (fo=1, routed)           0.000    15.844    u_calc/mul_acc[4]_i_18_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.071 r  u_calc/mul_acc_reg[4]_i_10/O[1]
                         net (fo=2, routed)           0.554    16.625    u_calc/mul_acc1[8]
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.303    16.928 r  u_calc/mul_acc[8]_i_9/O
                         net (fo=1, routed)           0.000    16.928    u_calc/mul_acc[8]_i_9_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.175 r  u_calc/mul_acc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.175    u_calc/mul_acc_reg[8]_i_1_n_7
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.420    14.787    u_calc/clk_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  u_calc/mul_acc_reg[8]/C
                         clock pessimism              0.186    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.062    14.999    u_calc/mul_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 u_calc/idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/res_mat_reg[9][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.731ns  (logic 3.710ns (31.626%)  route 8.021ns (68.374%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.537     5.083    u_calc/clk_IBUF_BUFG
    SLICE_X44Y73         FDCE                                         r  u_calc/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  u_calc/idx_reg[1]/Q
                         net (fo=149, routed)         1.219     6.721    u_calc/Q[1]
    SLICE_X37Y70         LUT6 (Prop_lut6_I2_O)        0.299     7.020 r  u_calc/res_mat[0][7]_i_92/O
                         net (fo=1, routed)           0.000     7.020    u_calc/res_mat[0][7]_i_92_n_0
    SLICE_X37Y70         MUXF7 (Prop_muxf7_I0_O)      0.238     7.258 r  u_calc/res_mat_reg[0][7]_i_52/O
                         net (fo=1, routed)           0.000     7.258    u_calc/res_mat_reg[0][7]_i_52_n_0
    SLICE_X37Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     7.362 r  u_calc/res_mat_reg[0][7]_i_25/O
                         net (fo=1, routed)           1.082     8.444    u_calc/res_mat_reg[0][7]_i_25_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.760 r  u_calc/res_mat[0][7]_i_6/O
                         net (fo=11, routed)          0.695     9.455    u_calc/res_mat_reg[24][7]_1
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.116     9.571 f  u_calc/res_mat[0][10]_i_29/O
                         net (fo=3, routed)           0.592    10.164    u_calc/res_mat[0][10]_i_29_n_0
    SLICE_X51Y78         LUT3 (Prop_lut3_I1_O)        0.328    10.492 r  u_calc/res_mat[0][10]_i_20/O
                         net (fo=1, routed)           0.620    11.112    u_calc/res_mat[0][10]_i_20_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.497 r  u_calc/res_mat_reg[0][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.497    u_ctrl/scalar_value_reg[4]_1[0]
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.831 r  u_ctrl/res_mat_reg[0][15]_i_20/O[1]
                         net (fo=2, routed)           0.830    12.662    u_ctrl/res_mat_reg[0][15]_i_20_n_6
    SLICE_X46Y78         LUT3 (Prop_lut3_I2_O)        0.303    12.965 f  u_ctrl/res_mat[0][14]_i_15/O
                         net (fo=3, routed)           0.728    13.693    u_ctrl/res_mat_reg[0][14]_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I1_O)        0.124    13.817 r  u_ctrl/res_mat[0][14]_i_4/O
                         net (fo=1, routed)           0.568    14.385    u_calc/scalar_value_reg[6]_2[0]
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    14.823 r  u_calc/res_mat_reg[0][14]_i_2/O[3]
                         net (fo=1, routed)           0.307    15.130    u_ctrl/scalar_value_reg[7]_0[6]
    SLICE_X46Y78         LUT4 (Prop_lut4_I1_O)        0.306    15.436 r  u_ctrl/res_mat[0][14]_i_1/O
                         net (fo=25, routed)          1.378    16.814    u_calc/D[6]
    SLICE_X35Y95         FDCE                                         r  u_calc/res_mat_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.434    14.801    u_calc/clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  u_calc/res_mat_reg[9][14]/C
                         clock pessimism              0.186    14.987    
                         clock uncertainty           -0.035    14.951    
    SLICE_X35Y95         FDCE (Setup_fdce_C_D)       -0.058    14.893    u_calc/res_mat_reg[9][14]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -16.814    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 u_calc/mat_a_reg[14][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/res_mat_reg[9][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.659ns  (logic 4.137ns (35.483%)  route 7.522ns (64.517%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.542     5.088    u_calc/clk_IBUF_BUFG
    SLICE_X38Y68         FDCE                                         r  u_calc/mat_a_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_calc/mat_a_reg[14][3]/Q
                         net (fo=3, routed)           1.306     6.912    u_calc/mat_a_reg[14]_39[3]
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.036 f  u_calc/res_mat[0][3]_i_80/O
                         net (fo=1, routed)           0.000     7.036    u_calc/res_mat[0][3]_i_80_n_0
    SLICE_X44Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.253 f  u_calc/res_mat_reg[0][3]_i_47/O
                         net (fo=1, routed)           0.000     7.253    u_calc/res_mat_reg[0][3]_i_47_n_0
    SLICE_X44Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     7.347 f  u_calc/res_mat_reg[0][3]_i_17/O
                         net (fo=1, routed)           0.668     8.015    u_calc/res_mat_reg[0][3]_i_17_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.316     8.331 f  u_calc/res_mat[0][3]_i_5/O
                         net (fo=11, routed)          0.860     9.191    u_calc/res_mat[0][3]_i_5_n_0
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.116     9.307 r  u_calc/res_mat[0][3]_i_70/O
                         net (fo=4, routed)           0.501     9.808    u_calc/res_mat[0][3]_i_70_n_0
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.328    10.136 r  u_calc/res_mat[0][3]_i_37/O
                         net (fo=1, routed)           0.485    10.621    u_ctrl/scalar_value_reg[3]_0[0]
    SLICE_X48Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.006 r  u_ctrl/res_mat_reg[0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.006    u_calc/scalar_value_reg[4][0]
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.340 r  u_calc/res_mat_reg[0][10]_i_17/O[1]
                         net (fo=2, routed)           0.818    12.158    u_calc/res_mat_reg[0][10]_i_17_n_6
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.329    12.487 r  u_calc/res_mat[0][10]_i_15/O
                         net (fo=4, routed)           0.461    12.948    u_calc/res_mat[0][10]_i_15_n_0
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.348    13.296 r  u_calc/res_mat[0][10]_i_5/O
                         net (fo=1, routed)           0.568    13.864    u_calc/res_mat[0][10]_i_5_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.371 r  u_calc/res_mat_reg[0][10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.371    u_calc/res_mat_reg[0][10]_i_2_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.593 r  u_calc/res_mat_reg[0][14]_i_2/O[0]
                         net (fo=1, routed)           0.598    15.191    u_ctrl/scalar_value_reg[7]_0[3]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.299    15.490 r  u_ctrl/res_mat[0][11]_i_1/O
                         net (fo=25, routed)          1.256    16.747    u_calc/D[3]
    SLICE_X35Y95         FDCE                                         r  u_calc/res_mat_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        1.434    14.801    u_calc/clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  u_calc/res_mat_reg[9][11]/C
                         clock pessimism              0.186    14.987    
                         clock uncertainty           -0.035    14.951    
    SLICE_X35Y95         FDCE (Setup_fdce_C_D)       -0.093    14.858    u_calc/res_mat_reg[9][11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -16.747    
  -------------------------------------------------------------------
                         slack                                 -1.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_calc/res_mat_reg[10][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/result_data_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.361%)  route 0.236ns (62.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.562     1.468    u_calc/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  u_calc/res_mat_reg[10][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_calc/res_mat_reg[10][12]/Q
                         net (fo=1, routed)           0.236     1.845    u_calc/res_mat_reg[10]_60[12]
    SLICE_X35Y94         FDCE                                         r  u_calc/result_data_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.828     1.980    u_calc/clk_IBUF_BUFG
    SLICE_X35Y94         FDCE                                         r  u_calc/result_data_reg[172]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X35Y94         FDCE (Hold_fdce_C_D)         0.072     1.802    u_calc/result_data_reg[172]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_calc/res_mat_reg[6][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/result_data_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.983%)  route 0.218ns (57.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.561     1.467    u_calc/clk_IBUF_BUFG
    SLICE_X38Y93         FDCE                                         r  u_calc/res_mat_reg[6][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u_calc/res_mat_reg[6][14]/Q
                         net (fo=1, routed)           0.218     1.849    u_calc/res_mat_reg[6]_56[14]
    SLICE_X33Y93         FDCE                                         r  u_calc/result_data_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.829     1.981    u_calc/clk_IBUF_BUFG
    SLICE_X33Y93         FDCE                                         r  u_calc/result_data_reg[110]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y93         FDCE (Hold_fdce_C_D)         0.071     1.802    u_calc/result_data_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[1][9][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_a_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.101%)  route 0.246ns (56.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.556     1.462    u_ctrl/clk_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  u_ctrl/matrix_mem_reg[1][9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  u_ctrl/matrix_mem_reg[1][9][0]/Q
                         net (fo=3, routed)           0.246     1.849    u_ctrl/matrix_mem_reg[1][9]_63[0]
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  u_ctrl/mat_a[9][0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_calc/matrix_a_data[72]
    SLICE_X38Y69         FDCE                                         r  u_calc/mat_a_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.819     1.971    u_calc/clk_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  u_calc/mat_a_reg[9][0]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.121     1.842    u_calc/mat_a_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[2][10][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_a_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.700%)  route 0.221ns (54.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.553     1.459    u_ctrl/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  u_ctrl/matrix_mem_reg[2][10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  u_ctrl/matrix_mem_reg[2][10][2]/Q
                         net (fo=3, routed)           0.221     1.821    u_ctrl/matrix_mem_reg[2][10]_66[2]
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  u_ctrl/mat_a[10][2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_calc/matrix_a_data[82]
    SLICE_X39Y68         FDCE                                         r  u_calc/mat_a_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.820     1.972    u_calc/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  u_calc/mat_a_reg[10][2]/C
                         clock pessimism             -0.250     1.722    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.091     1.813    u_calc/mat_a_reg[10][2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_calc/res_mat_reg[9][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/result_data_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.686%)  route 0.266ns (65.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.560     1.466    u_calc/clk_IBUF_BUFG
    SLICE_X41Y92         FDCE                                         r  u_calc/res_mat_reg[9][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_calc/res_mat_reg[9][12]/Q
                         net (fo=1, routed)           0.266     1.873    u_calc/res_mat_reg[9]_59[12]
    SLICE_X32Y95         FDCE                                         r  u_calc/result_data_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.829     1.981    u_calc/clk_IBUF_BUFG
    SLICE_X32Y95         FDCE                                         r  u_calc/result_data_reg[156]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.070     1.801    u_calc/result_data_reg[156]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[3][10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_b_reg[10][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.585%)  route 0.241ns (56.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.555     1.461    u_ctrl/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  u_ctrl/matrix_mem_reg[3][10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  u_ctrl/matrix_mem_reg[3][10][3]/Q
                         net (fo=3, routed)           0.241     1.843    u_ctrl/matrix_mem_reg[3][10]_65[3]
    SLICE_X29Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  u_ctrl/mat_b[10][3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_calc/matrix_b_data[83]
    SLICE_X29Y67         FDCE                                         r  u_calc/mat_b_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.822     1.974    u_calc/clk_IBUF_BUFG
    SLICE_X29Y67         FDCE                                         r  u_calc/mat_b_reg[10][3]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X29Y67         FDCE (Hold_fdce_C_D)         0.091     1.815    u_calc/mat_b_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[0][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_a_reg[9][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.709%)  route 0.271ns (59.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.556     1.462    u_ctrl/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  u_ctrl/matrix_mem_reg[0][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  u_ctrl/matrix_mem_reg[0][9][2]/Q
                         net (fo=3, routed)           0.271     1.874    u_ctrl/matrix_mem_reg[0][9]_64[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  u_ctrl/mat_a[9][2]_i_1/O
                         net (fo=1, routed)           0.000     1.919    u_calc/matrix_a_data[74]
    SLICE_X38Y69         FDCE                                         r  u_calc/mat_a_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.819     1.971    u_calc/clk_IBUF_BUFG
    SLICE_X38Y69         FDCE                                         r  u_calc/mat_a_reg[9][2]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.121     1.842    u_calc/mat_a_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_calc/res_mat_reg[7][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/result_data_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.554     1.460    u_calc/clk_IBUF_BUFG
    SLICE_X43Y81         FDCE                                         r  u_calc/res_mat_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  u_calc/res_mat_reg[7][12]/Q
                         net (fo=1, routed)           0.260     1.861    u_calc/res_mat_reg[7]_57[12]
    SLICE_X34Y90         FDCE                                         r  u_calc/result_data_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.827     1.979    u_calc/clk_IBUF_BUFG
    SLICE_X34Y90         FDCE                                         r  u_calc/result_data_reg[124]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.052     1.781    u_calc/result_data_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[3][17][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_a_reg[17][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.739%)  route 0.260ns (58.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.551     1.457    u_ctrl/clk_IBUF_BUFG
    SLICE_X37Y78         FDRE                                         r  u_ctrl/matrix_mem_reg[3][17][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  u_ctrl/matrix_mem_reg[3][17][3]/Q
                         net (fo=3, routed)           0.260     1.858    u_ctrl/matrix_mem_reg[3][17]_93[3]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  u_ctrl/mat_a[17][3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    u_calc/matrix_a_data[139]
    SLICE_X29Y78         FDCE                                         r  u_calc/mat_a_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.819     1.970    u_calc/clk_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  u_calc/mat_a_reg[17][3]/C
                         clock pessimism             -0.250     1.720    
    SLICE_X29Y78         FDCE (Hold_fdce_C_D)         0.091     1.811    u_calc/mat_a_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ctrl/matrix_mem_reg[0][14][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/mat_b_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.764%)  route 0.238ns (53.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.556     1.462    u_ctrl/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  u_ctrl/matrix_mem_reg[0][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  u_ctrl/matrix_mem_reg[0][14][1]/Q
                         net (fo=3, routed)           0.238     1.864    u_ctrl/matrix_mem_reg[0][14]_84[1]
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  u_ctrl/mat_b[14][1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    u_calc/matrix_b_data[113]
    SLICE_X29Y66         FDCE                                         r  u_calc/mat_b_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2496, routed)        0.824     1.975    u_calc/clk_IBUF_BUFG
    SLICE_X29Y66         FDCE                                         r  u_calc/mat_b_reg[14][1]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X29Y66         FDCE (Hold_fdce_C_D)         0.092     1.817    u_calc/mat_b_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y69   u_calc/mat_b_reg[14][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y69   u_calc/mat_b_reg[14][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y71   u_calc/mat_b_reg[14][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y69   u_calc/mat_b_reg[14][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   u_calc/mat_b_reg[14][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y70   u_calc/mat_b_reg[14][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y69   u_calc/mat_b_reg[15][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y66   u_calc/mat_b_reg[15][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66   u_calc/mat_b_reg[15][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   u_calc/mat_b_reg[14][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   u_calc/mat_b_reg[14][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y69   u_calc/mat_b_reg[14][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y70   u_calc/mat_b_reg[14][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   u_calc/mat_b_reg[15][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y68   u_calc/mat_b_reg[15][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y70   u_calc/mat_b_reg[15][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   u_calc/mat_b_reg[15][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y68   u_calc/mat_b_reg[15][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y81   u_calc/mat_b_reg[16][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74   u_calc/mat_b_reg[16][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y98   u_calc/res_mat_reg[0][8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y98   u_calc/res_mat_reg[0][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y94   u_calc/res_mat_reg[10][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y94   u_calc/res_mat_reg[10][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95   u_calc/res_mat_reg[3][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y96   u_calc/res_mat_reg[3][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96   u_calc/res_mat_reg[3][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y96   u_calc/res_mat_reg[3][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y96   u_calc/res_mat_reg[3][14]/C



