*** assembling `regset.s'...
regset.s: warning: label `init' not used
*** regset.s: no error
*** assemblage completed
*** initialize simulator ...
*** loading assembled code...
*** start simulation...
[0x00000000] 0x3c011000 lui     $at, 0x1000
[0x00000004] 0x343c8000 ori     $gp, $at, 0x8000
[0x00000008] 0x3c017fff lui     $at, 0x7fff
[0x0000000c] 0x343dfffc ori     $sp, $at, 0xfffc
[0x00000010] 0x00000000 sll     $zero, $zero, 0
[0x00000014] 0x0c000400 jal     0x1000
[0x00000018] 0x00000000 sll     $zero, $zero, 0
[0x00001000] 0x20010001 addi    $at, $zero, 0x1
[0x00001004] 0x00211020 add     $v0, $at, $at
[0x00001008] 0x20430001 addi    $v1, $v0, 0x1
[0x0000100c] 0x00422020 add     $a0, $v0, $v0
[0x00001010] 0x00432820 add     $a1, $v0, $v1
[0x00001014] 0x00033040 sll     $a2, $v1, 1
[0x00001018] 0x00643820 add     $a3, $v1, $a0
[0x0000101c] 0x00044040 sll     $t0, $a0, 1
[0x00001020] 0x00c34820 add     $t1, $a2, $v1
[0x00001024] 0x000250c0 sll     $t2, $v0, 3
[0x00001028] 0x214b0001 addi    $t3, $t2, 0x1
[0x0000102c] 0x01426020 add     $t4, $t2, $v0
[0x00001030] 0x01436820 add     $t5, $t2, $v1
[0x00001034] 0x01447020 add     $t6, $t2, $a0
[0x00001038] 0x214f0005 addi    $t7, $t2, 0x5
[0x0000103c] 0x21500006 addi    $s0, $t2, 0x6
[0x00001040] 0x21510007 addi    $s1, $t2, 0x7
[0x00001044] 0x35520008 ori     $s2, $t2, 0x8
[0x00001048] 0x01499825 or      $s3, $t2, $t1
[0x0000104c] 0x014aa020 add     $s4, $t2, $t2
[0x00001050] 0x22950001 addi    $s5, $s4, 0x1
[0x00001054] 0x36960002 ori     $s6, $s4, 0x2
[0x00001058] 0x0283b825 or      $s7, $s4, $v1
[0x0000105c] 0x22980004 addi    $t8, $s4, 0x4
[0x00001060] 0x0285c820 add     $t9, $s4, $a1
[0x00001064] 0x002dd004 sllv    $k0, $t5, $at
[0x00001068] 0x229b0007 addi    $k1, $s4, 0x7
[0x0000106c] 0x237c0001 addi    $gp, $k1, 0x1
[0x00001070] 0x201d0029 addi    $sp, $zero, 0x29
[0x00001074] 0x201e0030 addi    $fp, $zero, 0x30
[0x00001078] 0x03e00008 jr      $ra
[0x0000107c] 0x00000000 sll     $zero, $zero, 0
[0x0000001c] 0x34020063 ori     $v0, $zero, 0x63
[0x00000020] 0x0000000c syscall 

Stop at 0xfffffffc
41 instructions executed
***     elapsed time:     0.010216 (sec)
*** simulation speed:     0.004013 (MIPS)
PC           = 0xfffffffc (4294967292)
Hi           = 0x00000000 (0)
Lo           = 0x00000000 (0) (HiLo: 0x0000000000000000 (0))
                       General Purpose Registers
 zero(0)  at(1)    v0(2)    v1(3)    a0(4)    a1(5)    a2(6)    a3(7)   
00000000 00000001 00000063 00000003 00000004 00000005 00000006 00000007 
 t0(8)    t1(9)    t2(10)   t3(11)   t4(12)   t5(13)   t6(14)   t7(15)  
00000008 00000009 00000010 00000011 00000012 00000013 00000014 00000015 
 s0(16)   s1(17)   s2(18)   s3(19)   s4(20)   s5(21)   s6(22)   s7(23)  
00000016 00000017 00000018 00000019 00000020 00000021 00000022 00000023 
 t8(24)   t9(25)   k0(26)   k1(27)   gp(28)   sp(29)   fp(30)   ra(31)  
00000024 00000025 00000026 00000027 00000028 00000029 00000030 0000001c 
*** save memory image to `regset.s.mem'... done.
*** Operation counts ***
         inst.            count                  cycle count
  0:      add:           10 ( 24.4%)              40 ( 24.4%)
  1:     addi:           12 ( 29.3%)              48 ( 29.3%)
  2:     addu:            0 (  0.0%)               0 (  0.0%)
  3:    addiu:            0 (  0.0%)               0 (  0.0%)
  4:      sub:            0 (  0.0%)               0 (  0.0%)
  5:     subu:            0 (  0.0%)               0 (  0.0%)
  6:     mult:            0 (  0.0%)               0 (  0.0%)
  7:    multu:            0 (  0.0%)               0 (  0.0%)
  8:      div:            0 (  0.0%)               0 (  0.0%)
  9:     divu:            0 (  0.0%)               0 (  0.0%)
 10:      and:            0 (  0.0%)               0 (  0.0%)
 11:     andi:            0 (  0.0%)               0 (  0.0%)
 12:       or:            2 (  4.9%)               8 (  4.9%)
 13:      ori:            5 ( 12.2%)              20 ( 12.2%)
 14:      xor:            0 (  0.0%)               0 (  0.0%)
 15:     xori:            0 (  0.0%)               0 (  0.0%)
 16:      nor:            0 (  0.0%)               0 (  0.0%)
 17:      sll:            6 ( 14.6%)              24 ( 14.6%)
 18:      srl:            0 (  0.0%)               0 (  0.0%)
 19:      sra:            0 (  0.0%)               0 (  0.0%)
 20:     sllv:            1 (  2.4%)               4 (  2.4%)
 21:     srlv:            0 (  0.0%)               0 (  0.0%)
 22:     srav:            0 (  0.0%)               0 (  0.0%)
 23:      beq:            0 (  0.0%)               0 (  0.0%)
 24:      bne:            0 (  0.0%)               0 (  0.0%)
 25:      slt:            0 (  0.0%)               0 (  0.0%)
 26:     slti:            0 (  0.0%)               0 (  0.0%)
 27:     sltu:            0 (  0.0%)               0 (  0.0%)
 28:    sltiu:            0 (  0.0%)               0 (  0.0%)
 29:      lui:            2 (  4.9%)               8 (  4.9%)
 30:       lw:            0 (  0.0%)               0 (  0.0%)
 31:       lb:            0 (  0.0%)               0 (  0.0%)
 32:       sw:            0 (  0.0%)               0 (  0.0%)
 33:       sb:            0 (  0.0%)               0 (  0.0%)
 34:     mfhi:            0 (  0.0%)               0 (  0.0%)
 35:     mflo:            0 (  0.0%)               0 (  0.0%)
 36:        j:            0 (  0.0%)               0 (  0.0%)
 37:      jal:            1 (  2.4%)               4 (  2.4%)
 38:       jr:            1 (  2.4%)               4 (  2.4%)
 39:     jalr:            0 (  0.0%)               0 (  0.0%)
 40:  syscall:            1 (  2.4%)               4 (  2.4%)
 41:      ???:            0 (  0.0%)               0 (  0.0%)
--------------------------------------------------------------
        Total:           41 (100.0%)             164 (100.0%)
*** multicycle statistics ***
*** total inst. count:           41
*** total cycle count:          164
***               IPC:   0.250 (inst/cycle)
***               CPI:   4.000 (cycle/inst)
