// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DNN_wlo_218_HH_
#define _DNN_wlo_218_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "L2_wlo_218.h"
#include "normalize_wlo_218.h"
#include "L3_wlo_218.h"
#include "separate_complex_wlo.h"
#include "reconstruct_complex_s.h"
#include "DNN_wlo_218_mac_mc4D.h"
#include "DNN_wlo_218_std_o_V.h"
#include "DNN_wlo_218_mean_c1C.h"
#include "DNN_wlo_218_LS_dac2C.h"
#include "DNN_wlo_218_y_L3_V.h"
#include "DNN_wlo_218_denorc3C.h"

namespace ap_rtl {

struct DNN_wlo_218 : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > LS_stream_TDATA;
    sc_in< sc_logic > LS_stream_TVALID;
    sc_out< sc_logic > LS_stream_TREADY;
    sc_in< sc_lv<1> > LS_stream_TLAST;
    sc_out< sc_lv<64> > DNN_out_TDATA;
    sc_out< sc_logic > DNN_out_TVALID;
    sc_in< sc_logic > DNN_out_TREADY;
    sc_out< sc_lv<1> > DNN_out_TLAST;


    // Module declarations
    DNN_wlo_218(sc_module_name name);
    SC_HAS_PROCESS(DNN_wlo_218);

    ~DNN_wlo_218();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    DNN_wlo_218_std_o_V* std_o_V_U;
    DNN_wlo_218_mean_c1C* mean_o_V_U;
    DNN_wlo_218_LS_dac2C* LS_data_V_U;
    DNN_wlo_218_y_L3_V* y_L3_V_U;
    DNN_wlo_218_denorc3C* denorm_DNN_V_U;
    L2_wlo_218* grp_L2_wlo_218_fu_471;
    normalize_wlo_218* grp_normalize_wlo_218_fu_789;
    L3_wlo_218* grp_L3_wlo_218_fu_798;
    separate_complex_wlo* grp_separate_complex_wlo_fu_961;
    reconstruct_complex_s* grp_reconstruct_complex_s_fu_970;
    DNN_wlo_218_mac_mc4D<1,1,13,21,20,34>* DNN_wlo_218_mac_mc4D_U502;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_data_out;
    sc_signal< sc_logic > LS_stream_V_data_0_vld_in;
    sc_signal< sc_logic > LS_stream_V_data_0_vld_out;
    sc_signal< sc_logic > LS_stream_V_data_0_ack_in;
    sc_signal< sc_logic > LS_stream_V_data_0_ack_out;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_payload_A;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_payload_B;
    sc_signal< sc_logic > LS_stream_V_data_0_sel_rd;
    sc_signal< sc_logic > LS_stream_V_data_0_sel_wr;
    sc_signal< sc_logic > LS_stream_V_data_0_sel;
    sc_signal< sc_logic > LS_stream_V_data_0_load_A;
    sc_signal< sc_logic > LS_stream_V_data_0_load_B;
    sc_signal< sc_lv<2> > LS_stream_V_data_0_state;
    sc_signal< sc_logic > LS_stream_V_data_0_state_cmp_full;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_data_out;
    sc_signal< sc_logic > LS_stream_V_last_V_0_vld_in;
    sc_signal< sc_logic > LS_stream_V_last_V_0_vld_out;
    sc_signal< sc_logic > LS_stream_V_last_V_0_ack_in;
    sc_signal< sc_logic > LS_stream_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_payload_B;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel_rd;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel_wr;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel;
    sc_signal< sc_logic > LS_stream_V_last_V_0_load_A;
    sc_signal< sc_logic > LS_stream_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > LS_stream_V_last_V_0_state;
    sc_signal< sc_logic > LS_stream_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_data_out;
    sc_signal< sc_logic > DNN_out_V_data_1_vld_in;
    sc_signal< sc_logic > DNN_out_V_data_1_vld_out;
    sc_signal< sc_logic > DNN_out_V_data_1_ack_in;
    sc_signal< sc_logic > DNN_out_V_data_1_ack_out;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_payload_A;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_payload_B;
    sc_signal< sc_logic > DNN_out_V_data_1_sel_rd;
    sc_signal< sc_logic > DNN_out_V_data_1_sel_wr;
    sc_signal< sc_logic > DNN_out_V_data_1_sel;
    sc_signal< sc_logic > DNN_out_V_data_1_load_A;
    sc_signal< sc_logic > DNN_out_V_data_1_load_B;
    sc_signal< sc_lv<2> > DNN_out_V_data_1_state;
    sc_signal< sc_logic > DNN_out_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_data_out;
    sc_signal< sc_logic > DNN_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > DNN_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > DNN_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > DNN_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel;
    sc_signal< sc_logic > DNN_out_V_last_V_1_load_A;
    sc_signal< sc_logic > DNN_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > DNN_out_V_last_V_1_state;
    sc_signal< sc_logic > DNN_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<7> > std_o_V_address0;
    sc_signal< sc_logic > std_o_V_ce0;
    sc_signal< sc_lv<13> > std_o_V_q0;
    sc_signal< sc_lv<7> > mean_o_V_address0;
    sc_signal< sc_logic > mean_o_V_ce0;
    sc_signal< sc_lv<7> > mean_o_V_q0;
    sc_signal< sc_lv<7> > i_0_i_reg_460;
    sc_signal< sc_lv<21> > norm_LS_data_0_0_V_reg_1814;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_ap_ready;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_ap_done;
    sc_signal< sc_lv<21> > norm_LS_data_0_1_V_reg_1819;
    sc_signal< sc_lv<21> > norm_LS_data_1_0_V_reg_1824;
    sc_signal< sc_lv<21> > norm_LS_data_1_1_V_reg_1829;
    sc_signal< sc_lv<21> > norm_LS_data_2_0_V_reg_1834;
    sc_signal< sc_lv<21> > norm_LS_data_2_1_V_reg_1839;
    sc_signal< sc_lv<21> > norm_LS_data_3_0_V_reg_1844;
    sc_signal< sc_lv<21> > norm_LS_data_3_1_V_reg_1849;
    sc_signal< sc_lv<21> > norm_LS_data_4_0_V_reg_1854;
    sc_signal< sc_lv<21> > norm_LS_data_4_1_V_reg_1859;
    sc_signal< sc_lv<21> > norm_LS_data_5_0_V_reg_1864;
    sc_signal< sc_lv<21> > norm_LS_data_5_1_V_reg_1869;
    sc_signal< sc_lv<21> > norm_LS_data_6_0_V_reg_1874;
    sc_signal< sc_lv<21> > norm_LS_data_6_1_V_reg_1879;
    sc_signal< sc_lv<21> > norm_LS_data_7_0_V_reg_1884;
    sc_signal< sc_lv<21> > norm_LS_data_7_1_V_reg_1889;
    sc_signal< sc_lv<21> > norm_LS_data_8_0_V_reg_1894;
    sc_signal< sc_lv<21> > norm_LS_data_8_1_V_reg_1899;
    sc_signal< sc_lv<21> > norm_LS_data_9_0_V_reg_1904;
    sc_signal< sc_lv<21> > norm_LS_data_9_1_V_reg_1909;
    sc_signal< sc_lv<21> > norm_LS_data_10_0_s_reg_1914;
    sc_signal< sc_lv<21> > norm_LS_data_10_1_s_reg_1919;
    sc_signal< sc_lv<21> > norm_LS_data_11_0_s_reg_1924;
    sc_signal< sc_lv<21> > norm_LS_data_11_1_s_reg_1929;
    sc_signal< sc_lv<21> > norm_LS_data_12_0_s_reg_1934;
    sc_signal< sc_lv<21> > norm_LS_data_12_1_s_reg_1939;
    sc_signal< sc_lv<21> > norm_LS_data_13_0_s_reg_1944;
    sc_signal< sc_lv<21> > norm_LS_data_13_1_s_reg_1949;
    sc_signal< sc_lv<21> > norm_LS_data_14_0_s_reg_1954;
    sc_signal< sc_lv<21> > norm_LS_data_14_1_s_reg_1959;
    sc_signal< sc_lv<21> > norm_LS_data_15_0_s_reg_1964;
    sc_signal< sc_lv<21> > norm_LS_data_15_1_s_reg_1969;
    sc_signal< sc_lv<21> > norm_LS_data_16_0_s_reg_1974;
    sc_signal< sc_lv<21> > norm_LS_data_16_1_s_reg_1979;
    sc_signal< sc_lv<21> > norm_LS_data_17_0_s_reg_1984;
    sc_signal< sc_lv<21> > norm_LS_data_17_1_s_reg_1989;
    sc_signal< sc_lv<21> > norm_LS_data_18_0_s_reg_1994;
    sc_signal< sc_lv<21> > norm_LS_data_18_1_s_reg_1999;
    sc_signal< sc_lv<21> > norm_LS_data_19_0_s_reg_2004;
    sc_signal< sc_lv<21> > norm_LS_data_19_1_s_reg_2009;
    sc_signal< sc_lv<21> > norm_LS_data_20_0_s_reg_2014;
    sc_signal< sc_lv<21> > norm_LS_data_20_1_s_reg_2019;
    sc_signal< sc_lv<21> > norm_LS_data_21_0_s_reg_2024;
    sc_signal< sc_lv<21> > norm_LS_data_21_1_s_reg_2029;
    sc_signal< sc_lv<21> > norm_LS_data_22_0_s_reg_2034;
    sc_signal< sc_lv<21> > norm_LS_data_22_1_s_reg_2039;
    sc_signal< sc_lv<21> > norm_LS_data_23_0_s_reg_2044;
    sc_signal< sc_lv<21> > norm_LS_data_23_1_s_reg_2049;
    sc_signal< sc_lv<21> > norm_LS_data_24_0_s_reg_2054;
    sc_signal< sc_lv<21> > norm_LS_data_24_1_s_reg_2059;
    sc_signal< sc_lv<21> > norm_LS_data_25_0_s_reg_2064;
    sc_signal< sc_lv<21> > norm_LS_data_25_1_s_reg_2069;
    sc_signal< sc_lv<21> > norm_LS_data_26_0_s_reg_2074;
    sc_signal< sc_lv<21> > norm_LS_data_26_1_s_reg_2079;
    sc_signal< sc_lv<21> > norm_LS_data_27_0_s_reg_2084;
    sc_signal< sc_lv<21> > norm_LS_data_27_1_s_reg_2089;
    sc_signal< sc_lv<21> > norm_LS_data_28_0_s_reg_2094;
    sc_signal< sc_lv<21> > norm_LS_data_28_1_s_reg_2099;
    sc_signal< sc_lv<21> > norm_LS_data_29_0_s_reg_2104;
    sc_signal< sc_lv<21> > norm_LS_data_29_1_s_reg_2109;
    sc_signal< sc_lv<21> > norm_LS_data_30_0_s_reg_2114;
    sc_signal< sc_lv<21> > norm_LS_data_30_1_s_reg_2119;
    sc_signal< sc_lv<21> > norm_LS_data_31_0_s_reg_2124;
    sc_signal< sc_lv<21> > norm_LS_data_31_1_s_reg_2129;
    sc_signal< sc_lv<21> > norm_LS_data_32_0_s_reg_2134;
    sc_signal< sc_lv<21> > norm_LS_data_32_1_s_reg_2139;
    sc_signal< sc_lv<21> > norm_LS_data_33_0_s_reg_2144;
    sc_signal< sc_lv<21> > norm_LS_data_33_1_s_reg_2149;
    sc_signal< sc_lv<21> > norm_LS_data_34_0_s_reg_2154;
    sc_signal< sc_lv<21> > norm_LS_data_34_1_s_reg_2159;
    sc_signal< sc_lv<21> > norm_LS_data_35_0_s_reg_2164;
    sc_signal< sc_lv<21> > norm_LS_data_35_1_s_reg_2169;
    sc_signal< sc_lv<21> > norm_LS_data_36_0_s_reg_2174;
    sc_signal< sc_lv<21> > norm_LS_data_36_1_s_reg_2179;
    sc_signal< sc_lv<21> > norm_LS_data_37_0_s_reg_2184;
    sc_signal< sc_lv<21> > norm_LS_data_37_1_s_reg_2189;
    sc_signal< sc_lv<21> > norm_LS_data_38_0_s_reg_2194;
    sc_signal< sc_lv<21> > norm_LS_data_38_1_s_reg_2199;
    sc_signal< sc_lv<21> > norm_LS_data_39_0_s_reg_2204;
    sc_signal< sc_lv<21> > norm_LS_data_39_1_s_reg_2209;
    sc_signal< sc_lv<21> > norm_LS_data_40_0_s_reg_2214;
    sc_signal< sc_lv<21> > norm_LS_data_40_1_s_reg_2219;
    sc_signal< sc_lv<21> > norm_LS_data_41_0_s_reg_2224;
    sc_signal< sc_lv<21> > norm_LS_data_41_1_s_reg_2229;
    sc_signal< sc_lv<21> > norm_LS_data_42_0_s_reg_2234;
    sc_signal< sc_lv<21> > norm_LS_data_42_1_s_reg_2239;
    sc_signal< sc_lv<21> > norm_LS_data_43_0_s_reg_2244;
    sc_signal< sc_lv<21> > norm_LS_data_43_1_s_reg_2249;
    sc_signal< sc_lv<21> > norm_LS_data_44_0_s_reg_2254;
    sc_signal< sc_lv<21> > norm_LS_data_44_1_s_reg_2259;
    sc_signal< sc_lv<21> > norm_LS_data_45_0_s_reg_2264;
    sc_signal< sc_lv<21> > norm_LS_data_45_1_s_reg_2269;
    sc_signal< sc_lv<21> > norm_LS_data_46_0_s_reg_2274;
    sc_signal< sc_lv<21> > norm_LS_data_46_1_s_reg_2279;
    sc_signal< sc_lv<21> > norm_LS_data_47_0_s_reg_2284;
    sc_signal< sc_lv<21> > norm_LS_data_47_1_s_reg_2289;
    sc_signal< sc_lv<21> > norm_LS_data_48_0_s_reg_2294;
    sc_signal< sc_lv<21> > norm_LS_data_48_1_s_reg_2299;
    sc_signal< sc_lv<21> > norm_LS_data_49_0_s_reg_2304;
    sc_signal< sc_lv<21> > norm_LS_data_49_1_s_reg_2309;
    sc_signal< sc_lv<21> > norm_LS_data_50_0_s_reg_2314;
    sc_signal< sc_lv<21> > norm_LS_data_50_1_s_reg_2319;
    sc_signal< sc_lv<21> > norm_LS_data_51_0_s_reg_2324;
    sc_signal< sc_lv<21> > norm_LS_data_51_1_s_reg_2329;
    sc_signal< sc_lv<21> > y_L2_0_0_V_reg_2334;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_L2_wlo_218_fu_471_ap_ready;
    sc_signal< sc_logic > grp_L2_wlo_218_fu_471_ap_done;
    sc_signal< sc_lv<21> > y_L2_0_1_V_reg_2339;
    sc_signal< sc_lv<21> > y_L2_1_0_V_reg_2344;
    sc_signal< sc_lv<21> > y_L2_1_1_V_reg_2349;
    sc_signal< sc_lv<21> > y_L2_2_0_V_reg_2354;
    sc_signal< sc_lv<21> > y_L2_2_1_V_reg_2359;
    sc_signal< sc_lv<21> > y_L2_3_0_V_reg_2364;
    sc_signal< sc_lv<21> > y_L2_3_1_V_reg_2369;
    sc_signal< sc_lv<21> > y_L2_4_0_V_reg_2374;
    sc_signal< sc_lv<21> > y_L2_4_1_V_reg_2379;
    sc_signal< sc_lv<21> > y_L2_5_0_V_reg_2384;
    sc_signal< sc_lv<21> > y_L2_5_1_V_reg_2389;
    sc_signal< sc_lv<21> > y_L2_6_0_V_reg_2394;
    sc_signal< sc_lv<21> > y_L2_6_1_V_reg_2399;
    sc_signal< sc_lv<21> > y_L2_7_0_V_reg_2404;
    sc_signal< sc_lv<21> > y_L2_7_1_V_reg_2409;
    sc_signal< sc_lv<21> > y_L2_8_0_V_reg_2414;
    sc_signal< sc_lv<21> > y_L2_8_1_V_reg_2419;
    sc_signal< sc_lv<21> > y_L2_9_0_V_reg_2424;
    sc_signal< sc_lv<21> > y_L2_9_1_V_reg_2429;
    sc_signal< sc_lv<21> > y_L2_10_0_V_reg_2434;
    sc_signal< sc_lv<21> > y_L2_10_1_V_reg_2439;
    sc_signal< sc_lv<21> > y_L2_11_0_V_reg_2444;
    sc_signal< sc_lv<21> > y_L2_11_1_V_reg_2449;
    sc_signal< sc_lv<21> > y_L2_12_0_V_reg_2454;
    sc_signal< sc_lv<21> > y_L2_12_1_V_reg_2459;
    sc_signal< sc_lv<21> > y_L2_13_0_V_reg_2464;
    sc_signal< sc_lv<21> > y_L2_13_1_V_reg_2469;
    sc_signal< sc_lv<21> > y_L2_14_0_V_reg_2474;
    sc_signal< sc_lv<21> > y_L2_14_1_V_reg_2479;
    sc_signal< sc_lv<21> > y_L2_15_0_V_reg_2484;
    sc_signal< sc_lv<21> > y_L2_15_1_V_reg_2489;
    sc_signal< sc_lv<21> > y_L2_16_0_V_reg_2494;
    sc_signal< sc_lv<21> > y_L2_16_1_V_reg_2499;
    sc_signal< sc_lv<21> > y_L2_17_0_V_reg_2504;
    sc_signal< sc_lv<21> > y_L2_17_1_V_reg_2509;
    sc_signal< sc_lv<21> > y_L2_18_0_V_reg_2514;
    sc_signal< sc_lv<21> > y_L2_18_1_V_reg_2519;
    sc_signal< sc_lv<21> > y_L2_19_0_V_reg_2524;
    sc_signal< sc_lv<21> > y_L2_19_1_V_reg_2529;
    sc_signal< sc_lv<21> > y_L2_20_0_V_reg_2534;
    sc_signal< sc_lv<21> > y_L2_20_1_V_reg_2539;
    sc_signal< sc_lv<21> > y_L2_21_0_V_reg_2544;
    sc_signal< sc_lv<21> > y_L2_21_1_V_reg_2549;
    sc_signal< sc_lv<21> > y_L2_22_0_V_reg_2554;
    sc_signal< sc_lv<21> > y_L2_22_1_V_reg_2559;
    sc_signal< sc_lv<21> > y_L2_23_0_V_reg_2564;
    sc_signal< sc_lv<21> > y_L2_23_1_V_reg_2569;
    sc_signal< sc_lv<21> > y_L2_24_0_V_reg_2574;
    sc_signal< sc_lv<21> > y_L2_24_1_V_reg_2579;
    sc_signal< sc_lv<21> > y_L2_25_0_V_reg_2584;
    sc_signal< sc_lv<21> > y_L2_25_1_V_reg_2589;
    sc_signal< sc_lv<1> > icmp_ln779_fu_1759_p2;
    sc_signal< sc_lv<1> > icmp_ln779_reg_2594;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln779_reg_2594_pp0_iter1_reg;
    sc_signal< sc_lv<7> > i_fu_1765_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln781_fu_1771_p1;
    sc_signal< sc_lv<64> > zext_ln781_reg_2603;
    sc_signal< sc_lv<64> > zext_ln781_reg_2603_pp0_iter1_reg;
    sc_signal< sc_lv<21> > y_L3_V_q0;
    sc_signal< sc_lv<21> > y_L3_V_load_reg_2623;
    sc_signal< sc_lv<13> > std_o_V_load_reg_2628;
    sc_signal< sc_lv<7> > p_Val2_12_reg_2633;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_ap_ready;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<7> > LS_data_V_address0;
    sc_signal< sc_logic > LS_data_V_ce0;
    sc_signal< sc_logic > LS_data_V_we0;
    sc_signal< sc_lv<21> > LS_data_V_q0;
    sc_signal< sc_logic > LS_data_V_ce1;
    sc_signal< sc_logic > LS_data_V_we1;
    sc_signal< sc_lv<7> > y_L3_V_address0;
    sc_signal< sc_logic > y_L3_V_ce0;
    sc_signal< sc_logic > y_L3_V_we0;
    sc_signal< sc_lv<7> > denorm_DNN_V_address0;
    sc_signal< sc_logic > denorm_DNN_V_ce0;
    sc_signal< sc_logic > denorm_DNN_V_we0;
    sc_signal< sc_lv<21> > denorm_DNN_V_d0;
    sc_signal< sc_lv<21> > denorm_DNN_V_q0;
    sc_signal< sc_logic > denorm_DNN_V_ce1;
    sc_signal< sc_lv<21> > denorm_DNN_V_q1;
    sc_signal< sc_logic > grp_L2_wlo_218_fu_471_ap_start;
    sc_signal< sc_logic > grp_L2_wlo_218_fu_471_ap_idle;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_0;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_1;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_2;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_3;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_4;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_5;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_6;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_7;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_8;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_9;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_10;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_11;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_12;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_13;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_14;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_15;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_16;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_17;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_18;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_19;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_20;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_21;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_22;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_23;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_24;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_25;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_26;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_27;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_28;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_29;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_30;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_31;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_32;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_33;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_34;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_35;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_36;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_37;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_38;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_39;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_40;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_41;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_42;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_43;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_44;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_45;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_46;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_47;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_48;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_49;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_50;
    sc_signal< sc_lv<21> > grp_L2_wlo_218_fu_471_ap_return_51;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_ap_start;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_ap_idle;
    sc_signal< sc_lv<7> > grp_normalize_wlo_218_fu_789_LS_data_V_address0;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_LS_data_V_ce0;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_0;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_1;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_2;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_3;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_4;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_5;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_6;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_7;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_8;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_9;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_10;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_11;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_12;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_13;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_14;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_15;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_16;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_17;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_18;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_19;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_20;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_21;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_22;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_23;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_24;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_25;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_26;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_27;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_28;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_29;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_30;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_31;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_32;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_33;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_34;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_35;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_36;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_37;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_38;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_39;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_40;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_41;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_42;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_43;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_44;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_45;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_46;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_47;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_48;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_49;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_50;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_51;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_52;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_53;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_54;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_55;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_56;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_57;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_58;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_59;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_60;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_61;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_62;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_63;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_64;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_65;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_66;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_67;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_68;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_69;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_70;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_71;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_72;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_73;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_74;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_75;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_76;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_77;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_78;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_79;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_80;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_81;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_82;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_83;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_84;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_85;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_86;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_87;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_88;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_89;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_90;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_91;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_92;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_93;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_94;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_95;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_96;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_97;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_98;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_99;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_100;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_101;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_102;
    sc_signal< sc_lv<21> > grp_normalize_wlo_218_fu_789_ap_return_103;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_ap_start;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_ap_idle;
    sc_signal< sc_lv<7> > grp_L3_wlo_218_fu_798_y_L3_V_address0;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_y_L3_V_ce0;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_y_L3_V_we0;
    sc_signal< sc_lv<21> > grp_L3_wlo_218_fu_798_y_L3_V_d0;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_ap_start;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_ap_done;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_ap_idle;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_ap_ready;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_LS_stream_TVALID;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_LS_stream_TREADY;
    sc_signal< sc_lv<7> > grp_separate_complex_wlo_fu_961_sep_V_address0;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_sep_V_ce0;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_sep_V_we0;
    sc_signal< sc_lv<21> > grp_separate_complex_wlo_fu_961_sep_V_d0;
    sc_signal< sc_lv<7> > grp_separate_complex_wlo_fu_961_sep_V_address1;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_sep_V_ce1;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_sep_V_we1;
    sc_signal< sc_lv<21> > grp_separate_complex_wlo_fu_961_sep_V_d1;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_ap_start;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_ap_done;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_ap_idle;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_ap_ready;
    sc_signal< sc_lv<7> > grp_reconstruct_complex_s_fu_970_y_L3_V_address0;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_y_L3_V_ce0;
    sc_signal< sc_lv<7> > grp_reconstruct_complex_s_fu_970_y_L3_V_address1;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_y_L3_V_ce1;
    sc_signal< sc_lv<64> > grp_reconstruct_complex_s_fu_970_DNN_out_TDATA;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_DNN_out_TVALID;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_DNN_out_TREADY;
    sc_signal< sc_lv<1> > grp_reconstruct_complex_s_fu_970_DNN_out_TLAST;
    sc_signal< sc_logic > grp_L2_wlo_218_fu_471_ap_start_reg;
    sc_signal< sc_logic > grp_normalize_wlo_218_fu_789_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_L3_wlo_218_fu_798_ap_start_reg;
    sc_signal< sc_logic > grp_separate_complex_wlo_fu_961_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_970_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<20> > rhs_V_fu_1784_p3;
    sc_signal< sc_lv<34> > grp_fu_1805_p3;
    sc_signal< sc_lv<13> > grp_fu_1805_p0;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state13;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<34> > grp_fu_1805_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<11> ap_ST_fsm_state12;
    static const sc_lv<11> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_DNN_out_TDATA();
    void thread_DNN_out_TLAST();
    void thread_DNN_out_TVALID();
    void thread_DNN_out_V_data_1_ack_in();
    void thread_DNN_out_V_data_1_ack_out();
    void thread_DNN_out_V_data_1_data_out();
    void thread_DNN_out_V_data_1_load_A();
    void thread_DNN_out_V_data_1_load_B();
    void thread_DNN_out_V_data_1_sel();
    void thread_DNN_out_V_data_1_state_cmp_full();
    void thread_DNN_out_V_data_1_vld_in();
    void thread_DNN_out_V_data_1_vld_out();
    void thread_DNN_out_V_last_V_1_ack_in();
    void thread_DNN_out_V_last_V_1_ack_out();
    void thread_DNN_out_V_last_V_1_data_out();
    void thread_DNN_out_V_last_V_1_load_A();
    void thread_DNN_out_V_last_V_1_load_B();
    void thread_DNN_out_V_last_V_1_sel();
    void thread_DNN_out_V_last_V_1_state_cmp_full();
    void thread_DNN_out_V_last_V_1_vld_in();
    void thread_DNN_out_V_last_V_1_vld_out();
    void thread_LS_data_V_address0();
    void thread_LS_data_V_ce0();
    void thread_LS_data_V_ce1();
    void thread_LS_data_V_we0();
    void thread_LS_data_V_we1();
    void thread_LS_stream_TREADY();
    void thread_LS_stream_V_data_0_ack_in();
    void thread_LS_stream_V_data_0_ack_out();
    void thread_LS_stream_V_data_0_data_out();
    void thread_LS_stream_V_data_0_load_A();
    void thread_LS_stream_V_data_0_load_B();
    void thread_LS_stream_V_data_0_sel();
    void thread_LS_stream_V_data_0_state_cmp_full();
    void thread_LS_stream_V_data_0_vld_in();
    void thread_LS_stream_V_data_0_vld_out();
    void thread_LS_stream_V_last_V_0_ack_in();
    void thread_LS_stream_V_last_V_0_ack_out();
    void thread_LS_stream_V_last_V_0_data_out();
    void thread_LS_stream_V_last_V_0_load_A();
    void thread_LS_stream_V_last_V_0_load_B();
    void thread_LS_stream_V_last_V_0_sel();
    void thread_LS_stream_V_last_V_0_state_cmp_full();
    void thread_LS_stream_V_last_V_0_vld_in();
    void thread_LS_stream_V_last_V_0_vld_out();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state13();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_denorm_DNN_V_address0();
    void thread_denorm_DNN_V_ce0();
    void thread_denorm_DNN_V_ce1();
    void thread_denorm_DNN_V_d0();
    void thread_denorm_DNN_V_we0();
    void thread_grp_L2_wlo_218_fu_471_ap_start();
    void thread_grp_L3_wlo_218_fu_798_ap_start();
    void thread_grp_fu_1805_p0();
    void thread_grp_fu_1805_p00();
    void thread_grp_normalize_wlo_218_fu_789_ap_start();
    void thread_grp_reconstruct_complex_s_fu_970_DNN_out_TREADY();
    void thread_grp_reconstruct_complex_s_fu_970_ap_start();
    void thread_grp_separate_complex_wlo_fu_961_LS_stream_TVALID();
    void thread_grp_separate_complex_wlo_fu_961_ap_start();
    void thread_i_fu_1765_p2();
    void thread_icmp_ln779_fu_1759_p2();
    void thread_mean_o_V_address0();
    void thread_mean_o_V_ce0();
    void thread_rhs_V_fu_1784_p3();
    void thread_std_o_V_address0();
    void thread_std_o_V_ce0();
    void thread_y_L3_V_address0();
    void thread_y_L3_V_ce0();
    void thread_y_L3_V_we0();
    void thread_zext_ln781_fu_1771_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
