-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:35:03 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
A9LHav/H2u3/9jyChA0QP7OVo/o3ZsYCm9gg0zw9wpQh3LFnoBn/Ikcb4Kt/Pfuu2PiJRgtyTW1e
vmjiirGEkeAsNZBuNJ4rhCrvb1dowbhrhSScBLKALV7vHxHPrk9wjqjuj7z+GrKJQFSxxe7XnF+C
2otPwT1FlQLcbJJFzJ2vzkwfMgveWMbezPwq2UEhaIae1jx1s+yN54SFhGMIR8GwLCskfHvP2lSj
O71oGnAj3X4rn12mXvcKwAwtVEmNzTeExrG0e84QtnBA255cyhSGcrwbvW6BY581FwLoiAcgTHRb
jju1pixfQv8xtuhHe77MoM3gShGWwG4F6ba1QMbVuBk34pYj5H5BiGdJk0H63hS+mBpk1Tx44nsF
zN1eKfny8GoZfDsTdZBnDAP0gsQ+GoqfwJMM9L3SsDqG10tOv0XmWtZ3tuoxhqUpxNuVwpQd9i3c
Q9NkVWb7wsjvNsMiGk9wHJ6I4vrPFUlU4/RHHp1FjkVqMxm7Nr1lZV3SMFwFCZgeMSBtPpDI+tHU
qMq6kHXPv+dapjYOw3h7eC37UXDekX5VXBNaPb0Y/vWgD0zgtowVJcckY8JhNy05dsL/+5e9YmDX
UkBUDbsyb6Mc4RZbpMc6hQcH8eO4QYy43++iaCmMcmoQ1HZrTk+VfiBQUYjqpLDru5f/58ZUlVQ/
skD4eIc9Lsfdx5G2E8kLCfUlY7m4F+ZMHTD97oLx7/oTCwkL5u5QgPaWv0003Qr5GKysDYwnPmBo
J4sFSIlnTolXCTdp85JeAqTAS+0vzvCZ+kB/QcMI5AJEujcIKqf3njNg2DDl09ex9izLFXliGKXX
rNTpxfWjru1MWaI/KwGzb1RNNGDMZT0zdXi0wFOTZ89miUOVuYuhzFx4jDesBSRaeFDrDUc5QlhD
tgiN3ZO32XrsxT8D4QNHBb+L4wKFLTx1jwJxgSgnnzmBx1Be68wpPTG/WqfsFJvXFK+SZbpTRI2D
7pizTmh0h7PoDVKdkU4rMRRVcxgHOjHW7+7uNXn8PLaXPYe1UF+LqgL+/LFEDteP84hpZqanUMhw
rEOoCc2bMcQa21LaH8uV+4oVKfHuEGv8mu0H4W1hWwiaKvx7iY1dakLfngfFSiWPwMou7oSnpdDy
sDLm56WH6It4LQZFvECFfwgfliz3RXl7Jc77DAKRk+EFPaguJG8WexuKLrZH3ERa/LqicVCIieAr
gj6BCEMoRmWgQOY1ACA0ZHfvufVg9DKIxvt3a0PVS8L5fp+2K3FBkVwpAMLJ+qwHepkHArhE50gQ
+SBhywzjitiXSmdByjHjtcW8zULBFxi5xb0OxSpWBgCMvuU3+hOFAZjSD2fxeSo2sxRRYUBGPm9/
3N6zHzTbB9rMS40oZ/nvFqjb9JxSNR7TwGjfItPzwPLTKvZcuNWsrZotoEDOub+FSta0zxSiBxoF
ojnHazbzVEDlA2R4hIMeWnb6GXbumqCY56hN8SqLpnf92/IgcDC5FfP9JRFCnNuNnqMyAFY0IUCe
R/SPeS7p6MocQEn8Bb8P2hXRy/Dbdw22qd7qMAOdeuHGR8Xz9ddehtEZ8BOBjbu2/gkrw3vcO+3S
vt90
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_0_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_0_0 : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_0_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_0_0;

architecture STRUCTURE of design_1_dlconstant_gpio_0_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_0_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
