#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct  3 09:34:36 2024
# Process ID: 9040
# Current directory: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24520 C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\GPIO_Interrupt\GPIO_Interrupt.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1121 213} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells xlconcat_0]
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
set_property location {3 859 184} [get_bd_cells xlconcat_0]
set_property location {3.5 1375 189} [get_bd_cells xlconcat_0]
set_property location {3 957 176} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
startgroup
make_bd_pins_external  [get_bd_pins xlconcat_0/In0]
endgroup
undo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets axi_gpio_0_ip2intc_irpt] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports btns_4bits]
startgroup
make_bd_pins_external  [get_bd_cells xlconcat_0]
make_bd_intf_pins_external  [get_bd_cells xlconcat_0]
endgroup
undo
undo
undo
undo
undo
set_property location {3 1002 166} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
set_property location {1314 45} [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
startgroup
set_property CONFIG.C_INTERRUPT_PRESENT {0} [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
delete_bd_objs [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports btns_4bits_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
file mkdir C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.srcs/constrs_1
file mkdir C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.srcs/constrs_1/new
close [ open C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/GPIO_Interrupt.srcs/constrs_1/new/constraints.xdc
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
startgroup
set_property -dict [list \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} \
] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
startgroup
set_property CONFIG.NUM_PORTS {1} [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
startgroup
endgroup
startgroup
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/design_1_wrapper_test_of_individual_intr.xsa
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets axi_gpio_0_ip2intc_irpt] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_intc_0_irq] [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_intf_ports btns_4bits]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 947 112} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
set_property location {3 982 111} [get_bd_cells xlconcat_0]
set_property location {4 1220 109} [get_bd_cells axi_intc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_gpio_0/gpio_io_i]
delete_bd_objs [get_bd_nets Net]
set_property CONFIG.C_INTERRUPT_PRESENT {1} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
set_property location {3 933 209} [get_bd_cells axi_gpio_2]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins axi_gpio_2/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
set_property location {3 926 341} [get_bd_cells axi_gpio_3]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.C_IS_DUAL {0} \
] [get_bd_cells axi_gpio_3]
connect_bd_net [get_bd_pins axi_gpio_3/ip2intc_irpt] [get_bd_pins xlconcat_0/In2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
set_property location {3 940 480} [get_bd_cells axi_gpio_4]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
] [get_bd_cells axi_gpio_4]
connect_bd_net [get_bd_pins axi_gpio_4/ip2intc_irpt] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_2/gpio_io_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_3/gpio_io_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_4/gpio_io_i]
endgroup
set_property name btn_0 [get_bd_ports gpio_io_i_1]
set_property name btn_1 [get_bd_ports gpio_io_i_0]
set_property name btn_2 [get_bd_ports gpio_io_i_2]
set_property name btn_3 [get_bd_ports gpio_io_i_3]
set_property location {-89 339} [get_bd_ports btn_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_gpio_0_2_synth_1
reset_run design_1_axi_gpio_4_0_synth_1
reset_run design_1_axi_gpio_3_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_gpio_2_0_synth_1
reset_run design_1_axi_intc_0_1_synth_1
startgroup
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_2]
endgroup
startgroup
endgroup
startgroup
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_3]
endgroup
startgroup
set_property CONFIG.C_GPIO_WIDTH {1} [get_bd_cells axi_gpio_4]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets gpio_io_i_0_1] [get_bd_ports btn_1]
delete_bd_objs [get_bd_nets gpio_io_i_2_1] [get_bd_ports btn_2]
delete_bd_objs [get_bd_nets gpio_io_i_1_1] [get_bd_ports btn_0]
delete_bd_objs [get_bd_nets gpio_io_i_3_1] [get_bd_ports btn_3]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_i]
endgroup
set_property name btn_0 [get_bd_ports gpio_io_i_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_2/gpio_io_i]
endgroup
set_property name btn_1 [get_bd_ports gpio_io_i_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_3/gpio_io_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_4/gpio_io_i]
endgroup
set_property name btn_2 [get_bd_ports gpio_io_i_0]
set_property name btn_3 [get_bd_ports gpio_io_i_1]
save_bd_design
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_bd_port -dir I btn_0_1
set_property location {-50 905} [get_bd_ports btn_0_1]
delete_bd_objs [get_bd_ports btn_0_1]
create_bd_port -dir I -type intr btn_0_1234
set_property location {-9 919} [get_bd_ports btn_0_1234]
delete_bd_objs [get_bd_nets gpio_io_i_0_1] [get_bd_ports btn_0]
delete_bd_objs [get_bd_nets gpio_io_i_0_2] [get_bd_ports btn_1]
delete_bd_objs [get_bd_nets gpio_io_i_0_3] [get_bd_ports btn_2]
delete_bd_objs [get_bd_nets gpio_io_i_1_1] [get_bd_ports btn_3]
delete_bd_objs [get_bd_ports btn_0_1234]
create_bd_port -dir I -type intr btn_0
startgroup
connect_bd_net [get_bd_ports btn_0] [get_bd_pins axi_gpio_0/gpio_io_i]
endgroup
create_bd_port -dir I -type intr btn_1
set_property location {-27 18} [get_bd_ports btn_1]
connect_bd_net [get_bd_ports btn_1] [get_bd_pins axi_gpio_2/gpio_io_i]
create_bd_port -dir I -type intr btn_2
startgroup
connect_bd_net [get_bd_ports btn_2] [get_bd_pins axi_gpio_3/gpio_io_i]
endgroup
create_bd_port -dir I -type intr btn_3
startgroup
connect_bd_net [get_bd_ports btn_3] [get_bd_pins axi_gpio_4/gpio_io_i]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/design_1_wrapper_With_interrupt_inputs.xsa
regenerate_bd_layout
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/design_1_wrapper_intr_multiple_btns.xsa
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
startgroup
set_property -dict [list \
  CONFIG.C_GPIO_WIDTH {1} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/GPIO_Interrupt/design_1_wrapper_new_corrected_axi.xsa
