********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:56:38
COMMAND: -cd verilog/src/unisims SIM_CONFIGE3.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l SIM_CONFIGE3.v.log

[ERR:UH0701] SIM_CONFIGE3.v:1079: Unsupported statement "<n<> u<17526> t<Tf_port_declaration> p<17527> c<17522> l<1079>>        input ib_d;
".

[ERR:UH0701] SIM_CONFIGE3.v:2170: Unsupported statement "<n<> u<35817> t<Tf_port_declaration> p<35818> c<35813> l<2170>>     output stup_bflag;
".

[ERR:UH0701] SIM_CONFIGE3.v:2171: Unsupported statement "<n<> u<35823> t<Tf_port_declaration> p<35824> c<35819> l<2171>>     output stup_eflag;
".

[ERR:UH0701] SIM_CONFIGE3.v:2172: Unsupported statement "<n<> u<35839> t<Tf_port_declaration> p<35840> c<35825> l<2172>>     output [2:0] cst_o;
".

[ERR:UH0701] SIM_CONFIGE3.v:2173: Unsupported statement "<n<> u<35855> t<Tf_port_declaration> p<35856> c<35841> l<2173>>     input [2:0] cst_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2174: Unsupported statement "<n<> u<35871> t<Tf_port_declaration> p<35872> c<35857> l<2174>>     input [2:0] nst_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2175: Unsupported statement "<n<> u<35887> t<Tf_port_declaration> p<35888> c<35873> l<2175>>     input [2:0] lock_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2210: Unsupported statement "<n<> u<36339> t<Tf_port_declaration> p<36340> c<36325> l<2210>>     output [2:0] nx_st;
".

[ERR:UH0701] SIM_CONFIGE3.v:2211: Unsupported statement "<n<> u<36355> t<Tf_port_declaration> p<36356> c<36341> l<2211>>     input [2:0] cur_st;
".

[ERR:UH0701] SIM_CONFIGE3.v:2212: Unsupported statement "<n<> u<36371> t<Tf_port_declaration> p<36372> c<36357> l<2212>>     input [1:0] stup_pulse;
".

[ERR:UH0701] SIM_CONFIGE3.v:2213: Unsupported statement "<n<> u<36387> t<Tf_port_declaration> p<36388> c<36373> l<2213>>     input [2:0] done_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2451: Unsupported statement "<n<> u<46668> t<Tf_port_declaration> p<46669> c<46654> l<2451>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2452: Unsupported statement "<n<> u<46676> t<Tf_port_declaration> p<46677> c<46670> l<2452>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE3.v:2467: Unsupported statement "<n<> u<46941> t<Tf_port_declaration> p<46942> c<46927> l<2467>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2468: Unsupported statement "<n<> u<46949> t<Tf_port_declaration> p<46950> c<46943> l<2468>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE3.v:2487: Unsupported statement "<n<> u<47270> t<Tf_port_declaration> p<47271> c<47256> l<2487>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2488: Unsupported statement "<n<> u<47278> t<Tf_port_declaration> p<47279> c<47272> l<2488>>   input integer rd_dcnt;
".

[NTE:CP0309] SIM_CONFIGE3.v:48: Implicit port type (wire) for "AVAIL",
there are 6 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

