---------------Lab Assignment 1---------------
Problem 1:
	Top level module: "one_bit_ALU.v" (Part A)
			  "ripple_carry_four_bit.v" (Part B)

Compilation Instructions:
ALU Control Input Settings: For the 'AND' operation -> Control = 0
			    For the 'OR' operation  -> Control = 1
		            For the 'ADD' operation -> Control = 2

Problem 2:
	Top level module: "Carry_Lookahead_Adder.v"

