// Seed: 2937251327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(id_6), .id_1(1), .id_2(id_9), .id_3(1)
  );
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    output wor id_8,
    input supply1 id_9
    , id_12,
    input tri0 id_10
);
  wor id_13 = 1'b0;
  module_0(
      id_12, id_12, id_13, id_13
  );
endmodule
