<stg><name>conv_1</name>


<trans_list>

<trans id="473" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="10" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="55" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten66 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten66"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %icmp_ln8 = icmp eq i12 %indvar_flatten66, -40

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i8 %indvar_flatten, -100

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %add_ln8 = add i12 %indvar_flatten66, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:18  %add_ln11 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:19  %select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:15  %add_ln23 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:16  %zext_ln23_4 = zext i5 %add_ln23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:17  %mul_ln23_2 = mul i12 52, %zext_ln23_4

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:18  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23_2, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:26  %select_ln30_4 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:27  %add_ln30 = add i5 %r_0, %select_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %zext_ln30_1 = zext i5 %add_ln30 to i12

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:29  %mul_ln30_1 = mul i12 52, %zext_ln30_1

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:30  %tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln30_1, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln30_8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="5">
<![CDATA[
:5  %zext_ln23_1 = zext i5 %r_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %mul_ln23 = mul i12 %zext_ln23_1, 52

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
:8  %sext_ln23 = sext i4 %tmp_11 to i5

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="5">
<![CDATA[
:10  %zext_ln23_2 = zext i5 %r to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %mul_ln23_1 = mul i12 %zext_ln23_2, 52

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23_1, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="4">
<![CDATA[
:13  %sext_ln23_1 = sext i4 %tmp_12 to i5

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15  %add_ln23_1 = add i5 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %icmp_ln8, label %10, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 5

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:8  %trunc_ln30 = trunc i5 %urem_ln30 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %select_ln30_2 = select i1 %icmp_ln11, i5 %sext_ln23_1, i5 %sext_ln23

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:10  %trunc_ln23 = trunc i5 %select_ln30_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:11  %p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln23, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:12  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:13  %zext_ln23_3 = zext i7 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:14  %sub_ln23 = sub i9 %p_shl1_cast, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:19  %sext_ln23_2 = sext i4 %tmp_14 to i5

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:20  %select_ln30_3 = select i1 %icmp_ln11, i5 %sext_ln23_2, i5 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:21  %trunc_ln23_1 = trunc i5 %select_ln30_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:22  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln23_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:23  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:24  %zext_ln23_5 = zext i7 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:25  %sub_ln23_1 = sub i9 %p_shl9_cast, %zext_ln23_5

]]></Node>
<StgValue><ssdm name="sub_ln23_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:31  %tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_16, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Filter1_Loop_begin:32  %tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_16, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:33  %sext_ln23_3 = sext i6 %tmp_18 to i7

]]></Node>
<StgValue><ssdm name="sext_ln23_3"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="7">
<![CDATA[
Filter1_Loop_begin:34  %zext_ln23_6 = zext i7 %sext_ln23_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:35  %sub_ln23_2 = sub i9 %tmp_17, %zext_ln23_6

]]></Node>
<StgValue><ssdm name="sub_ln23_2"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:36  %select_ln30_5 = select i1 %icmp_ln11, i5 1, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:37  %select_ln30_6 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:38  %xor_ln30 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:39  %icmp_ln14 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:40  %and_ln30 = and i1 %icmp_ln14, %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:41  %add_ln23_3 = add i5 1, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:43  %or_ln30 = or i1 %and_ln30, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:44  %select_ln30_7 = select i1 %or_ln30, i3 0, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:45  %select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:47  %zext_ln30_3 = zext i5 %select_ln30_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:48  %add_ln23_4 = add i9 %sub_ln23_2, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:49  %sext_ln23_4 = sext i9 %add_ln23_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23_4"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:50  %input_0_addr = getelementptr [168 x float]* %input_0, i64 0, i64 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:51  %add_ln23_5 = add i9 %sub_ln23_1, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:52  %zext_ln23_7 = zext i9 %add_ln23_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:53  %input_0_addr_1 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:54  %add_ln23_6 = add i9 %sub_ln23, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:55  %zext_ln23_8 = zext i9 %add_ln23_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:56  %input_0_addr_2 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:57  %input_1_addr = getelementptr [168 x float]* %input_1, i64 0, i64 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:58  %input_1_addr_1 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:59  %input_1_addr_2 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="input_1_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:60  %input_2_addr = getelementptr [168 x float]* %input_2, i64 0, i64 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:61  %input_2_addr_1 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:62  %input_2_addr_2 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="input_2_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:63  %input_3_addr = getelementptr [140 x float]* %input_3, i64 0, i64 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:64  %input_3_addr_1 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_3_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:65  %input_3_addr_2 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="input_3_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:66  %input_4_addr = getelementptr [140 x float]* %input_4, i64 0, i64 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:67  %input_4_addr_1 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_4_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:68  %input_4_addr_2 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="input_4_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:74  %add_ln23_7 = add i5 2, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:75  %select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_5

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:76  %zext_ln30_5 = zext i5 %select_ln30_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:77  %add_ln23_8 = add i9 %sub_ln23_2, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:78  %sext_ln23_5 = sext i9 %add_ln23_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23_5"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:79  %input_0_addr_3 = getelementptr [168 x float]* %input_0, i64 0, i64 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:80  %add_ln23_9 = add i9 %sub_ln23_1, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:81  %zext_ln23_9 = zext i9 %add_ln23_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:82  %input_0_addr_4 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:83  %add_ln23_10 = add i9 %sub_ln23, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:84  %zext_ln23_10 = zext i9 %add_ln23_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:85  %input_0_addr_5 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:86  %input_1_addr_3 = getelementptr [168 x float]* %input_1, i64 0, i64 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="input_1_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_1_addr_4 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:88  %input_1_addr_5 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:89  %input_2_addr_3 = getelementptr [168 x float]* %input_2, i64 0, i64 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="input_2_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:90  %input_2_addr_4 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:91  %input_2_addr_5 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:92  %input_3_addr_3 = getelementptr [140 x float]* %input_3, i64 0, i64 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="input_3_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:93  %input_3_addr_4 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:94  %input_3_addr_5 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:95  %input_4_addr_3 = getelementptr [140 x float]* %input_4, i64 0, i64 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="input_4_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %input_4_addr_4 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="input_4_addr_4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:97  %input_4_addr_5 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="input_4_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:98  %add_ln23_11 = add i5 3, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:99  %select_ln30_10 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_6

]]></Node>
<StgValue><ssdm name="select_ln30_10"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:100  %zext_ln30_6 = zext i5 %select_ln30_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:101  %add_ln23_12 = add i9 %sub_ln23_2, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:104  %add_ln23_13 = add i9 %sub_ln23_1, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter1_Loop_begin:107  %add_ln23_14 = add i9 %sub_ln23, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:125  %zext_ln23 = zext i3 %select_ln30_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:130  %conv_1_weights_0_0_a = getelementptr [6 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_a"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:131  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
Filter1_Loop_begin:132  switch i4 %trunc_ln30, label %branch44 [
    i4 0, label %branch40
    i4 1, label %branch41
    i4 2, label %branch42
    i4 3, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
branch43:0  %input_3_load = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
branch42:0  %input_2_load = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
branch41:0  %input_1_load = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
branch40:0  %input_0_load = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
branch44:0  %input_4_load = load float* %input_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_0_1_a = getelementptr [6 x float]* @conv_1_weights_0_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_a"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_l"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch39 [
    i4 0, label %branch35
    i4 1, label %branch36
    i4 2, label %branch37
    i4 3, label %branch38
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
branch38:0  %input_3_load_1 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
branch37:0  %input_2_load_1 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
branch36:0  %input_1_load_1 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
branch35:0  %input_0_load_1 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
branch39:0  %input_4_load_1 = load float* %input_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch34 [
    i4 0, label %branch30
    i4 1, label %branch31
    i4 2, label %branch32
    i4 3, label %branch33
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_0_a = getelementptr [6 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_a"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch29 [
    i4 0, label %branch25
    i4 1, label %branch26
    i4 2, label %branch27
    i4 3, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
branch28:0  %input_4_load_3 = load float* %input_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_3"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
branch27:0  %input_3_load_3 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
branch26:0  %input_2_load_3 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
branch25:0  %input_1_load_3 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
branch29:0  %input_0_load_3 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_1_a = getelementptr [6 x float]* @conv_1_weights_1_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_a"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_l"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch24 [
    i4 0, label %branch20
    i4 1, label %branch21
    i4 2, label %branch22
    i4 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
branch23:0  %input_4_load_4 = load float* %input_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
branch22:0  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
branch21:0  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
branch20:0  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
branch24:0  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch19 [
    i4 0, label %branch15
    i4 1, label %branch16
    i4 2, label %branch17
    i4 3, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_0_a = getelementptr [6 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_a"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch14 [
    i4 0, label %branch10
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="8">
<![CDATA[
branch13:0  %input_0_load_6 = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
branch12:0  %input_4_load_6 = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
branch11:0  %input_3_load_6 = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="8">
<![CDATA[
branch10:0  %input_2_load_6 = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="8">
<![CDATA[
branch14:0  %input_1_load_6 = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch9 [
    i4 0, label %branch5
    i4 1, label %branch6
    i4 2, label %branch7
    i4 3, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="8">
<![CDATA[
branch8:0  %input_0_load_7 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="8">
<![CDATA[
branch7:0  %input_4_load_7 = load float* %input_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="8">
<![CDATA[
branch6:0  %input_3_load_7 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
branch5:0  %input_2_load_7 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
branch9:0  %input_1_load_7 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln30, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:102  %zext_ln23_11 = zext i9 %add_ln23_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:103  %input_0_addr_6 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:105  %zext_ln23_12 = zext i9 %add_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:106  %input_0_addr_7 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
Filter1_Loop_begin:108  %zext_ln23_13 = zext i9 %add_ln23_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:109  %input_0_addr_8 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_0_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:110  %input_1_addr_6 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_1_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:111  %input_1_addr_7 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="input_1_addr_7"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:112  %input_1_addr_8 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_1_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:113  %input_2_addr_6 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:114  %input_2_addr_7 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:115  %input_2_addr_8 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:116  %input_3_addr_6 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:117  %input_3_addr_7 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:118  %input_3_addr_8 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:119  %input_4_addr_6 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_4_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:120  %input_4_addr_7 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="input_4_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:121  %input_4_addr_8 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_4_addr_8"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:131  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="8">
<![CDATA[
branch43:0  %input_3_load = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
branch42:0  %input_2_load = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
branch41:0  %input_1_load = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
branch40:0  %input_0_load = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
branch44:0  %input_4_load = load float* %input_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_1_l"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
branch38:0  %input_3_load_1 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
branch37:0  %input_2_load_1 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
branch36:0  %input_1_load_1 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
branch35:0  %input_0_load_1 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="8">
<![CDATA[
branch39:0  %input_4_load_1 = load float* %input_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_1"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="8">
<![CDATA[
branch33:0  %input_3_load_2 = load float* %input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
branch32:0  %input_2_load_2 = load float* %input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
branch31:0  %input_1_load_2 = load float* %input_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
branch30:0  %input_0_load_2 = load float* %input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
branch34:0  %input_4_load_2 = load float* %input_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_2"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
branch28:0  %input_4_load_3 = load float* %input_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_3"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
branch27:0  %input_3_load_3 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
branch26:0  %input_2_load_3 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
branch25:0  %input_1_load_3 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
branch29:0  %input_0_load_3 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_1_l"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
branch23:0  %input_4_load_4 = load float* %input_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_4"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
branch22:0  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
branch21:0  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
branch20:0  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
branch24:0  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
branch18:0  %input_4_load_5 = load float* %input_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
branch17:0  %input_3_load_5 = load float* %input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="8">
<![CDATA[
branch16:0  %input_2_load_5 = load float* %input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="8">
<![CDATA[
branch15:0  %input_1_load_5 = load float* %input_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
branch19:0  %input_0_load_5 = load float* %input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="8">
<![CDATA[
branch13:0  %input_0_load_6 = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
branch12:0  %input_4_load_6 = load float* %input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_6"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
branch11:0  %input_3_load_6 = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="8">
<![CDATA[
branch10:0  %input_2_load_6 = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="8">
<![CDATA[
branch14:0  %input_1_load_6 = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="8">
<![CDATA[
branch8:0  %input_0_load_7 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="8">
<![CDATA[
branch7:0  %input_4_load_7 = load float* %input_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_7"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="8">
<![CDATA[
branch6:0  %input_3_load_7 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
branch5:0  %input_2_load_7 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
branch9:0  %input_1_load_7 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
branch3:0  %input_0_load_8 = load float* %input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="8">
<![CDATA[
branch2:0  %input_4_load_8 = load float* %input_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
branch1:0  %input_3_load_8 = load float* %input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
branch0:0  %input_2_load_8 = load float* %input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
branch4:0  %input_1_load_8 = load float* %input_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:17  %f = add i3 1, %select_ln30_7

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln30 = zext i5 %select_ln30_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln30 = mul i10 26, %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:42  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:46  %zext_ln30_2 = zext i5 %select_ln30_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:69  %add_ln30_1 = add i10 %mul_ln30, %zext_ln30_2

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:70  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:71  %tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:72  %zext_ln30_4 = zext i11 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:73  %sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_4

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:122  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:123  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:124  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:126  %zext_ln30_7 = zext i3 %select_ln30_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:127  %add_ln30_2 = add i13 %sub_ln30, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:128  %zext_ln30_8 = zext i13 %add_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:129  %conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23 = phi float [ %input_0_load, %branch40 ], [ %input_1_load, %branch41 ], [ %input_2_load, %branch42 ], [ %input_3_load, %branch43 ], [ %input_4_load, %branch44 ]

]]></Node>
<StgValue><ssdm name="phi_ln23"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_1 = phi float [ %input_0_load_1, %branch35 ], [ %input_1_load_1, %branch36 ], [ %input_2_load_1, %branch37 ], [ %input_3_load_1, %branch38 ], [ %input_4_load_1, %branch39 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_1"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_0_2_a = getelementptr [6 x float]* @conv_1_weights_0_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_a"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_l"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="8">
<![CDATA[
branch33:0  %input_3_load_2 = load float* %input_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
branch32:0  %input_2_load_2 = load float* %input_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
branch31:0  %input_1_load_2 = load float* %input_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
branch30:0  %input_0_load_2 = load float* %input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
branch34:0  %input_4_load_2 = load float* %input_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_2"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_3 = phi float [ %input_1_load_3, %branch25 ], [ %input_2_load_3, %branch26 ], [ %input_3_load_3, %branch27 ], [ %input_4_load_3, %branch28 ], [ %input_0_load_3, %branch29 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_3"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_4 = phi float [ %input_1_load_4, %branch20 ], [ %input_2_load_4, %branch21 ], [ %input_3_load_4, %branch22 ], [ %input_4_load_4, %branch23 ], [ %input_0_load_4, %branch24 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_4"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_1_2_a = getelementptr [6 x float]* @conv_1_weights_1_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_a"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_l"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
branch18:0  %input_4_load_5 = load float* %input_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_5"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
branch17:0  %input_3_load_5 = load float* %input_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="8">
<![CDATA[
branch16:0  %input_2_load_5 = load float* %input_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="8">
<![CDATA[
branch15:0  %input_1_load_5 = load float* %input_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
branch19:0  %input_0_load_5 = load float* %input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_6 = phi float [ %input_2_load_6, %branch10 ], [ %input_3_load_6, %branch11 ], [ %input_4_load_6, %branch12 ], [ %input_0_load_6, %branch13 ], [ %input_1_load_6, %branch14 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_6"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_1_a = getelementptr [6 x float]* @conv_1_weights_2_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_a"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_l"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_7 = phi float [ %input_2_load_7, %branch5 ], [ %input_3_load_7, %branch6 ], [ %input_4_load_7, %branch7 ], [ %input_0_load_7, %branch8 ], [ %input_1_load_7, %branch9 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_7"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_weights_2_2_a = getelementptr [6 x float]* @conv_1_weights_2_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_a"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_l"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
branch3:0  %input_0_load_8 = load float* %input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="8">
<![CDATA[
branch2:0  %input_4_load_8 = load float* %input_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_4_load_8"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="8">
<![CDATA[
branch1:0  %input_3_load_8 = load float* %input_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
branch0:0  %input_2_load_8 = load float* %input_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
branch4:0  %input_1_load_8 = load float* %input_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="trunc_ln30" val="!2"/>
<literal name="trunc_ln30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="396" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_2_l"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_2 = phi float [ %input_0_load_2, %branch30 ], [ %input_1_load_2, %branch31 ], [ %input_2_load_2, %branch32 ], [ %input_3_load_2, %branch33 ], [ %input_4_load_2, %branch34 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_2"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_2_l"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %phi_ln23_5 = phi float [ %input_1_load_5, %branch15 ], [ %input_2_load_5, %branch16 ], [ %input_3_load_5, %branch17 ], [ %input_4_load_5, %branch18 ], [ %input_0_load_5, %branch19 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_5"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_1_l"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
:4  %conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_2_l"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
Filter1_Loop_end:0  %phi_ln23_8 = phi float [ %input_2_load_8, %branch0 ], [ %input_3_load_8, %branch1 ], [ %input_4_load_8, %branch2 ], [ %input_0_load_8, %branch3 ], [ %input_1_load_8, %branch4 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_8"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="412" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="417" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="418" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="419" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4 = fadd float %tmp_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="420" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="421" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="422" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="423" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="424" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="425" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="426" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="427" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="428" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="429" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="430" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="431" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="432" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="433" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="434" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="435" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">
</state>

<state id="35" st_id="35">

<operation id="436" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="437" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="438" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="439" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="440" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="441" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="442" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="443" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="444" st_id="43" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="445" st_id="44" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="446" st_id="45" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="447" st_id="46" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="448" st_id="47" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="449" st_id="48" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="450" st_id="49" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="451" st_id="50" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_2_2"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:3  %conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="453" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="454" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>

<operation id="455" st_id="51" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="456" st_id="52" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="457" st_id="53" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="458" st_id="54" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="459" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_s = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="460" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:6  %bitcast_ln29 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="461" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="462" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:8  %trunc_ln29 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="463" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:9  %icmp_ln29 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="464" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_end:10  %icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="465" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:11  %or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="466" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_s = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="467" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:13  %and_ln29 = and i1 %or_ln29, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="468" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:14  %w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_5"/></StgValue>
</operation>

<operation id="469" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:15  store float %w_sum_5, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:16  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_end:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="472" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
