<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE why3session PUBLIC "-//Why3//proof session v2//EN" "http://why3.lri.fr/why3session.dtd">
<why3session shape_version="2">
 <prover
  id="0"
  name="Alt-Ergo"
  version="0.94"/>
 <prover
  id="1"
  name="CVC3"
  version="2.2"/>
 <prover
  id="2"
  name="Coq"
  version="8.3pl4"/>
 <prover
  id="3"
  name="Z3"
  version="2.19"/>
 <file
  name="../vstte12_ring_buffer.mlw"
  verified="true"
  expanded="true">
  <theory
   name="RingBuffer"
   locfile="../vstte12_ring_buffer.mlw"
   loclnum="8" loccnumb="7" loccnume="17"
   verified="true"
   expanded="true">
   <goal
    name="sequence_ind_1"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="51" loccnumb="8" loccnume="22"
    sum="09d2dac622c503a3708567868d10ee6b"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceV0ainfix ++asequenceamk bufferafirstV0ainfix -alenV0c1adataV0aConsamixfix []adataV0ainfix -ainfix +afirstV0alenV0c1aNilIainfix &lt;ainfix -ainfix +afirstV0alenV0c1asizeV0Iainfix &gt;alenV0c0Iabuffer_invariantV0F">
    <proof
     prover="2"
     timelimit="10"
     memlimit="0"
     edited="vstte12_ring_buffer_WP_RingBuffer_sequence_ind_1_1.v"
     obsolete="false"
     archived="false">
     <result status="valid" time="1.08"/>
    </proof>
   </goal>
   <goal
    name="sequence_ind_2"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="57" loccnumb="8" loccnume="22"
    sum="07274d47e7a1e163968bb2f65e883ac4"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceV0ainfix ++asequenceamk bufferafirstV0ainfix -alenV0c1adataV0aConsamixfix []adataV0ainfix -ainfix -ainfix +afirstV0alenV0c1asizeV0aNilIainfix &gt;=ainfix -ainfix +afirstV0alenV0c1asizeV0Iainfix &gt;alenV0c0Iabuffer_invariantV0F">
    <proof
     prover="2"
     timelimit="10"
     memlimit="0"
     edited="vstte12_ring_buffer_WP_RingBuffer_sequence_ind_2_1.v"
     obsolete="false"
     archived="false">
     <result status="valid" time="0.95"/>
    </proof>
   </goal>
   <goal
    name="sequence_invariance"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="63" loccnumb="8" loccnume="27"
    sum="471a406a62c97a98fe9cf75bf17f3d7e"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceV0asequenceV1Iainfix =amixfix []adataV0V2amixfix []adataV1V2Iainfix &lt;V2ainfix -ainfix +afirstV0alenV0asizeV0Aainfix &lt;=c0V2FIainfix =amixfix []adataV0V3amixfix []adataV1V3Iainfix &lt;V3asizeV0Iainfix &lt;V3ainfix +afirstV0alenV0Aainfix &lt;=afirstV0V3FIainfix =asizeV0asizeV1Iainfix =alenV0alenV1Iainfix =afirstV0afirstV1Iabuffer_invariantV1Iabuffer_invariantV0F">
    <proof
     prover="2"
     timelimit="10"
     memlimit="0"
     edited="vstte12_ring_buffer_WP_RingBuffer_sequence_invariance_1.v"
     obsolete="false"
     archived="false">
     <result status="valid" time="1.50"/>
    </proof>
   </goal>
   <goal
    name="WP_parameter create"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="74" loccnumb="6" loccnume="12"
    expl="VC for create"
    sum="64f783682f970f44738bd6ee7499f7e0"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceamk bufferc0c0V2aNilAainfix =V0V0Aabuffer_invariantamk bufferc0c0V2Lamk arrayV0aconstV1Aainfix &gt;=V0c0Iainfix &gt;V0c0F">
    <label
     name="expl:VC for create"/>
    <proof
     prover="0"
     timelimit="10"
     memlimit="0"
     obsolete="false"
     archived="false">
     <result status="valid" time="0.02"/>
    </proof>
   </goal>
   <goal
    name="WP_parameter length"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="80" loccnumb="6" loccnume="12"
    expl="VC for length"
    sum="06614d1768e1953744699bf9e32e59f6"
    proved="true"
    expanded="true"
    shape="ainfix =V2V2Iabuffer_invariantamk bufferV3V2amk arrayV0V1FF">
    <label
     name="expl:VC for length"/>
    <proof
     prover="0"
     timelimit="10"
     memlimit="0"
     obsolete="false"
     archived="false">
     <result status="valid" time="0.01"/>
    </proof>
   </goal>
   <goal
    name="WP_parameter clear"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="85" loccnumb="6" loccnume="11"
    expl="VC for clear"
    sum="3339ffdd435cf120addc51ca5e747d83"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceV5aNilAainfix =V4c0Aabuffer_invariantV5Iainfix =V4c0Lamk bufferV3V4amk arrayV0V1FIabuffer_invariantamk bufferV3V2amk arrayV0V1FF">
    <label
     name="expl:VC for clear"/>
    <proof
     prover="0"
     timelimit="10"
     memlimit="0"
     obsolete="false"
     archived="false">
     <result status="valid" time="0.02"/>
    </proof>
   </goal>
   <goal
    name="WP_parameter push"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="90" loccnumb="6" loccnume="10"
    expl="VC for push"
    sum="3f6853d3d06347e15ce67d02408ab36b"
    proved="true"
    expanded="true"
    shape="ainfix =asequenceV8ainfix ++asequenceV5aConsV1aNilAainfix =V7ainfix +V3c1Aabuffer_invariantV8Iainfix =V7ainfix +V3c1Lamk bufferV4V7amk arrayV0V6FIainfix =V6asetV2iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V1FAainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
    <label
     name="expl:VC for push"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter push.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="90" loccnumb="6" loccnume="10"
      expl="1. precondition"
      sum="f3aa9cf6d35074e8a54807f4c5d77200"
      proved="true"
      expanded="true"
      shape="ainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
      <label
       name="expl:VC for push"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.01"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter push.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="90" loccnumb="6" loccnume="10"
      expl="2. postcondition"
      sum="5c64ea70ac4de4dc79f1e9346792db8f"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV8ainfix ++asequenceV5aConsV1aNilAainfix =V7ainfix +V3c1Aabuffer_invariantV8Iainfix =V7ainfix +V3c1Lamk bufferV4V7amk arrayV0V6FIainfix =V6asetV2iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V1FIainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
      <label
       name="expl:VC for push"/>
      <transf
       name="split_goal"
       proved="true"
       expanded="true">
       <goal
        name="WP_parameter push.2.1"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="90" loccnumb="6" loccnume="10"
        expl="1."
        sum="cc415f74c737ff5e006a9a8fe7b9f94f"
        proved="true"
        expanded="true"
        shape="abuffer_invariantV8Iainfix =V7ainfix +V3c1Lamk bufferV4V7amk arrayV0V6FIainfix =V6asetV2iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V1FIainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
        <label
         name="expl:VC for push"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.03"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter push.2.2"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="90" loccnumb="6" loccnume="10"
        expl="2."
        sum="14ca09c2b1e453494dbe3ae4eac41e88"
        proved="true"
        expanded="true"
        shape="ainfix =V7ainfix +V3c1Iainfix =V7ainfix +V3c1Lamk bufferV4V7amk arrayV0V6FIainfix =V6asetV2iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V1FIainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
        <label
         name="expl:VC for push"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.02"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter push.2.3"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="90" loccnumb="6" loccnume="10"
        expl="3."
        sum="c0174c953a1f2848367127b1945584ff"
        proved="true"
        expanded="true"
        shape="ainfix =asequenceV8ainfix ++asequenceV5aConsV1aNilIainfix =V7ainfix +V3c1Lamk bufferV4V7amk arrayV0V6FIainfix =V6asetV2iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V1FIainfix &lt;iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3V0Aainfix &lt;=c0iainfix &gt;=ainfix +V4V3V0ainfix -ainfix +V4V3V0ainfix +V4V3Iabuffer_invariantV5Aainfix &lt;V3V0Lamk bufferV4V3amk arrayV0V2FF">
        <label
         name="expl:VC for push"/>
        <proof
         prover="2"
         timelimit="10"
         memlimit="0"
         edited="vstte12_ring_buffer_WP_RingBuffer_WP_parameter_push_1.v"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.88"/>
        </proof>
       </goal>
      </transf>
     </goal>
    </transf>
   </goal>
   <goal
    name="WP_parameter head"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="99" loccnumb="6" loccnume="10"
    expl="VC for head"
    sum="97a6f6370d77b46834f98bccc0a64c3b"
    proved="true"
    expanded="true"
    shape="CasequenceV4aNilfaConsVwainfix =agetV1V3V5Aainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
    <label
     name="expl:VC for head"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter head.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="99" loccnumb="6" loccnume="10"
      expl="1. precondition"
      sum="5f53c4cac2ba8e686ef426aaf6503369"
      proved="true"
      expanded="true"
      shape="ainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
      <label
       name="expl:VC for head"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.01"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter head.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="99" loccnumb="6" loccnume="10"
      expl="2. postcondition"
      sum="ff44384a78706893c1ff4af2bce4aab6"
      proved="true"
      expanded="true"
      shape="CasequenceV4aNilfaConsVwainfix =agetV1V3V5Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
      <label
       name="expl:VC for head"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.08"/>
      </proof>
     </goal>
    </transf>
   </goal>
   <goal
    name="WP_parameter pop"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="104" loccnumb="6" loccnume="9"
    expl="VC for pop"
    sum="c5bf4414abd93cc6cec448060bdc49d3"
    proved="true"
    expanded="true"
    shape="iainfix =V7V0CasequenceV4aNilfaConsVVainfix =asequenceV10V12Aainfix =V5V11Aainfix =V6ainfix -V2c1Aabuffer_invariantV10Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FCasequenceV4aNilfaConsVVainfix =asequenceV8V14Aainfix =V5V13Aainfix =V6ainfix -V2c1Aabuffer_invariantV8Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Aainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
    <label
     name="expl:VC for pop"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter pop.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="104" loccnumb="6" loccnume="9"
      expl="1. precondition"
      sum="c32b5087a3408b0ada28e425ca9c34ac"
      proved="true"
      expanded="true"
      shape="ainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
      <label
       name="expl:VC for pop"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter pop.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="104" loccnumb="6" loccnume="9"
      expl="2. postcondition"
      sum="8e1745fade14b803a6b8e5ced49030d8"
      proved="true"
      expanded="true"
      shape="CasequenceV4aNilfaConsVVainfix =asequenceV10V12Aainfix =V5V11Aainfix =V6ainfix -V2c1Aabuffer_invariantV10Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
      <label
       name="expl:VC for pop"/>
      <transf
       name="split_goal"
       proved="true"
       expanded="true">
       <goal
        name="WP_parameter pop.2.1"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="1."
        sum="a2b96f75cb12b75f0ebb8d2bd7015827"
        proved="true"
        expanded="true"
        shape="abuffer_invariantV10Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.02"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.2.2"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="2."
        sum="46f0f908ebe0b02d8139d1081ee545db"
        proved="true"
        expanded="true"
        shape="ainfix =V6ainfix -V2c1Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.02"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.2.3"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="3."
        sum="e8ac2a0d0bde24f32722ed0c4616d0ec"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNilfaConsVVtIainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="3"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.03"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.2.4"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="4."
        sum="e568e3cc7ad5a9e2005bcb4721210ae0"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNiltaConsVVainfix =V5V11Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="1"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.08"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.2.5"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="5."
        sum="689c5ae1a910d1e11ffe235b2e105c23"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNiltaConsVVainfix =asequenceV10V12Iainfix =V9c0Lamk bufferV9V6amk arrayV0V1FIainfix =V7V0Iainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="1"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.06"/>
        </proof>
       </goal>
      </transf>
     </goal>
     <goal
      name="WP_parameter pop.3"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="104" loccnumb="6" loccnume="9"
      expl="3. postcondition"
      sum="de8ea2f0257d6a7b7fc9ccc3b14656d8"
      proved="true"
      expanded="true"
      shape="CasequenceV4aNilfaConsVVainfix =asequenceV8V10Aainfix =V5V9Aainfix =V6ainfix -V2c1Aabuffer_invariantV8Iainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
      <label
       name="expl:VC for pop"/>
      <transf
       name="split_goal"
       proved="true"
       expanded="true">
       <goal
        name="WP_parameter pop.3.1"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="1."
        sum="9e93b5395fc0d7b9daba55cd683293b0"
        proved="true"
        expanded="true"
        shape="abuffer_invariantV8Iainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.02"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.3.2"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="2."
        sum="0da1f6c77b01ea4f9c1dd8e35abe0781"
        proved="true"
        expanded="true"
        shape="ainfix =V6ainfix -V2c1Iainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.02"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.3.3"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="3."
        sum="aff7e1a0a44241df7ed528cb87167bff"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNilfaConsVVtIainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="3"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.03"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.3.4"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="4."
        sum="55f0881b18db8c1279b383f242452b55"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNiltaConsVVainfix =V5V9Iainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="1"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.08"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter pop.3.5"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="104" loccnumb="6" loccnume="9"
        expl="5."
        sum="a77170eae2025845d6fde882b1b14375"
        proved="true"
        expanded="true"
        shape="CasequenceV4aNiltaConsVVainfix =asequenceV8V10Iainfix =V7V0NIainfix =V7ainfix +V3c1Lamk bufferV7V6amk arrayV0V1FIainfix =V6ainfix -V2c1FLagetV1V3Iainfix &lt;V3V0Aainfix &lt;=c0V3Iabuffer_invariantV4Aainfix &gt;V2c0Lamk bufferV3V2amk arrayV0V1FF">
        <label
         name="expl:VC for pop"/>
        <proof
         prover="1"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.06"/>
        </proof>
       </goal>
      </transf>
     </goal>
    </transf>
   </goal>
  </theory>
  <theory
   name="Harness"
   locfile="../vstte12_ring_buffer.mlw"
   loclnum="118" loccnumb="7" loccnume="14"
   verified="true"
   expanded="true">
   <goal
    name="WP_parameter harness"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="123" loccnumb="6" loccnume="13"
    expl="VC for harness"
    sum="102ce16a40568a2eed9da49ee69ae899"
    proved="true"
    expanded="true"
    shape="ainfix =V25c3ICasequenceV20aNilfaConsVVainfix =asequenceV24V27Aainfix =V25V26Aainfix =V22ainfix -V18c1Aabuffer_invariantV24FLamk bufferV23V22amk arrayV2V11FAabuffer_invariantV20Aainfix &gt;V18c0Aainfix =V21c2ICasequenceV16aNilfaConsVVainfix =asequenceV20V29Aainfix =V21V28Aainfix =V18ainfix -V14c1Aabuffer_invariantV20FLamk bufferV19V18amk arrayV2V11FAabuffer_invariantV16Aainfix &gt;V14c0Aainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V31Aainfix =V17V30Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FAabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FAabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FAabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FAabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FAainfix &gt;c10c0">
    <label
     name="expl:VC for harness"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter harness.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="1. precondition"
      sum="3873863cb29b03fce383fdeaf6ef8fce"
      proved="true"
      expanded="true"
      shape="ainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="2. precondition"
      sum="080a64ea9a731523986111a17784ea9f"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.05"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.3"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="3. precondition"
      sum="fba402d3813225eca002ffc7196231ec"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.4"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="4. precondition"
      sum="ff6f35505c1eb9a286875a67fb048ec9"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.06"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.5"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="5. precondition"
      sum="ef24b995689fded47bc96f18e2bf4d98"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.6"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="6. assertion"
      sum="11ef85b42add0756489e74789e3fb067"
      proved="true"
      expanded="true"
      shape="ainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="1"
       timelimit="15"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="4.98"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.7"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="7. precondition"
      sum="326b9154140d91a083885063f5656d96"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV16Aainfix &gt;V14c0Iainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.8"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="8. assertion"
      sum="895cb683717cb6f2677656e3f6d296fc"
      proved="true"
      expanded="true"
      shape="ainfix =V21c2ICasequenceV16aNilfaConsVVainfix =asequenceV20V23Aainfix =V21V22Aainfix =V18ainfix -V14c1Aabuffer_invariantV20FLamk bufferV19V18amk arrayV2V11FIabuffer_invariantV16Aainfix &gt;V14c0Iainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V25Aainfix =V17V24Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="2"
       timelimit="10"
       memlimit="0"
       edited="vstte12_ring_buffer_WP_Harness_WP_parameter_harness_1.v"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.69"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.9"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="9. precondition"
      sum="d3af66086b7d654ade21f3137b6572ec"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV20Aainfix &gt;V18c0Iainfix =V21c2ICasequenceV16aNilfaConsVVainfix =asequenceV20V23Aainfix =V21V22Aainfix =V18ainfix -V14c1Aabuffer_invariantV20FLamk bufferV19V18amk arrayV2V11FIabuffer_invariantV16Aainfix &gt;V14c0Iainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V25Aainfix =V17V24Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.03"/>
      </proof>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.05"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness.10"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="123" loccnumb="6" loccnume="13"
      expl="10. assertion"
      sum="d534ac4903140641fe1c1f11767b3913"
      proved="true"
      expanded="true"
      shape="ainfix =V25c3ICasequenceV20aNilfaConsVVainfix =asequenceV24V27Aainfix =V25V26Aainfix =V22ainfix -V18c1Aabuffer_invariantV24FLamk bufferV23V22amk arrayV2V11FIabuffer_invariantV20Aainfix &gt;V18c0Iainfix =V21c2ICasequenceV16aNilfaConsVVainfix =asequenceV20V29Aainfix =V21V28Aainfix =V18ainfix -V14c1Aabuffer_invariantV20FLamk bufferV19V18amk arrayV2V11FIabuffer_invariantV16Aainfix &gt;V14c0Iainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V31Aainfix =V17V30Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c10Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c10c0">
      <label
       name="expl:VC for harness"/>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.11"/>
      </proof>
     </goal>
    </transf>
   </goal>
   <goal
    name="WP_parameter harness2"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="133" loccnumb="6" loccnume="14"
    expl="VC for harness2"
    sum="7e62d4e33dfa9542109e70d00618c581"
    proved="true"
    expanded="true"
    shape="ainfix =V32c4ICasequenceV27aNilfaConsVVainfix =asequenceV31V34Aainfix =V32V33Aainfix =V29ainfix -V25c1Aabuffer_invariantV31FLamk bufferV30V29amk arrayV2V18FAabuffer_invariantV27Aainfix &gt;V25c0Aainfix =asequenceV27aConsc4aNilAainfix =V28c3ICasequenceV23aNilfaConsVVainfix =asequenceV27V36Aainfix =V28V35Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV2V18FAabuffer_invariantV23Aainfix &gt;V21c0Aainfix =asequenceV23aConsc3aConsc4aNilAainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V38Aainfix =V24V37Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FAabuffer_invariantV20Aainfix &gt;V19c0Aainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FAabuffer_invariantV16Aainfix &lt;V14V2Aainfix =asequenceV16aConsc2aConsc3aNilAainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V40Aainfix =V17V39Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FAabuffer_invariantV13Aainfix &gt;V12c0Aainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FAabuffer_invariantV10Aainfix &lt;V9V2Aainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FAabuffer_invariantV7Aainfix &lt;V6V2Aainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FAabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FAainfix &gt;c3c0">
    <label
     name="expl:VC for harness2"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter harness2.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="1. precondition"
      sum="82c5a6d4747d2ab14050bd264ee0f2ae"
      proved="true"
      expanded="true"
      shape="ainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.01"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="2. precondition"
      sum="fd2ad23b64ba29caf9e30599419c120b"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <transf
       name="split_goal"
       proved="true"
       expanded="true">
       <goal
        name="WP_parameter harness2.2.1"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="133" loccnumb="6" loccnume="14"
        expl="1."
        sum="2cb7a80dbe38e307fcd69ff202ed8d6f"
        proved="true"
        expanded="true"
        shape="ainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
        <label
         name="expl:VC for harness2"/>
        <proof
         prover="3"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.04"/>
        </proof>
       </goal>
       <goal
        name="WP_parameter harness2.2.2"
        locfile="../vstte12_ring_buffer.mlw"
        loclnum="133" loccnumb="6" loccnume="14"
        expl="2."
        sum="41371ddb654b29ee87c71d3a23e8990b"
        proved="true"
        expanded="true"
        shape="abuffer_invariantV4Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
        <label
         name="expl:VC for harness2"/>
        <proof
         prover="0"
         timelimit="10"
         memlimit="0"
         obsolete="false"
         archived="false">
         <result status="valid" time="0.01"/>
        </proof>
       </goal>
      </transf>
     </goal>
     <goal
      name="WP_parameter harness2.3"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="3. assertion"
      sum="c0121f8de4703cb10165bc22f0a8f2e1"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.4"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="4. precondition"
      sum="813a5e032f0707a97c97a04572f2017b"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.05"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.5"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="5. assertion"
      sum="fea820f29cff970eb18254bfc5246c7c"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.14"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.6"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="6. precondition"
      sum="360880dbd29093464559f3334e8ac4da"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.05"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.7"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="7. assertion"
      sum="4f0bfaf45fc50d50f4bc6aa07079f096"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.8"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="8. precondition"
      sum="a47f08f747d3398b2644cdace25855b2"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.01"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.9"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="9. assertion"
      sum="2ed586c7d6a5d88d7453a08075051ddb"
      proved="true"
      expanded="true"
      shape="ainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.09"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.10"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="10. assertion"
      sum="9e8313671f2bfa6a9b4dedcdee8242de"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.08"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.11"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="11. precondition"
      sum="65037c36a4c369d7de79177ed62f197b"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.12"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="12. assertion"
      sum="2fa666d3db6bddafbb41f0a816560b12"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V22Aainfix =V17V21Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.06"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.13"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="13. precondition"
      sum="653316a5950dca41c7c33ad9ae5c8dec"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V22Aainfix =V17V21Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.14"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="14. assertion"
      sum="87b6392996826be2789287add10527be"
      proved="true"
      expanded="true"
      shape="ainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V26Aainfix =V24V25Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V28Aainfix =V17V27Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.16"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.15"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="15. assertion"
      sum="c68aa8df23aa79ba8f98ead376d08945"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V26Aainfix =V24V25Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V28Aainfix =V17V27Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.14"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.16"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="16. precondition"
      sum="b988239450fcd923e167ed9fef32bde4"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV23Aainfix &gt;V21c0Iainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V26Aainfix =V24V25Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V28Aainfix =V17V27Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.03"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.17"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="17. assertion"
      sum="c080162fab752ff84d65cb3a3a993fcf"
      proved="true"
      expanded="true"
      shape="ainfix =V28c3ICasequenceV23aNilfaConsVVainfix =asequenceV27V30Aainfix =V28V29Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV2V18FIabuffer_invariantV23Aainfix &gt;V21c0Iainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V32Aainfix =V24V31Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V34Aainfix =V17V33Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.20"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.18"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="18. assertion"
      sum="a71b6ffbf0ff07d4e0deac3197c6461e"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV27aConsc4aNilIainfix =V28c3ICasequenceV23aNilfaConsVVainfix =asequenceV27V30Aainfix =V28V29Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV2V18FIabuffer_invariantV23Aainfix &gt;V21c0Iainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V32Aainfix =V24V31Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V34Aainfix =V17V33Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.18"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.19"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="19. precondition"
      sum="e40509868fa76a880c5fcbca55db0669"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV27Aainfix &gt;V25c0Iainfix =asequenceV27aConsc4aNilIainfix =V28c3ICasequenceV23aNilfaConsVVainfix =asequenceV27V30Aainfix =V28V29Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV2V18FIabuffer_invariantV23Aainfix &gt;V21c0Iainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V32Aainfix =V24V31Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V34Aainfix =V17V33Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.06"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter harness2.20"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="133" loccnumb="6" loccnume="14"
      expl="20. assertion"
      sum="1b486ffcf501a68506198e191a09541e"
      proved="true"
      expanded="true"
      shape="ainfix =V32c4ICasequenceV27aNilfaConsVVainfix =asequenceV31V34Aainfix =V32V33Aainfix =V29ainfix -V25c1Aabuffer_invariantV31FLamk bufferV30V29amk arrayV2V18FIabuffer_invariantV27Aainfix &gt;V25c0Iainfix =asequenceV27aConsc4aNilIainfix =V28c3ICasequenceV23aNilfaConsVVainfix =asequenceV27V36Aainfix =V28V35Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV2V18FIabuffer_invariantV23Aainfix &gt;V21c0Iainfix =asequenceV23aConsc3aConsc4aNilIainfix =V24c2ICasequenceV20aNilfaConsVVainfix =asequenceV23V38Aainfix =V24V37Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV2V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsc2aConsc3aConsc4aNilIainfix =asequenceV20ainfix ++asequenceV16aConsc4aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV2V18FIabuffer_invariantV16Aainfix &lt;V14V2Iainfix =asequenceV16aConsc2aConsc3aNilIainfix =V17c1ICasequenceV13aNilfaConsVVainfix =asequenceV16V40Aainfix =V17V39Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV2V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsc1aConsc2aConsc3aNilIainfix =asequenceV13ainfix ++asequenceV10aConsc3aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV0V12amk arrayV2V11FIabuffer_invariantV10Aainfix &lt;V9V2Iainfix =asequenceV10aConsc1aConsc2aNilIainfix =asequenceV10ainfix ++asequenceV7aConsc2aNilAainfix =V9ainfix +V6c1Aabuffer_invariantV10Lamk bufferV0V9amk arrayV2V8FIabuffer_invariantV7Aainfix &lt;V6V2Iainfix =asequenceV7aConsc1aNilIainfix =asequenceV7ainfix ++asequenceV4aConsc1aNilAainfix =V6ainfix +V1c1Aabuffer_invariantV7Lamk bufferV0V6amk arrayV2V5FIabuffer_invariantV4Aainfix &lt;V1V2Iainfix =asequenceV4aNilAainfix =V2c3Aabuffer_invariantV4Lamk bufferV0V1amk arrayV2V3FIainfix &gt;c3c0">
      <label
       name="expl:VC for harness2"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.21"/>
      </proof>
     </goal>
    </transf>
   </goal>
   <goal
    name="WP_parameter test"
    locfile="../vstte12_ring_buffer.mlw"
    loclnum="154" loccnumb="6" loccnume="10"
    expl="VC for test"
    sum="73ec6f150bd29c05f4ef1ed3599da7c3"
    proved="true"
    expanded="true"
    shape="ainfix =V28V2ICasequenceV23aNilfaConsVVainfix =asequenceV27V30Aainfix =V28V29Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV5V18FAabuffer_invariantV23Aainfix &gt;V21c0Aainfix =V24V1ICasequenceV20aNilfaConsVVainfix =asequenceV23V32Aainfix =V24V31Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV5V18FAabuffer_invariantV20Aainfix &gt;V19c0Aainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FAabuffer_invariantV16Aainfix &lt;V14V5Aainfix =asequenceV16aConsV1aNilAainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V34Aainfix =V17V33Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FAabuffer_invariantV13Aainfix &gt;V12c0Aainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FAabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FAabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FAainfix &gt;c2c0F">
    <label
     name="expl:VC for test"/>
    <transf
     name="split_goal"
     proved="true"
     expanded="true">
     <goal
      name="WP_parameter test.1"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="1. precondition"
      sum="251be3352b60c18d83e7d006500df730"
      proved="true"
      expanded="true"
      shape="ainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.01"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.2"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="2. precondition"
      sum="3d9e0e8c5fc5b2130bbd3d28216ed309"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.3"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="3. precondition"
      sum="0bc9586d6d7e8d7af0770c6260511c46"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.4"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="4. assertion"
      sum="855d4eeb7fae440d2256934a323f7473"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="1.38"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.5"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="5. precondition"
      sum="a659c60ea611554836de9a7673086f1d"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.00"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.6"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="6. assertion"
      sum="cf6a358c387b576f598077ac2de22514"
      proved="true"
      expanded="true"
      shape="ainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.7"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="7. assertion"
      sum="aa3ba8f896ad7c356d1179133eb05311"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.04"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.8"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="8. precondition"
      sum="bbbe3cad672495ea158daeeab3b9f994"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V19Aainfix =V17V18Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.9"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="9. assertion"
      sum="b9e37853ab4bc0c25ec1eb1ebfd3096f"
      proved="true"
      expanded="true"
      shape="ainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FIabuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V22Aainfix =V17V21Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.48"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.10"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="10. precondition"
      sum="f7a3eaab2bb1d106d21e785920d8523d"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FIabuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V22Aainfix =V17V21Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.02"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.11"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="11. assertion"
      sum="94046983084b5cc10c563ad62fc3422d"
      proved="true"
      expanded="true"
      shape="ainfix =V24V1ICasequenceV20aNilfaConsVVainfix =asequenceV23V26Aainfix =V24V25Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV5V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FIabuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V28Aainfix =V17V27Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="0"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.10"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.12"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="12. precondition"
      sum="c39df32a697a1f8812585bc1aaa309da"
      proved="true"
      expanded="true"
      shape="abuffer_invariantV23Aainfix &gt;V21c0Iainfix =V24V1ICasequenceV20aNilfaConsVVainfix =asequenceV23V26Aainfix =V24V25Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV5V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FIabuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V28Aainfix =V17V27Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="1"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.06"/>
      </proof>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.03"/>
      </proof>
     </goal>
     <goal
      name="WP_parameter test.13"
      locfile="../vstte12_ring_buffer.mlw"
      loclnum="154" loccnumb="6" loccnume="10"
      expl="13. assertion"
      sum="2a773d6c7ab1862e21b5e75386959c5e"
      proved="true"
      expanded="true"
      shape="ainfix =V28V2ICasequenceV23aNilfaConsVVainfix =asequenceV27V30Aainfix =V28V29Aainfix =V25ainfix -V21c1Aabuffer_invariantV27FLamk bufferV26V25amk arrayV5V18FIabuffer_invariantV23Aainfix &gt;V21c0Iainfix =V24V1ICasequenceV20aNilfaConsVVainfix =asequenceV23V32Aainfix =V24V31Aainfix =V21ainfix -V19c1Aabuffer_invariantV23FLamk bufferV22V21amk arrayV5V18FIabuffer_invariantV20Aainfix &gt;V19c0Iainfix =asequenceV20aConsV1aConsV2aNilIainfix =asequenceV20ainfix ++asequenceV16aConsV2aNilAainfix =V19ainfix +V14c1Aabuffer_invariantV20Lamk bufferV15V19amk arrayV5V18FIabuffer_invariantV16Aainfix &lt;V14V5Iainfix =asequenceV16aConsV1aNilIainfix =V17V0ICasequenceV13aNilfaConsVVainfix =asequenceV16V34Aainfix =V17V33Aainfix =V14ainfix -V12c1Aabuffer_invariantV16FLamk bufferV15V14amk arrayV5V11FIabuffer_invariantV13Aainfix &gt;V12c0Iainfix =asequenceV13aConsV0aConsV1aNilIainfix =asequenceV13ainfix ++asequenceV10aConsV1aNilAainfix =V12ainfix +V9c1Aabuffer_invariantV13Lamk bufferV3V12amk arrayV5V11FIabuffer_invariantV10Aainfix &lt;V9V5Iainfix =asequenceV10ainfix ++asequenceV7aConsV0aNilAainfix =V9ainfix +V4c1Aabuffer_invariantV10Lamk bufferV3V9amk arrayV5V8FIabuffer_invariantV7Aainfix &lt;V4V5Iainfix =asequenceV7aNilAainfix =V5c2Aabuffer_invariantV7Lamk bufferV3V4amk arrayV5V6FIainfix &gt;c2c0F">
      <label
       name="expl:VC for test"/>
      <proof
       prover="3"
       timelimit="10"
       memlimit="0"
       obsolete="false"
       archived="false">
       <result status="valid" time="0.05"/>
      </proof>
     </goal>
    </transf>
   </goal>
  </theory>
 </file>
</why3session>
