cdcc.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/8699/src/cdcc.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_CDC_ADC_0.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_CDC_ADC_0/sim/bd_labProject_part1_CDC_ADC_0.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_CDC_DAC_0.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_CDC_DAC_0/sim/bd_labProject_part1_CDC_DAC_0.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_CLK_GEN_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_CLK_GEN_0/bd_labProject_part1_CLK_GEN_0_clk_wiz.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_CLK_GEN_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_CLK_GEN_0/bd_labProject_part1_CLK_GEN_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_util_vector_logic_0_0/sim/bd_labProject_part1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_xlconstant_0_0/sim/bd_labProject_part1_xlconstant_0_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_crossLevelTrigger_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_crossLevelTrigger_0/sim/bd_labProject_part1_crossLevelTrigger_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_delayShiftReg_0.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_delayShiftReg_0/sim/bd_labProject_part1_delayShiftReg_0.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_oneShotTimer_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_oneShotTimer_0/sim/bd_labProject_part1_oneShotTimer_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_pulsePositiveEdge_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_pulsePositiveEdge_0/sim/bd_labProject_part1_pulsePositiveEdge_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_ringBuffer_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_ringBuffer_0/sim/bd_labProject_part1_ringBuffer_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_timerAlwaysOn_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_timerAlwaysOn_0/sim/bd_labProject_part1_timerAlwaysOn_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_util_vector_logic_0_1/sim/bd_labProject_part1_util_vector_logic_0_1.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
axil.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/axil.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
axif.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/axif.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
tdpram.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/tdpram.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
graysync.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/graysync.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
fifo.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/fifo.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
comblock.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/comblock.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
axi_comblock.vhdl,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ipshared/7b64/hdl/axi_comblock.vhdl,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_comblock_0_0.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_comblock_0_0/sim/bd_labProject_part1_comblock_0_0.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_processing_system7_0_0/sim/bd_labProject_part1_processing_system7_0_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_rst_ps7_0_50M_0/sim/bd_labProject_part1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/ip/bd_labProject_part1_auto_pc_0/sim/bd_labProject_part1_auto_pc_0.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
bd_labProject_part1.v,verilog,xil_defaultlib,../../../bd/bd_labProject_part1/sim/bd_labProject_part1.v,incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/7698"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ec67/hdl"incdir="../../../../project1_part1.gen/sources_1/bd/bd_labProject_part1/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
