1: "ashr_lshr_exact_ashr_only"
4: "ashr_lshr_exact_ashr_only" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_exact_ashr_only" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_no_exact"
4: "ashr_lshr_no_exact" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_no_exact" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_exact_both"
4: "ashr_lshr_exact_both" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_exact_both" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_exact_lshr_only"
4: "ashr_lshr_exact_lshr_only" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_exact_lshr_only" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr2"
4: "ashr_lshr2" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr2" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr2_i128"
4: "ashr_lshr2_i128" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr2_i128" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_splat_vec"
"ashr_lshr_splat_vec" contains vectors which are unsupported

1: "ashr_lshr_splat_vec2"
"ashr_lshr_splat_vec2" contains vectors which are unsupported

1: "ashr_lshr_splat_vec3"
"ashr_lshr_splat_vec3" contains vectors which are unsupported

1: "ashr_lshr_splat_vec4"
"ashr_lshr_splat_vec4" contains vectors which are unsupported

1: "ashr_lshr_nonsplat_vec"
"ashr_lshr_nonsplat_vec" contains vectors which are unsupported

1: "ashr_lshr_nonsplat_vec2"
"ashr_lshr_nonsplat_vec2" contains vectors which are unsupported

1: "ashr_lshr_nonsplat_vec3"
"ashr_lshr_nonsplat_vec3" contains vectors which are unsupported

1: "ashr_lshr_nonsplat_vec4"
"ashr_lshr_nonsplat_vec4" contains vectors which are unsupported

1: "ashr_lshr_cst"
4: "ashr_lshr_cst" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_cst" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_cst2"
4: "ashr_lshr_cst2" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_cst2" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_inv"
4: "ashr_lshr_inv" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_inv" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_inv2"
4: "ashr_lshr_inv2" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "ashr_lshr_inv2" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "ashr_lshr_inv_splat_vec"
"ashr_lshr_inv_splat_vec" contains vectors which are unsupported

1: "ashr_lshr_inv_nonsplat_vec"
"ashr_lshr_inv_nonsplat_vec" contains vectors which are unsupported

1: "ashr_lshr_vec_poison"
"ashr_lshr_vec_poison" contains vectors which are unsupported

1: "ashr_lshr_vec_poison2"
"ashr_lshr_vec_poison2" contains vectors which are unsupported

1: "ashr_lshr_wrong_cst"
4: "ashr_lshr_wrong_cst" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_wrong_cst" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_wrong_cst2"
4: "ashr_lshr_wrong_cst2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_wrong_cst2" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_wrong_cond"
4: "ashr_lshr_wrong_cond" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_wrong_cond" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_shift_wrong_pred"
4: "ashr_lshr_shift_wrong_pred" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_shift_wrong_pred" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_shift_wrong_pred2"
4: "ashr_lshr_shift_wrong_pred2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_shift_wrong_pred2" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_wrong_operands"
4: "ashr_lshr_wrong_operands" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_wrong_operands" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_no_ashr"
4: "ashr_lshr_no_ashr" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_no_ashr" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_shift_amt_mismatch"
4: "ashr_lshr_shift_amt_mismatch" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_shift_amt_mismatch" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_shift_base_mismatch"
4: "ashr_lshr_shift_base_mismatch" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_shift_base_mismatch" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_no_lshr"
4: "ashr_lshr_no_lshr" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_no_lshr" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_vec_wrong_pred"
4: "ashr_lshr_vec_wrong_pred" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_vec_wrong_pred" has unsupported operation: builtin.unregistered: llvm.select

1: "ashr_lshr_inv_vec_wrong_pred"
4: "ashr_lshr_inv_vec_wrong_pred" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_lshr_inv_vec_wrong_pred" has unsupported operation: builtin.unregistered: llvm.select

1: "lshr_sub_nsw"
4: "lshr_sub_nsw" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lshr_sub_nsw" has unsupported operation: builtin.unregistered: llvm.zext

1: "lshr_sub_wrong_amount"
7: "lshr_sub_wrong_amount" is unchanged by InstCombine

1: "lshr_sub"
7: "lshr_sub" is unchanged by InstCombine

1: "lshr_sub_nsw_extra_use"
4: "lshr_sub_nsw_extra_use" has unsupported operation: llvm.store

1: "lshr_sub_nsw_splat"
4: "lshr_sub_nsw_splat" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lshr_sub_nsw_splat" has unsupported operation: builtin.unregistered: llvm.zext

1: "lshr_sub_nsw_splat_poison"
4: "lshr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "lshr_sub_nsw_splat_poison" has unsupported operation: llvm.mlir.undef

4: "lshr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "ashr_sub_nsw"
4: "ashr_sub_nsw" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_sub_nsw" has unsupported operation: builtin.unregistered: llvm.sext

1: "ashr_sub_wrong_amount"
7: "ashr_sub_wrong_amount" is unchanged by InstCombine

1: "ashr_sub"
7: "ashr_sub" is unchanged by InstCombine

1: "ashr_sub_nsw_extra_use"
4: "ashr_sub_nsw_extra_use" has unsupported operation: llvm.store

1: "ashr_sub_nsw_splat"
4: "ashr_sub_nsw_splat" has unsupported operation: builtin.unregistered: llvm.icmp

4: "ashr_sub_nsw_splat" has unsupported operation: builtin.unregistered: llvm.sext

1: "ashr_sub_nsw_splat_poison"
4: "ashr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "ashr_sub_nsw_splat_poison" has unsupported operation: llvm.mlir.undef

4: "ashr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "ashr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "ashr_sub_nsw_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "ashr_known_pos_exact"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.ashr
2: llvm.return

1: "ashr_known_pos_exact_vec"
"ashr_known_pos_exact_vec" contains vectors which are unsupported

1: "lshr_mul_times_3_div_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "lshr_mul_times_3_div_2_exact"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "lshr_mul_times_3_div_2_no_flags"
7: "lshr_mul_times_3_div_2_no_flags" is unchanged by InstCombine

1: "mul_times_3_div_2_multiuse_lshr"
4: "mul_times_3_div_2_multiuse_lshr" has unsupported operation: llvm.call

1: "lshr_mul_times_3_div_2_exact_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "lshr_mul_times_5_div_4"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "lshr_mul_times_5_div_4_exact"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "lshr_mul_times_5_div_4_no_flags"
7: "lshr_mul_times_5_div_4_no_flags" is unchanged by InstCombine

1: "mul_times_5_div_4_multiuse_lshr"
4: "mul_times_5_div_4_multiuse_lshr" has unsupported operation: llvm.call

1: "lshr_mul_times_5_div_4_exact_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.lshr
2: llvm.return

1: "ashr_mul_times_3_div_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "ashr_mul_times_3_div_2_exact"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "ashr_mul_times_3_div_2_no_flags"
7: "ashr_mul_times_3_div_2_no_flags" is unchanged by InstCombine

1: "ashr_mul_times_3_div_2_no_nsw"
7: "ashr_mul_times_3_div_2_no_nsw" is unchanged by InstCombine

1: "mul_times_3_div_2_multiuse_ashr"
4: "mul_times_3_div_2_multiuse_ashr" has unsupported operation: llvm.call

1: "ashr_mul_times_3_div_2_exact_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "ashr_mul_times_5_div_4"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "ashr_mul_times_5_div_4_exact"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "ashr_mul_times_5_div_4_no_flags"
7: "ashr_mul_times_5_div_4_no_flags" is unchanged by InstCombine

1: "mul_times_5_div_4_multiuse_ashr"
4: "mul_times_5_div_4_multiuse_ashr" has unsupported operation: llvm.call

1: "ashr_mul_times_5_div_4_exact_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.ashr
2: llvm.return

1: "lsb_mask_sign_zext"
4: "lsb_mask_sign_zext" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lsb_mask_sign_zext" has unsupported operation: builtin.unregistered: llvm.zext

1: "lsb_mask_sign_zext_commuted"
4: "lsb_mask_sign_zext_commuted" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lsb_mask_sign_zext_commuted" has unsupported operation: builtin.unregistered: llvm.zext

1: "lsb_mask_sign_zext_wrong_cst1"
7: "lsb_mask_sign_zext_wrong_cst1" is unchanged by InstCombine

1: "lsb_mask_sign_zext_wrong_cst2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.add
2: llvm.xor
2: llvm.and
2: llvm.lshr
2: llvm.return

1: "lsb_mask_sign_zext_wrong_cst3"
7: "lsb_mask_sign_zext_wrong_cst3" is unchanged by InstCombine

1: "lsb_mask_sign_zext_multiuse"
4: "lsb_mask_sign_zext_multiuse" has unsupported operation: llvm.call

1: "lsb_mask_sign_sext"
4: "lsb_mask_sign_sext" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lsb_mask_sign_sext" has unsupported operation: builtin.unregistered: llvm.sext

1: "lsb_mask_sign_sext_commuted"
4: "lsb_mask_sign_sext_commuted" has unsupported operation: builtin.unregistered: llvm.icmp

4: "lsb_mask_sign_sext_commuted" has unsupported operation: builtin.unregistered: llvm.sext

1: "lsb_mask_sign_sext_wrong_cst1"
7: "lsb_mask_sign_sext_wrong_cst1" is unchanged by InstCombine

1: "lsb_mask_sign_sext_wrong_cst2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.add
2: llvm.xor
2: llvm.and
2: llvm.ashr
2: llvm.return

1: "lsb_mask_sign_sext_wrong_cst3"
7: "lsb_mask_sign_sext_wrong_cst3" is unchanged by InstCombine

1: "lsb_mask_sign_sext_multiuse"
4: "lsb_mask_sign_sext_multiuse" has unsupported operation: llvm.call

1: "use"
5: "use" is empty

