

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_2'
================================================================
* Date:           Fri Sep 13 07:20:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_17_9_s_fu_120  |exp_17_9_s  |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        +-----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |        9|        9|         8|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     69|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   3|    462|    437|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    198|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    660|    615|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |        Instance       |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |grp_exp_17_9_s_fu_120  |exp_17_9_s      |        0|   3|  462|  424|    0|
    |mux_3_2_16_1_1_U68     |mux_3_2_16_1_1  |        0|   0|    0|   13|    0|
    +-----------------------+----------------+---------+----+-----+-----+-----+
    |Total                  |                |        0|   3|  462|  437|    0|
    +-----------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_154_p2           |         +|   0|  0|  10|           2|           1|
    |sum_fu_190_p2                |         +|   0|  0|  23|          16|          16|
    |grp_exp_17_9_s_fu_120_x_val  |         -|   0|  0|  24|          17|          17|
    |icmp_ln23_fu_148_p2          |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  69|          38|          38|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_3_fu_72                |   9|          2|    2|          4|
    |sum_1_fu_68              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |conv_i_i13_i_i9_cast_reg_234        |  17|   0|   17|          0|
    |grp_exp_17_9_s_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |i_3_fu_72                           |   2|   0|    2|          0|
    |i_reg_239                           |   2|   0|    2|          0|
    |icmp_ln23_reg_245                   |   1|   0|    1|          0|
    |sum_1_fu_68                         |  16|   0|   16|          0|
    |trunc_ln_reg_249                    |  16|   0|   16|          0|
    |i_reg_239                           |  64|  32|    2|          0|
    |icmp_ln23_reg_245                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 198|  64|   73|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_2|  return value|
|layer2_output_0_01_reload  |   in|   16|     ap_none|                layer2_output_0_01_reload|        scalar|
|layer2_output_1_02_reload  |   in|   16|     ap_none|                layer2_output_1_02_reload|        scalar|
|layer2_output_2_03_reload  |   in|   16|     ap_none|                layer2_output_2_03_reload|        scalar|
|conv_i_i13_i_i9            |   in|   16|     ap_none|                          conv_i_i13_i_i9|        scalar|
|output_r_address0          |  out|    2|   ap_memory|                                 output_r|         array|
|output_r_ce0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_we0               |  out|    1|   ap_memory|                                 output_r|         array|
|output_r_d0                |  out|   16|   ap_memory|                                 output_r|         array|
|sum_1_out                  |  out|   16|      ap_vld|                                sum_1_out|       pointer|
|sum_1_out_ap_vld           |  out|    1|      ap_vld|                                sum_1_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

