<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Sreehari Krishnakumar | RTL & FPGA Engineer</title>
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta
    name="description"
    content="Portfolio of Sreehari Krishnakumar ‚Äì FPGA / RTL / HLS engineer with experience in RADAR systems, NetFPGA, GPU acceleration, and ML accelerators."
  />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link
    href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap"
    rel="stylesheet"
  />
  <style>
    :root {
      --bg: #050816;
      --bg-elevated: #0b1020;
      --accent: #3b82f6;
      --accent-soft: rgba(59, 130, 246, 0.12);
      --text-main: #f9fafb;
      --text-muted: #9ca3af;
      --border-soft: #1f2937;
      --chip-bg: #111827;
      --max-width: 980px;
      --radius-xl: 1.25rem;
      --radius-lg: 0.9rem;
    }

    * { box-sizing: border-box; }

    body {
      margin: 0;
      font-family: "Inter", system-ui, -apple-system, BlinkMacSystemFont, "Segoe UI", sans-serif;
      background: radial-gradient(circle at top, #111827 0, #020617 55%, #000 100%);
      color: var(--text-main);
      -webkit-font-smoothing: antialiased;
    }

    a { color: var(--accent); text-decoration: none; }
    a:hover { text-decoration: underline; }

    .page { min-height: 100vh; padding: 32px 16px 56px; display: flex; justify-content: center; }
    .container { width: 100%; max-width: var(--max-width); }

    /* Hero */
    .hero {
      background:
        linear-gradient(135deg, rgba(59, 130, 246, 0.12), transparent 55%),
        radial-gradient(circle at 0 0, rgba(236, 72, 153, 0.16), transparent 55%),
        var(--bg-elevated);
      border-radius: 1.5rem;
      border: 1px solid rgba(148, 163, 184, 0.22);
      padding: 24px 24px 20px;
      display: grid;
      grid-template-columns: minmax(0, 2fr) minmax(0, 1.1fr);
      gap: 24px;
      box-shadow: 0 22px 60px rgba(15, 23, 42, 0.9);
      position: relative;
      overflow: hidden;
    }

    .hero::after {
      content: "";
      position: absolute;
      inset: 0;
      pointer-events: none;
      background-image:
        radial-gradient(circle at top left, rgba(148, 163, 184, 0.4) 0, transparent 55%),
        radial-gradient(circle at bottom right, rgba(15, 23, 42, 0.9) 0, transparent 55%);
      mix-blend-mode: soft-light;
      opacity: 0.4;
    }

    .hero-main, .hero-side { position: relative; z-index: 1; }

    .hero-title { font-size: clamp(1.9rem, 3vw, 2.3rem); font-weight: 700; letter-spacing: 0.03em; margin: 0 0 4px; }
    .hero-subtitle { font-size: 0.98rem; text-transform: uppercase; letter-spacing: 0.18em; color: var(--accent); font-weight: 600; margin-bottom: 12px; }
    .hero-summary { font-size: 0.97rem; color: var(--text-muted); max-width: 40rem; line-height: 1.6; margin-bottom: 18px; }

    .hero-contact {
      display: flex; flex-wrap: wrap; gap: 10px 18px;
      font-size: 0.88rem; color: var(--text-muted);
    }
    .hero-contact span { display: inline-flex; align-items: center; gap: 6px; white-space: nowrap; }

    .hero-badge-row { display: flex; flex-wrap: wrap; gap: 8px; margin-top: 16px; }

    .badge {
      font-size: 0.78rem; text-transform: uppercase; letter-spacing: 0.12em;
      padding: 5px 10px; border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.35);
      background: rgba(15, 23, 42, 0.8);
      color: var(--text-muted);
    }
    .badge-accent {
      background: var(--accent-soft);
      border-color: rgba(59, 130, 246, 0.6);
      color: #dbeafe;
    }

    .hero-side-card {
      border-radius: 1.15rem;
      background: rgba(15, 23, 42, 0.88);
      border: 1px solid rgba(148, 163, 184, 0.4);
      padding: 14px 14px 10px;
      backdrop-filter: blur(16px);
    }
    .hero-side-title { font-size: 0.85rem; text-transform: uppercase; letter-spacing: 0.14em; color: var(--text-muted); margin-bottom: 4px; }
    .hero-side-list { list-style: none; margin: 0; padding: 0; font-size: 0.87rem; color: var(--text-main); }
    .hero-side-list li + li { margin-top: 4px; }

    /* Tabs */
    .tabs {
      margin-top: 24px;
      display: flex;
      gap: 6px;
      padding: 4px;
      border-radius: 999px;
      background: rgba(15, 23, 42, 0.9);
      border: 1px solid var(--border-soft);
    }
    .tab-btn {
      flex: 1;
      border: none;
      background: transparent;
      color: var(--text-muted);
      font-size: 0.85rem;
      padding: 8px 12px;
      border-radius: 999px;
      cursor: pointer;
      text-transform: uppercase;
      letter-spacing: 0.14em;
    }
    .tab-btn.active { background: var(--accent-soft); color: #dbeafe; font-weight: 600; }
    .tab-btn:focus { outline: none; }
    .tab-panels { margin-top: 18px; }
    .tab-panel { display: none; }
    .tab-panel.active { display: block; }

    /* Cards / sections */
    section {
      background: rgba(15, 23, 42, 0.94);
      border-radius: var(--radius-xl);
      border: 1px solid var(--border-soft);
      padding: 16px 16px 12px;
      box-shadow: 0 18px 40px rgba(15, 23, 42, 0.85);
    }

    .panel-grid {
      display: grid;
      grid-template-columns: minmax(0, 2.1fr) minmax(0, 1.7fr);
      gap: 20px;
    }

    @media (max-width: 900px) {
      .hero { grid-template-columns: minmax(0, 1fr); }
      .panel-grid { grid-template-columns: minmax(0, 1fr); }
    }
    @media (max-width: 640px) {
      .page { padding: 18px 12px 40px; }
      .hero { padding: 18px 16px 16px; }
      .tabs { flex-wrap: wrap; border-radius: 1rem; }
      .tab-btn { flex: 1 1 45%; }
    }

    .section-title {
      font-size: 0.9rem;
      text-transform: uppercase;
      letter-spacing: 0.18em;
      color: var(--text-muted);
      margin: 0 0 10px;
      display: flex;
      align-items: center;
      justify-content: space-between;
      gap: 10px;
    }

    .timeline { display: flex; flex-direction: column; gap: 12px; margin-top: 4px; }

    .item {
      padding: 9px 10px;
      border-radius: var(--radius-lg);
      background: rgba(15, 23, 42, 0.95);
      border: 1px solid rgba(31, 41, 55, 0.9);
    }
    .item-header { display: flex; justify-content: space-between; gap: 12px; align-items: baseline; }
    .item-title { font-size: 0.95rem; font-weight: 600; }
    .item-meta { font-size: 0.8rem; color: var(--text-muted); text-align: right; white-space: nowrap; }
    .item-sub { font-size: 0.86rem; color: var(--text-muted); margin-top: 2px; }

    .item-bullets {
      margin: 6px 0 0;
      padding-left: 18px;
      color: var(--text-muted);
      font-size: 0.86rem;
      line-height: 1.55;
    }
    .item-bullets li + li { margin-top: 3px; }

    .chip-row { display: flex; flex-wrap: wrap; gap: 6px; margin-top: 6px; }
    .chip {
      font-size: 0.78rem;
      padding: 3px 8px;
      border-radius: 999px;
      background: var(--chip-bg);
      border: 1px solid rgba(55, 65, 81, 0.9);
      color: var(--text-muted);
      white-space: nowrap;
    }

    /* Skills */
    .skills-grid { display: flex; flex-direction: column; gap: 8px; margin-top: 4px; }
    .skills-group-title {
      font-size: 0.85rem;
      text-transform: uppercase;
      letter-spacing: 0.14em;
      color: var(--text-muted);
      margin-bottom: 4px;
    }
    .skills-chips { display: flex; flex-wrap: wrap; gap: 6px; }

    /* Publications */
    .pub-list { list-style: none; margin: 4px 0 0; padding: 0; font-size: 0.86rem; color: var(--text-muted); }
    .pub-list li + li { margin-top: 6px; }
    .pub-title { color: var(--text-main); }

    /* Contact */
    .contact-grid { display: grid; grid-template-columns: minmax(0, 1.5fr) minmax(0, 1.5fr); gap: 20px; }
    @media (max-width: 700px) { .contact-grid { grid-template-columns: minmax(0, 1fr); } }
    .contact-card {
      border-radius: var(--radius-lg);
      background: rgba(15, 23, 42, 0.95);
      border: 1px solid rgba(31, 41, 55, 0.9);
      padding: 12px 12px 10px;
      font-size: 0.9rem;
      color: var(--text-muted);
    }
    .contact-label { font-size: 0.78rem; text-transform: uppercase; letter-spacing: 0.16em; color: var(--text-muted); margin-bottom: 4px; }
    .contact-main { font-size: 0.93rem; color: var(--text-main); }

    footer { margin-top: 18px; font-size: 0.78rem; color: var(--text-muted); text-align: center; }
  </style>
</head>
<body>
  <div class="page">
    <main class="container">
      <!-- Hero -->
      <header class="hero">
        <div class="hero-main">
          <p class="hero-subtitle">FPGA ¬∑ RTL ¬∑ HLS ¬∑ GPU Acceleration</p>
          <h1 class="hero-title">Sreehari Krishnakumar</h1>

          <p class="hero-summary">
            FPGA / RTL / HLS engineer with experience in RADAR + RF SoC FPGA systems, NetFPGA packet processing,
            GPU acceleration (CUDA), and ML accelerator design. Comfortable across Verilog/VHDL/HLS, C/C++,
            and Python with strong computer architecture + performance focus.
          </p>

          <div class="hero-contact">
            <span>üìç Los Angeles, United States</span>
            <span>üìû <a href="tel:+12138124400">(213) 812-4400</a></span>
            <span>‚úâÔ∏è <a href="mailto:sreehari.pvt@gmail.com">sreehari.pvt@gmail.com</a></span>
            <span>üíº <a href="https://www.linkedin.com/in/sreehari-krishnakumar/" target="_blank" rel="noopener">LinkedIn</a></span>
            <span>üêô <a href="https://github.com/sreeharikk25" target="_blank" rel="noopener">GitHub</a></span>
          </div>

          <div class="hero-badge-row">
            <span class="badge badge-accent">MS Computer Engineering ¬∑ USC</span>
            <span class="badge">Open to RTL / FPGA / HLS roles</span>
          </div>
        </div>

        <aside class="hero-side">
          <div class="hero-side-card">
            <div class="hero-side-title">Currently</div>
            <ul class="hero-side-list">
              <li><strong>University of Southern California</strong></li>
              <li>MS in Computer Engineering</li>
              <li>Aug 2024 ‚Äì May 2026</li>
            </ul>
          </div>
        </aside>
      </header>

      <!-- Tabs -->
      <div class="tabs">
        <button class="tab-btn active" data-tab="overview">Overview</button>
        <button class="tab-btn" data-tab="research">Research</button>
        <button class="tab-btn" data-tab="projects">Projects</button>
        <button class="tab-btn" data-tab="contact">Contact</button>
      </div>

      <div class="tab-panels">
        <!-- ==================== OVERVIEW TAB ==================== -->
        <div class="tab-panel active" id="tab-overview">
          <section>
            <div class="panel-grid">
              <div>
                <h2 class="section-title">Experience</h2>
                <div class="timeline">
                  <article class="item">
                    <div class="item-header">
                      <div class="item-title">FPGA Design Engineer ¬∑ Data Patterns</div>
                      <div class="item-meta">Chennai, India ¬∑ Sept 2023 ‚Äì Mar 2024</div>
                    </div>
                    <p class="item-sub">RADAR, DF, jammer pod algorithms on FPGA / RF SoC; MATLAB validation and lab bring-up.</p>
                    <ul class="item-bullets">
                      <li>Implemented RADAR + DF algorithms on FPGA; simulated PSK comms in MATLAB.</li>
                      <li>Developed jammer pod algorithms on RF SoC FPGA; applied beamforming for a uniform circular array antenna.</li>
                      <li>Debugged with ChipScope + JTAG; validated on oscilloscope + spectrum analyzer.</li>
                    </ul>
                    <div class="chip-row">
                      <span class="chip">VHDL</span><span class="chip">RF SoC FPGA</span><span class="chip">MATLAB</span>
                      <span class="chip">Beamforming</span><span class="chip">ChipScope</span>
                    </div>
                  </article>

                  <article class="item">
                    <div class="item-header">
                      <div class="item-title">Intern ¬∑ DRDO LRDE</div>
                      <div class="item-meta">Coimbatore, India ¬∑ Dec 2021 ‚Äì May 2022</div>
                    </div>
                    <p class="item-sub">Radar data processing using TLE + ADS-B integration.</p>
                    <ul class="item-bullets">
                      <li>Processed and analyzed radar data using Python with TLE data for satellite tracking.</li>
                      <li>Integrated ADS-B data for flight monitoring; improved reliability via orbital + real-time fusion.</li>
                    </ul>
                    <div class="chip-row">
                      <span class="chip">Python</span><span class="chip">Radar</span><span class="chip">TLE</span><span class="chip">ADS-B</span>
                    </div>
                  </article>
                </div>
              </div>

              <div>
                <h2 class="section-title">Education</h2>
                <div class="timeline">
                  <article class="item">
                    <div class="item-header">
                      <div class="item-title">University of Southern California (USC)</div>
                      <div class="item-meta">Los Angeles, CA</div>
                    </div>
                    <p class="item-sub">MS Computer Engineering ¬∑ Aug 2024 ‚Äì May 2026</p>
                    <ul class="item-bullets">
                      <li>Coursework: Computer Organization/Architecture, Network Processor Design, Parallel & Distributed, ML HW Accel, Reliable Digital Systems.</li>
                    </ul>
                  </article>

                  <article class="item">
                    <div class="item-header">
                      <div class="item-title">PSG College of Technology</div>
                      <div class="item-meta">Coimbatore, India</div>
                    </div>
                    <p class="item-sub">B.E. ECE ¬∑ Jul 2019 ‚Äì Aug 2023</p>
                  </article>
                </div>

                <h2 class="section-title" style="margin-top: 14px;">Skills</h2>
                <div class="skills-grid">
                  <div>
                    <div class="skills-group-title">HDL & Programming</div>
                    <div class="skills-chips">
                      <span class="chip">Verilog</span><span class="chip">SystemVerilog</span><span class="chip">VHDL</span>
                      <span class="chip">HLS</span><span class="chip">C/C++</span><span class="chip">CUDA</span>
                      <span class="chip">Python</span><span class="chip">MATLAB</span><span class="chip">Linux</span><span class="chip">TCL</span>
                    </div>
                  </div>

                  <div>
                    <div class="skills-group-title">EDA & Platforms</div>
                    <div class="skills-chips">
                      <span class="chip">QuestaSim</span><span class="chip">Vivado</span><span class="chip">Xilinx ISE</span>
                      <span class="chip">Synopsys DC</span><span class="chip">PrimeTime</span><span class="chip">Innovus</span>
                      <span class="chip">NetFPGA</span><span class="chip">Zynq</span><span class="chip">Kria</span>
                    </div>
                  </div>

                  <div>
                    <div class="skills-group-title">Protocols</div>
                    <div class="skills-chips">
                      <span class="chip">AXI</span><span class="chip">APB</span><span class="chip">AHB-Lite</span><span class="chip">GPIO</span>
                    </div>
                  </div>
                </div>
              </div>
            </div>
          </section>
        </div>

        <!-- ==================== RESEARCH TAB ==================== -->
        <div class="tab-panel" id="tab-research">
          <section>
            <h2 class="section-title">Research & Publications</h2>
            <ul class="pub-list">
              <li>
                <span class="pub-title">Detection of ARP Spoofing Attacks in Software Defined Networks</span><br />
                Saritakumar N, Anusuya K V, <strong>Sreehari Krishnakumar</strong>. ICISCoIS 2023.
              </li>
              <li>
                <span class="pub-title">Digital Signal Processing on 3-Axis Accelerometer</span><br />
                <strong>Sreehari Krishnakumar</strong>, Vignesh Karthikeyan R, Manoharan V K, Saritakumar N. ICISCoIS 2023.
              </li>
            </ul>
          </section>
        </div>

        <!-- ==================== PROJECTS TAB ==================== -->
        <div class="tab-panel" id="tab-projects">
          <section>
            <h2 class="section-title">Projects</h2>
            <div class="timeline">

              <article class="item">
  <div class="item-header">
    <div class="item-title">
      3D Convolution Accelerator using Vitis HLS (WS & OS Dataflows)
    </div>
    <div class="item-meta">Apr 2025 ‚Äì May 2025</div>
  </div>

  <p class="item-sub">
    High-performance FPGA accelerator implemented using Vitis HLS with
    weight-stationary and output-stationary architectures.
  </p>

  <ul class="item-bullets">
    <li>
      Designed and implemented <strong>3D convolution kernels</strong> using
      <strong>Vitis HLS</strong>, targeting the <strong>Kria KV260</strong> platform.
    </li>
    <li>
      Explored <strong>Weight-Stationary (WS)</strong> and
      <strong>Output-Stationary (OS)</strong> dataflows to maximize on-chip reuse
      and reduce external memory bandwidth.
    </li>
    <li>
      Applied HLS optimizations including <em>loop pipelining, loop unrolling,
      array partitioning, buffering, and dataflow pragmas</em>.
    </li>
    <li>
      Built a <strong>PYNQ-based Python test framework</strong> to generate golden
      results and validate FPGA outputs against software reference models.
    </li>
    <li>
      Analyzed DSP, BRAM, and LUT utilization and compared throughput/latency
      trade-offs between WS and OS architectures.
    </li>
  </ul>

  <div class="chip-row">
    <span class="chip">Vitis HLS</span>
    <span class="chip">FPGA</span>
    <span class="chip">3D Convolution</span>
    <span class="chip">WS / OS Dataflow</span>
    <span class="chip">Kria KV260</span>
    <span class="chip">PYNQ</span>
  </div>
</article>


              <!-- NEW: SOGRAND -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">SOGRAND Implementation on CUDA</div>
                  <div class="item-meta">Jun 2025 ‚Äì Aug 2025</div>
                </div>
                <p class="item-sub">GPU-accelerated soft-output error-correcting decoder with stream-based execution.</p>
                <ul class="item-bullets">
                  <li>Optimized the SOGRAND decoder using CUDA acceleration + stream-based processing to reduce execution time while maintaining zero-error accuracy.</li>
                  <li>Implemented vectorized operations, thread-level parallelism, and stream batching for high-throughput decoding.</li>
                  <li>Targeted high-performance error correction in communication systems.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">CUDA</span><span class="chip">C</span><span class="chip">Error Correcting Codes</span>
                  <span class="chip">Streams</span><span class="chip">Parallelism</span>
                </div>
              </article>

              <!-- DFT -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">DFT: Levelization, Logic/Fault Simulation & ATPG</div>
                  <div class="item-meta">Jun 2025 (resume) / Nov 2025 (resume)</div>
                </div>
                <p class="item-sub">C++ tooling for circuit parsing/levelization and ATPG + fault simulation.</p>
                <ul class="item-bullets">
                  <li>Built a C++ parser + levelizer for circuit analysis and ATPG workflows.</li>
                  <li>Implemented Deductive/Parallel Fault Simulation, D-Algorithm, and PODEM; added optimizations for faster analysis.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">DFT</span><span class="chip">ATPG</span><span class="chip">PODEM</span><span class="chip">C++</span>
                </div>
              </article>

              <!-- NetFPGA NPU packet classifier -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">Network Packet Classifier with 32-Neuron NPU (NetFPGA)</div>
                  <div class="item-meta">May 2025</div>
                </div>
                <p class="item-sub">Real-time malicious traffic flagging using a pipelined MAC + NetFPGA IDS integration.</p>
                <ul class="item-bullets">
                  <li>Architected a 32-neuron ReLU NPU inspecting the first 528 bytes of Ethernet frames and producing a logit verdict.</li>
                  <li>Built a two-stage pipelined MAC reusing 32 DSP48s; met 250 MHz timing target on Virtex-II Pro.</li>
                  <li>Integrated verdict-aware drop FIFO to discard malicious packets while maintaining wire-speed throughput.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">Verilog</span><span class="chip">NetFPGA</span><span class="chip">DSP48</span><span class="chip">Pipelining</span>
                </div>
              </article>

              <!-- NPU digit classification -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">FPGA-Based Neural Processing Unit for Real-Time Digit Classification</div>
                  <div class="item-meta">Mar 2025</div>
                </div>
                <p class="item-sub">ANN inference accelerator for 8√ó8 binary MNIST with hardware multithreading.</p>
                <ul class="item-bullets">
                  <li>Designed MAC hardware using fp16 multipliers + adder.</li>
                  <li>Implemented 1-layer ANN (3 hidden neurons, 10 outputs) using MUX-based fp16 multipliers.</li>
                  <li>Parallelized neuron computations across four hardware threads for real-time classification.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">FPGA</span><span class="chip">Verilog</span><span class="chip">fp16</span><span class="chip">Multithreading</span>
                </div>
              </article>

              <!-- NetFPGA processor -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">NetFPGA Pipelined Processor with Multithreading & ARM ISA Subset</div>
                  <div class="item-meta">Feb 2025</div>
                </div>
                <p class="item-sub">Custom pipelined processor + context switching with ARM ISA subset support.</p>
                <ul class="item-bullets">
                  <li>Implemented pipelined processor with 64-bit ALU, register file, and synchronous memory.</li>
                  <li>Added hardware-accelerated context switching for multi-thread execution.</li>
                  <li>Validated ARM ISA subset with assembly programs (e.g., bubble sort) and testbenches.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">Verilog</span><span class="chip">NetFPGA</span><span class="chip">CPU</span><span class="chip">ARM ISA (subset)</span>
                </div>
              </article>

              <!-- NetFPGA IDS -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">NetFPGA-Based Intrusion Detection System (IDS)</div>
                  <div class="item-meta">Jan 2025</div>
                </div>
                <p class="item-sub">Pattern-matching pipeline with dual-port memory for packet inspection.</p>
                <ul class="item-bullets">
                  <li>Designed Mini-IDS integrating pattern matching hardware and register-based detection logic.</li>
                  <li>Implemented and synthesized custom pipeline to filter malicious packets via payload analysis.</li>
                  <li>Validated using TCP/UDP traffic tests (accuracy + throughput).</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">NetFPGA</span><span class="chip">Packet Processing</span><span class="chip">Security</span>
                </div>
              </article>

              <!-- Branch predictor -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">Branch Predictor Implementation (Intel Pin Tool)</div>
                  <div class="item-meta">Jan 2025</div>
                </div>
                <p class="item-sub">Implemented and benchmarked multiple branch predictors using dynamic instrumentation.</p>
                <ul class="item-bullets">
                  <li>Built Always Taken, 2-bit Global, 2-bit Bimodal, and 2-bit Correlated predictors.</li>
                  <li>Implemented 2-bit saturating predictor with history tracking and prediction buffer indexing.</li>
                  <li>Benchmarked prediction rates to compare improvements over static strategies.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">C/C++</span><span class="chip">Intel Pin</span><span class="chip">Computer Architecture</span>
                </div>
              </article>

              <!-- CUTLASS / GPGPU -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">GPU Performance Analysis for NVIDIA CUTLASS (GPGPU-Sim)</div>
                  <div class="item-meta">Jan 2025</div>
                </div>
                <p class="item-sub">GEMM microbenchmarking + simulation across architectures and tiling strategies.</p>
                <ul class="item-bullets">
                  <li>Evaluated DWMMA/SGEMM/DGEMM across tile sizes and memory layouts to improve locality.</li>
                  <li>Used GPGPU-Sim to study warp scheduling, memory coalescing, and resource allocation impacts.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">CUDA</span><span class="chip">CUTLASS</span><span class="chip">GPGPU-Sim</span><span class="chip">Performance</span>
                </div>
              </article>

              <!-- K-SVD -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">K-SVD Image Denoising using CUDA</div>
                  <div class="item-meta">Dec 2024</div>
                </div>
                <p class="item-sub">GPU acceleration for sparse coding + dictionary update steps.</p>
                <ul class="item-bullets">
                  <li>Implemented CUDA-accelerated K-SVD for faster denoising vs CPU version.</li>
                  <li>Also developed OpenMP + CUDA parallel versions for performance scaling.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">CUDA</span><span class="chip">OpenMP</span><span class="chip">Image Processing</span>
                </div>
              </article>

              <!-- MIPS CPU -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">MIPS 5-Stage Pipelined CPU (RTL)</div>
                  <div class="item-meta">Nov 2024</div>
                </div>
                <p class="item-sub">5-stage in-order CPU with hazard handling + branch optimizations.</p>
                <ul class="item-bullets">
                  <li>Designed IF/ID/EX1/EX2/WB pipeline with datapath + control and hazards.</li>
                  <li>Implemented early/late branch resolution with forwarding and hazard detection to minimize stalls.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">Verilog</span><span class="chip">RTL</span><span class="chip">QuestaSim</span><span class="chip">Pipelining</span>
                </div>
              </article>

              <!-- ARP SDN -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">ARP Attack Detection System using RISC-V (SDN)</div>
                  <div class="item-meta">Mar 2023</div>
                </div>
                <p class="item-sub">Secure ARP verification using SDN + custom instructions (and blockchain component in one resume).</p>
                <ul class="item-bullets">
                  <li>Designed SDN-based detection/mitigation for ARP spoofing using a RISC-V processor-based system.</li>
                  <li>Optimized ARP monitoring and packet inspection using custom RISC-V instructions for real-time detection.</li>
                  <li>Validated using simulated ARP spoofing scenarios; improved detection accuracy and mitigation effectiveness.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">RISC-V</span><span class="chip">Networking</span><span class="chip">Security</span>
                </div>
              </article>

              <!-- Sobel FPGA -->
              <article class="item">
                <div class="item-header">
                  <div class="item-title">Sobel Edge Detection on FPGA</div>
                  <div class="item-meta">Feb 2023</div>
                </div>
                <p class="item-sub">Real-time edge detection with DMA-assisted memory transfers.</p>
                <ul class="item-bullets">
                  <li>Implemented Sobel accelerator and deployed on a Xilinx Zynq development board.</li>
                  <li>Integrated DMA for image/kernel access; accelerated convolution via FPGA matrix multiplication.</li>
                </ul>
                <div class="chip-row">
                  <span class="chip">FPGA</span><span class="chip">Vivado</span><span class="chip">DMA</span><span class="chip">Image Processing</span>
                </div>
              </article>

            </div>
          </section>
        </div>

        <!-- ==================== CONTACT TAB ==================== -->
        <div class="tab-panel" id="tab-contact">
          <section>
            <h2 class="section-title">Contact</h2>
            <div class="contact-grid">
              <div class="contact-card">
                <div class="contact-label">Email</div>
                <div class="contact-main"><a href="mailto:sreehari.pvt@gmail.com">sreehari.pvt@gmail.com</a></div>

                <div class="contact-label" style="margin-top: 10px;">Phone</div>
                <div class="contact-main"><a href="tel:+12138124400">(213) 812-4400</a></div>

                <div class="contact-label" style="margin-top: 10px;">Location</div>
                <div class="contact-main">Los Angeles, United States</div>
              </div>

              <div class="contact-card">
                <div class="contact-label">Links</div>
                <div class="contact-main">
                  <p>üíº <a href="https://www.linkedin.com/in/sreehari-krishnakumar/" target="_blank" rel="noopener">LinkedIn</a></p>
                  <p>üêô <a href="https://github.com/sreeharikk25" target="_blank" rel="noopener">GitHub</a></p>
                </div>

                <div class="contact-label" style="margin-top: 10px;">Focus</div>
                <div class="contact-main">
                  RTL/FPGA/HLS, computer architecture, GPU acceleration, networking/security hardware.
                </div>
              </div>
            </div>
          </section>
        </div>
      </div>

      <footer>
        ¬© <span id="year"></span> Sreehari Krishnakumar ¬∑ Built with GitHub Pages
      </footer>
    </main>
  </div>

  <script>
    document.getElementById("year").textContent = new Date().getFullYear().toString();

    const tabButtons = document.querySelectorAll(".tab-btn");
    const panels = document.querySelectorAll(".tab-panel");

    tabButtons.forEach((btn) => {
      btn.addEventListener("click", () => {
        const target = btn.getAttribute("data-tab");
        tabButtons.forEach((b) => b.classList.remove("active"));
        btn.classList.add("active");
        panels.forEach((p) => {
          p.classList.toggle("active", p.id === "tab-" + target);
        });
      });
    });
  </script>
</body>
</html>
