-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Attention_layer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce0 : OUT STD_LOGIC;
    v23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce1 : OUT STD_LOGIC;
    v23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce2 : OUT STD_LOGIC;
    v23_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce3 : OUT STD_LOGIC;
    v23_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce4 : OUT STD_LOGIC;
    v23_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce5 : OUT STD_LOGIC;
    v23_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce6 : OUT STD_LOGIC;
    v23_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce7 : OUT STD_LOGIC;
    v23_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce8 : OUT STD_LOGIC;
    v23_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce9 : OUT STD_LOGIC;
    v23_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce10 : OUT STD_LOGIC;
    v23_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce11 : OUT STD_LOGIC;
    v23_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce12 : OUT STD_LOGIC;
    v23_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce13 : OUT STD_LOGIC;
    v23_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce14 : OUT STD_LOGIC;
    v23_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
    v23_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v23_ce15 : OUT STD_LOGIC;
    v23_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce0 : OUT STD_LOGIC;
    v24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce1 : OUT STD_LOGIC;
    v24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce2 : OUT STD_LOGIC;
    v24_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce3 : OUT STD_LOGIC;
    v24_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce4 : OUT STD_LOGIC;
    v24_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce5 : OUT STD_LOGIC;
    v24_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce6 : OUT STD_LOGIC;
    v24_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce7 : OUT STD_LOGIC;
    v24_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce8 : OUT STD_LOGIC;
    v24_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce9 : OUT STD_LOGIC;
    v24_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce10 : OUT STD_LOGIC;
    v24_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce11 : OUT STD_LOGIC;
    v24_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce12 : OUT STD_LOGIC;
    v24_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce13 : OUT STD_LOGIC;
    v24_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce14 : OUT STD_LOGIC;
    v24_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
    v24_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v24_ce15 : OUT STD_LOGIC;
    v24_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
    v25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v25_ce0 : OUT STD_LOGIC;
    v25_we0 : OUT STD_LOGIC;
    v25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_253_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_253_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_253_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_253_p_ce : OUT STD_LOGIC;
    grp_fu_257_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_257_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_257_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_257_p_ce : OUT STD_LOGIC;
    grp_fu_261_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_261_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_261_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_261_p_ce : OUT STD_LOGIC;
    grp_fu_265_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_265_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_265_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_265_p_ce : OUT STD_LOGIC;
    grp_fu_269_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_269_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_269_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_269_p_ce : OUT STD_LOGIC;
    grp_fu_273_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_273_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_273_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_273_p_ce : OUT STD_LOGIC;
    grp_fu_277_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_277_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_277_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_277_p_ce : OUT STD_LOGIC;
    grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_281_p_ce : OUT STD_LOGIC;
    grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_285_p_ce : OUT STD_LOGIC;
    grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_289_p_ce : OUT STD_LOGIC;
    grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_293_p_ce : OUT STD_LOGIC;
    grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_297_p_ce : OUT STD_LOGIC;
    grp_fu_301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_301_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_301_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Attention_layer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal outp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal outp_V_ce0 : STD_LOGIC;
    signal outp_V_we0 : STD_LOGIC;
    signal outp_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal outp_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0 : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce : STD_LOGIC;
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg : STD_LOGIC := '0';
    signal grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_48_ce : STD_LOGIC;
    signal grp_fu_52_ce : STD_LOGIC;
    signal grp_fu_56_ce : STD_LOGIC;
    signal grp_fu_60_ce : STD_LOGIC;
    signal grp_fu_64_ce : STD_LOGIC;
    signal grp_fu_68_ce : STD_LOGIC;
    signal grp_fu_72_ce : STD_LOGIC;
    signal grp_fu_76_ce : STD_LOGIC;
    signal grp_fu_80_ce : STD_LOGIC;
    signal grp_fu_84_ce : STD_LOGIC;
    signal grp_fu_88_ce : STD_LOGIC;
    signal grp_fu_92_ce : STD_LOGIC;
    signal grp_fu_96_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        outp_V_ce0 : OUT STD_LOGIC;
        outp_V_we0 : OUT STD_LOGIC;
        outp_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v25_ce0 : OUT STD_LOGIC;
        v25_we0 : OUT STD_LOGIC;
        v25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Attention_layer_Pipeline_l_gemm_i2_l_j2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce0 : OUT STD_LOGIC;
        v23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce1 : OUT STD_LOGIC;
        v23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce2 : OUT STD_LOGIC;
        v23_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce3 : OUT STD_LOGIC;
        v23_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce4 : OUT STD_LOGIC;
        v23_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce5 : OUT STD_LOGIC;
        v23_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce6 : OUT STD_LOGIC;
        v23_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce7 : OUT STD_LOGIC;
        v23_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce8 : OUT STD_LOGIC;
        v23_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce9 : OUT STD_LOGIC;
        v23_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce10 : OUT STD_LOGIC;
        v23_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce11 : OUT STD_LOGIC;
        v23_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce12 : OUT STD_LOGIC;
        v23_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce13 : OUT STD_LOGIC;
        v23_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce14 : OUT STD_LOGIC;
        v23_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce15 : OUT STD_LOGIC;
        v23_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce0 : OUT STD_LOGIC;
        v24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce1 : OUT STD_LOGIC;
        v24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce2 : OUT STD_LOGIC;
        v24_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce3 : OUT STD_LOGIC;
        v24_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce4 : OUT STD_LOGIC;
        v24_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce5 : OUT STD_LOGIC;
        v24_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce6 : OUT STD_LOGIC;
        v24_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce7 : OUT STD_LOGIC;
        v24_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce8 : OUT STD_LOGIC;
        v24_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce9 : OUT STD_LOGIC;
        v24_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce10 : OUT STD_LOGIC;
        v24_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce11 : OUT STD_LOGIC;
        v24_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce12 : OUT STD_LOGIC;
        v24_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce13 : OUT STD_LOGIC;
        v24_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce14 : OUT STD_LOGIC;
        v24_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce15 : OUT STD_LOGIC;
        v24_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
        outp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        outp_V_ce0 : OUT STD_LOGIC;
        outp_V_we0 : OUT STD_LOGIC;
        outp_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        outp_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        grp_fu_48_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_48_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_48_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_48_p_ce : OUT STD_LOGIC;
        grp_fu_52_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_52_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_52_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_52_p_ce : OUT STD_LOGIC;
        grp_fu_56_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_56_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_56_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_56_p_ce : OUT STD_LOGIC;
        grp_fu_60_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_60_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_60_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_60_p_ce : OUT STD_LOGIC;
        grp_fu_64_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_64_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_64_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_64_p_ce : OUT STD_LOGIC;
        grp_fu_68_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_68_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_68_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_68_p_ce : OUT STD_LOGIC;
        grp_fu_72_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_72_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_72_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_72_p_ce : OUT STD_LOGIC;
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC;
        grp_fu_80_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_80_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_80_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_80_p_ce : OUT STD_LOGIC;
        grp_fu_84_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_84_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_84_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_84_p_ce : OUT STD_LOGIC;
        grp_fu_88_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_88_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_88_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_88_p_ce : OUT STD_LOGIC;
        grp_fu_92_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_92_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_92_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_92_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Attention_layer_Pipeline_l_norm_i3_l_j3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v25_ce0 : OUT STD_LOGIC;
        v25_we0 : OUT STD_LOGIC;
        v25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        outp_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        outp_V_ce0 : OUT STD_LOGIC;
        outp_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        grp_fu_96_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_96_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_96_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_96_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_mul_40s_40s_72_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (71 downto 0) );
    end component;


    component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    outp_V_U : component Bert_layer_Attention_layer_outp_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outp_V_address0,
        ce0 => outp_V_ce0,
        we0 => outp_V_we0,
        d0 => outp_V_d0,
        q0 => outp_V_q0);

    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20 : component Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start,
        ap_done => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done,
        ap_idle => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_idle,
        ap_ready => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready,
        outp_V_address0 => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0,
        outp_V_ce0 => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0,
        outp_V_we0 => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0,
        outp_V_d0 => grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0);

    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26 : component Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start,
        ap_done => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done,
        ap_idle => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_idle,
        ap_ready => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready,
        v25_address0 => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0,
        v25_ce0 => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0,
        v25_we0 => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0,
        v25_d0 => grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0);

    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32 : component Bert_layer_Attention_layer_Pipeline_l_gemm_i2_l_j2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start,
        ap_done => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done,
        ap_idle => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_idle,
        ap_ready => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready,
        v23_address0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0,
        v23_ce0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0,
        v23_q0 => v23_q0,
        v23_address1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1,
        v23_ce1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1,
        v23_q1 => v23_q1,
        v23_address2 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2,
        v23_ce2 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2,
        v23_q2 => v23_q2,
        v23_address3 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3,
        v23_ce3 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3,
        v23_q3 => v23_q3,
        v23_address4 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4,
        v23_ce4 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4,
        v23_q4 => v23_q4,
        v23_address5 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5,
        v23_ce5 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5,
        v23_q5 => v23_q5,
        v23_address6 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6,
        v23_ce6 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6,
        v23_q6 => v23_q6,
        v23_address7 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7,
        v23_ce7 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7,
        v23_q7 => v23_q7,
        v23_address8 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8,
        v23_ce8 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8,
        v23_q8 => v23_q8,
        v23_address9 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9,
        v23_ce9 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9,
        v23_q9 => v23_q9,
        v23_address10 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10,
        v23_ce10 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10,
        v23_q10 => v23_q10,
        v23_address11 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11,
        v23_ce11 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11,
        v23_q11 => v23_q11,
        v23_address12 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12,
        v23_ce12 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12,
        v23_q12 => v23_q12,
        v23_address13 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13,
        v23_ce13 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13,
        v23_q13 => v23_q13,
        v23_address14 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14,
        v23_ce14 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14,
        v23_q14 => v23_q14,
        v23_address15 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15,
        v23_ce15 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15,
        v23_q15 => v23_q15,
        v24_address0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0,
        v24_ce0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0,
        v24_q0 => v24_q0,
        v24_address1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1,
        v24_ce1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1,
        v24_q1 => v24_q1,
        v24_address2 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2,
        v24_ce2 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2,
        v24_q2 => v24_q2,
        v24_address3 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3,
        v24_ce3 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3,
        v24_q3 => v24_q3,
        v24_address4 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4,
        v24_ce4 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4,
        v24_q4 => v24_q4,
        v24_address5 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5,
        v24_ce5 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5,
        v24_q5 => v24_q5,
        v24_address6 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6,
        v24_ce6 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6,
        v24_q6 => v24_q6,
        v24_address7 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7,
        v24_ce7 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7,
        v24_q7 => v24_q7,
        v24_address8 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8,
        v24_ce8 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8,
        v24_q8 => v24_q8,
        v24_address9 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9,
        v24_ce9 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9,
        v24_q9 => v24_q9,
        v24_address10 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10,
        v24_ce10 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10,
        v24_q10 => v24_q10,
        v24_address11 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11,
        v24_ce11 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11,
        v24_q11 => v24_q11,
        v24_address12 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12,
        v24_ce12 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12,
        v24_q12 => v24_q12,
        v24_address13 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13,
        v24_ce13 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13,
        v24_q13 => v24_q13,
        v24_address14 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14,
        v24_ce14 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14,
        v24_q14 => v24_q14,
        v24_address15 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15,
        v24_ce15 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15,
        v24_q15 => v24_q15,
        outp_V_address0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0,
        outp_V_ce0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0,
        outp_V_we0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0,
        outp_V_d0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0,
        outp_V_q0 => outp_V_q0,
        grp_fu_48_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0,
        grp_fu_48_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1,
        grp_fu_48_p_dout0 => grp_fu_253_p_dout0,
        grp_fu_48_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce,
        grp_fu_52_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0,
        grp_fu_52_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1,
        grp_fu_52_p_dout0 => grp_fu_257_p_dout0,
        grp_fu_52_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce,
        grp_fu_56_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0,
        grp_fu_56_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1,
        grp_fu_56_p_dout0 => grp_fu_261_p_dout0,
        grp_fu_56_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce,
        grp_fu_60_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0,
        grp_fu_60_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1,
        grp_fu_60_p_dout0 => grp_fu_265_p_dout0,
        grp_fu_60_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce,
        grp_fu_64_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0,
        grp_fu_64_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1,
        grp_fu_64_p_dout0 => grp_fu_269_p_dout0,
        grp_fu_64_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce,
        grp_fu_68_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0,
        grp_fu_68_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1,
        grp_fu_68_p_dout0 => grp_fu_273_p_dout0,
        grp_fu_68_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce,
        grp_fu_72_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0,
        grp_fu_72_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1,
        grp_fu_72_p_dout0 => grp_fu_277_p_dout0,
        grp_fu_72_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce,
        grp_fu_76_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1,
        grp_fu_76_p_dout0 => grp_fu_281_p_dout0,
        grp_fu_76_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce,
        grp_fu_80_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0,
        grp_fu_80_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1,
        grp_fu_80_p_dout0 => grp_fu_285_p_dout0,
        grp_fu_80_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce,
        grp_fu_84_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0,
        grp_fu_84_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1,
        grp_fu_84_p_dout0 => grp_fu_289_p_dout0,
        grp_fu_84_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce,
        grp_fu_88_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0,
        grp_fu_88_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1,
        grp_fu_88_p_dout0 => grp_fu_293_p_dout0,
        grp_fu_88_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce,
        grp_fu_92_p_din0 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0,
        grp_fu_92_p_din1 => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1,
        grp_fu_92_p_dout0 => grp_fu_297_p_dout0,
        grp_fu_92_p_ce => grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce);

    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41 : component Bert_layer_Attention_layer_Pipeline_l_norm_i3_l_j3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start,
        ap_done => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done,
        ap_idle => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_idle,
        ap_ready => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready,
        v25_address0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0,
        v25_ce0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0,
        v25_we0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0,
        v25_d0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0,
        outp_V_address0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0,
        outp_V_ce0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0,
        outp_V_q0 => outp_V_q0,
        grp_fu_96_p_din0 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0,
        grp_fu_96_p_din1 => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1,
        grp_fu_96_p_dout0 => grp_fu_301_p_dout0,
        grp_fu_96_p_ce => grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done)
    begin
        if ((grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done)
    begin
        if ((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done, grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_done = ap_const_logic_0) or (grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done, ap_CS_fsm_state6)
    begin
        if ((((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start <= grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_ap_start_reg;
    grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start <= grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_ap_start_reg;
    grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_ap_start_reg;
    grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_ap_start_reg;
    grp_fu_253_p_ce <= grp_fu_48_ce;
    grp_fu_253_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din0;
    grp_fu_253_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_din1;
    grp_fu_257_p_ce <= grp_fu_52_ce;
    grp_fu_257_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din0;
    grp_fu_257_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_din1;
    grp_fu_261_p_ce <= grp_fu_56_ce;
    grp_fu_261_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din0;
    grp_fu_261_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_din1;
    grp_fu_265_p_ce <= grp_fu_60_ce;
    grp_fu_265_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din0;
    grp_fu_265_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_din1;
    grp_fu_269_p_ce <= grp_fu_64_ce;
    grp_fu_269_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din0;
    grp_fu_269_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_din1;
    grp_fu_273_p_ce <= grp_fu_68_ce;
    grp_fu_273_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din0;
    grp_fu_273_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_din1;
    grp_fu_277_p_ce <= grp_fu_72_ce;
    grp_fu_277_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din0;
    grp_fu_277_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_din1;
    grp_fu_281_p_ce <= grp_fu_76_ce;
    grp_fu_281_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din0;
    grp_fu_281_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_din1;
    grp_fu_285_p_ce <= grp_fu_80_ce;
    grp_fu_285_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din0;
    grp_fu_285_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_din1;
    grp_fu_289_p_ce <= grp_fu_84_ce;
    grp_fu_289_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din0;
    grp_fu_289_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_din1;
    grp_fu_293_p_ce <= grp_fu_88_ce;
    grp_fu_293_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din0;
    grp_fu_293_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_din1;
    grp_fu_297_p_ce <= grp_fu_92_ce;
    grp_fu_297_p_din0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din0;
    grp_fu_297_p_din1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_din1;
    grp_fu_301_p_ce <= grp_fu_96_ce;
    grp_fu_301_p_din0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din0;
    grp_fu_301_p_din1 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_din1;

    grp_fu_48_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_48_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_48_p_ce;
        else 
            grp_fu_48_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_52_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_52_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_52_p_ce;
        else 
            grp_fu_52_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_56_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_56_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_56_p_ce;
        else 
            grp_fu_56_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_60_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_60_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_60_p_ce;
        else 
            grp_fu_60_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_64_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_64_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_64_p_ce;
        else 
            grp_fu_64_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_68_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_68_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_68_p_ce;
        else 
            grp_fu_68_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_72_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_72_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_72_p_ce;
        else 
            grp_fu_72_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_76_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_76_p_ce;
        else 
            grp_fu_76_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_80_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_80_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_80_p_ce;
        else 
            grp_fu_80_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_84_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_84_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_84_p_ce;
        else 
            grp_fu_84_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_88_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_88_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_88_p_ce;
        else 
            grp_fu_88_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_92_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_92_ce <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_grp_fu_92_p_ce;
        else 
            grp_fu_92_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_96_ce_assign_proc : process(grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_96_ce <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_grp_fu_96_p_ce;
        else 
            grp_fu_96_ce <= ap_const_logic_1;
        end if; 
    end process;


    outp_V_address0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0, grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            outp_V_address0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp_V_address0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp_V_address0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_address0;
        else 
            outp_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    outp_V_ce0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0, grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            outp_V_ce0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_outp_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp_V_ce0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp_V_ce0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_ce0;
        else 
            outp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outp_V_d0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0, grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp_V_d0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp_V_d0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_d0;
        else 
            outp_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outp_V_we0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0, grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outp_V_we0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_outp_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            outp_V_we0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_20_outp_V_we0;
        else 
            outp_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v23_address0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address0;
    v23_address1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address1;
    v23_address10 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address10;
    v23_address11 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address11;
    v23_address12 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address12;
    v23_address13 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address13;
    v23_address14 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address14;
    v23_address15 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address15;
    v23_address2 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address2;
    v23_address3 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address3;
    v23_address4 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address4;
    v23_address5 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address5;
    v23_address6 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address6;
    v23_address7 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address7;
    v23_address8 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address8;
    v23_address9 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_address9;
    v23_ce0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce0;
    v23_ce1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce1;
    v23_ce10 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce10;
    v23_ce11 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce11;
    v23_ce12 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce12;
    v23_ce13 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce13;
    v23_ce14 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce14;
    v23_ce15 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce15;
    v23_ce2 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce2;
    v23_ce3 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce3;
    v23_ce4 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce4;
    v23_ce5 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce5;
    v23_ce6 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce6;
    v23_ce7 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce7;
    v23_ce8 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce8;
    v23_ce9 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v23_ce9;
    v24_address0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address0;
    v24_address1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address1;
    v24_address10 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address10;
    v24_address11 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address11;
    v24_address12 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address12;
    v24_address13 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address13;
    v24_address14 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address14;
    v24_address15 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address15;
    v24_address2 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address2;
    v24_address3 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address3;
    v24_address4 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address4;
    v24_address5 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address5;
    v24_address6 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address6;
    v24_address7 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address7;
    v24_address8 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address8;
    v24_address9 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_address9;
    v24_ce0 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce0;
    v24_ce1 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce1;
    v24_ce10 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce10;
    v24_ce11 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce11;
    v24_ce12 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce12;
    v24_ce13 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce13;
    v24_ce14 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce14;
    v24_ce15 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce15;
    v24_ce2 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce2;
    v24_ce3 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce3;
    v24_ce4 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce4;
    v24_ce5 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce5;
    v24_ce6 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce6;
    v24_ce7 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce7;
    v24_ce8 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce8;
    v24_ce9 <= grp_Attention_layer_Pipeline_l_gemm_i2_l_j2_fu_32_v24_ce9;

    v25_address0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v25_address0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v25_address0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_address0;
        else 
            v25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v25_ce0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v25_ce0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v25_ce0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_ce0;
        else 
            v25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v25_d0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v25_d0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v25_d0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_d0;
        else 
            v25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v25_we0_assign_proc : process(grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0, grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v25_we0 <= grp_Attention_layer_Pipeline_l_norm_i3_l_j3_fu_41_v25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v25_we0 <= grp_Attention_layer_Pipeline_VITIS_LOOP_65_3_VITIS_LOOP_66_4_fu_26_v25_we0;
        else 
            v25_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
