{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685121492675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685121492676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 14:18:12 2023 " "Processing started: Fri May 26 14:18:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685121492676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121492676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121492676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685121493478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685121493478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arquitetura " "Found design unit 1: display-arquitetura" {  } { { "display.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506254 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506257 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleULA-comportamento " "Found design unit 1: unidadeControleULA-comportamento" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506260 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleULA " "Found entity 1: unidadeControleULA" {  } { { "unidadeControleULA.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506262 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_aula16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_aula16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_aula16-arquitetura " "Found design unit 1: ula_aula16-arquitetura" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_aula16 " "Found entity 1: ula_aula16" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerio.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somadorGenerio.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506269 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerio.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somadorGenerio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506272 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinalGenerico-comportamento " "Found design unit 1: SinalGenerico-comportamento" {  } { { "SinalGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/SinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506274 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinalGenerico " "Found entity 1: SinalGenerico" {  } { { "SinalGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/SinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506279 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506282 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1-comportamento " "Found design unit 1: muxGenerico4x1_1-comportamento" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506285 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1 " "Found entity 1: muxGenerico4x1_1" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506288 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico_bit_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico_bit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico_bit_1-comportamento " "Found design unit 1: muxGenerico_bit_1-comportamento" {  } { { "muxGenerico_bit_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico_bit_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506290 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico_bit_1 " "Found entity 1: muxGenerico_bit_1" {  } { { "muxGenerico_bit_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico_bit_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-arquitetura " "Found design unit 1: mips-arquitetura" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506293 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderOPCODE-comportamento " "Found design unit 1: decoderOPCODE-comportamento" {  } { { "decoderOPCODE.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderOPCODE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506299 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderOPCODE " "Found entity 1: decoderOPCODE" {  } { { "decoderOPCODE.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderOPCODE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFUNCT-comportamento " "Found design unit 1: decoderFUNCT-comportamento" {  } { { "decoderFUNCT.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderFUNCT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFUNCT " "Found entity 1: decoderFUNCT" {  } { { "decoderFUNCT.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/decoderFUNCT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentesomador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentesomador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componenteSomador-comportamento " "Found design unit 1: componenteSomador-comportamento" {  } { { "componenteSomador.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/componenteSomador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506304 ""} { "Info" "ISGN_ENTITY_NAME" "1 componenteSomador " "Found entity 1: componenteSomador" {  } { { "componenteSomador.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/componenteSomador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checa31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checa31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checa31-comportamento " "Found design unit 1: checa31-comportamento" {  } { { "checa31.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa31.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506306 ""} { "Info" "ISGN_ENTITY_NAME" "1 checa31 " "Found entity 1: checa31" {  } { { "checa31.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checa30a0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checa30a0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checa30a0-comportamento " "Found design unit 1: checa30a0-comportamento" {  } { { "checa30a0.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506310 ""} { "Info" "ISGN_ENTITY_NAME" "1 checa30a0 " "Found entity 1: checa30a0" {  } { { "checa30a0.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506312 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685121506312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685121506365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Operacao_Ula MIPS.vhd(52) " "Verilog HDL or VHDL warning at MIPS.vhd(52): object \"Operacao_Ula\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506365 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selUla MIPS.vhd(53) " "VHDL Signal Declaration warning at MIPS.vhd(53): used implicit default value for signal \"selUla\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121506365 "|mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ula_mem MIPS.vhd(77) " "Verilog HDL or VHDL warning at MIPS.vhd(77): object \"saida_ula_mem\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506377 "|mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imediato_i MIPS.vhd(93) " "Verilog HDL or VHDL warning at MIPS.vhd(93): object \"imediato_i\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506377 "|mips"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] MIPS.vhd(18) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at MIPS.vhd(18)" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506381 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS.vhd" "PC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "MIPS.vhd" "incrementaPC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:incrementaImediato " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:incrementaImediato\"" {  } { { "MIPS.vhd" "incrementaImediato" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxBeq " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxBeq\"" {  } { { "MIPS.vhd" "muxBeq" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxRTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxRTRD\"" {  } { { "MIPS.vhd" "muxRTRD" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_aula16 ula_aula16:ULA1 " "Elaborating entity \"ula_aula16\" for hierarchy \"ula_aula16:ULA1\"" {  } { { "MIPS.vhd" "ULA1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_31 ula_aula16.vhd(53) " "Verilog HDL or VHDL warning at ula_aula16.vhd(53): object \"carry_out_31\" assigned a value but never read" {  } { { "ula_aula16.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685121506427 "|mips|ula_aula16:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checa30a0 ula_aula16:ULA1\|checa30a0:BIT0 " "Elaborating entity \"checa30a0\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\"" {  } { { "ula_aula16.vhd" "BIT0" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico_bit_1 ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico_bit_1:muxB " "Elaborating entity \"muxGenerico_bit_1\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico_bit_1:muxB\"" {  } { { "checa30a0.vhd" "muxB" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "componenteSomador ula_aula16:ULA1\|checa30a0:BIT0\|componenteSomador:somador " "Elaborating entity \"componenteSomador\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|componenteSomador:somador\"" {  } { { "checa30a0.vhd" "somador" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1 ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado " "Elaborating entity \"muxGenerico4x1_1\" for hierarchy \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\"" {  } { { "checa30a0.vhd" "muxResultado" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/checa30a0.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506432 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX muxGenerico4x1_1.vhd(15) " "Inferred latch for \"saida_MUX\" at muxGenerico4x1_1.vhd(15)" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121506433 "|mips|ula_aula16:ULA1|checa30a0:BIT0|muxGenerico4x1_1:muxResultado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checa31 ula_aula16:ULA1\|checa31:BIT31 " "Elaborating entity \"checa31\" for hierarchy \"ula_aula16:ULA1\|checa31:BIT31\"" {  } { { "ula_aula16.vhd" "BIT31" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ula_aula16.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM1 " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM1\"" {  } { { "MIPS.vhd" "RAM1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "MIPS.vhd" "ROM1" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506473 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121506474 "|mips|ROMMIPS:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:Registradores " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:Registradores\"" {  } { { "MIPS.vhd" "Registradores" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "MIPS.vhd" "UC" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinalGenerico SinalGenerico:SINAL_ESTENDE " "Elaborating entity \"SinalGenerico\" for hierarchy \"SinalGenerico:SINAL_ESTENDE\"" {  } { { "MIPS.vhd" "SINAL_ESTENDE" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleULA unidadeControleULA:UC_ULA " "Elaborating entity \"unidadeControleULA\" for hierarchy \"unidadeControleULA:UC_ULA\"" {  } { { "MIPS.vhd" "UC_ULA" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderOPCODE unidadeControleULA:UC_ULA\|decoderOPCODE:decOPCODE " "Elaborating entity \"decoderOPCODE\" for hierarchy \"unidadeControleULA:UC_ULA\|decoderOPCODE:decOPCODE\"" {  } { { "unidadeControleULA.vhd" "decOPCODE" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFUNCT unidadeControleULA:UC_ULA\|decoderFUNCT:decFUNCT " "Elaborating entity \"decoderFUNCT\" for hierarchy \"unidadeControleULA:UC_ULA\|decoderFUNCT:decFUNCT\"" {  } { { "unidadeControleULA.vhd" "decFUNCT" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 unidadeControleULA:UC_ULA\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"unidadeControleULA:UC_ULA\|muxGenerico2x1:MUX\"" {  } { { "unidadeControleULA.vhd" "MUX" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/unidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "MIPS.vhd" "display" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg display:display\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"display:display\|conversorHex7Seg:display0\"" {  } { { "display.vhd" "display0" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/display.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121506488 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:Registradores\|registrador " "RAM logic \"bancoReg:Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685121506914 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685121506914 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685121506914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa31:BIT31\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa31:BIT31\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT30\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT30\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT29\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT29\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT28\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT28\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT27\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT27\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT26\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT26\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT25\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT25\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT24\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT24\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT23\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT23\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT22\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT22\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT21\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT21\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT20\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT20\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT19\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT19\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT18\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT18\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT17\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT17\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT16\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT16\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT15\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT15\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT14\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT14\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT13\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT13\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT12\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT12\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT11\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT11\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT10\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT10\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT9\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT9\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT8\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT8\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT7\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT7\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT6\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT6\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT5\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT5\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT4\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT4\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT3\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT3\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT2\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT2\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT1\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT1\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\|saida_MUX " "LATCH primitive \"ula_aula16:ULA1\|checa30a0:BIT0\|muxGenerico4x1_1:muxResultado\|saida_MUX\" is permanently enabled" {  } { { "muxGenerico4x1_1.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/muxGenerico4x1_1.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685121506942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685121508514 "|mips|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685121508514 "|mips|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685121508514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685121508609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685121510600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685121510951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685121510951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/MIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685121511070 "|mips|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685121511070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "588 " "Implemented 588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685121511075 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685121511075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "521 " "Implemented 521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685121511075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685121511075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 14:18:31 2023 " "Processing ended: Fri May 26 14:18:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685121511133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685121511133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685121513055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685121513056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 14:18:32 2023 " "Processing started: Fri May 26 14:18:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685121513056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685121513056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685121513056 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685121513242 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1685121513243 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1685121513243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685121513414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685121513418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685121513441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685121513521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685121513521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685121513982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685121514031 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685121520115 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 94 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 94 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1685121520298 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685121520298 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685121520298 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_U7 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1685121520308 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1685121520308 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1685121520308 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121520309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685121520314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685121520314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685121520319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685121520320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685121520321 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685121520321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685121520321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685121520322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685121520322 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685121520448 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685121520448 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121520448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685121524582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685121524582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685121524585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685121524597 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685121524598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685121524629 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685121524847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121527331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685121529261 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685121532474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121532474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685121534300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685121538007 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685121538007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685121544790 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685121544790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121544801 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685121547617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685121547636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685121548502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685121548503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685121549248 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685121553199 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685121553482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/output_files/mips.fit.smsg " "Generated suppressed messages file C:/Users/nishi/OneDrive/Documentos/DESCOMP/MIPS/mips_fpga/output_files/mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685121553595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6280 " "Peak virtual memory: 6280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685121554416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 14:19:14 2023 " "Processing ended: Fri May 26 14:19:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685121554416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685121554416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685121554416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685121554416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685121555929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685121555930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 14:19:15 2023 " "Processing started: Fri May 26 14:19:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685121555930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685121555930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685121555930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685121557203 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685121560634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685121561079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 14:19:21 2023 " "Processing ended: Fri May 26 14:19:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685121561079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685121561079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685121561079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685121561079 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685121561854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685121563301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685121563303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 14:19:22 2023 " "Processing started: Fri May 26 14:19:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685121563303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685121563303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685121563303 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685121563499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685121564636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685121564636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121564683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121564683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685121565220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121565220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685121565224 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685121565224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685121565226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685121565226 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685121565232 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685121565258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685121565378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685121565378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.377 " "Worst-case setup slack is -10.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.377            -922.282 KEY\[0\]  " "  -10.377            -922.282 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121565386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.822 " "Worst-case hold slack is 0.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 KEY\[0\]  " "    0.822               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121565393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121565408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121565418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.703 " "Worst-case minimum pulse width slack is -0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703            -138.190 KEY\[0\]  " "   -0.703            -138.190 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121565429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121565429 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685121565442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685121565498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685121567084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685121567170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685121567191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685121567191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.259 " "Worst-case setup slack is -10.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.259            -910.585 KEY\[0\]  " "  -10.259            -910.585 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121567198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.801 " "Worst-case hold slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 KEY\[0\]  " "    0.801               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121567205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121567217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121567221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.643 " "Worst-case minimum pulse width slack is -0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643            -131.720 KEY\[0\]  " "   -0.643            -131.720 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121567231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121567231 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685121567237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685121567548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685121569131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685121569231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685121569243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685121569243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.816 " "Worst-case setup slack is -4.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.816            -412.400 KEY\[0\]  " "   -4.816            -412.400 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 KEY\[0\]  " "    0.415               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121569263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121569271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.740 " "Worst-case minimum pulse width slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740            -127.452 KEY\[0\]  " "   -0.740            -127.452 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569276 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685121569291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685121569530 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685121569543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685121569543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.274 " "Worst-case setup slack is -4.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.274            -365.771 KEY\[0\]  " "   -4.274            -365.771 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 KEY\[0\]  " "    0.380               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121569587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685121569593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.744 " "Worst-case minimum pulse width slack is -0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744            -130.026 KEY\[0\]  " "   -0.744            -130.026 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685121569607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685121569607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685121572036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685121572053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685121572323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 14:19:32 2023 " "Processing ended: Fri May 26 14:19:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685121572323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685121572323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685121572323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685121572323 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685121573253 ""}
