{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541609903142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541609903177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 10:58:22 2018 " "Processing started: Wed Nov 07 10:58:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541609903177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609903177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609903177 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1541609905723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "transmitting TRANSMITTING UART_tx.sv(14) " "Verilog HDL Declaration information at UART_tx.sv(14): object \"transmitting\" differs only in case from object \"TRANSMITTING\" in the same scope" {  } { { "UART_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_tx.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609918422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rcv.sv(16) " "Verilog HDL Declaration information at UART_rcv.sv(16): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609918429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rcv " "Found entity 1: UART_rcv" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise16_AuthBlck/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609918434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise16_AuthBlck/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise16_AuthBlck/PB_release.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n Auth_blk_DE0.sv(4) " "Verilog HDL Declaration information at Auth_blk_DE0.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609918449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auth_blk_de0.sv 1 1 " "Found 1 design units, including 1 entities, in source file auth_blk_de0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Auth_blk_DE0 " "Found entity 1: Auth_blk_DE0" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auth_blk.sv 1 1 " "Found 1 design units, including 1 entities, in source file auth_blk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Auth_blk " "Found entity 1: Auth_blk" {  } { { "Auth_blk.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609918455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX Auth_blk_DE0.sv(28) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(28): created implicit net for \"RX\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trmt Auth_blk_DE0.sv(33) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(33): created implicit net for \"trmt\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done Auth_blk_DE0.sv(44) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(44): created implicit net for \"tx_done\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Auth_blk_DE0 " "Elaborating entity \"Auth_blk_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541609918631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auth_blk Auth_blk:iDUT " "Elaborating entity \"Auth_blk\" for hierarchy \"Auth_blk:iDUT\"" {  } { { "Auth_blk_DE0.sv" "iDUT" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rcv Auth_blk:iDUT\|UART_rcv:receiver " "Elaborating entity \"UART_rcv\" for hierarchy \"Auth_blk:iDUT\|UART_rcv:receiver\"" {  } { { "Auth_blk.sv" "receiver" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rcv.sv(81) " "Verilog HDL assignment warning at UART_rcv.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_rcv.sv(100) " "Verilog HDL assignment warning at UART_rcv.sv(100): truncated value with size 32 to match size of target (12)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UART_rcv.sv(116) " "Verilog HDL warning at UART_rcv.sv(116): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 116 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UART_rcv.sv(117) " "Verilog HDL warning at UART_rcv.sv(117): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 117 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_shft_reg UART_rcv.sv(111) " "Verilog HDL Always Construct warning at UART_rcv.sv(111): inferring latch(es) for variable \"rx_shft_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[0\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[0\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[1\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[1\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918786 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[2\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[2\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[3\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[3\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[4\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[4\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[5\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[5\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[6\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[6\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[7\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[7\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[8\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[8\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609918788 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "Auth_blk_DE0.sv" "iPB" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "Auth_blk_DE0.sv" "iRST" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:iTX\"" {  } { { "Auth_blk_DE0.sv" "iTX" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609918815 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clr_done uart_tx.sv(9) " "Verilog HDL warning at uart_tx.sv(9): object clr_done used but never assigned" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541609918826 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(89) " "Verilog HDL assignment warning at uart_tx.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609918829 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(108) " "Verilog HDL assignment warning at uart_tx.sv(108): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609918829 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clr_done 0 uart_tx.sv(9) " "Net \"clr_done\" at uart_tx.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541609918829 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 121 -1 0 } } { "PB_release.sv" "" { Text "I:/ece551/exercise16_AuthBlck/PB_release.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541609920358 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541609920358 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609920414 "|Auth_blk_DE0|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609920414 "|Auth_blk_DE0|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609920414 "|Auth_blk_DE0|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609920414 "|Auth_blk_DE0|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609920414 "|Auth_blk_DE0|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541609920414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541609920501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541609921123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.map.smsg " "Generated suppressed messages file I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609921292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541609922449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609922449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541609923363 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541609923363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541609923363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541609923363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541609923642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 10:58:43 2018 " "Processing ended: Wed Nov 07 10:58:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541609923642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541609923642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541609923642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609923642 ""}
