# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying D:/Software/modelsim/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:10:25 on Dec 31,2022
# vlog -reportprogress 300 -work work ../design/vlg_design.v 
# -- Compiling module vlg_design
# 
# Top level modules:
# 	vlg_design
# End time: 16:10:25 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:10:25 on Dec 31,2022
# vlog -reportprogress 300 -work work testbench_top.v 
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 16:10:25 on Dec 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench_top 
# Start time: 16:10:25 on Dec 31,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench_top(fast)
# Loading work.vlg_design(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: A One  Hostname: AISIJI  ProcessID: 12484
#           Attempting to use alternate WLF file "./wlftzwx6rs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzwx6rs
add wave -position insertpoint  \
sim:/testbench_top/uut_vlg_design/divcnt
add wave -position insertpoint  \
sim:/testbench_top/uut_vlg_design/clk_en
run -all
# ** Note: $stop    : testbench_top.v(54)
#    Time: 7405 ns  Iteration: 1  Instance: /testbench_top
# Break in Module testbench_top at testbench_top.v line 54
# End time: 16:15:03 on Dec 31,2022, Elapsed time: 0:04:38
# Errors: 0, Warnings: 2
