{
  "Top": "conv_3x3_strm",
  "RtlTop": "conv_3x3_strm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "65804",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_3x3_strm",
    "Version": "1.0",
    "DisplayName": "Conv_3x3_strm",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/conv_2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_3x3_strm_linbkb.vhd",
      "impl\/vhdl\/conv_3x3_strm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_3x3_strm_linbkb.v",
      "impl\/verilog\/conv_3x3_strm.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_stream_V": {
      "type": "ap_fifo",
      "fifo_width": "8",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_din": {
      "dir": "out",
      "width": "8"
    },
    "out_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_V_write": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_V_dout": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_V_read": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "out_stream_V": {
      "interfaceRef": "out_stream_V",
      "dir": "out",
      "firstOutLatency": "10"
    },
    "in_stream_V": {
      "interfaceRef": "in_stream_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_3x3_strm"},
    "Metrics": {"conv_3x3_strm": {
        "Latency": {
          "LatencyBest": "65804",
          "LatencyAvg": "65804",
          "LatencyWorst": "65804",
          "PipelineII": "65805",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.83"
        },
        "Loops": [
          {
            "Name": "init_linebuf_1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "init_linebuf_2",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "for_i_pixel_for_j_pixel",
            "TripCount": "65536",
            "Latency": "65539",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "351",
          "LUT": "1107",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-12-03 19:08:31 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
