// Seed: 1966201365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_5;
  final $display(1, id_5, (id_3), 1, 1'b0, id_2, 1 == id_2, id_3);
  module_0(
      id_1, id_3, id_5, id_4, id_4, id_2, id_1, id_5, id_2
  );
endprogram
