<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p109" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_109{left:650px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t2_109{left:791px;top:1124px;}
#t3_109{left:837px;top:1124px;}
#t4_109{left:70px;top:95px;}
#t5_109{left:96px;top:102px;letter-spacing:-0.1px;}
#t6_109{left:182px;top:102px;word-spacing:-1.9px;}
#t7_109{left:96px;top:119px;word-spacing:-2px;}
#t8_109{left:96px;top:136px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t9_109{left:70px;top:151px;}
#ta_109{left:96px;top:159px;}
#tb_109{left:192px;top:159px;word-spacing:-2.8px;}
#tc_109{left:96px;top:176px;letter-spacing:-0.1px;word-spacing:-2.9px;}
#td_109{left:96px;top:193px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_109{left:70px;top:208px;}
#tf_109{left:96px;top:215px;}
#tg_109{left:166px;top:215px;}
#th_109{left:184px;top:215px;letter-spacing:-0.2px;word-spacing:-1.9px;}
#ti_109{left:97px;top:238px;letter-spacing:-0.1px;word-spacing:-5.3px;}
#tj_109{left:97px;top:255px;letter-spacing:-0.3px;word-spacing:-1.9px;}
#tk_109{left:97px;top:278px;word-spacing:-1.9px;}
#tl_109{left:97px;top:295px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tm_109{left:70px;top:310px;}
#tn_109{left:96px;top:318px;}
#to_109{left:139px;top:318px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#tp_109{left:628px;top:318px;letter-spacing:-0.1px;}
#tq_109{left:637px;top:318px;word-spacing:-1.8px;}
#tr_109{left:96px;top:335px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#ts_109{left:70px;top:350px;}
#tt_109{left:96px;top:358px;letter-spacing:-0.1px;}
#tu_109{left:144px;top:358px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tv_109{left:70px;top:373px;}
#tw_109{left:96px;top:380px;letter-spacing:-0.1px;}
#tx_109{left:192px;top:380px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ty_109{left:70px;top:396px;}
#tz_109{left:96px;top:403px;}
#t10_109{left:166px;top:403px;}
#t11_109{left:184px;top:403px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t12_109{left:70px;top:419px;}
#t13_109{left:96px;top:426px;letter-spacing:-0.1px;}
#t14_109{left:129px;top:426px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t15_109{left:70px;top:442px;}
#t16_109{left:96px;top:449px;}
#t17_109{left:129px;top:449px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t18_109{left:96px;top:466px;word-spacing:-1.9px;}
#t19_109{left:70px;top:481px;}
#t1a_109{left:96px;top:489px;}
#t1b_109{left:144px;top:489px;letter-spacing:-0.3px;word-spacing:-1.7px;}
#t1c_109{left:70px;top:504px;}
#t1d_109{left:96px;top:512px;letter-spacing:-0.1px;}
#t1e_109{left:191px;top:512px;word-spacing:-2px;}
#t1f_109{left:70px;top:527px;}
#t1g_109{left:96px;top:535px;}
#t1h_109{left:167px;top:535px;word-spacing:-2px;}
#t1i_109{left:96px;top:552px;letter-spacing:-0.1px;word-spacing:-2.7px;}
#t1j_109{left:96px;top:568px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1k_109{left:96px;top:585px;word-spacing:-1.9px;}
#t1l_109{left:70px;top:601px;}
#t1m_109{left:96px;top:608px;}
#t1n_109{left:139px;top:608px;word-spacing:-2.7px;}
#t1o_109{left:96px;top:625px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#t1p_109{left:96px;top:642px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1q_109{left:70px;top:657px;}
#t1r_109{left:96px;top:665px;letter-spacing:0.1px;}
#t1s_109{left:120px;top:665px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1t_109{left:96px;top:681px;word-spacing:-2.1px;}
#t1u_109{left:70px;top:697px;}
#t1v_109{left:96px;top:704px;letter-spacing:0.1px;}
#t1w_109{left:126px;top:704px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#t1x_109{left:70px;top:720px;}
#t1y_109{left:96px;top:727px;word-spacing:-1.9px;}
#t1z_109{left:204px;top:727px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t20_109{left:96px;top:744px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t21_109{left:96px;top:761px;letter-spacing:-0.1px;word-spacing:-3.6px;}
#t22_109{left:96px;top:778px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t23_109{left:70px;top:793px;}
#t24_109{left:96px;top:801px;word-spacing:-1.9px;}
#t25_109{left:204px;top:801px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t26_109{left:96px;top:817px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t27_109{left:96px;top:834px;letter-spacing:-0.1px;word-spacing:-3.6px;}
#t28_109{left:96px;top:851px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t29_109{left:70px;top:866px;}
#t2a_109{left:96px;top:874px;letter-spacing:-0.1px;}
#t2b_109{left:267px;top:874px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t2c_109{left:96px;top:891px;word-spacing:-1.9px;}
#t2d_109{left:70px;top:906px;}
#t2e_109{left:96px;top:914px;letter-spacing:-0.1px;}
#t2f_109{left:267px;top:914px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t2g_109{left:96px;top:930px;word-spacing:-1.9px;}
#t2h_109{left:70px;top:946px;}
#t2i_109{left:96px;top:953px;letter-spacing:-0.1px;}
#t2j_109{left:170px;top:953px;word-spacing:-1.9px;}
#t2k_109{left:70px;top:969px;}
#t2l_109{left:96px;top:976px;}
#t2m_109{left:135px;top:976px;}
#t2n_109{left:153px;top:976px;word-spacing:-4.8px;}
#t2o_109{left:96px;top:993px;word-spacing:-1.9px;}
#t2p_109{left:70px;top:1008px;}
#t2q_109{left:96px;top:1016px;}
#t2r_109{left:147px;top:1016px;}
#t2s_109{left:165px;top:1016px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t2t_109{left:96px;top:1033px;word-spacing:-1.8px;}
#t2u_109{left:70px;top:1048px;}
#t2v_109{left:96px;top:1056px;}
#t2w_109{left:141px;top:1056px;}
#t2x_109{left:159px;top:1056px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t2y_109{left:96px;top:1073px;letter-spacing:-0.1px;word-spacing:-1.9px;}

.s1_109{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s2_109{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s3_109{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s4_109{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-WEIGHT: bold;
}

.s5_109{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts109" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg109Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg109" style="-webkit-user-select: none;"><object width="935" height="1210" data="109/109.svg" type="image/svg+xml" id="pdf109" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_109" class="t s1_109">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t2_109" class="t s2_109">Vol. 2A</div>
<div id="t3_109" class="t s2_109">3-7</div>
<div id="t4_109" class="t s3_109">•</div>
<div id="t5_109" class="t s4_109">xmm/m64 </div>
<div id="t6_109" class="t s5_109">— An XMM register or a 64-bit memory operand. The 128-bit SIMD floating-point registers are </div>
<div id="t7_109" class="t s5_109">XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of </div>
<div id="t8_109" class="t s5_109">memory are found at the address provided by the effective address computation.</div>
<div id="t9_109" class="t s3_109">•</div>
<div id="ta_109" class="t s4_109">xmm/m128 </div>
<div id="tb_109" class="t s5_109">— An XMM register or a 128-bit memory operand. The 128-bit XMM registers are XMM0 through </div>
<div id="tc_109" class="t s5_109">XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at </div>
<div id="td_109" class="t s5_109">the address provided by the effective address computation.</div>
<div id="te_109" class="t s3_109">•</div>
<div id="tf_109" class="t s4_109">&lt;XMM0&gt;</div>
<div id="tg_109" class="t s5_109">—</div>
<div id="th_109" class="t s5_109">Indicates implied use of the XMM0 register.</div>
<div id="ti_109" class="t s5_109">When there is ambiguity, xmm1 indicates the first source operand using an XMM register and xmm2 the second </div>
<div id="tj_109" class="t s5_109">source operand using an XMM register. </div>
<div id="tk_109" class="t s5_109">Some instructions use the XMM0 register as the third source operand, indicated by &lt;XMM0&gt;. The use of the </div>
<div id="tl_109" class="t s5_109">third XMM register operand is implicit in the instruction encoding and does not affect the ModR/M encoding.</div>
<div id="tm_109" class="t s3_109">•</div>
<div id="tn_109" class="t s4_109">ymm </div>
<div id="to_109" class="t s5_109">— A YMM register. The 256-bit YMM registers are: YMM0 through YMM7</div>
<div id="tp_109" class="t s4_109">; </div>
<div id="tq_109" class="t s5_109">YMM8 through YMM15 are </div>
<div id="tr_109" class="t s5_109">available in 64-bit mode. </div>
<div id="ts_109" class="t s3_109">•</div>
<div id="tt_109" class="t s4_109">m256 </div>
<div id="tu_109" class="t s5_109">— A 32-byte operand in memory. This nomenclature is used only with AVX instructions.</div>
<div id="tv_109" class="t s3_109">•</div>
<div id="tw_109" class="t s4_109">ymm/m256</div>
<div id="tx_109" class="t s5_109">— A YMM register or 256-bit memory operand. </div>
<div id="ty_109" class="t s3_109">•</div>
<div id="tz_109" class="t s4_109">&lt;YMM0&gt;</div>
<div id="t10_109" class="t s5_109">—</div>
<div id="t11_109" class="t s5_109">Indicates use of the YMM0 register as an implicit argument.</div>
<div id="t12_109" class="t s3_109">•</div>
<div id="t13_109" class="t s4_109">bnd </div>
<div id="t14_109" class="t s5_109">— A 128-bit bounds register. BND0 through BND3.</div>
<div id="t15_109" class="t s3_109">•</div>
<div id="t16_109" class="t s4_109">mib </div>
<div id="t17_109" class="t s5_109">— A memory operand using SIB addressing form, where the index register is not used in address calcu-</div>
<div id="t18_109" class="t s5_109">lation, Scale is ignored. Only the base and displacement are used in effective address calculation.</div>
<div id="t19_109" class="t s3_109">•</div>
<div id="t1a_109" class="t s4_109">m512</div>
<div id="t1b_109" class="t s5_109">— A 64-byte operand in memory. </div>
<div id="t1c_109" class="t s3_109">•</div>
<div id="t1d_109" class="t s4_109">zmm/m512</div>
<div id="t1e_109" class="t s5_109">— A ZMM register or 512-bit memory operand. </div>
<div id="t1f_109" class="t s3_109">•</div>
<div id="t1g_109" class="t s4_109">{k1}{z}</div>
<div id="t1h_109" class="t s5_109">— A mask register used as instruction writemask. The 64-bit k registers are: k1 through k7. </div>
<div id="t1i_109" class="t s5_109">Writemask specification is available exclusively via EVEX prefix. The masking can either be done as a merging-</div>
<div id="t1j_109" class="t s5_109">masking, where the old values are preserved for masked out elements or as a zeroing masking. The type of </div>
<div id="t1k_109" class="t s5_109">masking is determined by using the EVEX.z bit.</div>
<div id="t1l_109" class="t s3_109">•</div>
<div id="t1m_109" class="t s4_109">{k1}</div>
<div id="t1n_109" class="t s5_109">— Without {z}: a mask register used as instruction writemask for instructions that do not allow zeroing-</div>
<div id="t1o_109" class="t s5_109">masking but support merging-masking. This corresponds to instructions that require the value of the aaa field </div>
<div id="t1p_109" class="t s5_109">to be different than 0 (e.g., gather) and store-type instructions which allow only merging-masking. </div>
<div id="t1q_109" class="t s3_109">•</div>
<div id="t1r_109" class="t s4_109">k1</div>
<div id="t1s_109" class="t s5_109">— A mask register used as a regular operand (either destination or source). The 64-bit k registers are: k0 </div>
<div id="t1t_109" class="t s5_109">through k7.</div>
<div id="t1u_109" class="t s3_109">•</div>
<div id="t1v_109" class="t s4_109">mV</div>
<div id="t1w_109" class="t s5_109">— A vector memory operand; the operand size is dependent on the instruction.</div>
<div id="t1x_109" class="t s3_109">•</div>
<div id="t1y_109" class="t s4_109">vm32{x,y, z}</div>
<div id="t1z_109" class="t s5_109">— A vector array of memory operands specified using VSIB memory addressing. The array of </div>
<div id="t20_109" class="t s5_109">memory addresses are specified using a common base register, a constant scale factor, and a vector index </div>
<div id="t21_109" class="t s5_109">register with individual elements of 32-bit index value in an XMM register (vm32x), a YMM register (vm32y) or </div>
<div id="t22_109" class="t s5_109">a ZMM register (vm32z).</div>
<div id="t23_109" class="t s3_109">•</div>
<div id="t24_109" class="t s4_109">vm64{x,y, z}</div>
<div id="t25_109" class="t s5_109">— A vector array of memory operands specified using VSIB memory addressing. The array of </div>
<div id="t26_109" class="t s5_109">memory addresses are specified using a common base register, a constant scale factor, and a vector index </div>
<div id="t27_109" class="t s5_109">register with individual elements of 64-bit index value in an XMM register (vm64x), a YMM register (vm64y) or </div>
<div id="t28_109" class="t s5_109">a ZMM register (vm64z).</div>
<div id="t29_109" class="t s3_109">•</div>
<div id="t2a_109" class="t s4_109">zmm/m512/m32bcst</div>
<div id="t2b_109" class="t s5_109">— An operand that can be a ZMM register, a 512-bit memory location or a 512-bit </div>
<div id="t2c_109" class="t s5_109">vector loaded from a 32-bit memory location. </div>
<div id="t2d_109" class="t s3_109">•</div>
<div id="t2e_109" class="t s4_109">zmm/m512/m64bcst</div>
<div id="t2f_109" class="t s5_109">— An operand that can be a ZMM register, a 512-bit memory location or a 512-bit </div>
<div id="t2g_109" class="t s5_109">vector loaded from a 64-bit memory location.</div>
<div id="t2h_109" class="t s3_109">•</div>
<div id="t2i_109" class="t s4_109">&lt;ZMM0&gt;</div>
<div id="t2j_109" class="t s5_109">— Indicates use of the ZMM0 register as an implicit argument.</div>
<div id="t2k_109" class="t s3_109">•</div>
<div id="t2l_109" class="t s4_109">{er}</div>
<div id="t2m_109" class="t s5_109">—</div>
<div id="t2n_109" class="t s5_109">Indicates support for embedded rounding control, which is only applicable to the register-register form </div>
<div id="t2o_109" class="t s5_109">of the instruction. This also implies support for SAE (Suppress All Exceptions).</div>
<div id="t2p_109" class="t s3_109">•</div>
<div id="t2q_109" class="t s4_109">{sae}</div>
<div id="t2r_109" class="t s5_109">—</div>
<div id="t2s_109" class="t s5_109">Indicates support for SAE (Suppress All Exceptions). This is used for instructions that support SAE, </div>
<div id="t2t_109" class="t s5_109">but do not support embedded rounding control.</div>
<div id="t2u_109" class="t s3_109">•</div>
<div id="t2v_109" class="t s4_109">SRC1 </div>
<div id="t2w_109" class="t s5_109">—</div>
<div id="t2x_109" class="t s5_109">Denotes the first source operand in the instruction syntax of an instruction encoded with the </div>
<div id="t2y_109" class="t s5_109">VEX/EVEX prefix and having two or more source operands.</div>

<!-- End text definitions -->


</div>
</body>
</html>
