Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/OExp12-MCPU/MCPU_sim_isim_map.exe -prj Z:/OExp12-MCPU/MCPU_sim_map.prj work.MCPU_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/OExp12-MCPU/netgen/map/MCPU_map.v" into library work
Analyzing Verilog file "Z:/OExp12-MCPU/MCPU_sim.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "Z:/OExp12-MCPU/MCPU_sim.v" Line 55: Size mismatch in connection of port <Data_in>. Formal port size is 32-bit while actual signal size is 9-bit.
Completed static elaboration
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module sffsrce
Compiling module X_SFF(INIT=1'b1)
Compiling module X_LUT6(INIT=64'b0111111111111111...
Compiling module X_LUT5
Compiling module X_CARRY4
Compiling module X_CKBUF
Compiling module X_BUF
Compiling module ffsrce
Compiling module X_FF
Compiling module mux
Compiling module X_MUX2
Compiling module X_SFF
Compiling module X_FF(INIT=1'b1)
Compiling module X_ONE
Compiling module MCPU
Compiling module MCPU_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3027 Verilog Units
Built simulation executable Z:/OExp12-MCPU/MCPU_sim_isim_map.exe
Fuse Memory Usage: 99456 KB
Fuse CPU Usage: 20796 ms
