// Seed: 2295790322
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_3),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(id_4),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_1),
      .id_8(1),
      .id_9((1) < {id_1{id_5}}),
      .id_10(id_2),
      .id_11(id_2)
  );
  always @(negedge 1 == id_4 or posedge 1) begin
    if (id_4 == 1) id_4 <= 1'h0;
  end
  module_0();
endmodule
