ARM GAS  /tmp/cch0m389.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB550:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cch0m389.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/cch0m389.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE550:
  84              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_UART_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_UART_MspInit:
  92              	.LVL0:
  93              	.LFB551:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  /tmp/cch0m389.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 87 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 40
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 87 1 is_stmt 0 view .LVU15
  99 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 20
 102              		.cfi_offset 4, -20
 103              		.cfi_offset 5, -16
 104              		.cfi_offset 6, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107 0002 8BB0     		sub	sp, sp, #44
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 64
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 88 3 is_stmt 1 view .LVU16
 111              		.loc 1 88 20 is_stmt 0 view .LVU17
 112 0004 0023     		movs	r3, #0
 113 0006 0593     		str	r3, [sp, #20]
 114 0008 0693     		str	r3, [sp, #24]
 115 000a 0793     		str	r3, [sp, #28]
 116 000c 0893     		str	r3, [sp, #32]
 117 000e 0993     		str	r3, [sp, #36]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 118              		.loc 1 89 3 is_stmt 1 view .LVU18
 119              		.loc 1 89 11 is_stmt 0 view .LVU19
 120 0010 0368     		ldr	r3, [r0]
 121              		.loc 1 89 5 view .LVU20
 122 0012 324A     		ldr	r2, .L11
 123 0014 9342     		cmp	r3, r2
 124 0016 04D0     		beq	.L9
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> UART5_TX
 101:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> UART5_RX
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
ARM GAS  /tmp/cch0m389.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 125              		.loc 1 121 8 is_stmt 1 view .LVU21
 126              		.loc 1 121 10 is_stmt 0 view .LVU22
 127 0018 314A     		ldr	r2, .L11+4
 128 001a 9342     		cmp	r3, r2
 129 001c 39D0     		beq	.L10
 130              	.LVL1:
 131              	.L5:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 130:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 131:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 132:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 133:Core/Src/stm32f4xx_hal_msp.c ****     */
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c ****   }
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 146 1 view .LVU23
 133 001e 0BB0     		add	sp, sp, #44
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 20
 137              		@ sp needed
 138 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 139              	.LVL2:
 140              	.L9:
 141              	.LCFI5:
 142              		.cfi_restore_state
ARM GAS  /tmp/cch0m389.s 			page 6


  95:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 95 5 is_stmt 1 view .LVU24
 144              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU25
 146 0022 0024     		movs	r4, #0
 147 0024 0094     		str	r4, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 95 5 view .LVU26
 149 0026 2F4B     		ldr	r3, .L11+8
 150 0028 1A6C     		ldr	r2, [r3, #64]
 151 002a 42F48012 		orr	r2, r2, #1048576
 152 002e 1A64     		str	r2, [r3, #64]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 95 5 view .LVU27
 154 0030 1A6C     		ldr	r2, [r3, #64]
 155 0032 02F48012 		and	r2, r2, #1048576
 156 0036 0092     		str	r2, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 95 5 view .LVU28
 158 0038 009A     		ldr	r2, [sp]
 159              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 161              		.loc 1 97 5 view .LVU30
 162              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 163              		.loc 1 97 5 view .LVU31
 164 003a 0194     		str	r4, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 165              		.loc 1 97 5 view .LVU32
 166 003c 1A6B     		ldr	r2, [r3, #48]
 167 003e 42F00402 		orr	r2, r2, #4
 168 0042 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 169              		.loc 1 97 5 view .LVU33
 170 0044 1A6B     		ldr	r2, [r3, #48]
 171 0046 02F00402 		and	r2, r2, #4
 172 004a 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 173              		.loc 1 97 5 view .LVU34
 174 004c 019A     		ldr	r2, [sp, #4]
 175              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 176              		.loc 1 97 5 view .LVU35
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 177              		.loc 1 98 5 view .LVU36
 178              	.LBB6:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 179              		.loc 1 98 5 view .LVU37
 180 004e 0294     		str	r4, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 181              		.loc 1 98 5 view .LVU38
 182 0050 1A6B     		ldr	r2, [r3, #48]
 183 0052 42F00802 		orr	r2, r2, #8
 184 0056 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/cch0m389.s 			page 7


  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 185              		.loc 1 98 5 view .LVU39
 186 0058 1B6B     		ldr	r3, [r3, #48]
 187 005a 03F00803 		and	r3, r3, #8
 188 005e 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 189              		.loc 1 98 5 view .LVU40
 190 0060 029B     		ldr	r3, [sp, #8]
 191              	.LBE6:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 192              		.loc 1 98 5 view .LVU41
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 103 5 view .LVU42
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 103 25 is_stmt 0 view .LVU43
 195 0062 4FF48053 		mov	r3, #4096
 196 0066 0593     		str	r3, [sp, #20]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 104 5 is_stmt 1 view .LVU44
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 104 26 is_stmt 0 view .LVU45
 199 0068 0227     		movs	r7, #2
 200 006a 0697     		str	r7, [sp, #24]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 105 5 is_stmt 1 view .LVU46
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 202              		.loc 1 106 5 view .LVU47
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 203              		.loc 1 106 27 is_stmt 0 view .LVU48
 204 006c 0326     		movs	r6, #3
 205 006e 0896     		str	r6, [sp, #32]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 206              		.loc 1 107 5 is_stmt 1 view .LVU49
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 207              		.loc 1 107 31 is_stmt 0 view .LVU50
 208 0070 0825     		movs	r5, #8
 209 0072 0995     		str	r5, [sp, #36]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 210              		.loc 1 108 5 is_stmt 1 view .LVU51
 211 0074 05A9     		add	r1, sp, #20
 212 0076 1C48     		ldr	r0, .L11+12
 213              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 214              		.loc 1 108 5 is_stmt 0 view .LVU52
 215 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 217              		.loc 1 110 5 is_stmt 1 view .LVU53
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218              		.loc 1 110 25 is_stmt 0 view .LVU54
 219 007c 0423     		movs	r3, #4
 220 007e 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 111 5 is_stmt 1 view .LVU55
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 111 26 is_stmt 0 view .LVU56
 223 0080 0697     		str	r7, [sp, #24]
ARM GAS  /tmp/cch0m389.s 			page 8


 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 224              		.loc 1 112 5 is_stmt 1 view .LVU57
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225              		.loc 1 112 26 is_stmt 0 view .LVU58
 226 0082 0794     		str	r4, [sp, #28]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 227              		.loc 1 113 5 is_stmt 1 view .LVU59
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 228              		.loc 1 113 27 is_stmt 0 view .LVU60
 229 0084 0896     		str	r6, [sp, #32]
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 230              		.loc 1 114 5 is_stmt 1 view .LVU61
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 231              		.loc 1 114 31 is_stmt 0 view .LVU62
 232 0086 0995     		str	r5, [sp, #36]
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 115 5 is_stmt 1 view .LVU63
 234 0088 05A9     		add	r1, sp, #20
 235 008a 1848     		ldr	r0, .L11+16
 236 008c FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL5:
 238 0090 C5E7     		b	.L5
 239              	.LVL6:
 240              	.L10:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 127 5 view .LVU64
 242              	.LBB7:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 127 5 view .LVU65
 244 0092 0021     		movs	r1, #0
 245 0094 0391     		str	r1, [sp, #12]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 246              		.loc 1 127 5 view .LVU66
 247 0096 134B     		ldr	r3, .L11+8
 248 0098 1A6C     		ldr	r2, [r3, #64]
 249 009a 42F48022 		orr	r2, r2, #262144
 250 009e 1A64     		str	r2, [r3, #64]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 127 5 view .LVU67
 252 00a0 1A6C     		ldr	r2, [r3, #64]
 253 00a2 02F48022 		and	r2, r2, #262144
 254 00a6 0392     		str	r2, [sp, #12]
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 255              		.loc 1 127 5 view .LVU68
 256 00a8 039A     		ldr	r2, [sp, #12]
 257              	.LBE7:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 258              		.loc 1 127 5 view .LVU69
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 259              		.loc 1 129 5 view .LVU70
 260              	.LBB8:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 261              		.loc 1 129 5 view .LVU71
 262 00aa 0491     		str	r1, [sp, #16]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 263              		.loc 1 129 5 view .LVU72
 264 00ac 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/cch0m389.s 			page 9


 265 00ae 42F00202 		orr	r2, r2, #2
 266 00b2 1A63     		str	r2, [r3, #48]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 267              		.loc 1 129 5 view .LVU73
 268 00b4 1B6B     		ldr	r3, [r3, #48]
 269 00b6 03F00203 		and	r3, r3, #2
 270 00ba 0493     		str	r3, [sp, #16]
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 271              		.loc 1 129 5 view .LVU74
 272 00bc 049B     		ldr	r3, [sp, #16]
 273              	.LBE8:
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 274              		.loc 1 129 5 view .LVU75
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 275              		.loc 1 134 5 view .LVU76
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276              		.loc 1 134 25 is_stmt 0 view .LVU77
 277 00be 4FF44063 		mov	r3, #3072
 278 00c2 0593     		str	r3, [sp, #20]
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 279              		.loc 1 135 5 is_stmt 1 view .LVU78
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280              		.loc 1 135 26 is_stmt 0 view .LVU79
 281 00c4 0223     		movs	r3, #2
 282 00c6 0693     		str	r3, [sp, #24]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 283              		.loc 1 136 5 is_stmt 1 view .LVU80
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 284              		.loc 1 137 5 view .LVU81
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 285              		.loc 1 137 27 is_stmt 0 view .LVU82
 286 00c8 0323     		movs	r3, #3
 287 00ca 0893     		str	r3, [sp, #32]
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 288              		.loc 1 138 5 is_stmt 1 view .LVU83
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 289              		.loc 1 138 31 is_stmt 0 view .LVU84
 290 00cc 0723     		movs	r3, #7
 291 00ce 0993     		str	r3, [sp, #36]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 292              		.loc 1 139 5 is_stmt 1 view .LVU85
 293 00d0 05A9     		add	r1, sp, #20
 294 00d2 0748     		ldr	r0, .L11+20
 295              	.LVL7:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 296              		.loc 1 139 5 is_stmt 0 view .LVU86
 297 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 298              	.LVL8:
 299              		.loc 1 146 1 view .LVU87
 300 00d8 A1E7     		b	.L5
 301              	.L12:
 302 00da 00BF     		.align	2
 303              	.L11:
 304 00dc 00500040 		.word	1073762304
 305 00e0 00480040 		.word	1073760256
 306 00e4 00380240 		.word	1073887232
 307 00e8 00080240 		.word	1073874944
ARM GAS  /tmp/cch0m389.s 			page 10


 308 00ec 000C0240 		.word	1073875968
 309 00f0 00040240 		.word	1073873920
 310              		.cfi_endproc
 311              	.LFE551:
 313              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_UART_MspDeInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	HAL_UART_MspDeInit:
 321              	.LVL9:
 322              	.LFB552:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** /**
 149:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 150:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 151:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 152:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f4xx_hal_msp.c **** */
 154:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 155:Core/Src/stm32f4xx_hal_msp.c **** {
 323              		.loc 1 155 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 1 155 1 is_stmt 0 view .LVU89
 328 0000 08B5     		push	{r3, lr}
 329              	.LCFI6:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 3, -8
 332              		.cfi_offset 14, -4
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 333              		.loc 1 156 3 is_stmt 1 view .LVU90
 334              		.loc 1 156 11 is_stmt 0 view .LVU91
 335 0002 0368     		ldr	r3, [r0]
 336              		.loc 1 156 5 view .LVU92
 337 0004 114A     		ldr	r2, .L19
 338 0006 9342     		cmp	r3, r2
 339 0008 03D0     		beq	.L17
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 165:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> UART5_TX
 166:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> UART5_RX
 167:Core/Src/stm32f4xx_hal_msp.c ****     */
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cch0m389.s 			page 11


 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c ****   }
 176:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 340              		.loc 1 176 8 is_stmt 1 view .LVU93
 341              		.loc 1 176 10 is_stmt 0 view .LVU94
 342 000a 114A     		ldr	r2, .L19+4
 343 000c 9342     		cmp	r3, r2
 344 000e 10D0     		beq	.L18
 345              	.LVL10:
 346              	.L13:
 177:Core/Src/stm32f4xx_hal_msp.c ****   {
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 185:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 186:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 187:Core/Src/stm32f4xx_hal_msp.c ****     */
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** }
 347              		.loc 1 195 1 view .LVU95
 348 0010 08BD     		pop	{r3, pc}
 349              	.LVL11:
 350              	.L17:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 162 5 is_stmt 1 view .LVU96
 352 0012 02F5F432 		add	r2, r2, #124928
 353 0016 136C     		ldr	r3, [r2, #64]
 354 0018 23F48013 		bic	r3, r3, #1048576
 355 001c 1364     		str	r3, [r2, #64]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 356              		.loc 1 168 5 view .LVU97
 357 001e 4FF48051 		mov	r1, #4096
 358 0022 0C48     		ldr	r0, .L19+8
 359              	.LVL12:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 168 5 is_stmt 0 view .LVU98
 361 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 362              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 363              		.loc 1 170 5 is_stmt 1 view .LVU99
 364 0028 0421     		movs	r1, #4
 365 002a 0B48     		ldr	r0, .L19+12
 366 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 367              	.LVL14:
 368 0030 EEE7     		b	.L13
 369              	.LVL15:
 370              	.L18:
ARM GAS  /tmp/cch0m389.s 			page 12


 182:Core/Src/stm32f4xx_hal_msp.c **** 
 371              		.loc 1 182 5 view .LVU100
 372 0032 02F5F832 		add	r2, r2, #126976
 373 0036 136C     		ldr	r3, [r2, #64]
 374 0038 23F48023 		bic	r3, r3, #262144
 375 003c 1364     		str	r3, [r2, #64]
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 376              		.loc 1 188 5 view .LVU101
 377 003e 4FF44061 		mov	r1, #3072
 378 0042 0648     		ldr	r0, .L19+16
 379              	.LVL16:
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 380              		.loc 1 188 5 is_stmt 0 view .LVU102
 381 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 382              	.LVL17:
 383              		.loc 1 195 1 view .LVU103
 384 0048 E2E7     		b	.L13
 385              	.L20:
 386 004a 00BF     		.align	2
 387              	.L19:
 388 004c 00500040 		.word	1073762304
 389 0050 00480040 		.word	1073760256
 390 0054 00080240 		.word	1073874944
 391 0058 000C0240 		.word	1073875968
 392 005c 00040240 		.word	1073873920
 393              		.cfi_endproc
 394              	.LFE552:
 396              		.text
 397              	.Letext0:
 398              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 399              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 400              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 401              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 402              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 403              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 404              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 405              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
ARM GAS  /tmp/cch0m389.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cch0m389.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cch0m389.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cch0m389.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/cch0m389.s:85     .text.HAL_UART_MspInit:00000000 $t
     /tmp/cch0m389.s:91     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cch0m389.s:304    .text.HAL_UART_MspInit:000000dc $d
     /tmp/cch0m389.s:314    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cch0m389.s:320    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cch0m389.s:388    .text.HAL_UART_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
