/*
 * (C) Copyright 2004-2017 Centec Networks (suzhou) Co., LTD.
 * Jay Cao <caoj@centecnetworks.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __CTC5236_CPU_H__
#define __CTC5236_CPU_H__

#define CONFIG_SYS_CTC5236_CPUROM_BASE		0x00000000
#define CONFIG_SYS_CTC5236_CPUROM_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_CPUSRAM_BASE		0x00100000
#define CONFIG_SYS_CTC5236_CPUSRAM_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_SPI0_BASE		0x10000000
#define CONFIG_SYS_CTC5236_SPI0_SIZE		0x10000000

#define CONFIG_SYS_CTC5236_PCIECFG_BASE		0x20000000
#define CONFIG_SYS_CTC5236_PCIECFG_SIZE		0x10000000

#define CONFIG_SYS_CTC5236_PCIEBRGCFG_BASE	0x30000000
#define CONFIG_SYS_CTC5236_PCIEBRGCFG_SIZE	0x00100000

#define CONFIG_SYS_CTC5236_EMMCCFG_BASE		0x30400000
#define CONFIG_SYS_CTC5236_EMMCCFG_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_USBCFG_BASE		0x30500000
#define CONFIG_SYS_CTC5236_USBCFG_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_DDRCFG_BASE		0x30600000
#define CONFIG_SYS_CTC5236_DDRCFG_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_GPV_BASE		0x31000000
#define CONFIG_SYS_CTC5236_GPV_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_AXISUP_BASE		0x31100000 
#define CONFIG_SYS_CTC5236_AXISUP_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_GIC_BASE		0x31200000
#define CONFIG_SYS_CTC5236_GIC_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_CS_BASE		0x32000000
#define CONFIG_SYS_CTC5236_CS_SIZE		0x01000000

#define CONFIG_SYS_CTC5236_UART0_BASE		0x33000000
#define CONFIG_SYS_CTC5236_UART0_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_UART1_BASE		0x33001000
#define CONFIG_SYS_CTC5236_UART1_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_UART2_BASE		0x33002000
#define CONFIG_SYS_CTC5236_UART2_SIZE		0x00002000

#define CONFIG_SYS_CTC5236_SSP_BASE		0x33100000
#define CONFIG_SYS_CTC5236_SSP_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_SYSCTL_BASE		0x33200000
#define CONFIG_SYS_CTC5236_SYSCTL_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_CPUDMA_BASE		0x33300000
#define CONFIG_SYS_CTC5236_CPUDMA_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_CPUMACCTL_BASE	0x33400000
#define CONFIG_SYS_CTC5236_CPUMACCTL_SIZE	0x00010000

#define CONFIG_SYS_CTC5236_CPUMAC0_BASE		0x33410000
#define CONFIG_SYS_CTC5236_CPUMAC0_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_CPUMAC1_BASE		0x33420000
#define CONFIG_SYS_CTC5236_CPUMAC1_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_WDT0_BASE		0x33500000
#define CONFIG_SYS_CTC5236_WDT0_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_WDT1_BASE		0x33501000
#define CONFIG_SYS_CTC5236_WDT1_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_TIMERSOC_BASE	0x33600000
#define CONFIG_SYS_CTC5236_TIMERSOC_SIZE	0x00010000

#define CONFIG_SYS_CTC5236_GPIOSOC_BASE		0x33610000
#define CONFIG_SYS_CTC5236_GPIOSOC_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_MDIOSOC_BASE		0x33620000
#define CONFIG_SYS_CTC5236_MDIOSOC_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_I2C0_BASE		0x33700000
#define CONFIG_SYS_CTC5236_I2C0_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_I2C1_BASE		0x33701000
#define CONFIG_SYS_CTC5236_I2C1_SIZE		0x00001000

#define CONFIG_SYS_CTC5236_SHARE_BASE		0x33800000
#define CONFIG_SYS_CTC5236_SHARE_SIZE		0x00800000

#define CONFIG_SYS_CTC5236_SECCTL_BASE		0x34000000
#define CONFIG_SYS_CTC5236_SECCTL_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_SECDMA_BASE		0x34100000
#define CONFIG_SYS_CTC5236_SECDMA_SIZE		0x00100000

#define CONFIG_SYS_CTC5236_TZCCPU_BASE		0x34200000
#define CONFIG_SYS_CTC5236_TZCCPU_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_TZCBUS_BASE		0x34210000
#define CONFIG_SYS_CTC5236_TZCBUS_SIZE		0x00010000

#define CONFIG_SYS_CTC5236_PCIEMEM_BASE		0x40000000
#define CONFIG_SYS_CTC5236_PCIEMEM_SIZE		0x40000000

#define CONFIG_SYS_CTC5236_DRAM0_BASE		0x80000000
#define CONFIG_SYS_CTC5236_DRAM0_SIZE		0x80000000
#define CONFIG_SYS_CTC5236_DRAM1_BASE		0x100000000
#define CONFIG_SYS_CTC5236_DRAM1_SIZE		0x300000000

#endif /*__CTC5236_CPU_H__*/
