

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_17_1'
================================================================
* Date:           Wed Mar 20 19:47:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       41|       41|  0.137 us|  0.137 us|    3|    3|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |            |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |  Instance  |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |ereg_v1_U0  |ereg_v1  |       41|       41|  0.137 us|  0.137 us|    3|    3|      yes|
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   933|    49718|    32139|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   933|    49718|    32139|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    31|        5|        7|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    10|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+-----+-------+-------+-----+
    |  Instance  |  Module | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------+---------+---------+-----+-------+-------+-----+
    |ereg_v1_U0  |ereg_v1  |        0|  933|  49718|  32139|    0|
    +------------+---------+---------+-----+-------+-------+-----+
    |Total       |         |        0|  933|  49718|  32139|    0|
    +------------+---------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|in_buf_address0   |  out|   14|   ap_memory|                            in_buf|         array|
|in_buf_ce0        |  out|    1|   ap_memory|                            in_buf|         array|
|in_buf_d0         |  out|  288|   ap_memory|                            in_buf|         array|
|in_buf_q0         |   in|  288|   ap_memory|                            in_buf|         array|
|in_buf_we0        |  out|    1|   ap_memory|                            in_buf|         array|
|in_buf_address1   |  out|   14|   ap_memory|                            in_buf|         array|
|in_buf_ce1        |  out|    1|   ap_memory|                            in_buf|         array|
|in_buf_d1         |  out|  288|   ap_memory|                            in_buf|         array|
|in_buf_q1         |   in|  288|   ap_memory|                            in_buf|         array|
|in_buf_we1        |  out|    1|   ap_memory|                            in_buf|         array|
|i                 |   in|   15|     ap_none|                                 i|        scalar|
|i_ap_vld          |   in|    1|     ap_none|                                 i|        scalar|
|out_buf_address0  |  out|   14|   ap_memory|                           out_buf|         array|
|out_buf_ce0       |  out|    1|   ap_memory|                           out_buf|         array|
|out_buf_d0        |  out|   16|   ap_memory|                           out_buf|         array|
|out_buf_q0        |   in|   16|   ap_memory|                           out_buf|         array|
|out_buf_we0       |  out|    1|   ap_memory|                           out_buf|         array|
|out_buf_address1  |  out|   14|   ap_memory|                           out_buf|         array|
|out_buf_ce1       |  out|    1|   ap_memory|                           out_buf|         array|
|out_buf_d1        |  out|   16|   ap_memory|                           out_buf|         array|
|out_buf_q1        |   in|   16|   ap_memory|                           out_buf|         array|
|out_buf_we1       |  out|    1|   ap_memory|                           out_buf|         array|
|ap_clk            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|in_buf_empty_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|in_buf_read       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|out_buf_full_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|out_buf_write     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_17_1|  return value|
+------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %i"   --->   Operation 43 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i15 %i_read"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [42/42] (1.21ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 45 'call' 'call_ln19' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 46 [41/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 46 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 47 [40/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 47 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 48 [39/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 48 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 49 [38/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 49 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 50 [37/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 50 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.24>
ST_7 : Operation 51 [36/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 51 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.24>
ST_8 : Operation 52 [35/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 52 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.24>
ST_9 : Operation 53 [34/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 53 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.24>
ST_10 : Operation 54 [33/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 54 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.24>
ST_11 : Operation 55 [32/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 55 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.24>
ST_12 : Operation 56 [31/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 56 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.24>
ST_13 : Operation 57 [30/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 57 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.24>
ST_14 : Operation 58 [29/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 58 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.24>
ST_15 : Operation 59 [28/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 59 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.24>
ST_16 : Operation 60 [27/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 60 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.24>
ST_17 : Operation 61 [26/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 61 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.24>
ST_18 : Operation 62 [25/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 62 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.24>
ST_19 : Operation 63 [24/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 63 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.24>
ST_20 : Operation 64 [23/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 64 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.24>
ST_21 : Operation 65 [22/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 65 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.24>
ST_22 : Operation 66 [21/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 66 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.24>
ST_23 : Operation 67 [20/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 67 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.24>
ST_24 : Operation 68 [19/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 68 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.24>
ST_25 : Operation 69 [18/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 69 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.24>
ST_26 : Operation 70 [17/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 70 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.24>
ST_27 : Operation 71 [16/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 71 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.24>
ST_28 : Operation 72 [15/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 72 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.24>
ST_29 : Operation 73 [14/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 73 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.24>
ST_30 : Operation 74 [13/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 74 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.24>
ST_31 : Operation 75 [12/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 75 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.24>
ST_32 : Operation 76 [11/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 76 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.24>
ST_33 : Operation 77 [10/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 77 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.24>
ST_34 : Operation 78 [9/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 78 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 2.24>
ST_35 : Operation 79 [8/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 79 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.24>
ST_36 : Operation 80 [7/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 80 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 2.24>
ST_37 : Operation 81 [6/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 81 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 2.24>
ST_38 : Operation 82 [5/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 82 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.24>
ST_39 : Operation 83 [4/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 83 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 2.24>
ST_40 : Operation 84 [3/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 84 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 2.24>
ST_41 : Operation 85 [2/42] (2.24ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 85 'call' 'call_ln19' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 86 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln18 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:18]   --->   Operation 86 'specdataflowpipeline' 'specdataflowpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 87 [1/42] (0.00ns)   --->   "%call_ln19 = call void @ereg_v1, i288 %in_buf, i14 %empty, i16 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 87 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 88 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                    (read                ) [ 0000000000000000000000000000000000000000000]
empty                     (trunc               ) [ 0000000000000000000000000000000000000000000]
specdataflowpipeline_ln18 (specdataflowpipeline) [ 0000000000000000000000000000000000000000000]
call_ln19                 (call                ) [ 0000000000000000000000000000000000000000000]
ret_ln19                  (ret                 ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ereg_v1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="i_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="15" slack="0"/>
<pin id="20" dir="0" index="1" bw="15" slack="0"/>
<pin id="21" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_ereg_v1_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="288" slack="0"/>
<pin id="27" dir="0" index="2" bw="14" slack="0"/>
<pin id="28" dir="0" index="3" bw="16" slack="0"/>
<pin id="29" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="33" class="1004" name="empty_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="15" slack="0"/>
<pin id="35" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="36"><net_src comp="18" pin="2"/><net_sink comp="33" pin=0"/></net>

<net id="37"><net_src comp="33" pin="1"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_buf | {}
	Port: out_buf | {42 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_17_1 : in_buf | {2 3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_17_1 : i | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_17_1 : out_buf | {}
  - Chain level:
	State 1
		call_ln19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|---------|
|   call   | grp_ereg_v1_fu_24 |   933   | 983.685 |  55678  |  41045  |
|----------|-------------------|---------|---------|---------|---------|
|   read   | i_read_read_fu_18 |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|
|   trunc  |    empty_fu_33    |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|
|   Total  |                   |   933   | 983.685 |  55678  |  41045  |
|----------|-------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   933  |   983  |  55678 |  41045 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   933  |   983  |  55678 |  41045 |
+-----------+--------+--------+--------+--------+
