DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 20,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 49,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 17,0
)
)
uid 350,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "debounced"
t "std_ulogic_vector"
b "(1 TO inputBitNb)"
o 4
suid 18,0
)
)
uid 352,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "input"
t "std_ulogic_vector"
b "(1 TO inputBitNb)"
o 3
suid 19,0
)
)
uid 354,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 20,0
)
)
uid 356,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 62,0
optionalChildren [
*18 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *19 (MRCItem
litem &1
pos 4
dimension 20
)
uid 64,0
optionalChildren [
*20 (MRCItem
litem &2
pos 0
dimension 20
uid 65,0
)
*21 (MRCItem
litem &3
pos 1
dimension 23
uid 66,0
)
*22 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 67,0
)
*23 (MRCItem
litem &14
pos 0
dimension 20
uid 351,0
)
*24 (MRCItem
litem &15
pos 1
dimension 20
uid 353,0
)
*25 (MRCItem
litem &16
pos 2
dimension 20
uid 355,0
)
*26 (MRCItem
litem &17
pos 3
dimension 20
uid 357,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 68,0
optionalChildren [
*27 (MRCItem
litem &5
pos 0
dimension 20
uid 69,0
)
*28 (MRCItem
litem &7
pos 1
dimension 50
uid 70,0
)
*29 (MRCItem
litem &8
pos 2
dimension 100
uid 71,0
)
*30 (MRCItem
litem &9
pos 3
dimension 50
uid 72,0
)
*31 (MRCItem
litem &10
pos 4
dimension 100
uid 73,0
)
*32 (MRCItem
litem &11
pos 5
dimension 100
uid 74,0
)
*33 (MRCItem
litem &12
pos 6
dimension 50
uid 75,0
)
*34 (MRCItem
litem &13
pos 7
dimension 80
uid 76,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 63,0
vaOverrides [
]
)
]
)
uid 48,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *35 (LEmptyRow
)
uid 78,0
optionalChildren [
*36 (RefLabelRowHdr
)
*37 (TitleRowHdr
)
*38 (FilterRowHdr
)
*39 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*40 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*41 (GroupColHdr
tm "GroupColHdrMgr"
)
*42 (NameColHdr
tm "GenericNameColHdrMgr"
)
*43 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*44 (InitColHdr
tm "GenericValueColHdrMgr"
)
*45 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*46 (EolColHdr
tm "GenericEolColHdrMgr"
)
*47 (LogGeneric
generic (GiElement
name "inputBitNb"
type "positive"
value ""
)
uid 229,0
)
*48 (LogGeneric
generic (GiElement
name "counterBitNb"
type "positive"
value ""
)
uid 305,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 90,0
optionalChildren [
*49 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *50 (MRCItem
litem &35
pos 2
dimension 20
)
uid 92,0
optionalChildren [
*51 (MRCItem
litem &36
pos 0
dimension 20
uid 93,0
)
*52 (MRCItem
litem &37
pos 1
dimension 23
uid 94,0
)
*53 (MRCItem
litem &38
pos 2
hidden 1
dimension 20
uid 95,0
)
*54 (MRCItem
litem &47
pos 0
dimension 20
uid 230,0
)
*55 (MRCItem
litem &48
pos 1
dimension 20
uid 306,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 96,0
optionalChildren [
*56 (MRCItem
litem &39
pos 0
dimension 20
uid 97,0
)
*57 (MRCItem
litem &41
pos 1
dimension 50
uid 98,0
)
*58 (MRCItem
litem &42
pos 2
dimension 100
uid 99,0
)
*59 (MRCItem
litem &43
pos 3
dimension 100
uid 100,0
)
*60 (MRCItem
litem &44
pos 4
dimension 50
uid 101,0
)
*61 (MRCItem
litem &45
pos 5
dimension 50
uid 102,0
)
*62 (MRCItem
litem &46
pos 6
dimension 80
uid 103,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 91,0
vaOverrides [
]
)
]
)
uid 77,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncer@u@logic@vector_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncer@u@logic@vector_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncer@u@logic@vector_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncerULogicVector_tester"
)
(vvPair
variable "date"
value "13.12.2016"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "debouncerULogicVector_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Common_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/Common_test/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "debouncerULogicVector_tester"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncer@u@logic@vector_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_synchro\\..\\Libs\\Common_test\\hds\\debouncerULogicVector_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "10:29:30"
)
(vvPair
variable "unit"
value "debouncerULogicVector_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 47,0
optionalChildren [
*63 (SymbolBody
uid 8,0
optionalChildren [
*64 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "26400,7000,27600,10400"
st "clock"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 334,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,3600,61500,4800"
st "clock     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 17,0
)
)
)
*65 (CptPort
uid 335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 336,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,5250,51375,6000"
)
tg (CPTG
uid 337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 338,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "50400,7000,51600,13100"
st "debounced"
ju 2
blo "51400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 339,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,2400,74000,3600"
st "debounced : IN     std_ulogic_vector (1 TO inputBitNb) ;
"
)
thePort (LogicalPort
decl (Decl
n "debounced"
t "std_ulogic_vector"
b "(1 TO inputBitNb)"
o 4
suid 18,0
)
)
)
*66 (CptPort
uid 340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 343,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "22400,7000,23600,10200"
st "input"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 344,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,4800,74000,6000"
st "input     : OUT    std_ulogic_vector (1 TO inputBitNb) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "input"
t "std_ulogic_vector"
b "(1 TO inputBitNb)"
o 3
suid 19,0
)
)
)
*67 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 348,0
ro 270
va (VaSet
font "Verdana,9,0"
)
xt "28400,7000,29600,10300"
st "reset"
ju 2
blo "29400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 349,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,6000,60500,7200"
st "reset     : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 20,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,59000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "28400,8800,36500,10000"
st "Common_test"
blo "28400,9800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "28400,10000,45600,11200"
st "debouncerULogicVector_tester"
blo "28400,11000"
)
)
gi *68 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,9,0"
)
xt "14000,6000,27500,10800"
st "Generic Declarations

inputBitNb   positive   
counterBitNb positive   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "inputBitNb"
type "positive"
value ""
)
(GiElement
name "counterBitNb"
type "positive"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *69 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 17,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*71 (MLText
uid 18,0
va (VaSet
font "Verdana,9,0"
)
xt "0,1200,17500,4800"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "72,45,1089,735"
viewArea "-500,-500,71320,48820"
cachedDiagramExtent "0,0,74000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,9,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Common_test"
entityName "debouncerULogicVector_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,31000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "20300,14800,25700,16000"
st "<library>"
blo "20300,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "20300,16000,24200,17200"
st "<cell>"
blo "20300,17000"
)
)
gi *72 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,9,0"
)
xt "0,12000,11500,13200"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,9,0"
)
xt "0,750,2500,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,9,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,9,0"
)
xt "0,750,4300,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,9,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *73 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,1200,45700,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,7200,45200,8400"
st "User:"
blo "42000,8200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "42000,0,50200,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,9,0"
)
xt "44000,8400,44000,8400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 357,0
activeModelName "Symbol:GEN"
)
