[1]  Top 500 organization. Available at http://www.top500.org. 
[2]  DOE  ASCAC  Subcommittee  Report,  “Top  Ten  Exascale  Research 

Challenges,” February 2014. 
J. Kim, W. J. Dally, B. Towles, and A. K. Gupta, “Microarchitecture of a 
High-Radix Router,” in ACM SIGARCH Computer Architecture News, 
vol. 33, no. 2. IEEE Computer Society, 2005, pp. 420–431. 

[3] 

[4]  S. Scott, D. Abts, J. Kim, and W. J. Dally, “The BlackWidow High-radix 
Clos Network,” In Proc. of the International Symposium on Computer 
Architecture (ISCA), Boston, MA, June 2006. 

[5]  R.  Alverson,  D.  Roweth,  and  L.  Kaplan,“The  Gemini  system 
interconnect,”  In  High  Perofmance  Interconnects  (HOTI),  2010  IEEE 
18th Annual Symposium on, Aug., pp. 83-87. 

[6]  G. Faanes, A. Bataineh,D. Roweth, T. Court, E. Froese, B. Alverson, T. 
Johnson,  J.  Kopnick,  M.  Higgins,  and  J.  Reinhard,  “Cray  cascade:  a 
scalable HPC system based on a Dragonfly network,” In Proceedings of 
the  International  Conference  on  High  Performance  Computing, 
Networking,  Storage  and  Analysis  (SC  '12).  IEEE  Computer  Society 
Press, Los Alamitos, CA, USA, Article 103. 

[7]  K.F.  Wang,  M. Fang, S.Q. Chen, “Design of a  Tile-based High-Radix 
Switch with High Throughput,” in Proc. IPCSIT, vol.17, IACSIT Press, 
Singapore, 2011. 
J. H. Ahn, S. Choo, and J. Kim, “Network within a Network Approach to 
Create a Scalable High-Radix Router Microarchitecture,” in Symposium 
on High Performance Computer Architecture (HPCA). IEEE, 2012, pp. 
1–12. 

[8] 

[9]  N. Chrysos, T. Minkenberg, M. Rudquist, C. Basso and B. Vanderpool 
“SCOC:  High-Radix  Switches  Made  of  Bufferless  Clos  Networks,”  in 
Symposium on High Performance Computer Architecture (HPCA). IEEE, 
California, USA, 2015, pp. 1–13. 

[10]  N.  McKeown,  “The  iSLIP  Scheduling  Algorithm  for  Input-Queued 
Switches,” IEEE/ACM Transactions on Networking, vol. 7, no. 2, 1999. 
[11]  S.  Brick,  “BlackWidow  Hardware  System  Overview,”  in  Proc.  CUG, 

Lugano, Switzerland, 2006. 

[12]  E.  Oki,  Z.  Jing,  R.  Rojas-Cessa,  and  H.  J.  Chao,  “Concurrent  Round-
Robin-Based  Dispatching  Schemes  For  Clos-Network  Switches,” 
IEEE/ACM Transactions on Networking, vol. 10, no. 6, 2002. 

[13]  Y.  Xu,  B.  Zhao,  Y.  Zhang  and  J.  Yang,  “Simple  Virtual  Channel 
Allocation for High Throughput and High Frequency On-Chip Routers,” 
in  Symposium  on  High  Performance  Computer  Architecture  (HPCA). 
IEEE, 2010, pp. 1–12. 

[14]  H.Y. Zhang, K.F. Wang, J.M. zhang, N. Wu and Y. Dai, “A Fast and Fair 
Shared Buffer for High-radix Router,” Journal of Circuits, Systems and 
Computers, vol. 23, 2014. 

[15]  Infiniband trade association. http://www.infinibandta.com. 
[16]  L. Chen, T.M. Pinkston, “Worm-Bubble Flow Control,” in Symposium 
on High Performance Computer Architecture (HPCA). IEEE, shenzhen, 
China, 2013, pp. 1–12.

