================================================================================ 
Commit: 0d0deed774948307d82c23491e2133d6ebcc5b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:52:39 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/CNVi: DDR DVFS RFI not getting disabled via BIOS
Edited
Issue: DDR_DVFS_RFI_CONFIG_PCU_REG register is locked during MRC training, it can't be updated in post-mem phase.
Resolution: Create CNVi PreMem Config with DdrRfim setting in order to program the register in pre-mem phase.

Hsd-es-id: 1308502150
Original commit date: Tue Mar 9 19:41:29 2021 +0800
Change-Id: I3ce2f63dbad306453b16fbd72cc8dcf91c2b0b3f
Original commit hash: 9d61e5f3abb14e0b59a7323af880044f5f951082

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviPolicyLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelper.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviPreMem.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviPreMemLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h

================================================================================ 
Commit: cc210d00fe3d963e81b32e0628864b63b77f9a62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:52:20 2021 -0700 
-------------------------------------------------------------------------------- 
Switch CM mode to OS preferred CM mode in _OSC.

Switch CM mode to OS preferred CM mode when _OSC with query bit cleared.
Bit 18 of platform-wide capabilities is set if OS supports native USB4.
OS preferred CM mode is SW CM if OS supports native USB4.
Otherwise, OS preferred CM mode is FW CM.

Hsd-es-id: 22012163654
Original commit date: Sat Feb 6 23:36:29 2021 +0800
Change-Id: I4705c7fc36ca11ac53db6fa9aa836967297e96b8
Original commit hash: 2bc6de69b3e0e889a94a8d29da2832af365209d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: dc6c7129aac48cf19fa9bfeb4acf1588b5777cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:52:13 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2131_00

Hsd-es-id: N/A
Original commit date: Mon Mar 22 17:51:07 2021 -0700
Change-Id: Ibc0a31aa8ee5ee17178307d58f64d00f85ff2a26
Original commit hash: 0e2af1af680ff5c9cce4a503aed79fa81c5088fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9d5c9d99449cb228de9371a1153d7a5e7819795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:51:49 2021 -0700 
-------------------------------------------------------------------------------- 
ADL-S][ADLS+ADP][DDR5][CONS][20H2][TBT]: TBT/Type C devices not enumerating when connected behind MR Card.

Hsd-es-id: 16012938365
Original commit date: Mon Mar 22 17:34:55 2021 +0530
Change-Id: I8f7f2a7b95efb361433c2ccf78e269f3ef754311
Original commit hash: 615d7a16517e7d3a4488de91aa780006ae5304c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl

================================================================================ 
Commit: b05e75c9f68e678c24ce26c3c6ebd3a44a0e3805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:51:28 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/EbgPch: Add PchTraceHubDisable implementation for IOE

The IoExpanderPchTraceHubDisable function has been added.
PmcLockHostSwPgCtrl has beed adjusted.

Hsd-es-id: N/A
Original commit date: Wed Mar 10 09:57:04 2021 +0100
Change-Id: I3c25c67ef03092c868ff8620186351423b57b30e
Original commit hash: 6b2cdab1edd9d149d1dbffc8454b500c1b3bfdda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: 136151723898b18833753a4df8b618ed5cac7da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:50 2021 -0700 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/Pmc: Disabling the VccinAUX Retention

VccinAUX Retention should be disabled.

Hsd-es-id: 16012966808
Original commit date: Mon Mar 22 17:43:04 2021 +0530
Change-Id: I5c3d3edd2fd33980e6508a6ab212652b977ca1c4
Original commit hash: fe5e76f9bbe2cc59b1e5678ad125957d06942c2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: ee0369eade277f7c188b4dceff4c532ed86276cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:47 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][ADL-P AEP/BEP+] : CVF PCDs missing in AEP & BEP+
Added Pcd for CVF support in ADL P AEP and BEP+

Hsd-es-id: 16012945125
Original commit date: Mon Mar 22 17:22:10 2021 +0530
Change-Id: Ie0258828194266b6640896d149aac69f18c12aff
Original commit hash: 8deddf51a4a4054035f9b544d75800c1ce126df4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 3ddc0b162f3ab8980746bdbe941fb20d31a792d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:43 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/AdlPch: Add LPC DID that support RST

1. PCH DID - 0x7A8A is to be used for FishhawkFalls(FHF) Workstation as per HAS
2. FHF has RST support as POR
3. This change makes RST supported to return RST Premium to allow Sata GC register
to be set so as to expose RAID device id

Hsd-es-id: 16012915090
Original commit date: Wed Mar 17 15:27:43 2021 +0530
Change-Id: Iebd609ae26910d5e3b55a52769816d533652ce62
Original commit hash: 2fb45da3d84004f7f04ec0cb03a244f765ffe599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: f052bcaeb61ac4ea6e65688be19ed548fb6dd4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:32 2021 -0700 
-------------------------------------------------------------------------------- 
Enabling FSP Pkg postcodes with SyS-T tracing on release bios

FSP Pkg post codes sent as catalog format using SyS-T

Hsd-es-id: 22012131947
Original commit date: Mon Mar 22 14:05:25 2021 +0530
Change-Id: Id5c04ab31568b707f56ea403f711b456c6fa3d79
Original commit hash: 7c77f15776d1f433c2ea0ac0392905e299cae368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c

================================================================================ 
Commit: 179924932268071d89a360b9e2cbcb3de05210e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:08 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P ORS EPO][OEMx][Anton] PCIE GEN4 is running under GEN1 speed.

Hsd-es-id: 1508932153
Original commit date: Sat Mar 20 02:28:36 2021 +0530
Change-Id: I5f8736e271f848ea389510a7f75ef003f8c953dc
Original commit hash: c049b02282dccdaab99be292365f319ab389aa25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf

================================================================================ 
Commit: 2a58609c08580a11ce4cdb70c106ac022e8007d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:05 2021 -0700 
-------------------------------------------------------------------------------- 
Set LCTL3.PE to "1" before LCTL3.TLS programming

Hsd-es-id: 16012963962
Original commit date: Thu Mar 18 12:27:27 2021 +0530
Change-Id: Ic165e249de6b13d80e1fc5d288889ff4766859ee
Original commit hash: 87d6f7847132ccd81fdea2449fd04de956a2cbbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 10338be8369241bf632a9007165a644caf31e495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:50:01 2021 -0700 
-------------------------------------------------------------------------------- 
[System Agent] Change BIOS code for Inclusive Language support

The commit changes code comments to support inclusive language.

Hsd-es-id: 22012510799, 22012510757
Original commit date: Fri Mar 19 16:11:42 2021 +0530
Change-Id: I1e2f302968ac9501b51fd48d6052f3d1ea389a9a
Original commit hash: 4a609283a85b2e1de3b20342fc46fcd5531c0f73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c

================================================================================ 
Commit: 1bdc4d34162dbf6e5f424777acdecf621bb49c0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:57 2021 -0700 
-------------------------------------------------------------------------------- 
Features/RPE: Keep Simulated SSD Erase by Default

-Make the Simulated Erase value to "0" and real mode to "1" in hfr file

Hsd-es-id: 16012947996
Original commit date: Mon Mar 22 12:27:41 2021 +0530
Change-Id: I4993588bc49e58fcaecbe8e2dd07903e673148d9
Original commit hash: 4915618a331a6a79206a553585962628997ce02e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: 68b0c04b3bff3c5589643179bf7dc4bc196aa539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:53 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/PMC: Remove workaround for vGPIO BAR implementation in Simics model

We had missing Virtual GPIO implementation in Simics BlackBox model.
This results some workarounds in BIOS to allow platform to be bootable.
This change removes workaround for vGPIO BAR reading.

Hsd-es-id: 18015544624
Original commit date: Fri Mar 19 09:42:26 2021 +0100
Change-Id: I8c9305bc92ce09573d193622c8e07c0e877103a9
Original commit hash: a34c08eeeea4e4866ce5db2bf71e5967c25d42b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: f43cda99837df23c12d382da5fafaa3576495ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:29 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 22 01:44:19 2021 -0700
Change-Id: I32a8e7f9bccbae0d7269809ceb0e3d492e868993
Original commit hash: db8b9713eef5b72bef6e1a28bacbf2fdd47e7b42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9073bdcdf900c9914b7d57683c63844f5e00c8e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:22 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/PMC/vGPIO: Enable eSPI GPIO expander Virtual Wire

Enable IBL's Virtual GPIO (vGPIO) feature
by configuring eSPI interface mode to "eSPI GPIO expander Virtual Wire"
Register vGPIO_CFG (Offset 0x2010)
Bit vGPIO Mode for Interrupts & Events (vGPIO_eSPI_MODE) (bit0)

Hsd-es-id: 18015551102
Original commit date: Fri Mar 19 12:36:53 2021 +0100
Change-Id: Ic1177b9bba2980ee3655f889a6648de892f6cc36
Original commit hash: a5e8bfe16f1b9b3779848014eda7cc0a3e93ac83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 8918dfd876265fd27eb3003135f31cee243fb8d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:18 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N] Skipping ADLN specific code in External source

Few of the ADLN specific code is exposed to external source.
skipping the changes by adding InternalOnly tag

Hsd-es-id: N/A
Original commit date: Fri Mar 19 17:00:38 2021 +0530
Change-Id: I55bc243b4106f527f2405613a72790c9050c3894
Original commit hash: 7d23e6cd71413e42a01b44185a93216eec6dcaa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 37495f0c869ac0ce0f643f9adcea6aa94b8acde0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:15 2021 -0700 
-------------------------------------------------------------------------------- 
Remove from BIOS the option to program VCCSA TDC.

Hsd-es-id: 16012867613
Original commit date: Fri Mar 12 19:08:39 2021 +0530
Change-Id: I172d1097835c1e8d0da96050bcdae74dc5564ded
Original commit hash: 04d6be842100dd2b47a19e6134575578b93d1294

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: abd9eea191818adec1dddaf7e882d3762d652022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:49:07 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Security - FirmwareManagementProtocol test fail with Self Certification tool

[Description]
1. Change FmpDeviceGetSize () and FmpDeviceGetImage ()
   as EFI_UNSUPPORTED in FmpDeviceLibBios and FmpDeviceLibEc
   to prevent SCT test fail.
2. Update the copyright year to 2021.

Hsd-es-id: 22012125324
Original commit date: Fri Mar 12 17:12:43 2021 +0800
Change-Id: I2ed65de070847d11f3e3c3e4607749b07d55aae6
Original commit hash: 01ea7cfb6fa67e1f3390c93c872eebf1bd364554

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c

================================================================================ 
Commit: 774f3e125e2007a78625788c40b86c4dcd15ad34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:57 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P][20H2][PM][ES1]: CPU frequency is displaying as irrelevant on BIOS page.

The frequency get from MCHBAR is KHz, it should transfer to MHz.

Hsd-es-id: 16012891560
Original commit date: Thu Mar 18 17:42:08 2021 +0800
Change-Id: Id8243ed3f4ae1b8c363561ce28e06a23722a98e2
Original commit hash: 7f7db9ca68f3906863ef40ff61d7bcd5288957b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 8a2f0a170a820d1300673c1e4ebec8efa79b82f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:50 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: PolicyCheck Enable

Missed for include define, it will cause the header file include twice have re-definition isse.

Hsd-es-id: 16012826254
Original commit date: Mon Mar 22 09:07:06 2021 +0800
Change-Id: I356e04672c8bad68424761b4a9bd06825bef7844
Original commit hash: cfd9fc45f78c6720f60cb8a2aa1d33b4bcf03188

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/TcgSetup.h
AlderLakePlatSamplePkg/Setup/SioNat87393VSetup.h

================================================================================ 
Commit: 35f2dc3dd53bd4a06184540388c34d28481d4fc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:46 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ConfigBlock: Enable PolicyCheck rule

(a) Below Structure is ConfigBlock, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For LockDownConfig.h, PeiPchPolicyLib.c
1. Follow (b), Rename LOCK_DOWN_CONFIG_REVISION to PCH_LOCK_DOWN_CONFIG_REVISION

For CpuPcieConfig.h
1. Remove redundant define CPU_PCIE_CONFIG2_REVISION

For PcieConfig.h, PchPcieRpConfig.h, , PeiPchPolicyLib.c
1. Remove redundant define PCIE_CONFIG2_REVISION
2. Move PCIE_CONFIG_REVISION from PcieConfig.h to PchPcieRpConfig.h and
    rename from PCIE_CONFIG_REVISION to PCH_PCIE_CONFIG_REVISION
    Add revision code snippet for PCH_PCIE_CONFIG_REVISION
3. Add revision code snippet for PCH_PCIE_RP_PREMEM_CONFIG_REVISION and PCIE_RP_DXE_CONFIG_REVISION

For MemoryDxeConfig.h
1. Add revision code snippet for MEMORY_DXE_CONFIG_REVISION

Hsd-es-id: 16012826254
Original commit date: Mon Mar 22 09:03:45 2021 +0800
Change-Id: I9cf3685fff0b34dba04d278c9f62ebf2a207a71d
Original commit hash: fbe1da1850acbb6aabf42180a4e93e2f88f5a2ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryDxeConfig.h

================================================================================ 
Commit: 82e3a0fb8fcbd63c083a33571cbd93187e537177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:32 2021 -0700 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Apr 5 23:13:56 2021 -0700
Original commit date: Mon Apr 5 23:13:56 2021 -0700
Original commit hash: 4ea171155535a266746569beb2d7dc5cb7b884da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 583207159afefdf59d10122e85957e9a1594146a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Add Support to Convert CPU XHCI Type-C Port To Type-A, And Port wise USCI Driver Support.

[ADL-P] Unused Integrated TCSS SOC ports support USB3.2 Gen2 x1 over Type-A connector. So to convert CPU XHCI Type-C Port to Type-A,
BIOS need to send command to PMC with the PCH USB 2.0 port number connected to it. So adding support to Collect Platform data about
PCH USB 2.0 Port connected to corresponding CPU XHCI Port and pass it to TCSS Policy.

[ADP-P] Adding support to Force Disable USCI Driver support Type-C Port Connector wise through BIOS Test Menu setup option.

Hsd-es-id: 22012222959, 16012973340
Original commit date: Tue Mar 23 10:29:20 2021 +0530
Change-Id: I9813cc5e790d0b31c03de7ed184a9130ae30503a
Original commit hash: 430ae42574cdb1484244c6c68ed8fb9ca1b2b5d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: fa2014e173950cd2724e256b0e10d189546a533d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:18 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: Clock 6- 9 should be disabled

CLK6-9 is not used in ADL M and should be disabled.

Hsd-es-id: 16012976805
Original commit date: Tue Mar 23 12:55:38 2021 +0530
Change-Id: I653661a3a29b8e1797715a136631b4e0f96f2e22
Original commit hash: 8f8a94c0c244c33ce85ba18bdc1ca04e643f4aff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: a31fc0881caeafb9de3d0c48b87dab6e57744b56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:14 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL 601] Atom Core and Core speed is displaying 0 Core / 0 Threads under Platform info menu

Hsd-es-id: 16012907238
Original commit date: Tue Mar 23 15:16:29 2021 +0530
Change-Id: I2a752e5660cf42d7e18b4f97a7dbf1d30fcbb142
Original commit hash: b2f90e900e72434a728865d3f9de7a053d7c34e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 4953a052235b7f3a22ac8f2fc6eb9dca6d4e764a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:11 2021 -0700 
-------------------------------------------------------------------------------- 
Added Initial Production ucode for ADL S G0

Hsd-es-id: N/A
Original commit date: Tue Mar 23 11:26:31 2021 +0530
Change-Id: Ib616ca599afc6efb36f6cd09451528732628603a
Original commit hash: 05f94ddca9e5944a73d0358ec90b7bec7e6cee54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 471f75cc79da796d5fabfa251e6ef110909f41a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:07 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: Resiliency debug BIOS V2111 is not able to boot.

Resiliency Flashmap is differentiated by build target in V2111. However FSP rebase script is not handling this accordingly.

Hsd-es-id: 16012962064
Original commit date: Tue Mar 23 14:08:51 2021 +0800
Change-Id: I598ac10bc1932ce49b87084f4bc584a68462075d
Original commit hash: dbd3540575dfc61c3d0bafa0c7de3a5a9649fc49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: dff0a585c8c63889ef601a346491b01bb12f6fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:48:03 2021 -0700 
-------------------------------------------------------------------------------- 
Microcode patch m_82_90671_00000017 update for ADLS B1 and ADL P J1

Updated uCode for ADLS and ADLP to m_82_90671_00000017.pdb

Hsd-es-id: N/A
Original commit date: Tue Mar 23 10:07:22 2021 +0530
Change-Id: I0d3b0fa58d9fde306b955dd8ae2b70e23e31f0bf
Original commit hash: 721449accd1c69f50aed4dc85435dea142de1511

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 786c3c3fe0cd898d1a7256b0498bbe8e1650f472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:59 2021 -0700 
-------------------------------------------------------------------------------- 
ADL-S][ADLS+ADP][DDR5][CONS][20H2][TBT]: TBT/Type C devices not enumerating when connected behind MR Card.

Hsd-es-id: 16012938365
Original commit date: Mon Mar 22 17:34:55 2021 +0530
Change-Id: I8f7f2a7b95efb361433c2ccf78e269f3ef754311
Original commit hash: 2d17e55bdd990eed62b125badd808cc962f74ea5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl

================================================================================ 
Commit: 784019b6741a06fb5d627a5333a657b17efd8811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:56 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P][20H2][PM][ES1]: CPU frequency is displaying as irrelevant on BIOS page.

The frequency get from MCHBAR is KHz, it should transfer to MHz.

Hsd-es-id: 16012891560
Original commit date: Thu Mar 18 17:42:08 2021 +0800
Change-Id: Id8243ed3f4ae1b8c363561ce28e06a23722a98e2
Original commit hash: ac3d20af0e94fa587929d4184baa7c2c8d9bc766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 1aae310a29ac9918b59c218ee6b6eed7f6a64fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:52 2021 -0700 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/Pmc: Disabling the VccinAUX Retention

VccinAUX Retention should be disabled.

Hsd-es-id: 16012966808
Original commit date: Mon Mar 22 17:43:04 2021 +0530
Change-Id: I5c3d3edd2fd33980e6508a6ab212652b977ca1c4
Original commit hash: 27a50b6a0bafa8bc99c24890c4a67088c1508d46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 92283280358640bf6003169eeeefb357467fa16b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:48 2021 -0700 
-------------------------------------------------------------------------------- 
Features/RPE: Keep Simulated SSD Erase by Default

-Make the Simulated Erase value to "0" and real mode to "1" in hfr file

Hsd-es-id: 16012947996
Original commit date: Mon Mar 22 12:27:41 2021 +0530
Change-Id: I4993588bc49e58fcaecbe8e2dd07903e673148d9
Original commit hash: 614a6eded9574c56ed4b5267e0928852e20cdaad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: 0a16a6060823ccfc33798ea8f3051abe29896a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:24 2021 -0700 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Aligned with advanced feature package design guideline

1. Rewrite PCI root port scan in NvmePciHcPei driver
2. Add .dsc and .dec file to ensure feature package build is successful
3. Add Readme.md

[
Hsd-es-id: 22012132017
Original commit date: Wed Mar 10 20:48:38 2021 +0800
Change-Id: I3e20828cdcf8b4bbc559164b0ca164d74b1e4f7c
Original commit hash: 2161cdac6abc980a508ac6de345a99198a07738b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/Include/NvmeFeature.dsc
Features/Storage/NvmeFeaturePkg/Include/NvmeFeaturePostMem.fdf
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dec
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dsc
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.h
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.inf
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/Pci.c
Features/Storage/NvmeFeaturePkg/Readme.md
Features/Storage/NvmeFeaturePkg/library/NvmePcieRpLib/NvmePcieRpLib.c
Features/Storage/NvmeFeaturePkg/library/NvmePcieRpLibNull/NvmePcieRpLibNull.c
Features/Storage/NvmeFeaturePkg/library/NvmePcieRpLibNull/NvmePcieRpLibNull.inf

================================================================================ 
Commit: 0d56b3285fcff77b61db328b58ca62f1defe0f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:20 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLS]: dTbt BIOS setup option default value finalization

Enable dTBT RTD3 by default when dTBT feature is enabled
Fixed disable dTBT will disable the main RTD3 setup option error

Hsd-es-id: 22012685758
Original commit date: Tue Mar 16 15:02:21 2021 -0700
Change-Id: Id19fd2ea06cf760969d354a059a1b48ea80d2aef
Original commit hash: ca5e16501e709939ac84ed953018e1054990f58b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 1a87afb3c45b78e29c152ea1960ce6032e28ac89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:16 2021 -0700 
-------------------------------------------------------------------------------- 
[22012132013][ClientSmbiosFeaturePkg] Redesign SMBIOS feature to be sharable across platforms

Redesign SmbiosMiscDxe into self contained feature pkg by following advanced feature guidelines and move them to \Features folder.

Hsd-es-id: 22012132013
Original commit date: Thu Feb 25 15:44:56 2021 +0800
Change-Id: I2cebfa02b89bbb930cb0fe4cc9c465032cf51ed5
Original commit hash: f85f294859c788d5a325956d80c353ce5fe3f83d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.dec
Features/ClientSmbiosFeaturePkg/ClientSmbiosFeaturePkg.dsc
Features/ClientSmbiosFeaturePkg/Include/ClientSmbiosFeature.dsc
Features/ClientSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ClientSmbiosFeaturePkg/Include/SmbiosPlatformInfoTable.h
Features/ClientSmbiosFeaturePkg/Readme.md
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMisc.h
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscDxe.inf
Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 135b5b2959b0dc671ba19cfad81c87f16355fbd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:13 2021 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Apply DPTF settings to datavault values in BIOS

Adding support for ADL-GCS setting 2 Fans at 50% to minimize noise. BiosDataVault provided by board team

Hsd-es-id: 16012327988
Original commit date: Thu Feb 25 17:05:28 2021 -0800
Change-Id: If7391be416456a76055c17a3c06c8313c6694c16
Original commit hash: 7516cec02fa81dd3381c582dea12b339e4b0958e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVaultGcs.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: eb39b28e911f1e87947122a22a4400932fb6731c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:47:02 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2127_00

Hsd-es-id: N/A
Original commit date: Sun Mar 21 17:49:13 2021 -0700
Change-Id: Ia87b376af25bbde0b9a8a23c9c97b1267c6301e3
Original commit hash: f22ef3c7efa7834180934a38c9285b1d24d37885

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0794aafc641ed768ee3ce8158ce544b4a3ceab9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:52 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 21 01:28:30 2021 -0700
Change-Id: I0277e67cd4ac159a2b5156d851bfe68fe8c23a50
Original commit hash: 89260b335225e617f8cf53359376c1bb81c2f6ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 887047f7664531c27cd5fc7c94976f1260859cbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:45 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.179

(cherry picked from commit 8c420aa3c17a3f73fcfbd1bcb69737ee6d7ca048)

Sun Mar 21 04:54:26 2021 +0000
Original commit date: Sun Mar 21 04:54:26 2021 +0000
Original commit hash: d576a4a838db215b5cbae622871863a12624bffa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86aa5d2acf5e216dfe78eaf20768fe8f3628365e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:41 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - ch2ccc_ddrccc_cr_ddrcrcccclkcontrols"

This reverts commit c29c7546ed89832600a0dbdcdb7712a1f1238b0d.
It causes failures in LP5 G4 boot in Command Voltage Centering.

Hsd-es-id: N/A
Original commit date: Sat Mar 20 17:49:25 2021 -0700
Change-Id: I1413196fd4df19e1a71dfea422bdce372ee8f294
Original commit hash: ab95e4ba57d20d3b1a62b322825a0536b0ba5424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4bdfb8faf3650b153b0b78d24c81ddadf1c6d6be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:37 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: SUT is not booting after flashing the resiliency bios on TXT supported silicon

Revert the change ed9f8e2a545b5decea01b51d62b9e7ba491708b7 - Bios resiliency recovery not getting triggered in BPM corrupted case with 0T profile
Regarding to the test case it was handling (BPM/KM corruption on 0T profile), ACM will take care. So no more BIOS manual check needed.

Hsd-es-id: 16012823785
Original commit date: Fri Mar 19 13:36:05 2021 +0800
Change-Id: If31225c37e2d4b4413f8b4cd1dee9c8b2fa2330e
Original commit hash: 34c75fb2d5a3237c35ee33bc32d2eb39d2fcc03e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: b54767d3abc0e9ffbae35fa6ba4dea69c2855f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:33 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2126_00

Hsd-es-id: N/A
Original commit date: Sat Mar 20 17:51:17 2021 -0700
Change-Id: I8427c2def44e2a8e9abe940dd71257f51add4839
Original commit hash: 61b4845d057644c8f7340faacf99bb2c762261f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1877dd4510eded5df72f877a3edff6bfcde8a7f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:16 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 20 01:29:08 2021 -0700
Change-Id: Ifbea505d4dc5960404130770dc914c21e6aceb93
Original commit hash: 00545df41a8f10153a0c00993608a23d5cdff072

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b6a19921357386050b6573fe19412d7eae2bb2c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:46:02 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.178

(cherry picked from commit ffb017ef429f255007c9857c00a55df244492ec1)

Sat Mar 20 04:35:18 2021 +0000
Original commit date: Sat Mar 20 04:35:18 2021 +0000
Original commit hash: ce4b93a2e18160887af3cc3408cac4fa1f3ed111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca74b7af1a0a1a8b223e5ea94dbaa93848343f47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:58 2021 -0700 
-------------------------------------------------------------------------------- 
[feature][ADL MRC][Post Package Repair for DDR4]

Functionality:
  -Post Package Repair functionality for DDR4
  -Function "Ddr4PostPackageRepair" in MrcDdr4.c repairs known bad row.
  -Location of fail row must be known and passed in to function.
  -Scanning will be enabled in next commit.

Hsd-es-id: 22012131015
Original commit date: Fri Mar 19 18:59:34 2021 -0700
Change-Id: Ib3a7f23f20ea6f44317c30e9019b5fdb773505eb
Original commit hash: 922d3c531bd179da308fdcc0a0d0b4e4c5878c41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 11c2d12004282fb0b2e1ab630a7ab0a7c270a747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:42 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2125_00

Hsd-es-id: N/A
Original commit date: Fri Mar 19 17:49:47 2021 -0700
Change-Id: Ied0a239f18850700ae0ebde78c6faaf122fe945c
Original commit hash: 88cd9d31836999356edc48db88b30ec5cc9bcbf0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 75b90c22cba1ba8ae26e1141994b7cabcb126133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:29 2021 -0700 
-------------------------------------------------------------------------------- 
Features/RPE: Modify CheckResponseheader to remove check for Bytecount value

Checking Bytecount value is no longer valid since we get varied resposes from AMT for different command so removing the check

Hsd-es-id: 16012941200
Original commit date: Fri Mar 19 17:38:57 2021 +0530
Change-Id: Icbb308172f7fb20e7873d81b703ba9998ec7a05a
Original commit hash: df0480351874050c8885b2026d84a78218a59987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: a4048819ffb51c7688d25e4501b6eabcbca9b330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:18 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PSF Lib API refactor for IOE

Refactor Pcie Port functions in PSF to have IOE-friendly API

Hsd-es-id: 18015531700
Original commit date: Thu Mar 18 10:46:11 2021 +0100
Change-Id: I2c48f69cfcb1b7100f7bf1bdd1094b9ee4daeba3
Original commit hash: d9553e2b9192027003c9387c61a8033cf444a120

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 5b1135324242246797d74d0c7fc54364cd7c8588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:11 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.177

(cherry picked from commit fcb51477abd04d771664919712fb3217352f5cc8)

Fri Mar 19 17:41:39 2021 +0000
Original commit date: Fri Mar 19 17:41:39 2021 +0000
Original commit hash: 7ebd1ecfe6a3e1bd582399f24981a8885eee71d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 059b966f4827408c257f5a3054d4da19e872f959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:45:04 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][22012222696][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration -  ccc0_global_ddrccc_cr_pm_fsm_ovrd_* & data0ch0_ddrdata_cr_pmfsm1

[Issue/Feature Description]
  1. Change field scr_gvblock_ovrride to POR settings in both ccc and data registers.
  2. Change fields iobufact_ovren and iobufact_ovrval to POR values for ccc registers.

[Resolution]
  1. Set scr_gvblock_ovrride to POR value 1 after A0 in last gv point for ccc and data registers.
  2. When a channel is not populated with dimms, enable iobufact_ovren and iobufact_ovrval for this channel.

[Impacted Platform]
  ADL

Registers impacted: ccc0_global_ddrccc_cr_pm_fsm_ovrd_* & data0ch0_ddrdata_cr_pmfsm1

[
Hsd-es-id: 22012222696
Original commit date: Thu Jan 7 13:29:24 2021 +0800
Change-Id: I4b43653497608102836c6612d2b6a36751ec8429
Original commit hash: 383f53cded97430166cf6f8660e08c1abbb6b1bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e4d06193cc85c7beac7ea8aa9ae278bf7a7c5793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:44:35 2021 -0700 
-------------------------------------------------------------------------------- 
Features/RPE: Enable RPE Feature by default on Alderlake M/P

  - Enable RPE by default
  - Make the Simulated SSD erase default

Hsd-es-id: 16012947996
Original commit date: Thu Mar 18 16:36:35 2021 +0530
Change-Id: I697c9b21ae493dc7a9fce672ef1e74b8a4dff8ef
Original commit hash: b78b6d2ac5639c0350d5951f8e1ffaf06283f3a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: 02af855dd2f6f387b84caa483c109dddcf84e4bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:44:28 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Smbus: Refactor SMBUS IP block to support IOE

Changes : Replaced PchPcrAndThenOr32 instace with REGISTER_ACCESS.

Hsd-es-id: 22012134639
Original commit date: Fri Mar 19 12:24:16 2021 +0530
Change-Id: Ibf72f7c8acaff8156e08eec163a2e91b793a26ca
Original commit hash: 751d4bff0037ac781a07c2d8328251df1368f1fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h

================================================================================ 
Commit: 80b01fb43516835521181f713639bdce9e302db4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:44:17 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/P2SB: Remove unused FirmwareEmulatedP2sb option

FirmwareEmulatedP2sb option is not used any more.
ILMI library has been introduced to support firmware
emulated P2SB device.
The option can be removed form P2SB library now.

Hsd-es-id: N/A
Original commit date: Thu Mar 18 16:20:17 2021 +0100
Change-Id: I2a7dd1b1174aad2ddaf7ebb6bc43c1f71732cc0a
Original commit hash: 312ff68a7d8911f4b08a948c09c125c5b558371e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 7e0bee0636f755418e973737ce0c8daad0d377eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:44:13 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLP]:Disbling the S0ix substate

Only enabling PmcLpmS0i2.0 and PmcLpmS0i3.0 for ADL P.

Hsd-es-id: 16012874258
Original commit date: Tue Mar 9 15:56:28 2021 +0530
Change-Id: I7f1cfa8f9cf8dbf0571dc2022e9d67dd9cc6c6df
Original commit hash: 23003c701e99fe8b68306e1c47a8eb1f7caf43fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 518b42029a9ffac7d682aa5d843a0590601124a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:44:06 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Build failures with /W4 warning level in the RC files with latest ADL non-restricted external CRB Source.

With ADL CRB non-restricted external Source v2017, when we build the RC files with /W4 complier warning level, we get the below build warnings from RC files.

When /Wx(warning treated as errors) is set, these warnings break the build with error. Could you guys please help to take a look and fix these warnings/errors? Thanks.

[Note: The default Intel CRB BIOS build might be built with /W3 warning level. We need to change it to /W4 warning level to reproduce these build warnings/errors].a

Hsd-es-id: 22012205457
Original commit date: Wed Feb 3 15:44:32 2021 +0800
Change-Id: Ia9a17cfcd26c0082d40d8679a9fddfcb8da0d175
Original commit hash: 4f70f08f8f56700708c23b3a1a9ae7899835a665

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.c

================================================================================ 
Commit: 873b7a141804f6676ffa0424969233b7371de6e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:43:58 2021 -0700 
-------------------------------------------------------------------------------- 
Hide HECI3 device

HECI3 device is unused on current platforms, so should be disabled
and hidden on PCI.

Hsd-es-id: 22012551886
Original commit date: Mon Mar 8 11:31:20 2021 +0100
Change-Id: I07f29933772a5b501417e698a450db5d99e412d7
Original commit hash: 37e47eb651d5f71e94dfc036d82fb8d47f37c0fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: 0c0ceb28d373843cc539b93edf3c5217ba238555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:43:38 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: System BIOS to program 0x10_1038[23:16] (DG_CLKREQ_POLICY[CLKREQ_HYST_CNTR]) to 0x4 (default is 0).

Hsd-es-id: 16012940914
Original commit date: Thu Mar 18 16:17:08 2021 +0530
Change-Id: Idbc642fbfe7c11465d72152b9ec878715458539e
Original commit hash: 28e814ab7f7bfee2459f7c65a198d1c7a839d046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 11acca447817e9305bf537f1225d103400845cf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:43:31 2021 -0700 
-------------------------------------------------------------------------------- 
RPL: Enable CPU DLVR bypass mode support

This patch is to control for enabling/disabling CPU
DLVR bypass mode.

Hsd-es-id: 1508909278
Original commit date: Tue Mar 16 11:58:42 2021 +0800
Change-Id: I81df282144ba5a6c8762d5a28f8f21d652d0ec85
Original commit hash: aa9d0245f069fd86335421d2c91c379a8a7d33a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: acadf2a0069ba4a16aa734119eef096d01ed2a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:43:27 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 19 01:33:45 2021 -0700
Change-Id: I7dc4bdc7f1e4874d12494094085d89cf1fb2ecb4
Original commit hash: e3d7277c64d675bc653ae58583105b249aed9086

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9775f0ef8663fe6c104508cae8bfd26d7b9728a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:43:06 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.176

(cherry picked from commit 0215af89ce0f338f24b7ba3281226dcdac4479d2)

Fri Mar 19 07:02:26 2021 +0000
Original commit date: Fri Mar 19 07:02:26 2021 +0000
Original commit hash: de35f6ba83551301f3ec0a3c22c25e788dd2a705

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c51c96d9c2c798eba58ae7409f46ff7a6eeb6c68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:59 2021 -0700 
-------------------------------------------------------------------------------- 
INF_DFX enable/disable BIOS command

Configure INF_DFX power state, which is up by default in cold boot.
When warm boot and INF_DFX is off already, BIOS must not set it up.

Hsd-es-id: 22012131991
Original commit date: Fri Mar 12 15:34:03 2021 +0800
Change-Id: Ifbbe26f6221cfcc2d003e2acdd7d00bfcd2f977b
Original commit hash: ab6c83cdc8f3852604f956824fd604dea14527ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: c219350a40d422c6f071a68a964a51e09ed4cc46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:55 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLP] Gpio porting for ADLP LP5 T3 Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 22012118202
Original commit date: Wed Mar 17 14:07:10 2021 +0530
Change-Id: I2d1312f5d3189d08b9956de8eb18ef191018fb4e
Original commit hash: f4e063f86dbf3bdde22c9b6544494cc75cccb131

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: f9432d9111dccf62f02421f3f9f63dec260c3f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:51 2021 -0700 
-------------------------------------------------------------------------------- 
Features/Manageability/PsrFeaturePkg: Structure update

Hsd-es-id: 16012919673
Original commit date: Thu Mar 18 19:58:35 2021 +0800
Change-Id: I1cd4d17f30be4c4913db6cb13c43b225401b378b
Original commit hash: 821984e33a629ce657191d321b38153f4b36d516

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/Include/PsrFeature.dsc
Features/Manageability/PsrFeaturePkg/Include/PsrFeature.fdf
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.h
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/PsrSampleData.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni
Features/Manageability/PsrFeaturePkg/Readme.md

================================================================================ 
Commit: 22d282d5e4f615197df3c129cbf5bdb9172ee5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:40 2021 -0700 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Aligned with advanced feature package design guideline

1. Fix feature package build error
3. Add Readme.md and RestrictedMaintainers.txt

Hsd-es-id: 22012132016
Original commit date: Fri Mar 12 17:11:28 2021 +0800
Change-Id: I95c15c165c256c4db70a9fdf4bd8b38c5508769b
Original commit hash: 15e90fec4857d608f47bd74b70cc6643e238bd2c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/Include/SataFeature.dsc
Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.inf
Features/Storage/SataFeaturePkg/Readme.md

================================================================================ 
Commit: a4bece2fb2cc92dc17bb7febe1e77fee76413f23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:30 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N] Renaming FlashMapIncludeAdlN.fdf to FlashMapIncludeAdlNInternalOnly.fdf
Add PreSiIfwi/ADLN_IFWI.bin

FlashMapIncludeAdlN.fdf file should not be exposed to External source.
Renaming FlashMapIncludeAdlN.fdf to FlashMapIncludeAdlNInternalOnly.fdf.
Moving PreSiIfwi/ADLN_IFWI.bin to AlderLakeBoardPkg/BinariesAdln

Hsd-es-id: N/A
Original commit date: Thu Mar 18 12:46:55 2021 +0530
Change-Id: Id6dc8802dbebc568a8b6db17eabe4ce933420044
Original commit hash: 6b7fc6b1ccf113fe3d43ab573bcab2c21dbd2745

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: 0a2511982783dc70785a5c84ab4e10c82ec4a15f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:25 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] Integrate GOP V1026

Hsd-es-id: 16012943596
Original commit date: Fri Mar 19 01:26:02 2021 +0530
Change-Id: Ia25a817948dafba2abfd2951f362774f6e2325ce
Original commit hash: 9ee940905a3750b4362c4611d1106d78f0d6ada2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8bdcddc221746cc066f51e17c8bf481e20690c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:21 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Correction in AVX2/512 Guardband Scale Factor.

1. Changed the default values for the AVX2/512 Guardband scale factor from 0 to 100.
2. Issuing Read command to confirm if the existing values are as per the user selection.
3. Also added correction for the V/F override.

Hsd-es-id: 16012907381
Original commit date: Wed Mar 17 15:16:28 2021 -0700
Change-Id: Idee6565884b4e0969bd598b37305c2f0072982a0
Original commit hash: e2f1f861defd7329aec443b765cfca6f96532c32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c

================================================================================ 
Commit: 29120fb768e7125f5679fc4a6d7d1559e45459d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:42:18 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/Upd: Partial header block ADL Daily build

Root cause:
Add unexisted ProcessorTraceMemLength
Add unexisted ProcessorTraceMemBase
Add unexisted FivrEfficiency
Add unexisted FivrFaults

Hsd-es-id: N/A
Original commit date: Fri Mar 19 11:07:46 2021 +0800
Change-Id: I38896c0df02cdde59be91aeafd1cea366ad8b4f6
Original commit hash: de573d6c0a4f634cf18b9b696697a2bf26309385

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: bf9e28faa75207f52ec4e1f44f0b690f5cef2715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:57 2021 -0700 
-------------------------------------------------------------------------------- 
Features/MebxFeaturePkg: PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For MebxSetupVariable.h
1. MEBX_CONFIGURATION

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 14:05:13 2021 +0800
Change-Id: I29981f6a4aaaadbba6e74bf4c05a7c4fd4316b50
Original commit hash: f28103f283fe4f12ce217a76a978ac67809924f0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h

================================================================================ 
Commit: 255e15485f60e2f28ca539e65382f1c4b1b38782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:53 2021 -0700 
-------------------------------------------------------------------------------- 
Features/NhltFeaturePkg: PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For NhltEndpointsConfigurationVariable.h
1. NHLT_ENDPOINTS_TABLE_CONFIGURATION_VARIABLE

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 14:03:53 2021 +0800
Change-Id: I3987e181391e884a1d611bcb325f654b0eeb5c9f
Original commit hash: c43af2fa0ac81385a29bec820997bbed6dd28f5d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/Include/NhltEndpointsConfigurationVariable.h

================================================================================ 
Commit: b07b358c77aab9b15492b45332d6f2b4e273273b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:50 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: PolicyCheck Enable

1. PCI_X_SUPPORT is out of maintain, it redundant code.
2. For PolicyCheck rule, any setup variable structure need to prevent #if case

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 14:01:01 2021 +0800
Change-Id: I041a4c5f308dc01f3b65813917b724b3f107fc34
Original commit hash: b061d2d03739d3e50b450bd507e1220949b4fcb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PciBusSetup.hfr

================================================================================ 
Commit: da07e0d2795690183b7915548515e33efc236b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:46 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup:  PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For Setup.h
1. SYSTEM_ACCESS
2. EFI_PASSWORD_STATUS
3. DEBUG_CONFIG_DATA

For SetupVariable.h
1. CPU_SETUP_VOLATILE_DATA
2. TBT_SETUP_VOLATILE_DATA
3. DEBUG_SETUP_VOLATILE_DATA

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 13:57:04 2021 +0800
Change-Id: Id1ff5ed6a5609275302b9416c08c4446756dd89a
Original commit hash: e9f9b99e71762bd02803f7f77f8ca2568d0bc47c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Setup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 38f6183bb37072a4a6549fea4f0fd79e045e52c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:42 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup:  PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For SecureBootSetup.h
1. SECURE_BOOT_VARIABLE move from Boot.vfr because PolicyCheck need to include *.h standalone
rather than include whole Advance.vfr

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 13:52:39 2021 +0800
Change-Id: Ic73226edc01929f56ee3cf8b951be166e6d560f1
Original commit hash: 1e3fb7ae08e7225d3c95fb9d07de716002528452

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SecureBootSetup.h
AlderLakePlatSamplePkg/Setup/Boot.vfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 5deb582e26e5165c4722fe73a4badbf3eb8fd533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:38 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup:  PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For PciBusSetup.h
1. PCI_BUS_SETUP move from Advanced.vfr because PolicyCheck need to include *.h standalone
rather than include whole Advance.vfr

For WheaSetup.h
1. WHEA_SETUP move from Advanced.vfr because PolicyCheck need to include *.h standalone
rather than include whole Advance.vfr

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 13:47:02 2021 +0800
Change-Id: I389afc0403b493e5af0f4534420f9625f3a5bbe4
Original commit hash: db02f0129eae2f8b374619da42361394a8fb23bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/PciBusSetup.h
AlderLakePlatSamplePkg/Include/WheaSetup.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d5354f25ddfe6b1934757ab0f0aaf1aee946cadf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:35 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/UiApp: PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For Bm.vfr, BootMaint.h and BootMaintSetup.h
1. SERIAL_PORT_TAG (Duplicate define on BootMaint.h intregrated to BootMaintSetup.h)
2. SERIAL_PORT_ATTRIBUTE (Duplicate define on BootMaint.h intregrated to BootMaintSetup.h)
3. TOTAL_SERIAL_PORT_INFO (Duplicate define on BootMaint.h intregrated to BootMaintSetup.h)

For FormGuid.h
1. FILE_EXPLORER_NV_DATA

For ConsoleOption.c
1. Due to basetools limits, SERIAL_PORT_TAG is union case, but setup varible structure
need to prevent this case

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 11:49:40 2021 +0800
Change-Id: I0f334b8a7569427f5b642d0b85322d985feeec7e
Original commit hash: 4da2bb55a657721d7d9b37234c17905944f97a33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
AlderLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
AlderLakePlatSamplePkg/Include/BootMaintSetup.h

================================================================================ 
Commit: 3e5889423b0d2b8e744fa2c6feb0240f57a909ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:31 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For WifiConnectionMgrConfigNVDataStruct.h
1. WIFI_MANAGER_IFR_NVDATA

For IccSetupData.h
1. ICC_SETUP_DATA

For OemSetup.h
1. OS_PROFILE

For Tcg2ConfigNvData.h
1. TCG2_CONFIGURATION

For TcgSetup.h
1. TCG_SETUP

For MeSetup.h
1. ME_SETUP_STORAGE

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 10:34:59 2021 +0800
Change-Id: Ie631245f8d3e4436432560df94e97f84ebf39a92
Original commit hash: 4b73b8887c01aab9e4a9d22aad7731876e316e53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
AlderLakePlatSamplePkg/Include/IccSetupData.h
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
AlderLakePlatSamplePkg/Include/TcgSetup.h
AlderLakePlatSamplePkg/Setup/MeSetup.h

================================================================================ 
Commit: b9111092bffb7fb36fb5df97d95b69bb36b08035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:27 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Sio: PolicyCheck Enable

(a) Below Structure is setup variable, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For SioNat87393VSetup.h
1. NAT_FDC_V_DATA
2. NAT_FDC_NV_DATA
3. NAT_COMA_V_DATA
4. NAT_COMA_NV_DATA
5. NAT_COMB_V_DATA
6. NAT_COMB_NV_DATA
7. NAT_LPT_V_DATA
8. NAT_LPT_NV_DATA

For SioWPCN381USetup.h
1. WPCN381U_FDC_V_DATA
2. WPCN381U_FDC_NV_DATA
3. WPCN381U_COMA_V_DATA
4. WPCN381U_COMA_NV_DATA
5. WPCN381U_COMB_V_DATA
6. WPCN381U_COMB_NV_DATA
7. WPCN381U_LPT_V_DATA
8. WPCN381U_LPT_NV_DATA

Hsd-es-id: 16012826254
Original commit date: Wed Mar 17 10:23:07 2021 +0800
Change-Id: Idf59877a98ab6592be750608d7ea3cd3531d17ed
Original commit hash: 080d2b2e16c53b88a4f2f85a2154a0d0419dd21d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SioNat87393VSetup.h
AlderLakePlatSamplePkg/Setup/SioWPCN381USetup.h

================================================================================ 
Commit: 11a494560d9cabec3309f0d24a0bac250352548d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:16 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.175

(cherry picked from commit 713422b455b265e3372691dfdc8797a87c9fabf8)

Fri Mar 19 01:06:04 2021 +0000
Original commit date: Fri Mar 19 01:06:04 2021 +0000
Original commit hash: e566f26b8f6f4781482e627d8a0353eabb9d3069

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67bdf936e5ee887734a31e74a0d8ae25fe2808d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:12 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2124_00

Hsd-es-id: N/A
Original commit date: Thu Mar 18 17:50:53 2021 -0700
Change-Id: I386f6b7139d34a5c1ddbf2e175f0fc21f89db6be
Original commit hash: 99b6c769ecf5412352f6d88ac1e3ca67f017c0b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 73f7ff4392ddb5f1f4904aaea566ab28cd813eaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:09 2021 -0700 
-------------------------------------------------------------------------------- 
[1308548164][sighting_central][ADL-P][J1] [ES1] [SST] LPDDR5 boards are stuck on Post code 00x54 with MRC 155

Issue:
MRC fails on Early Write Timing Centering 2D
Issue observed on SAGV point 4000g2

Fix:
Restore following registers with BwSel Calibrated value on Freq/Gear Switch
RxDqsCompCmnCtrl1.Bits.rxdqscomp_cmn_rxsdlbwsel
DllCompDllCtrl.Bits.dllcomp_cmn_mindlybwsel

Other Change:
Disable LCT across all configs for Lp5

[
Hsd-es-id: 1308548164
Original commit date: Thu Mar 18 11:18:56 2021 +0530
Change-Id: Ia364ed1190b50e02f8e176583c72dab510404406
Original commit hash: dd5bc2212d03fd7f65e1431c0b0ace27c7ed7690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 51fe307667a27cbb55866ff1347335b926fb32c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:41:01 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, AlderLakeBoardPkg, AlderLakePlatSamplePkg: Utilize Extended BIOS Region feature

This commit implements sample usage of Extended BIOS Region
in ClientOneSiliconPkg, PlatSamplePkg and BoardPkg.

In ClientOneSiliconPkg:
- Implements PPI at PeiSpiExtendedDecodeLib to signal the extended BIOS
  decode readiness (gExtendedBiosDecodeReadyPpiGuid) for platform code
  to consume and to map code there. Without the PPI, BoardPkg which tries
  to install firmware volumes to the memory mapped region would fail on
  firmware volume installation there before Exteneded BIOS Decode is
  initialized.
- This patch supports FSP dispatch mode only.

In PlatSamplePkg and BoardPkg:
- A PCD, gPlatformModuleTokenSpaceGuid.PcdExtendedBiosRegionSupport,
  and a build environment variable, EXTENDEDREGION_BUILD, are introduced
  and set by a build option, "extended", so a BIOS rom image leveraging
  Extended BIOS Region feature is built accordingly. The two settings
  are used as a master switch to turn on/off the sample usage of
  Extended BIOS Region in platform code side.
  All the changes by this commit in PlatSamplePkg and BoardPkg are
  implemented along with the settings.
- A dedicated flashmap FDF, FlashMapIncludeExtended_autogen.fdf, is
  automatically generated by a new script, GenFlashmap.py, based on
  a default flashmap FDF file.
  Example, no build option other than "extended" let the script generate
  FlashMapIncludeExtended_autogen.fdf based on FlashMapInclude.fdf.
  If specifying build options "res" with "extended" together,
  the script generates FlashMapIncludeExtended_autogen.fdf based on
  FlashMapIncludeRes.fdf.
  The script refers FlashMapIncludeExtended.fdf.template which supports
  firmware volumes being mapped to Extended BIOS Region. The script
  adds them to FlashMapIncludeExtended_autogen.fdf.
- Three new macros with prefix "EXTENDED_REGION_" are added in the new
  flashmap template FDF. They are referenced by build files on build time.
- Two PCDs, PcdFlashExtendRegionOffset and PcdFlashExtendRegionSizeInUse,
  are introduced in BoardModule token space. Both of them are FixedAtBuild
  type and set in the new flashmap template FDF. They are referenced by
  platform code to find the base address and the size of the region in SPI
  linear address space which is mapped to Extended BIOS Region in memory.
  This commit references them to initialize SPI flash region for FPRR
  protection and for BiosGuard. They are also referenced by
  DxeSpiFlashCommonLib and SmmSpiFlashCommonLib to pass right offset
  addresses to SPI protocol. Otherwise variable read/write operation fails.
- Setup variable, ExtendedBiosDecodeRangeEnable, is changed to TRUE
  by default for the Extended BIOS Region supported build.
  If users boot up the Extended BIOS Region supported image and turn off
  ExtendedBiosDecodeRangeEnable through BIOS Setup option, the following
  firmware volume installation doesn't happen on the next boot so sample
  drivers in there don't run accordingly, still booting to OS.
  See below.
- Two new firmware volumes, FvExtendedPostMemory and FvExtendedAdvanced,
  are introdued. PeiReportFvLib installs those firmware volumes to
  Extended BIOS Region in memory by callback upon the Extended BIOS
  decode readiness PPI which is serviced by ClientOneSiliconPkg.

Sample drivers in PlatSamplePkg:
- ValidateExtendedBiosRegionPostMem and ValidateExtendedBiosRegionDxe
  are introduced as sample drivers.
  ValidateExtendedBiosRegionPostMem resides in FvExtendedPostMemory,
  ValidateExtendedBiosRegionDxe resides in FvExtendedAdvanced.
  Each driver purposes Extended BIOS Region feature validation.
- They output to debug log the GUIDs of the firmware volumes where they
  themselves actually reside, and do nothing else. PeiReportFvLib also
  outputs the information of the firmware volume being installed.
  This implementation intends to validate Extended  BIOS Region feature.
  All those output information should match and make sense.

Hsd-es-id: 14012501479
Original commit date: Wed Feb 3 03:48:54 2021 -0800
Change-Id: I8ecbe41d9177ab330a304fbab21255251fa37e72
Original commit hash: be7d6b96e9ef732619dbe014bc2248e76a65560d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosInfo/BiosInfo.c
AlderLakeBoardPkg/BiosInfo/BiosInfo.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended.fdf.template
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeExtended_autogen.fdf
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/Tools/GenFlashmap/GenFlashmap.py
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.c
AlderLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLib.inf
AlderLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SmmSpiFlashCommonLibBiosGuard.inf
AlderLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
AlderLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
AlderLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
AlderLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.c
AlderLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Dxe/ValidateExtendedBiosRegionDxe.inf
AlderLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.c
AlderLakePlatSamplePkg/Platform/ValidateExtendedBiosRegion/Pei/ValidateExtendedBiosRegionPostMem.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchExtendedBiosDecodeRange.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: faf4fe976ea482c7c5ff58a63b794a2490d4ba6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:40:49 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.174

(cherry picked from commit 17a4c521c51e21a20b7eac4c02d4b4f5a497c806)

Thu Mar 18 19:59:18 2021 +0000
Original commit date: Thu Mar 18 19:59:18 2021 +0000
Original commit hash: 692b7536e160da281a0845be8525d1afedc44112

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d1184859bf05d2c977b0ef97b3d8d7fd588a2d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:40:42 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][22012661766][ADL-S | DDR4 DDR5][B0 changes for PMTIMER programming]

Use updated formulas for the following registers on B0+, instead of static values that were used in A0:
                                                          Old    New
 ccc_global_ddrccc_cr_pmtimer0.scr_dll_en_timer_val       30ns   50ns
 ccc_global_ddrccc_cr_pmtimer1.scr_pien_timer_val         250ns  300ns
 data_global_ddrdataglb_cr_pmtimer0.scr_dll_en_timer_val  30ns   50ns
 data_global_ddrdataglb_cr_pmtimer1.scr_pien_timer_val    250ns  300ns

Hsd-es-id: 22012661766
Original commit date: Wed Mar 17 23:30:22 2021 -0700
Change-Id: I59f2a93017f56b4fd96654e4beb67e4c1e4d0ec7
Original commit hash: 8df2e0844a8b87bb636955d592fd9ba0da6216d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 88c1ee4b55b918ef0c60ee6b0944cbb62b3263d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:40:31 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/IpBlock/MemoryInit/Mtl: RefPI BIOS Flow Control

Changes:
  Added REFPI to the config block.
  Set REFPI to 1 by default in the memory policy init.
  Added flow control support for RefPI in Co-sim.
  Added existing scripts to the VS project.
  Added REFPI to the BIOS menu.
  Added REFPI to the FSPM UPD.
  Connected memory config block to FSPM UPD.
  Connected FSPM to the platform & UPD.

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 22012132597
Original commit date: Mon Feb 22 16:23:05 2021 -0800
Change-Id: Id813c6e2bcb956d5bacdd074255986f4323bef59
Original commit hash: eb1b1fd7a964e56f52cc01f682455f80f3710ebf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h

================================================================================ 
Commit: 92347d7d632ba37232475b6bf7eb2c5880545973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:39:36 2021 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Add ignore bit to Simics mrc_mem_flows

Issue: The mrc_mem_flow setting in simics script will always override
    the knob configuration in a simics run.

Root Cause: There is no method to disable mrc_mem_flow settings in simics.

Solution: Add an ignore bit at the end of the 2nd MRC training structure
    that indicates whether to use the mrc_mem_flow overrides or not.
    Remove Simics WorkAround for GsmPmaMrcSave.

Hsd-es-id: 22012537566
Original commit date: Wed Mar 3 15:45:47 2021 -0800
Change-Id: Ifa5e523dbf4a804af92da6004699e236a51402ea
Original commit hash: 540f2bbda15ce000ec1aaf2b3dc256bee3f719a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h

================================================================================ 
Commit: 844684b41500b2d09110468dc4603eaef50c8e23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:38:41 2021 -0700 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP4 LP5] Migrating DCC Qclk Training Unit Tests

[Issue/Feature Description]
Several tests still reside on the old unit test framework.
Additionally, there is not a clean way to generate an MRC configuration.

[Resolution]
Added the training tests to the GTest framework. Added an MRC data
Configurator in order to simplify tests and more clearly communicate the
intent of a test's execution.

Added jeremy.ir@intel.com to the maintainers list.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 14013510633
Original commit date: Thu Feb 25 17:39:30 2021 -0800
Change-Id: Icdef1a9df1628dc8e915d05ad3f2dca369ee826f
Original commit hash: 9b7b8a574b7b154f1bde47128590e395e52ce05e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore

================================================================================ 
Commit: f526a0f6beae9ad3dba7847e54b9a7cbf36e1324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:37:21 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.173

(cherry picked from commit 2a66f548e2224a03eef99a74e08f5f15d81551e2)

Thu Mar 18 19:31:57 2021 +0000
Original commit date: Thu Mar 18 19:31:57 2021 +0000
Original commit hash: ca01008efc3d8f4153fc6a06e506912504c684ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0b260052050e36e3358d3604ba642488ec7ff66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:37:17 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][22012222697][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - data0ch0_ddrdata_cr_wlctrl

[Issue/Feature Description]
  change data0ch0_ddrdata_cr_wlctrl:weaklocken_dly value to por settings.

[Resolution]
  Set weaklocken_dly to 12 on A/B/J stepping, and to 3 on Q0/G0

[Impacted Platform]
  ADL

Registers impacted: data0ch0_ddrdata_cr_wlctrl

[
Hsd-es-id: 22012222697
Original commit date: Fri Jan 8 14:33:42 2021 +0800
Change-Id: I2da76bb927d0490f05ea27dd45bfd6eb92b9b8ef
Original commit hash: 2168423f87673f0006bfde1f2dbf3d77bdcdea1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 07273892b96f57ffe44646921f156ea1453098a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:37:07 2021 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Pch: CDF files cleanup

Cleaned up ServerSiliconPkg/Pch folder. Files from ClientOneSiliconPkg
are now used instead.

Hsd-es-id: N/A
Original commit date: Fri Mar 5 10:52:22 2021 +0100
Change-Id: Idbf3307550799eae24d9fad03e4af0c4eae2db61
Original commit hash: f973b5ec1b936f5622835d38886dd78bd7d1372c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c

================================================================================ 
Commit: 5e907b1e1ba461e68f599d3497096aaebba2d00f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:37:03 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.172

(cherry picked from commit b345dab51d940b61d2b19d4e37515120b3831aae)

Thu Mar 18 17:38:35 2021 +0000
Original commit date: Thu Mar 18 17:38:35 2021 +0000
Original commit hash: 97350bbf9de2a64a3aea17e03e9fdd3beff930af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74820051397c13c08733bc826b21f7e83b2704b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:59 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][22012656245][ADL MRC] [delay_pm_ack_cycles and tCKE relations]

 In order to turn-off bgf correctly, MRC needs to program 'delay_pm_ack_cycles' as per below requirement
 From pm_control_0_0_0_mchbar.delay_pm_ack_cycles, tc_pwrdn_0_0_0_mchbar.tcke and tc_srexittp_0_0_0_mchbar.tsr

 delay_pm_ack_cycles = MAX (delay_pm_ack_cycles,
                           MAX ((tcke * (Lpddr ? GearRatio : 1)) + 10 + (10 * Lpddr), tsr / GearRatio))

Hsd-es-id: 22012656245
Original commit date: Wed Mar 17 23:28:57 2021 +0530
Change-Id: I0b90c096e0a01133c9b952009c8a78500da49690
Original commit hash: 6d85c2eb171ae36162ba72b56441581b41dcd336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: bff93ad536ea1691fbe739de977dc95c948f44a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:52 2021 -0700 
-------------------------------------------------------------------------------- 
Create private library for ILMI

S3M Integrated Boot Logic
Intel Legacy and Modern Interrupts Service
implements P2SB emulation.
IBL's P2SB implementation has some significat differences and
requires separate code to initialize the device.
This change introduces new private library- IlmiPrivateLib
The library consists of ILMI/P2SB initialization code and
some utility functions like IBL devices hide methods.
The change also introduces auto-generated header file for ILMI service.

Hsd-es-id: 18015444755
Original commit date: Fri Mar 12 14:31:43 2021 +0100
Change-Id: I1801bb6c995916d13391e1d5cb4f9539a5ff1978
Original commit hash: 8fc57e4ef2961cc537425b17d0eaf972c0827ad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/IlmiPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/IlmiRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/IlmiPrivateLib/IlmiPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/IlmiPrivateLib/IlmiPrivateLib.inf

================================================================================ 
Commit: e156b79e993ea210dd045933d9bce821333f1a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:48 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/PMC/IBL: IO and Memory BARs programming update

PMC (ACPI PM Service) device BARs programing procedure has been
modified in S3M.
After the uppdate enabling the BARs are done in Command register
compering with ACTL register in previous version of S3M.
This change introdudes new method and keep old one.
The reson for this is allow to integrate new method in S3M FW, BIOS
and Simics Black model. When integration will be completed old method
should be removed for BIOS code.

Hsd-es-id: 18015534432
Original commit date: Thu Mar 18 12:48:35 2021 +0100
Change-Id: I4da74fd5b3ec7d6d3ceacb88e5ae1b8858343d75
Original commit hash: f252a4b3d34b2ac91377d6b8f338cd3af865559e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 6828e67f807dc46f1b5eb6d8bd7f82ce1489292f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:30 2021 -0700 
-------------------------------------------------------------------------------- 
C1S: Move private include directories to private section.

The private include directories has been moved to private section.
Rmoved unused IioDmiConfCommon.changes.
The includes has been adjusted.

Hsd-es-id: 18015370407
Original commit date: Thu Feb 25 06:39:26 2021 -0800
Change-Id: I0d0a00bf808c61aeaf90c259e520faff997ae097
Original commit hash: d55b52a3f75604b92fe358cfe141bbbdf2beb73b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: a92e78251a686b6cd3aaa184d1902b7d47d86df1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:26 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PciExpressBaseAddress PCD usage replacement

Replaced PcdSi/PcdPciExpressBaseAddress usage in bootscript programming
with S3PciSegmentLib. This will allow to support dynamic MmCfgBase change
on certain projects.

Hsd-es-id: 18015388634
Original commit date: Tue Mar 16 14:32:45 2021 +0100
Change-Id: Ida6e82108931de18cc764bed7b4e7359805f4382
Original commit hash: bb106789149bdd6c1b339e3449ac9d36674a1240

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/PeiDxeSmmEspiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/PeiDxeSmmSpiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSata.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: b75c24e4b4735854fb33a71884548cb33937d9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:15 2021 -0700 
-------------------------------------------------------------------------------- 
Features/Manageability/PsrFeaturePkg: PSR_EXPORT_INFO_LINK data structure update

Use doubly linked list instead of singly linked list.

Hsd-es-id: 16012920137
Original commit date: Tue Mar 16 17:36:13 2021 +0800
Change-Id: I381384f1f23574ac0d5fea8a3816f6e102063400
Original commit hash: 727e1ce1125d59f831bb8e3a71f1ab6be6ecc449

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/Psr/Dxe/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/Psr/Dxe/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/Psr/Dxe/PsrSetup/PsrSetup.c

================================================================================ 
Commit: b1a51f2a12305d86120c7c220f306a06f61ad0fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:08 2021 -0700 
-------------------------------------------------------------------------------- 
ADL: Fix system hang after microcode reload

The change fixes an issue that system hangs after setting
BIOS_RESET_CPL. BIOS_RESET_CPL is set after the microcode reload
at End Of PEI.
The root cause is MicrocodePatchAddress and MicrocodePatchRegionSize
in CPU_CONFIG are both zero while microcode reload relies on the
two fields.

It's a regression of SHA-1: 823b9c6796e30f4a14ddc0bfad9e3c92869cb3a0
* ADL/PeiPolicyUpdateLib: Set microcode location PCD in pre-mem phase

The previous change removes the code that updates the two fields in
CPU_CONFIG.

This change restores the changes.

There are two options to fix this:
1. Restore the patch
2. Change microcode reload logic to depend on
   EDKII_MICROCODE_PATCH_HOB

But option #2 cannot work well with bootloader that provides MP
service without producing EDKII_MICROCODE_PATCH_HOB.

internaly-only:

Hsd-es-id: 1508956003
Original commit date: Thu Mar 18 16:06:08 2021 +0800
Change-Id: I781772716a33d0c4115e484010d4c742d87e086f
Original commit hash: 48b447c9f9eb3bbeaec8901cd2a63edbfdb43d08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 9dcf2a2d1f0678ff9746e8257c15a0d16b98ce27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:36:04 2021 -0700 
-------------------------------------------------------------------------------- 
[C1S] Turn on PEI logo with Display port will cause system hang

  After check with platform, we need to let system run into CdClock to get the correct value.

Hsd-es-id: 1508941573
Original commit date: Fri Mar 12 11:46:29 2021 +0800
Change-Id: Id4b4df738625ddf9922a0f81b230d402f97b47d5
Original commit hash: b1be16dc42bc8ee68735e7e1c74ed24a5a88b956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: e18f74dd473e7d0f3a378b9c81e7d3c3c9e884e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:57 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "AlderLake/Fsp: Code clean up due to EDKII Native Mode is unsupported"

This reverts commit 6837f6eba80405fed4faca743be75deb5f8dbd82.

Hsd-es-id: 16012926257
Original commit date: Thu Mar 18 14:47:04 2021 +0800
Change-Id: I0d78cc845cfd00600baaca8b509fb84a70a2127a
Original commit hash: 84d26a2f059deb8685c010dbfead9a33876e4e21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b194f89cb9e0a7ac88bafa72d468cdfd5a39401b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:53 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 18 01:30:56 2021 -0700
Change-Id: Id8c055fdd252c56e2d4cd1241d3a92415c0d130a
Original commit hash: 78f8fc29222cfec5b448eebfedb231a95ba5778c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: afc9a94ff14df6995df9e043932057b7c34bb91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:46 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add Upds that are already in upstream
This list is created from below Platforms:
AmberLakeFspBinPkg, ApolloLakeFspBinPkg,
CoffeeLakeFspBinPkg, CometLakeFspBinPkg,
IceLakeFspBinPkg, KabylakeFspBinPkg,
TigerLakeFspBinPkg

Hsd-es-id: 16012831801
Original commit date: Fri Mar 5 00:52:16 2021 +0530
Change-Id: I1362d5738ca7c954daab173d5c5b3486e3d2cc5b
Original commit hash: 22ae7620d99d525c393ae684fcb6025936e46755

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: c575d7d01aee79c31849ff7ad89d40afbe8e9ddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:39 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLM] Integrate Production uCode Patch m_82_906a1_00000116 for ADL-P/M Q0.

Added uCode m_82_906a1_00000116.pdb for ADL-P/M-Q0.

[
Hsd-es-id: N/A
Original commit date: Wed Mar 17 12:06:09 2021 +0530
Change-Id: Iee426705cb162ce504634978d71068117dcf70ef
Original commit hash: 574f11c72702689e695f8d0e3c915d366bea5d78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b0c0c85ed079091d2f165a46ae7927266ea0c8c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:35 2021 -0700 
-------------------------------------------------------------------------------- 
Test Review: Enabling Sys-T for both release and debug bios in MTL

Updated HSDID with ISE link

Hsd-es-id: 22012131947
Original commit date: Sat Mar 13 23:39:40 2021 +0530
Change-Id: I258761d22d0081f3f0340f87c57da3e2eec25bcb
Original commit hash: b877cc3983dad9d027547a1880b05da98484f577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/BaseTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/BaseTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSyst.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugSystLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/message.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/mipi_syst.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/platform/UEFI/src/mipi_syst_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/mipi_syst/src/mipi_syst_writer.c

================================================================================ 
Commit: fcd78bd6a3ea5fecf8e14dd9ebfd922b74b0a464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:27 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.171

(cherry picked from commit 0c2333371e31b2f0fcd6baf4a88fb3a35504b5d1)

Thu Mar 18 06:07:49 2021 +0000
Original commit date: Thu Mar 18 06:07:49 2021 +0000
Original commit hash: e48295e40d94d462305d67e7695ff5fb6007a65d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51ac9b87a099615b6628b99e53877d64646da867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:23 2021 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - ch2ccc_ddrccc_cr_ddrcrcccclkcontrols

[Issue/Feature Description]
  change register value to por settings.
     Register	                                                POST	VAL
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable	0x1	0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable	0x1	0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable	0x1	0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:defdrvenlow	        0x0	0x3(ddr4) 0x2(non-ddr4)

[Resolution]
  remove safe settings

[Impacted Platform]
  ADL

Registers impacted: ch2ccc_ddrccc_cr_ddrcrcccclkcontrols

[
Hsd-es-id: 22012132320
Original commit date: Wed Jan 6 16:24:54 2021 +0800
Change-Id: I37cb3ea2e0b9f4d0018e181f9baa6ba7e49bee62
Original commit hash: 74c515a57502b3f07c3517cf387d401c01bcda5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 39a8ab482b6febe8477a43ab8cc702f156418ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:20 2021 -0700 
-------------------------------------------------------------------------------- 
[ACPI][v3] Increase CPU ACPI Devices for more core count

This version patch fixed the TXT unknown device is not observed
issue with commit 944da632b4a423e59117c819de0c4ea912ac75fe:

The issue was caused by the ACPI sequence parse execution error due
to some undefined CPU device (AP32 - AP64 device is not defined in
board package). Currently, the max number of CPU device defined
in Cpu.asl is 24, we only extended it to 32 due to RPL requirement,
but in C1S CpuSsdt.asl, we defined max 64 cpu device scope.  When
ACPI is parsing to AP32, error happen, but OSPM just skill it without
any error output. So TXT DEVICE defined below the AP32 will be also
skipped. That is the reason why TXT DEVICE missed in OS.

1.Support max 64 CPU objects for C1S.
2.Support max 32 CPU objects for RPL.

Hsd-es-id: 1508496307
Original commit date: Wed Mar 10 10:35:33 2021 +0800
Change-Id: I1e69700b42fc3a28839708953b13b2a1dace94f5
Original commit hash: 8b1973c62d990bccd87939e80fb5cb2d8753f660

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 89a9873b08561461cd1875d15eaa871d5a8dd4c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:35:05 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon: EBG IO Expander- Disable not used devices and features in IOE Mode-SMBus

Changes : Disable,hide and lock SMBus controller in IOE Mode.

Hsd-es-id: 22011889721
Original commit date: Fri Mar 12 13:00:09 2021 +0530
Change-Id: Iada0ee6284ca43bd122b38d0d17038d5cf013dc5
Original commit hash: a74f6af9046f1526dd8706e62aa60ba0e1587c1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h

================================================================================ 
Commit: 1ff1e050ba7cc6cb803b48e71e7c5d582d86c45c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:34:58 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLS 601]BIOS setting mismatch for PNP fields

- Updated PLx, TDC for ADL 601 as per VR Spec

Hsd-es-id: 16012933859
Original commit date: Thu Mar 18 09:22:28 2021 +0530
Change-Id: I1e460a56e494bd4778ba0e351f52dfffdbb0c1ac
Original commit hash: 40edcbe81b8881be6d3338248c086732a5763ee8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 23abe6a6509fc428b241756beaa9c85b210a28c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:34:54 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][CPU]Cosmetic correction in the BIOS Setup for PSYS PMax Power.

BIOS Info shows values outside the 13bit range. Range should read as "0-8191" instead of 8192.

Hsd-es-id: 16012907366
Original commit date: Wed Mar 17 17:22:51 2021 -0700
Change-Id: Id16fe94f03f08dc747432655f16e3b1b8b4e1e21
Original commit hash: 689cc823cb9f02092d2c964ed4ad34a1b78bec60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a461097cbdaf60e40d492ba264d78fa3d4deba16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:34:44 2021 -0700 
-------------------------------------------------------------------------------- 
BIOS should not report USBR (aka IDER) devices in the HW assets - Media Devices table

Issue: 1. There is an unknown USB device listed in HW asset table.
       2. USB is not connected before sending HW asset table due to mMeSetup is not updated if system has never entered setup.
Resolution: 1. Display the USB description model name and serial number to identify the unknown device.
            2. Use HFSTS3 FwSku to check if it is corporate FW.

Hsd-es-id: 22012122341
Original commit date: Thu Jan 21 09:54:48 2021 +0800
Change-Id: I87bd51aaafe104d74dbdbd04e2006a3cd28e4c6b
Original commit hash: b29bbe486bab4f9fb8bb43002244cccb5cd501af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 0cfdecfee130eca5925785fbbb9fade8918b8ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:34:16 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2123_00

Hsd-es-id: N/A
Original commit date: Wed Mar 17 17:53:02 2021 -0700
Change-Id: I70ebd07eb46596fc6a61b2a38f5be5bd998a6a23
Original commit hash: 5b4a1db06af1d7070eb296e84090629097af37ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81a768c6b34ca18d50aa44d0c9cdab8bd2df131f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:41 2021 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Updating PCIe Gen3 and Gen4 HWEQ List

Updating PCIe Gen3 and Gen4 HWEQ list as per request from electrical validation team

Hsd-es-id: 22012636459
Original commit date: Tue Mar 9 11:58:39 2021 -0800
Change-Id: I9cb92a5308f8c328eb6d41f4cdc49f16f30498c3
Original commit hash: 30d5ed32cdb4dba5d404d87864dbe17d4c03c07a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c

================================================================================ 
Commit: fcabfa9c7e4c102301bcb8230155312ebf417769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:30 2021 -0700 
-------------------------------------------------------------------------------- 
Link drop during S/R Broadcast writes limit FW fixes

Hsd-es-id: 16012924462
Original commit date: Mon Jan 4 17:49:38 2021 +0530
Change-Id: If1cc57c45aaea4fb81b468d9d1c19a6d34028b56
Original commit hash: 1a959c094bab48ce0bdb5259aae922b7658fbf5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf

================================================================================ 
Commit: 46fdda156eb8e14f456e78e801089cbad2890e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:19 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLN] WA to Skip the Warm reboot only for Debug build

Issue: MRC is forcing the cold boot in Warm reset path also in Debug build.
Resolution: Till MRC issue fix, adding this WA for ADLN to skip the warm reboot in Debug build.

Hsd-es-id: N/A
Original commit date: Wed Mar 17 11:50:28 2021 +0530
Change-Id: Ia1516dd278a0445290645dac5b55bfda38754300
Original commit hash: c0f7fe67ffe94a0a6488df998f8313b14c11a944

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 7943fe58401cd1328a231840a2621dc50ffcfb9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:16 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Cleanup PSF refactoring series

Make PsfEarlyInit function independent for SOC lib, create PSF_EARLY_INIT_DATA container
to pack needed data. Remove unused functions from PSF Lib and SOC libs

Hsd-es-id: 18015507944
Original commit date: Tue Mar 16 18:17:41 2021 +0100
Change-Id: I7a49a77132fb7a229ec86d614e46434236c44ca0
Original commit hash: b08e27460638b515f8667f76aaa8cdd3ce47a0fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: eaedfec5f9c3a8bb200c5db7fd20a28d52a16342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:12 2021 -0700 
-------------------------------------------------------------------------------- 
Update PL1 time default for Desktop SKU's

Hsd-es-id: 16012933859
Original commit date: Wed Mar 17 11:40:14 2021 +0530
Change-Id: If22c9de0c7aabfb853abf4490990a64079c629c8
Original commit hash: 68e54250bb9b84567009547f4a7fdc74e2d28af1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 1a330cdb690eb59482f33649badc37b4e0cce266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:33:01 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.170

(cherry picked from commit 12419e9e930c9e8d5464200f02052567ac886c08)

Wed Mar 17 11:28:17 2021 +0000
Original commit date: Wed Mar 17 11:28:17 2021 +0000
Original commit hash: e9f5ce2cb0f626b06c7c1bd5c0f46e3414295e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7a972f6bdc84befb2341be7866d1771bd718189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:32:57 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N] PART-2: Adding InternalOnly tag for ADLN specific code.

Few of the ADLN specific code is still exposed in External source, as it cannot be handled by IpClean,
because of the absence of InternalOnly tag. Adding tag to the ADLN specific code.

Hsd-es-id: N/A
Original commit date: Wed Mar 17 14:38:05 2021 +0530
Change-Id: Icede90fb0b8baaf7d17e61893fdea9b72b567db0
Original commit hash: 81574674763222c084aaed81d187554afcdd3b15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h

================================================================================ 
Commit: b49e243230f8f4c6c5e79498b5ecccc0dde3dc7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:32:53 2021 -0700 
-------------------------------------------------------------------------------- 
ADL/PeiPolicyUpdateLib: Set microcode location PCD in pre-mem phase

Today code sets microcode location PCD in post-mem policy
update library. It firstly copies the microcode from flash to memory,
then sets the microcode location in memory to
gUefiCpuPkgTokenSpaceGuid.PcdCpuMicrocodePatchAddress.

The logic was there because CpuMp PEIM originally didn't copy the
microcode from location identified by
PcdCpuMicrocodePatchAddress to memory.

Since now the CpuMp PEIM copies the microcode from flash to memory,
the code that does the copy in policy update library is not needed.
The patch removes the logic in the policy update library and sets
PcdCpuMicrocodePatchAddress to location in flash.

Because CpuMp PEIM starts in post-mem, the PCD set code is
moved from post-mem policy update library to pre-mem policy update
library.

This also fixes an issue that in ADL CpuMp PEIM runs before PCD
is set resulting no microcode is updated by CpuMp PEIM.

Hsd-es-id: 1508944703
Original commit date: Tue Mar 16 10:16:22 2021 +0800
Change-Id: I38238b01dfacc0db47ae1dcb1b4af9eed77f93e1
Original commit hash: bbfc6fa5fa28728b9087bb606458c3fec2b17a9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 932b7ba73477a24d95dc8d12b2ed4785f739614f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:32:32 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 17 01:44:16 2021 -0700
Change-Id: Ie0723cd3dc9906a27fd734ffb9cd6c69f367c7e0
Original commit hash: e2d27ee61d1de9e257c5a686ddd6cbba5aeafa32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f875d737ce9dc28f38c274c928edf088b7523c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:31:50 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: FSP GPIO Override support

Changes : Added Gpio Override support for ADL-S and upcoming projects.
          Also added GpioOverride check for all IPs which were missed earlier.

Hsd-es-id: 16011821895
Original commit date: Thu Mar 11 13:23:10 2021 +0530
Change-Id: I750688add77cfd799458f6622e1e840391b36c30
Original commit hash: 175c47ff422c2270765c1a1f793ebd7a7f731001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c

================================================================================ 
Commit: bc900b205d615f4fb781c313bcc4566d766a63da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:31:26 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "[ADL][R0][BIOS]: CPU frequency is shown as 0GHz in BIOS main page"
 - CPU Frequency is showing irrelevant in BIOS Front Page. So reverting this CL
This reverts commit 4a5df8c9a22549f76dbe27a91810ca8e63e71f44.

Hsd-es-id: 16012913034
Original commit date: Mon Mar 15 21:09:16 2021 -0700
Change-Id: I6a9efaf4fe4b1292f9436a04564e0dc03fae024b
Original commit hash: d627b6aeef17c2ce93c382429ac76ecb26e77c01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 77d0dadfdc78b8e53fbbdb36d8a70775df9ee4fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:31:22 2021 -0700 
-------------------------------------------------------------------------------- 
[MTL][OC] Core Disablement

Add setup setting to disable big core and atom core

Hsd-es-id: 1508896494
Original commit date: Tue Mar 2 10:57:38 2021 +0800
Change-Id: I6241afd868acfaf41c8ba738e8565be0f9c1e176
Original commit hash: 3fe9b328926b5ade762b848f9459dbaf153cdc6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 2e370d762809cdf0c1271ef36c08c9cf1dc8a9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:31:08 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2122_00

Hsd-es-id: N/A
Original commit date: Tue Mar 16 17:49:41 2021 -0700
Change-Id: Ic5944e45936caa921ba9eded6548777df549e6db
Original commit hash: f1e4df98372ce9d528afde606671644e760ef700

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3d4afe470bb03e33e7ce5a80643fd0a7927c02c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:31:01 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.169

(cherry picked from commit 1345b837de4561b948c5ee9904444b18d8571a45)

Tue Mar 16 19:44:48 2021 +0000
Original commit date: Tue Mar 16 19:44:48 2021 +0000
Original commit hash: 4bc460b0670294f1e4f6253d2fffcc95a2a647d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd6725dac34e3cf752cacca3d6f2e97cb78f4368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:50 2021 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration -  data0ch0_ddrdata_cr_ddrcrdatacontrol3_0_0_0_mchbar

[Issue/Feature Description]
  change data0ch0_ddrdata_cr_ddrcrdatacontrol3_0_0_0_mchbar:rxpion value to por settings.

[Resolution]
  remove safe setting of rxpion

[Impacted Platform]
  ADL

Registers impacted:  data0ch0_ddrdata_cr_ddrcrdatacontrol3_0_0_0_mchbar

[
Hsd-es-id: 22012222693
Original commit date: Wed Jan 6 21:41:44 2021 +0800
Change-Id: I69f86749b5d46ca912809d56e48a3474e80a1469
Original commit hash: e733ae9bcf30d38b442333fdf863d15f0322e5d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7186a6001c024a087409d8e4d121193349461afb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:47 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.168

(cherry picked from commit 396807382cfaa7ce3d83ace719e7ef5c5d3c4981)

Tue Mar 16 19:15:15 2021 +0000
Original commit date: Tue Mar 16 19:15:15 2021 +0000
Original commit hash: 112f4ebe4b302b19a036ec100bb214fafcc24ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 272cc6f1bd749240ea1998110e70ba84a222fef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:43 2021 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5] Final Settings -- DDRIO -- CR POR configuration - ddrphy_scram_ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar

[Issue/Feature Description]
  change ddrphy_scram_ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar:dataclkgatedisatidle value to por settings.

[Resolution]
  remove safe setting of dataclkgatedisatidle

[Impacted Platform]
  ADL

Registers impacted: ddrphy_scram_ddrscram_cr_ddrmisccontrol0_0_0_0_mchbar

[
Hsd-es-id: 22012222692
Original commit date: Wed Jan 6 21:31:18 2021 +0800
Change-Id: I94f875ae885ea04f0b94855acb0500227fd9c38c
Original commit hash: b0a7963b72f783f12b3396e1f907ee95c2a78c45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7e3743b47d912789bb51805aca2c25e44623fa12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:39 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.167

(cherry picked from commit fc0826af780b195d8de701d2f6c89bca88836d5b)

Tue Mar 16 18:52:26 2021 +0000
Original commit date: Tue Mar 16 18:52:26 2021 +0000
Original commit hash: 1d1c72b9dd0a2ba9c914031631f1c86f88034340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e1fa47aa9eb2fa3b51aa228dc46b987ae2cf29e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:34 2021 -0700 
-------------------------------------------------------------------------------- 
MRC [ADL-S][DDR5]: Enable XMP3.0

[Title]
Enable XMP3.0 for DDR5 on ADL-S.

[Issue/Feature Description]
XMP3.0 is a new standard for DDR5. We have to support it on ADL-S.

[Resolution]
 Add support for XMP_PROFILE1/2/3 and USER_PROFILE4/5, per XMP3.0 spec.
 BIOS MENU and DXE drivers still use only Default/CUSTOM_PROFILE/XMP_PRFOILE1/XMP_PROFILE2.
 Define new data structure for XMP3.0.
 Change various callback functions to fetch Timing parameters from XMP PROFILE areas in SPD file.
 Dump some new debug info.
 Verify 1DPC/2DPC warning.
 Change MEMORY_INFO_DATA to pass more info, such like XmpConfigWarning, and others if needed.
 Clean up some codes around XMP2.0
 Fix a few minor issues around XMP2.0. Mostly, some functions forget to check XmpSupport before using them.
 Add Vddq/Vpp Voltage. Fetch voltage data from XMP3 XMP_PROFILE1/2/3 area.
 Add VddqVoltage and VppVoltage into BIOS knobs.
 Fix ASSERT of RightShift in ValidtCL.
 Fix issue to initialize tRFCpb.
 Change USER_PROFILE to CUSTOM_PROFILE1 in MRC codes, which maps with BIOS Custom Profile.
 Add XmpConfigWarning in MrcOutput. Follow SaveData usage style.
 Fix a hidden bug that DoSpdRead boundary checking need be
  ((Start + Size) <= MAX_SPD_SIZE) instead of ((Start + Size) < MAX_SPD_SIZE).
 Change Voltage input in BIOS menu, mostly type numeric. User can input voltage with granularity 5mv.
   Max values are based on PMIC5100 specs
   VDD, VDDQ: 0~1435mv
   VPP: 0~2135mv
 USER_PROFILE4/5: XMP3.0 spec doesn't define if these 2 profiles exist in SPD file.
 We check tCKAVGmin. If tCKAVGmin is not equal to 0, we consider the corresponding profile exists.

[Impacted Platform]
ADL-S DDR5.

[
Hsd-es-id: 22012129979
Original commit date: Mon Mar 15 23:19:35 2021 +0800
Change-Id: I2063256ea989190802d5d536fc29865dfecc7930
Original commit hash: ae6731f6b25ca69bf233a7c433e23898f92cbd20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: cc908abe3cf9994c0730d0429df389518f739a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:18 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.166

(cherry picked from commit 6cdadca0927095750ce28caad31f22b9edf5fb40)

Tue Mar 16 18:09:15 2021 +0000
Original commit date: Tue Mar 16 18:09:15 2021 +0000
Original commit hash: aeb6342f301002e6c4d3f96771420f99b77ac4f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33d3afe4fbdc5cc6b271284b7909862b7415dbf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:14 2021 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - ch2ccc_ddrccc_cr_ddrcrpinsused

[Issue/Feature Description]
  change ch2ccc_ddrccc_cr_ddrcrpinsused:timerxxclk value to por settings.

[Resolution]
  remove the WA TimerXXClk = 0;

[Impacted Platform]
  ADL

Registers impacted: ch2ccc_ddrccc_cr_ddrcrpinsused

[
Hsd-es-id: 22012222691
Original commit date: Wed Jan 6 21:13:14 2021 +0800
Change-Id: Icd3c50a905a3f6d50eb9114229a96dddd5c8111b
Original commit hash: 7331cb226537889596e6b3dae3ba1cb3bc441d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4392e94bd8fa721dbc784405108b3efab0705035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:30:10 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N] Adding InternalOnlyContent tag for ADLN specific code.

ADL-N is sharing the same source code with ADL-S and ADL-P, when releasing ADL-S and ADL-P RC code to customer,
we may also share ADL-N relative code to customer
Adding InternalOnlyContent tag in order to restrict ADLN specific code to customer.

Hsd-es-id: N/A
Original commit date: Mon Mar 15 13:52:23 2021 +0530
Change-Id: Ie6b4604b4b967972aeca8b5ddafec20dd8e88eee
Original commit hash: 09f06811133581ce0656568593fa4c793e3ec7f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 868c0caa7f31b995f8e809a21c442c92ff961adc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:29:45 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PSF Refactor: MCTP programming

Refactor PsfConfigureMctpCycle () function to make it independent of SOC lib
- define PSF_REG_DATA_TABLE structure and PsfGetMctpRegDataTable () that replaces
  PsfMctpRegData ()
- move Targets preparing to FRU throug MctpTargetsTable ()
- extend PSF_REG_DATA with NumOfEnabledTargets

Hsd-es-id: 18014950198
Original commit date: Wed Mar 3 11:02:32 2021 +0100
Change-Id: I1ccbfc4fbc81ea349fa8ad043cc6897d4c4f3e25
Original commit hash: cd5f399084b54fd19c67e610ad2e38e21ffa7d2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 2880493ae0d17a28b51ca064cbcc510708a02396 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:29:41 2021 -0700 
-------------------------------------------------------------------------------- 
USB/Audio: Provide setup option for USB Audio Offload

This change adds option in USB Setup page to enable/disable USB Audio
Offload Capability. By default it'll be enabled but if user desire to
disable this, then UAOL capability will not be programmed in xHCI and
UAOL related ACPI definitions shall be hidden.

Hsd-es-id: 22012542841
Original commit date: Thu Mar 4 11:51:29 2021 +0100
Change-Id: Icc990135ecb54845353de890f0cc01ed3673aa01
Original commit hash: 69b119415d89f8c2bcbd6c653d27b95b8158800f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: c051f66c18cf66050ad080eb93ef93d22a410274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:29:27 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N] Revert Disabling Non POR Silicon Features in FSP specific to AlderLake-N

 - Reverting PcdOverclockEnable,PcdTxtEnable and PcdCpuPcieEnable to resolve regression

Hsd-es-id: 16012730618, 16012745071, 22012118937
Original commit date: Mon Mar 15 18:00:07 2021 +0530
Change-Id: I8966f647617471ea3428c6c82ff7558090235ed2
Original commit hash: ad4a87b8c9488c39fa79dfc2cd2da97f86ed43cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdUpdate.dsc

================================================================================ 
Commit: 86a698a656b60f67b8870d65d1acff46f3eff3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:29:23 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] FWTS Medium/Low failures under Ubuntu Linux.

1.
[Description]
the error log is:
FAILED [MEDIUM] FADTPm1aEvtBlkNotSet: Test 4, FADT PM1A_EVT_BLK is a
required field and must have either a 32-bit or 64-bit address set.
FAILED [MEDIUM] SleepControlRegNotAllowed: Test 4, FADT
SLEEP_CONTROL_REG is defined but will be ignored...

[Resolution]
PlatformUpdateTables() will clear Pm1aEvtBlk and Pm1aCntBlk, remove it
to keep valide Pm1aEvtBlk and Pm1aCntBlk.
SLEEP_CONTROL_REG and SLEEP_STATUS_REG are optional, Only implement in
HW-Reduced ACPI system, in non-HW-Reduced system will remain all 0 as default

2.
[Description]
the error log is:
FAILED [LOW] WMIMultipleMethod: Test 1, GUID
1F13AB7F-6220-4210-8F8E-8BB5E71EE969 has multiple associated methods WMDE
defined, this is a firmware bug that leads to ambiguous behaviour.

[Resolution]
Change the method names to avoid duplication of name.

3.
[Description]
the error log is:
FAILED [LOW] MCFGMMIONotReserved: Test 1, MCFG MMIO config space at 0xe0000000
is not reserved in the memory map table

[Resolution]
Add memory space attributes EFI_MEMORY_RUNTIME for memory range
0xe0000000 - 0xefffffff, reserved it in memory map table.

4.
[Description]
FAILED [MEDIUM] SPECMADTFADTRevisions: Test 2, MADT revision is not in sync with
the FADT revision; MADT 3 expects FADT 6.0 but found 6.1 instead.
FAILED [MEDIUM] MADTLAPICNMIUidMismatch: Test 5, LAPICNMI has no matching
processor UID 24

[Resolution]
Changing MADT version from 2.0 to 6.3
Separate MADT 6.3 & MADTx2 6.3 APIC table structure by declared each struct.

[[Impacted Platform]]
ADL

Hsd-es-id: 22012125195
Original commit date: Wed Feb 17 14:38:34 2021 +0800
Change-Id: Ib0ccd2b89defd094a43db649ea35fc9848d9bb3b
Original commit hash: 6beb1244acbed384d7a008170b4122c3bdeb7a93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 201f96058f07670729f2b87f2683a626774c8289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:29:19 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/SMBUS: Disable SMBUS Host Event Wake feature for IBL

SMBUS Host Event Wake feature is not supported in IBL.
HOST_NOTIFY_WKEN bit (bit1) in Slave Command Register (SCMD)- Offset 11h
is set RO '0'- BIOS cannot write to the bit when running on IBL.

Hsd-es-id: 22012626673
Original commit date: Mon Mar 15 09:45:16 2021 +0100
Change-Id: I1df5dccf42ffcf13d268fd8568c813fa98402bf9
Original commit hash: 92d842165f0e3f93727214998fa4b222321c4e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: 62b26908008405e8b8851f8ac7895e1af0bdd4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:58 2021 -0700 
-------------------------------------------------------------------------------- 
[RPL][PSR] UEFI should inform CSME if chassis intrusion occurs

While in all BIOS boot flows during the TrustedBiosPhase,
if a ChassisIntrusionEvent occurs then BIOS shall inform
to CSME via a HECI Command.

Note: Currently, HECI commands to update CSME of Chassis Intrusion
      event is unavailable. Hence adding a place holder for the same.
      API to be implemented once cmds are available.

Hsd-es-id: 22012131906
Original commit date: Fri Mar 12 20:45:48 2021 +0530
Change-Id: Ia0e52cdae58d481d6cb1d2aabe64b39b06f5aa88
Original commit hash: 3c294f8c28cacdbfd174c4ec9b8c33286b93dae1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
Features/Manageability/PsrFeaturePkg/Include/Protocol/PsrProtocol.h
Features/Manageability/PsrFeaturePkg/Psr/Dxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/Psr/Dxe/PlatformServiceRecord.h

================================================================================ 
Commit: 255e441841d6fcd4f010521873414daa93c24330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:54 2021 -0700 
-------------------------------------------------------------------------------- 
MeExtMeasurement:[ADL] Code fix for Workaround for HW bug regarding CSME measurements

Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
bits to determine that the CSME measurement is ready.

Hsd-es-id: 16012912322
Original commit date: Mon Mar 15 17:50:24 2021 +0530
Change-Id: Ied95bf84fd597e0c7317e3d633230f951df54152
Original commit hash: 37544d814ece8648a479ea945dfde7b8f268614d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: c434f1a672dced45f662790b1b0abfc547a8973e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:50 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS Setup for "Active Atom Core" Setup No Longer Functional
 - Atom Core's are not displayed in BIOS setp for information or core disable

 Fix: Added condition check inside the setup driver to handle Hetero Vs Non Hetero

Hsd-es-id: 16012907508
Original commit date: Tue Mar 16 12:52:44 2021 +0530
Change-Id: I0187ad147309cb3ba831bf10032e1f32c925623b
Original commit hash: 08f829bf04b76afc3cee614de9857c6cc0933b1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 8cfd56ed1c8508e6208a896501e4b32dfcb4da8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:40 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Smbus: Refactor SMBUS IP block to support IOE and MTL Multichip support. Part II

Changes : Modified SMBUS IP according to new P2SB library to support multiple SBs.
          Modified FRU Code according to new P2SB library to support multiple SBs.

Hsd-es-id: 22012134639
Original commit date: Fri Mar 5 12:45:45 2021 +0530
Change-Id: Id0aae2c2c7572cfb3bbfb5e0552be8645e6aa309
Original commit hash: 93e48f1427670e515050b4d620d0efc224794acb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: a4561182bc601740a7a154d4da0838b8c999cf0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:36 2021 -0700 
-------------------------------------------------------------------------------- 
The definition of D6EN offset is wrong at HostBus.asl

Hsd-es-id: 1508904121
Original commit date: Thu Mar 11 09:24:49 2021 +0530
Change-Id: I9249ad34f94160ce1ecc3ba62941ff2952e6daa1
Original commit hash: e7da516f298f174d65a2bf5a28e0b2387975bb97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl

================================================================================ 
Commit: 80b4de5937ea091379a5848fd63165f43074b900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:28:32 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 16 01:52:11 2021 -0700
Change-Id: I1eb3c55415e5770fde54ecd51a08ebb23daea3fa
Original commit hash: c72a4b01569048b1b656be4fb0b2e970cceacd7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 909c0cbbe845bb56286d8c262629a1b6ef81cae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:08:00 2021 -0700 
-------------------------------------------------------------------------------- 
ADL-P: [AEP] LP5 DG02 128 and DDR5 DG02 384 Board PO Learnings

- Gpio updates
- Code Cleanup
- Rtd3 PE Pin Polarity change
- CVF Usb port pcd set

Hsd-es-id: 16012873688
Original commit date: Wed Mar 10 08:12:14 2021 +0530
Change-Id: I87f07026ea1da50c3df35ab756303e449bbe036e
Original commit hash: 6e31baf45761e7852325a48e2536c84f4425140a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: cab07dfcd299c5a3e7d63825f3e837d31af4600d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:07:50 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][IMAGE]: Support camera GPIO function "Handshake_En" on ADL platform

Adding Camera GPIO setup item "Handshake_En".

Hsd-es-id: 16012878744
Original commit date: Fri Mar 12 14:26:36 2021 +0800
Change-Id: I29c66a82fc4a1915971430e548cb59767d963fde
Original commit hash: c7af2fdbd08bcda1afba5e441c4b2c5ffb79ff47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 25b6414dbd96ab9d312d7352bb2e1ca90efd0f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Oct 3 15:07:35 2021 -0700 
-------------------------------------------------------------------------------- 
PCIE: Move storageD3enable flag out of rtd3 sstd table
Editeed
StorageD3Enable should not be dependent on RTD3 cold support. Instead it
should be exposed in storage end point for achieving both D3 hot and Cold

This change apply to both CPU and PCH PCIE storage

Hsd-es-id: 1508931054
Original commit date: Tue Mar 9 14:21:47 2021 +0800
Change-Id: Ide9bd0e56ac3392b53410d0f591712343e3c2678
Original commit hash: 6ba22686af7d59a0d405ca4a14abd4ddc51ef66f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
ClientOneSiliconPkg/Library/Acpitables/Pcie/PcieEpSel.asl
