module top_module (
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk or reset) begin
        if(reset) begin
            q <= 1'b0;
        end else begin
            q <= d; 
        end      
    end

endmodule
