# verilog-template-generator
A Python-based tool designed to simplify the creation of Verilog designs and testbenches. By answering a series of straightforward questions, users can generate customizable, syntax error-free Verilog templates for both sequential and combinational designs, along with their corresponding testbenches.
