<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<title>IDA - PIC16F1704_APW12_1.2_V71.hex /home/danielsokil/Downloads/Bitmain_APW12_Peek/_bins/PIC16F1704_APW12_1.2_V71.hex</title>
</head>
<body class="c41">
<span style="white-space: pre; font-family: JetBrains Mono,monospace;" class="c1 c41">
<span class="c2">;
; +-------------------------------------------------------------------------+
; |      This file was generated by The Interactive Disassembler (IDA)      |
; |           Copyright (c) 2024 Hex-Rays, &lt;support@hex-rays.com&gt;           |
; |                      License info: 48-2137-ACAB-99                      |
; |                                exetools                                 |
; +-------------------------------------------------------------------------+
;
</span><span class="c4">; Input SHA256 : E7CB2C98B39FF20538878C7ED32735CE509D5592A666AE20C75BEAE976D59123
; Input MD5    : DAF4D3F34F5E007EC44C71C79D570E2F
; Input CRC32  : EB2A1470

</span><span class="c21">; File Name   : /home/danielsokil/Downloads/Bitmain_APW12_Peek/_bins/PIC16F1704_APW12_1.2_V71.hex
; Format      : Intel Hex Object Format

</span><span class="c4">; Processor       : PIC16Cxx
; Target assembler: Microchip&#039;s MPALC
</span><span class="c27">include &quot;P16f1704.INC&quot;



</span><span class="c4">; Segment type: Pure code
; .text (CODE)
; assume bank = 0
; assume pclath = 0


</span><span class="c2">; Reset Vector

</span><span class="c4">; public </span><span class="c37">RESET
RESET</span><span class="c9">:

</span><span class="c4">; FUNCTION CHUNK AT CODE:00D8 SIZE 00000465 BYTES

</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">b       </span><span class="c26">loc_CODE_D8
</span><span class="c4">; End of function RESET




</span><span class="c26">sub_CODE_2</span><span class="c9">:
</span><span class="c5">retlw   </span><span class="c13">80
</span><span class="c4">; End of function sub_CODE_2

</span><span class="c39">; [00000001 BYTES: COLLAPSED FUNCTION nullsub_1]


</span><span class="c2">; Interrupt Vector

</span><span class="c4">; public </span><span class="c37">ISR
ISR</span><span class="c9">:
</span><span class="c5">bsf     </span><span class="c6">byte_DATA_7E</span><span class="c9">, </span><span class="c12">0
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_35
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_D82
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">btfss   </span><span class="c34">BANK0:PIR2</span><span class="c9">, </span><span class="c34">TMR4IF
 </span><span class="c5">b       </span><span class="c26">loc_CODE_AB
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_40</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_41</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_42</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_43</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_73
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlw   </span><span class="c13">64 </span><span class="c4">; &#039;d&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_43
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_77
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_42
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_76
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_41
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_75
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_40
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_74
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_BF9
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_42
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_43
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_42
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_41
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_40
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_A0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_A1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_A2</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_A3</span><span class="c9">, </span><span class="c33">f
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_42</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">bcf     </span><span class="c34">BANK0:PIR2</span><span class="c9">, </span><span class="c34">TMR4IF
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_51
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_AB
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_92A
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">xorlw   </span><span class="c12">0
</span><span class="c5">bz      </span><span class="c26">loc_CODE_AB
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_948
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_37
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_36
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_52
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_81
</span><span class="c5">movlw   </span><span class="c13">7
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9CA
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_37
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_21
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_36
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_20
</span><span class="c5">movlw   </span><span class="c13">54 </span><span class="c4">; &#039;T&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_30
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_30
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_22
</span><span class="c5">movlw   </span><span class="c13">48 </span><span class="c4">; &#039;H&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_31
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_31
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_23
</span><span class="c5">movlw   </span><span class="c13">0B4
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_32
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_32
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c5">movlw   </span><span class="c13">0C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_33
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_33
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_25
</span><span class="c5">movlw   </span><span class="c13">0C9
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_34
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_34
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_26
</span><span class="c5">movlp   </span><span class="c13">7
</span><span class="c4">; assume pclath = 7
</span><span class="c5">call    </span><span class="c26">sub_CODE_746
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_37
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_36
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AC
</span><span class="c5">b       </span><span class="c26">loc_CODE_A9
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_81</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">3
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9CA
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_37
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_21
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_36
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_20
</span><span class="c5">movlw   </span><span class="c13">55 </span><span class="c4">; &#039;U&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_30
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_30
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_22
</span><span class="c5">movlw   </span><span class="c13">5C </span><span class="c4">; &#039;\&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_31
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_31
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_23
</span><span class="c5">movlw   </span><span class="c13">0B8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_32
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_32
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c5">movlw   </span><span class="c13">0CA
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_33
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_33
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_25
</span><span class="c5">movlw   </span><span class="c13">0CB
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_34
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_34
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_26
</span><span class="c5">movlp   </span><span class="c13">7
</span><span class="c4">; assume pclath = 7
</span><span class="c5">call    </span><span class="c26">sub_CODE_746
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_37
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_36
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AE

</span><span class="c26">loc_CODE_A9</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_52</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_AB</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_95A
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">xorlw   </span><span class="c12">0
</span><span class="c5">bz      </span><span class="c26">loc_CODE_C7
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_B1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_C7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_B0</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bc      </span><span class="c26">loc_CODE_C1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_30
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_30
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_B0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_C3

loc_CODE_C1</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_B0</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_C3</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B0
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_938
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0

</span><span class="c26">loc_CODE_C7</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK1:INTCON</span><span class="c9">, </span><span class="c34">IOCIF
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D3
</span><span class="c5">movlb   </span><span class="c13">7
</span><span class="c4">; assume bank = 7
</span><span class="c5">movfw   </span><span class="c34">BANK7:IOCAF
</span><span class="c5">movfw   </span><span class="c34">BANK7:IOCCF
</span><span class="c5">skpz
 btfss   </span><span class="c34">BANK7:IOCCF</span><span class="c9">, </span><span class="c34">IOCCF4
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D3
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c34">BANK0:PORTC
</span><span class="c5">movlb   </span><span class="c13">7
</span><span class="c4">; assume bank = 7
</span><span class="c5">bcf     </span><span class="c34">BANK7:IOCCF</span><span class="c9">, </span><span class="c34">IOCCF4

</span><span class="c26">loc_CODE_D3</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_35
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7F
</span><span class="c5">bcf     </span><span class="c6">byte_DATA_7E</span><span class="c9">, </span><span class="c12">0
</span><span class="c5">retfie
</span><span class="c4">; End of function ISR

; START OF FUNCTION CHUNK FOR </span><span class="c37">RESET

</span><span class="c26">loc_CODE_D8</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">b       </span><span class="c26">loc_CODE_DA

loc_CODE_DA</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">call    </span><span class="c26">sub_CODE_2
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_56
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">call    </span><span class="c26">nullsub_1
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_57
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">nullsub_3
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_EB
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_913
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_EC
</span><span class="c5">movlw   </span><span class="c6">byte_DATA_40
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">movlw   </span><span class="c13">16
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_924
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlw   </span><span class="c6">byte_DATA_A0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">movlw   </span><span class="c13">2C </span><span class="c4">; &#039;,&#039;
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_924
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlw   </span><span class="c6">byte_DATA_20
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">movlw   </span><span class="c13">50 </span><span class="c4">; &#039;P&#039;
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_924
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlw   </span><span class="c6">byte_DATA_A0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">movlw   </span><span class="c13">28 </span><span class="c4">; &#039;(&#039;
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_924
</span><span class="c5">movlp   </span><span class="c12">0
</span><span class="c4">; assume pclath = 0
</span><span class="c5">movlw   </span><span class="c6">byte_DATA_20
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">movlw   </span><span class="c13">40 </span><span class="c4">; &#039;@&#039;
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_924
</span><span class="c5">bcf     </span><span class="c6">byte_DATA_FE</span><span class="c9">, </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_116

loc_CODE_116</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1D6
</span><span class="c5">movlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1DF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DC
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DB
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DA
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D9
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_918
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">call    </span><span class="c26">sub_CODE_C3B
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">10
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A81
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_AC2
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A14
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9FB
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_38
</span><span class="c5">incf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9B6
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9E2
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_AA0
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_964
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B0
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B48
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">call    </span><span class="c26">sub_CODE_C80
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">0FA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlw   </span><span class="c13">0BC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B80
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">0DA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlw   </span><span class="c13">0C0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B80
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">incf    </span><span class="c6">byte_DATA_BC</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_BD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_1E0
</span><span class="c5">incf    </span><span class="c6">byte_DATA_BE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_BF</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_1E0
</span><span class="c5">incf    </span><span class="c6">byte_DATA_C0</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_C1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_1E0
</span><span class="c5">incf    </span><span class="c6">byte_DATA_C2</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_C3</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_1E0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C6
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C7
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C4
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C5
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BE
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BD
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BC
</span><span class="c5">movlw   </span><span class="c13">0FA
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0BC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">0DA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0BC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_263

loc_CODE_1E0</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BC
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BD
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BF
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movlw   </span><span class="c13">10

</span><span class="c26">loc_CODE_1F1</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_1CB</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK3:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_1F1
</span><span class="c5">incf    </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1CB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_201
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_231
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_201</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C0
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C3
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movlw   </span><span class="c13">10

</span><span class="c26">loc_CODE_212</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_1CB</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK3:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_212
</span><span class="c5">incf    </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1CB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_23D
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C3
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_BF</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_22F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C2
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_BE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_22F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_BD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_22F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C0
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_BC</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_22F</span><span class="c9">:
</span><span class="c5">bc      </span><span class="c26">loc_CODE_23A

loc_CODE_231</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BF
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BE
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BD
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_BC
</span><span class="c5">b       </span><span class="c26">loc_CODE_241

loc_CODE_23A</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">b       </span><span class="c26">loc_CODE_23E

loc_CODE_23D</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0FF

</span><span class="c26">loc_CODE_23E</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DF
</span><span class="c4">; assume bank = 1

</span><span class="c26">loc_CODE_241</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BC
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BD
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BF
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movlw   </span><span class="c13">10

</span><span class="c26">loc_CODE_252</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_1CB</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK3:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_252
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_C7
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_C6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BD
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_C5
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_BC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_C4

</span><span class="c26">loc_CODE_263</span><span class="c9">:
</span><span class="c5">bsf     </span><span class="c34">BANK1:INTCON</span><span class="c9">, </span><span class="c34">GIE

</span><span class="c26">loc_CODE_264</span><span class="c9">:
</span><span class="c5">clrwdt
movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_B3</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_3F0
</span><span class="c5">b       </span><span class="c26">loc_CODE_412
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_26B</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlw   </span><span class="c13">10
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_283</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlw   </span><span class="c13">71 </span><span class="c4">; &#039;q&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_29B</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_2BA</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_51
</span><span class="c5">incf    </span><span class="c6">byte_DATA_51</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A2D
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_51
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CF
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CE
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_2E7</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A9
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_2FF</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_124
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_EB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_EC
</span><span class="c5">addcf   </span><span class="c6">byte_DATA_EC</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D1
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_125
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DD
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DE
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_1DE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">21 </span><span class="c4">; &#039;!&#039;
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_1DD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bc      </span><span class="c26">loc_CODE_410
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">25 </span><span class="c4">; &#039;%&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DE
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DD
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B80
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">24 </span><span class="c4">; &#039;$&#039;
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DD
</span><span class="c5">addlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_DEE
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410

loc_CODE_34E</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_125
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_124
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CC
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">addcf   </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CD
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">call    </span><span class="c26">sub_CODE_C80
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1CB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_993
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_386</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_124
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_EB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_EC
</span><span class="c5">addcf   </span><span class="c6">byte_DATA_EC</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D3
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A4
</span><span class="c5">addlw   </span><span class="c13">0FF
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D4
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_A5</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D5
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D3
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">25 </span><span class="c4">; &#039;%&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D5
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D4
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D6
</span><span class="c5">bz      </span><span class="c26">loc_CODE_3D7
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_125
</span><span class="c5">movlw   </span><span class="c13">24 </span><span class="c4">; &#039;$&#039;
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_DEE
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410

loc_CODE_3D7</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_125
</span><span class="c5">incf    </span><span class="c6">byte_DATA_125</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">24 </span><span class="c4">; &#039;$&#039;
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1C8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_DEE
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_410
</span><span class="c4">; assume bank = 1

</span><span class="c26">loc_CODE_3F0</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1E1
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK3:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK3:INDF1
</span><span class="c5">xorlw   </span><span class="c12">1
</span><span class="c5">bz      </span><span class="c26">loc_CODE_26B
</span><span class="c5">xorlw   </span><span class="c12">3
</span><span class="c5">bz      </span><span class="c26">loc_CODE_283
</span><span class="c5">xorlw   </span><span class="c12">1
</span><span class="c5">bz      </span><span class="c26">loc_CODE_29B
</span><span class="c5">xorlw   </span><span class="c12">7
</span><span class="c5">bz      </span><span class="c26">loc_CODE_2BA
</span><span class="c5">xorlw   </span><span class="c12">1
</span><span class="c5">bz      </span><span class="c26">loc_CODE_2E7
</span><span class="c5">xorlw   </span><span class="c12">3
</span><span class="c5">bz      </span><span class="c26">loc_CODE_2FF
</span><span class="c5">xorlw   </span><span class="c12">85
</span><span class="c5">bz      </span><span class="c26">loc_CODE_34E
</span><span class="c5">xorlw   </span><span class="c12">5
</span><span class="c5">bz      </span><span class="c26">loc_CODE_386
</span><span class="c5">b       </span><span class="c26">loc_CODE_410

loc_CODE_410</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B3

</span><span class="c26">loc_CODE_412</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">btfsc   </span><span class="c34">BANK0:PORTC</span><span class="c9">, </span><span class="c34">RC4
 </span><span class="c5">b       </span><span class="c26">loc_CODE_4FF
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C8
</span><span class="c5">skpnz
 movfw   </span><span class="c6">byte_DATA_CA
</span><span class="c5">bz      </span><span class="c26">loc_CODE_41E
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_AA
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_AB
</span><span class="c5">b       </span><span class="c26">loc_CODE_428

loc_CODE_41E</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_C9
</span><span class="c5">bz      </span><span class="c26">loc_CODE_428
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CB
</span><span class="c5">bz      </span><span class="c26">loc_CODE_428
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AA
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_AB

</span><span class="c26">loc_CODE_428</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_AD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">28 </span><span class="c4">; &#039;(&#039;
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_AC</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_502
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_AF</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">28 </span><span class="c4">; &#039;(&#039;
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_AE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_502
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DC
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1DB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1DA</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_1D9</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_46D
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A3
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DC
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A0
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D9
</span><span class="c5">movlw   </span><span class="c13">0DB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0C6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">0FB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0C6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume bank = 3
; assume pclath = 1

</span><span class="c26">loc_CODE_46D</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A3
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DB
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D9
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlp   </span><span class="c13">6
</span><span class="c4">; assume pclath = 6
</span><span class="c5">call    </span><span class="c26">sub_CODE_6AA
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_49E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_49E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_49E
</span><span class="c5">movlw   </span><span class="c13">64 </span><span class="c4">; &#039;d&#039;
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_502

loc_CODE_49E</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1DF
</span><span class="c5">bz      </span><span class="c26">loc_CODE_4A4
</span><span class="c5">movlw   </span><span class="c13">0DA
</span><span class="c5">b       </span><span class="c26">loc_CODE_4A5

loc_CODE_4A4</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0FA

</span><span class="c26">loc_CODE_4A5</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D7
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D8
</span><span class="c5">comf    </span><span class="c6">byte_DATA_1DF</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">incf    </span><span class="c6">byte_DATA_C4</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">3F </span><span class="c4">; &#039;?&#039;
</span><span class="c5">skpnz
 xorwf   </span><span class="c6">byte_DATA_C5</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_4D7
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_C6</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_C7</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">0DB
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0C6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlw   </span><span class="c13">0FB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c13">0C6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C4
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_C5
</span><span class="c5">b       </span><span class="c26">loc_CODE_4DB

loc_CODE_4D7</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_C4</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_C5</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_4DB</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D8
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_1D7
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c13">0C4
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">call    </span><span class="c26">sub_CODE_E74
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A3
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DC
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A2
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DB
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1DA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A0
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1D9
</span><span class="c5">b       </span><span class="c26">loc_CODE_502
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_4FF</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_AA
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_AB
</span><span class="c4">; assume bank = 3

</span><span class="c26">loc_CODE_502</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_AB
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_A9</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_509
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_AA
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_A8</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_509</span><span class="c9">:
</span><span class="c5">bz      </span><span class="c26">loc_CODE_51B
</span><span class="c5">decf    </span><span class="c6">byte_DATA_AA</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_AB</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_513
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_940
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">b       </span><span class="c26">loc_CODE_516

loc_CODE_513</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_918
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1

</span><span class="c26">loc_CODE_516</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_AB
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_AA
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A8

</span><span class="c26">loc_CODE_51B</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B2
</span><span class="c5">bz      </span><span class="c26">loc_CODE_264
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_B1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_264
</span><span class="c5">movlw   </span><span class="c13">5
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1CA
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C9
</span><span class="c5">movlw   </span><span class="c13">0F4
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_1C8

</span><span class="c26">loc_CODE_529</span><span class="c9">:
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_1C8</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_529
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_1C9</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_529
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_1CA</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_529
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A7
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_A6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A64
</span><span class="c5">movlp   </span><span class="c13">1
</span><span class="c4">; assume pclath = 1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B2
</span><span class="c5">b       </span><span class="c26">loc_CODE_264
</span><span class="c4">; END OF FUNCTION CHUNK FOR </span><span class="c37">RESET
</span><span class="c4">; assume bank = 4
; assume pclath = 5



</span><span class="c26">sub_CODE_53D</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_22
</span><span class="c5">movlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_23
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B3
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_57B
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_46
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_55E
</span><span class="c5">movlw   </span><span class="c13">55 </span><span class="c4">; &#039;U&#039;
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_22</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_55E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_46
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movwf   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_46</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">return

</span><span class="c26">loc_CODE_55E</span><span class="c9">:
</span><span class="c5">decf    </span><span class="c6">byte_DATA_46</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_577
</span><span class="c5">movlw   </span><span class="c13">0AA
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_22</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_577
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_46
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movwf   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_46</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B3
</span><span class="c5">incf    </span><span class="c6">byte_DATA_B3</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">return
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_577</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_46
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_47
</span><span class="c5">return
</span><span class="c4">; assume bank = 1

</span><span class="c26">loc_CODE_57B</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">decf    </span><span class="c6">byte_DATA_B3</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">skpz
 return
movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_46
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movwf   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_46</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_47</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">5
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_46</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">skpc
 return
movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">skpnc
 movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7B
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7B
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7C
</span><span class="c5">movlw   </span><span class="c13">80
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_7C</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_5A9
</span><span class="c5">movlw   </span><span class="c13">29 </span><span class="c4">; &#039;)&#039;
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_7A</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_5A9</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_5B0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B3
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_46
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_47

</span><span class="c26">loc_CODE_5B0</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">skpnc
 movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7B
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_47
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_7B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_5C3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_46
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_7A</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_5C3</span><span class="c9">:
</span><span class="c5">skpz
 return
movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">addlw   </span><span class="c13">0FE
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">skpnc
 movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_AEA
</span><span class="c5">movlp   </span><span class="c13">5
</span><span class="c4">; assume pclath = 5
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_21
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_20
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">moviw   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">moviw   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7B
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_21
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_7B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_5EF
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_20
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_7A</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_5EF</span><span class="c9">:
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_608
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B3
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_23
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">addlw   </span><span class="c13">0FC
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A4
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">skpnc
 movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A5
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_46
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_47
</span><span class="c5">return

</span><span class="c26">loc_CODE_608</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B3
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_46
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_47
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_53D

; assume bank = 1
; assume pclath = 6



</span><span class="c26">sub_CODE_60E</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DE
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_91E
</span><span class="c5">movlp   </span><span class="c13">6
</span><span class="c4">; assume pclath = 6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DC
</span><span class="c5">movlw   </span><span class="c13">0A8
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_DE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_622
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_DA
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_DB
</span><span class="c5">b       </span><span class="c26">loc_CODE_6A5

loc_CODE_622</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DE
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_629
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DD
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DB
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DC
</span><span class="c5">b       </span><span class="c26">loc_CODE_6A4

loc_CODE_629</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DE
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D5
</span><span class="c5">comf    </span><span class="c6">byte_DATA_D4</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">comf    </span><span class="c6">byte_DATA_D5</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">incf    </span><span class="c6">byte_DATA_D4</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D5</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D4
</span><span class="c5">addlw   </span><span class="c13">0A7
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_D5</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_E1
</span><span class="c5">btfsc   </span><span class="c6">byte_DATA_E0</span><span class="c9">, </span><span class="c13">7
 </span><span class="c5">decf    </span><span class="c6">byte_DATA_E1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3A
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_BB8
</span><span class="c5">movlp   </span><span class="c13">6
</span><span class="c4">; assume pclath = 6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlw   </span><span class="c13">0A7
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D9
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_D1D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DF
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DB
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DF
</span><span class="c4">; assume pclath = 6

</span><span class="c26">loc_CODE_6A4</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DA

</span><span class="c26">loc_CODE_6A5</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DB
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DA
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_60E

; assume bank = 0



</span><span class="c26">sub_CODE_6AA</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_6C2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_6C2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3D
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_6C2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_6C2</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_6FB
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3C</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3D</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">incf    </span><span class="c6">byte_DATA_D0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D2</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D3</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D0
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">b       </span><span class="c26">loc_CODE_736
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_6FB</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3C</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3D</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">comf    </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">incf    </span><span class="c6">byte_DATA_D0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D2</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">skpnz
 incf    </span><span class="c6">byte_DATA_D3</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D0
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D7

</span><span class="c26">loc_CODE_736</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_6AA

; assume pclath = 7



</span><span class="c26">sub_CODE_746</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">lslf    </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_23</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">moviw   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_28
</span><span class="c5">moviw   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_29
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_28
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_2A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_29
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_2B
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_2C
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_2D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_24
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_2A
</span><span class="c5">subwf   </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_2B
</span><span class="c5">subwfb  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_2C
</span><span class="c5">subwfb  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_2D
</span><span class="c5">subwfb  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c12">0FD
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">lslf    </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_23</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_20
</span><span class="c5">movwi   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_21
</span><span class="c5">movwi   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_20
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_21
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_28
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_29
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_2A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_24
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27
</span><span class="c5">addwf   </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_28
</span><span class="c5">addwfc  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_29
</span><span class="c5">addwfc  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addfsr  </span><span class="c33">FSR1</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_2A
</span><span class="c5">addwfc  </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27
</span><span class="c5">addwf   </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movlw   </span><span class="c13">0A
</span><span class="c5">subwf   </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_79E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_22
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">clrf    </span><span class="c34">BANK0:INDF1

</span><span class="c26">loc_CODE_79E</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_73
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlw   </span><span class="c13">0A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_24
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">moviw   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_74
</span><span class="c5">moviw   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_75
</span><span class="c5">moviw   </span><span class="c13">2</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_76
</span><span class="c5">moviw   </span><span class="c13">3</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_77
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">call    </span><span class="c26">sub_CODE_CCB
</span><span class="c5">movlp   </span><span class="c13">7
</span><span class="c4">; assume pclath = 7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_2F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_2E
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_2F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">0C8
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_2E</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_7C6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_25
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">clrf    </span><span class="c34">BANK0:INDF1
</span><span class="c5">incf    </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">return

</span><span class="c26">loc_CODE_7C6</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_2F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c13">75 </span><span class="c4">; &#039;u&#039;
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_2E</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bc      </span><span class="c26">loc_CODE_7D3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_26
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">clrf    </span><span class="c34">BANK0:INDF1
</span><span class="c5">incf    </span><span class="c34">BANK0:INDF1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">return

</span><span class="c26">loc_CODE_7D3</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_26
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">clrf    </span><span class="c34">BANK0:INDF1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_25
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">clrf    </span><span class="c34">BANK0:INDF1
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_746




</span><span class="c26">sub_CODE_7DC</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_49
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4B
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_7E8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4A
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_48</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_7E8</span><span class="c9">:
</span><span class="c5">bc      </span><span class="c26">loc_CODE_7FD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_48
</span><span class="c5">addlw   </span><span class="c13">0A0
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">clrf    </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">movwf   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_48</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_49</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">return

</span><span class="c26">loc_CODE_7FD</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_7DC

; assume bank = 4
</span><span class="c39">; [00000001 BYTES: COLLAPSED FUNCTION nullsub_2]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0FF</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c4">; assume bank = 1
; assume pclath = 9
</span><span class="c39">; [00000001 BYTES: COLLAPSED FUNCTION nullsub_3]



</span><span class="c26">sub_CODE_913</span><span class="c9">:
</span><span class="c5">retlw   </span><span class="c13">0F
</span><span class="c4">; End of function sub_CODE_913

; assume bank = 0



</span><span class="c26">sub_CODE_914</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4F
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4E
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_914

; assume bank = 1



</span><span class="c26">sub_CODE_918</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_A8
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_A9
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bcf     </span><span class="c34">BANK2:LATA</span><span class="c9">, </span><span class="c34">LATA5
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_918

; assume bank = 1



</span><span class="c26">sub_CODE_91E</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_45
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_44
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_91E

; assume bank = 1



</span><span class="c26">sub_CODE_924</span><span class="c9">:
</span><span class="c5">clrwdt

</span><span class="c26">loc_CODE_925</span><span class="c9">:
</span><span class="c5">clrf    </span><span class="c34">BANK1:INDF0
</span><span class="c5">addfsr  </span><span class="c33">FSR0</span><span class="c9">, </span><span class="c13">1
</span><span class="c5">decfsz  </span><span class="c34">BANK1:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_925
</span><span class="c5">retlw   </span><span class="c12">0
</span><span class="c4">; End of function sub_CODE_924

; assume bank = 0



</span><span class="c26">sub_CODE_92A</span><span class="c9">:
</span><span class="c5">clrc
movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">btfss   </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">GO
 </span><span class="c5">setc
movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c34">BANK1:WREG</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_92A

; assume bank = 0



</span><span class="c26">sub_CODE_931</span><span class="c9">:
</span><span class="c5">clrc
movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">btfss   </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">GO
 </span><span class="c5">setc
movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c34">BANK1:WREG</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_931




</span><span class="c26">sub_CODE_938</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F0
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACOE1
</span><span class="c5">bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACOE0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_170
</span><span class="c5">movwf   </span><span class="c34">BANK2:DAC1CON1
</span><span class="c5">bsf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACEN
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_938

; assume bank = 1



</span><span class="c26">sub_CODE_940</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bsf     </span><span class="c34">BANK2:LATA</span><span class="c9">, </span><span class="c34">LATA5
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A8
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A9
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_940

; assume bank = 0



</span><span class="c26">sub_CODE_948</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">3
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">andwf   </span><span class="c34">BANK1:ADRESH</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F2
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_F2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F1
</span><span class="c5">movfw   </span><span class="c34">BANK1:ADRES
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F0
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_948

; assume bank = 3



</span><span class="c26">sub_CODE_951</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">55 </span><span class="c4">; &#039;U&#039;
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMCON2
</span><span class="c5">movlw   </span><span class="c13">0AA
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMCON2
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">WR
</span><span class="c5">nop
nop
return
</span><span class="c4">; End of function sub_CODE_951

; assume bank = 0



</span><span class="c26">sub_CODE_95A</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK0:INTCON</span><span class="c9">, </span><span class="c34">T0IF
 </span><span class="c5">b       </span><span class="c26">loc_CODE_962
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4C
</span><span class="c5">movwf   </span><span class="c34">BANK0:TMR0
</span><span class="c5">bcf     </span><span class="c34">BANK0:INTCON</span><span class="c9">, </span><span class="c34">T0IF
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">return

</span><span class="c26">loc_CODE_962</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_95A




</span><span class="c26">sub_CODE_964</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0C0
</span><span class="c5">movlb   </span><span class="c13">5
</span><span class="c4">; assume bank = 5
</span><span class="c5">iorwf   </span><span class="c34">BANK5:CCPTMRS</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">0CF
</span><span class="c5">andwf   </span><span class="c34">BANK5:CCPTMRS</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">0C
</span><span class="c5">iorwf   </span><span class="c34">BANK5:CCPTMRS</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">3
</span><span class="c5">iorwf   </span><span class="c34">BANK5:CCPTMRS</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_964

; assume bank = 1



</span><span class="c26">sub_CODE_96E</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACOE1
</span><span class="c5">bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACOE0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movwf   </span><span class="c34">BANK2:DAC1CON1
</span><span class="c5">bsf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACEN
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_96E

; assume bank = 0



</span><span class="c26">sub_CODE_979</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">3
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">andwf   </span><span class="c34">BANK1:ADRESH</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c34">BANK1:ADRES
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_979

; assume bank = 1



</span><span class="c26">sub_CODE_985</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3B
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_985

; assume bank = 1



</span><span class="c26">sub_CODE_993</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0D8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_DA
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_DA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">call    </span><span class="c26">sub_CODE_DEE
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_993

; assume bank = 0
; assume pclath = 9



</span><span class="c26">sub_CODE_9A3</span><span class="c9">:
</span><span class="c5">bcf     </span><span class="c34">BANK0:INTCON</span><span class="c9">, </span><span class="c34">GIE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">CFGS
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADRH
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADR
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">FREE
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">WREN
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c5">call    </span><span class="c26">sub_CODE_951
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">WREN
</span><span class="c5">bsf     </span><span class="c34">BANK3:INTCON</span><span class="c9">, </span><span class="c34">GIE
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_9A3

; assume bank = 0



</span><span class="c26">sub_CODE_9B6</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">0A
</span><span class="c4">; assume bank = 0A
</span><span class="c5">bsf     </span><span class="c34">BANK10:OPA1CON</span><span class="c9">, </span><span class="c34">OPA1SP
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">0A
</span><span class="c4">; assume bank = 0A
</span><span class="c5">skpc
 bcf     </span><span class="c34">BANK10:OPA1CON</span><span class="c9">, </span><span class="c34">OPA1UG
</span><span class="c5">skpnc
 bsf     </span><span class="c34">BANK10:OPA1CON</span><span class="c9">, </span><span class="c34">OPA1UG
</span><span class="c5">movfw   </span><span class="c34">BANK10:OPA1CON
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">0FC
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">0A
</span><span class="c4">; assume bank = 0A
</span><span class="c5">movwf   </span><span class="c34">BANK10:OPA1CON
</span><span class="c5">bsf     </span><span class="c34">BANK10:OPA1CON</span><span class="c9">, </span><span class="c34">OPA1EN
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_9B6

; assume bank = 0



</span><span class="c26">sub_CODE_9CA</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c34">BANK1:ADCON0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_F0</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">83
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_F0</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c34">BANK1:ADCON0
</span><span class="c5">bsf     </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">ADON
</span><span class="c5">movlw   </span><span class="c13">6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F1
</span><span class="c5">movlw   </span><span class="c13">30 </span><span class="c4">; &#039;0&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_F0

</span><span class="c26">loc_CODE_9DA</span><span class="c9">:
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_F0</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_9DA
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_F1</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_9DA
</span><span class="c5">nop
movlb   </span><span class="c13">1
</span><span class="c5">bsf     </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">GO
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_9CA

; assume bank = 0



</span><span class="c26">sub_CODE_9E2</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:ADCON1</span><span class="c9">, </span><span class="c34">ADFM
</span><span class="c5">movlw   </span><span class="c13">8F
</span><span class="c5">andwf   </span><span class="c34">BANK1:ADCON1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">skpc
 bcf     </span><span class="c34">BANK1:ADCON1</span><span class="c9">, </span><span class="c34">ADNREF
</span><span class="c5">skpnc
 bsf     </span><span class="c34">BANK1:ADCON1</span><span class="c9">, </span><span class="c34">ADNREF
</span><span class="c5">movfw   </span><span class="c34">BANK1:ADCON1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">0FC
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c34">BANK1:ADCON1
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">andwf   </span><span class="c34">BANK1:ADCON2</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">clrf    </span><span class="c34">BANK1:ADRES
</span><span class="c5">clrf    </span><span class="c34">BANK1:ADRESH
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_9E2

; assume bank = 0



</span><span class="c26">sub_CODE_9FB</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACEN
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c34">BANK2:DAC1CON0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">0F3
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movwf   </span><span class="c34">BANK2:DAC1CON0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">skpc
 bcf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACNSS
</span><span class="c5">skpnc
 bsf     </span><span class="c34">BANK2:DAC1CON0</span><span class="c9">, </span><span class="c34">DACNSS
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_9FB

; assume bank = 0
; assume pclath = 0A



</span><span class="c26">sub_CODE_A14</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movfw   </span><span class="c34">BANK2:FVRCON
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">0F3
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movwf   </span><span class="c34">BANK2:FVRCON
</span><span class="c5">movfw   </span><span class="c34">BANK2:FVRCON
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">0FC
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">movwf   </span><span class="c34">BANK2:FVRCON
</span><span class="c5">bsf     </span><span class="c34">BANK2:FVRCON</span><span class="c9">, </span><span class="c34">FVREN

</span><span class="c26">loc_CODE_A2A</span><span class="c9">:
</span><span class="c5">btfsc   </span><span class="c34">BANK2:FVRCON</span><span class="c9">, </span><span class="c34">FVRRDY
 </span><span class="c5">return
b       </span><span class="c26">loc_CODE_A2A
</span><span class="c4">; End of function sub_CODE_A14

; assume bank = 0



</span><span class="c26">sub_CODE_A2D</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E

</span><span class="c26">loc_CODE_A2F</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_931
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">xorlw   </span><span class="c12">0
</span><span class="c5">bz      </span><span class="c26">loc_CODE_A2F
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A48
</span><span class="c5">movlp   </span><span class="c13">0A

</span><span class="c26">loc_CODE_A3A</span><span class="c9">:
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_931
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">xorlw   </span><span class="c12">0
</span><span class="c5">bz      </span><span class="c26">loc_CODE_A3A
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_979
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_A2D

; assume pclath = 0A



</span><span class="c26">sub_CODE_A48</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c34">BANK1:ADCON0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">andlw   </span><span class="c12">83
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c34">BANK1:ADCON0
</span><span class="c5">bsf     </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">ADON
</span><span class="c5">movlw   </span><span class="c13">6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlw   </span><span class="c13">30 </span><span class="c4">; &#039;0&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38

</span><span class="c26">loc_CODE_A5C</span><span class="c9">:
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_A5C
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_A5C
</span><span class="c5">nop
movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:ADCON0</span><span class="c9">, </span><span class="c34">GO
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_A48

; assume bank = 0



</span><span class="c26">sub_CODE_A64</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">0C
</span><span class="c4">; assume bank = 0C
</span><span class="c5">movwf   </span><span class="c34">BANK12:PWM3DCH
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">andlw   </span><span class="c12">3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlw   </span><span class="c13">5

</span><span class="c26">loc_CODE_A77</span><span class="c9">:
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">addlw   </span><span class="c13">0FF
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_A77
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">0C
</span><span class="c4">; assume bank = 0C
</span><span class="c5">movwf   </span><span class="c34">BANK12:PWM3DCL
</span><span class="c5">bcf     </span><span class="c34">BANK12:PWM3CON</span><span class="c9">, </span><span class="c34">PWM3POL
</span><span class="c5">bsf     </span><span class="c34">BANK12:PWM3CON</span><span class="c9">, </span><span class="c34">PWM3EN
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_A64

; assume bank = 0



</span><span class="c26">sub_CODE_A81</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">SMP
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">CKE
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">CKP
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1CON
</span><span class="c5">andlw   </span><span class="c12">0F0
</span><span class="c5">iorlw   </span><span class="c12">6
</span><span class="c5">movwf   </span><span class="c34">BANK4:SSP1CON
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON2</span><span class="c9">, </span><span class="c34">GCEN
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON2</span><span class="c9">, </span><span class="c34">SEN
</span><span class="c5">bsf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">PCIE
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">SCIE
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">BOEN
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">SDAHT
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">SBCDE
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">AHEN
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON3</span><span class="c9">, </span><span class="c34">DHEN
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movwf   </span><span class="c34">BANK4:SSP1ADD
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:PIE1</span><span class="c9">, </span><span class="c34">SSP1IE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">bcf     </span><span class="c34">BANK0:PIR1</span><span class="c9">, </span><span class="c34">SSP1IF
</span><span class="c5">bcf     </span><span class="c34">BANK0:PIR2</span><span class="c9">, </span><span class="c34">BCL1IF
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:PIE2</span><span class="c9">, </span><span class="c34">BCL1IE
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">bsf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">SSPEN
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_A81

; assume bank = 0



</span><span class="c26">sub_CODE_AA0</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">decf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_AA9
</span><span class="c5">movfw   </span><span class="c34">BANK0:T2CON
</span><span class="c5">andlw   </span><span class="c12">0FC
</span><span class="c5">iorlw   </span><span class="c12">2
</span><span class="c5">b       </span><span class="c26">loc_CODE_AAC

loc_CODE_AA9</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c34">BANK0:T2CON
</span><span class="c5">andlw   </span><span class="c12">0FC
</span><span class="c5">iorlw   </span><span class="c12">1

</span><span class="c26">loc_CODE_AAC</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c34">BANK0:T2CON
</span><span class="c5">movlw   </span><span class="c13">87
</span><span class="c5">andwf   </span><span class="c34">BANK0:T2CON</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">bsf     </span><span class="c34">BANK0:T2CON</span><span class="c9">, </span><span class="c34">TMR2ON
</span><span class="c5">decf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_ABB
</span><span class="c5">movlw   </span><span class="c13">0FA
</span><span class="c5">movwf   </span><span class="c34">BANK0:PR2
</span><span class="c5">movlw   </span><span class="c13">0E8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_44
</span><span class="c5">movlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_45
</span><span class="c5">return

</span><span class="c26">loc_CODE_ABB</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">64 </span><span class="c4">; &#039;d&#039;
</span><span class="c5">movwf   </span><span class="c34">BANK0:PR2
</span><span class="c5">movlw   </span><span class="c13">90
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_44
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_45
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_AA0




</span><span class="c26">sub_CODE_AC2</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bcf     </span><span class="c34">BANK1:OPTION_REG</span><span class="c9">, </span><span class="c34">T0CS
</span><span class="c5">bcf     </span><span class="c34">BANK1:OPTION_REG</span><span class="c9">, </span><span class="c34">T0SE
</span><span class="c5">bcf     </span><span class="c34">BANK1:OPTION_REG</span><span class="c9">, </span><span class="c34">PSA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">decf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_AD2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c34">BANK1:OPTION_REG
</span><span class="c5">andlw   </span><span class="c12">0F8
</span><span class="c5">iorlw   </span><span class="c12">3
</span><span class="c5">movwf   </span><span class="c34">BANK1:OPTION_REG
</span><span class="c5">movlw   </span><span class="c13">6
</span><span class="c5">b       </span><span class="c26">loc_CODE_ADD
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_AD2</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">xorwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_AE2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c34">BANK1:OPTION_REG
</span><span class="c5">andlw   </span><span class="c12">0F8
</span><span class="c5">iorlw   </span><span class="c12">6
</span><span class="c5">movwf   </span><span class="c34">BANK1:OPTION_REG
</span><span class="c5">movlw   </span><span class="c13">64 </span><span class="c4">; &#039;d&#039;

</span><span class="c26">loc_CODE_ADD</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_4C
</span><span class="c5">b       </span><span class="c26">loc_CODE_AE7

loc_CODE_AE2</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">7
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">iorwf   </span><span class="c34">BANK1:OPTION_REG</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4C

</span><span class="c26">loc_CODE_AE7</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4C
</span><span class="c5">movwf   </span><span class="c34">BANK0:TMR0
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_AC2




</span><span class="c26">sub_CODE_AEA</span><span class="c9">:
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_75
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_76
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_77
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_78
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_79

</span><span class="c26">loc_CODE_AEF</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_79
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_AF9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_78</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_AF9</span><span class="c9">:
</span><span class="c5">bc      </span><span class="c26">loc_CODE_B0E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_78
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_75</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_73
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_74
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_76</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_74
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_77</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_78</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_AEF

loc_CODE_B0E</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_77
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_76
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_AEA

; assume bank = 1
; assume pclath = 0B



</span><span class="c26">sub_CODE_B13</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_CC
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_CD
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_CF
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D0

</span><span class="c26">loc_CODE_B19</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D0
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">xorlw   </span><span class="c12">80
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_B25
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">w
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_B25</span><span class="c9">:
</span><span class="c5">bc      </span><span class="c26">loc_CODE_B3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CF
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK0:INDF1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3C
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_D0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_B19
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_B3F</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_B13

; assume bank = 3



</span><span class="c26">sub_CODE_B48</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_EA
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_EA
</span><span class="c5">movlp   </span><span class="c13">6
</span><span class="c4">; assume pclath = 6
</span><span class="c5">call    </span><span class="c26">sub_CODE_60E
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_EA
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_985
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E7
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E9
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A64
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">movlw   </span><span class="c13">7
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E5
</span><span class="c5">movlw   </span><span class="c13">17
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E4
</span><span class="c5">movlw   </span><span class="c13">6F </span><span class="c4">; &#039;o&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3

</span><span class="c26">loc_CODE_B70</span><span class="c9">:
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E3</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_B70
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E4</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_B70
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E5</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_B70
</span><span class="c5">nop
movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E6
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B0
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_96E
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_B48

; assume bank = 0
; assume pclath = 0B



</span><span class="c26">sub_CODE_B80</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADRH
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADR
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_CC

</span><span class="c26">loc_CODE_B8A</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3D
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_B94
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_B94</span><span class="c9">:
</span><span class="c5">skpnc
 return
movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">CFGS
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">RD
</span><span class="c5">nop
nop
movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_3F
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR1H
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movfw   </span><span class="c34">BANK3:PMDAT
</span><span class="c5">movwi   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movfw   </span><span class="c34">BANK3:PMDATH
</span><span class="c5">movwi   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">addwf   </span><span class="c34">BANK3:PMADR</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c34">BANK3:PMADRH</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_B8A
</span><span class="c4">; End of function sub_CODE_B80

; assume bank = 0



</span><span class="c26">sub_CODE_BB8</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CC
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_BC1</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">btfss   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c12">0
 </span><span class="c5">b       </span><span class="c26">loc_CODE_BD3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CC</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">f
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_BD3</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_BD4</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_3C</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3D</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_BD4
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_BDC</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_BDC
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_BC1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_BB8




</span><span class="c26">sub_CODE_BF9</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_C32
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_79
</span><span class="c5">incf    </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_C01</span><span class="c9">:
</span><span class="c5">btfsc   </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c13">7
 </span><span class="c5">b       </span><span class="c26">loc_CODE_C0F
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_C04</span><span class="c9">:
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_C04
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_78
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_78
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_C01

loc_CODE_C0F</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_77</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_C1D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_76</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_C1D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_75</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_C1D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_74</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_C1D</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_C27
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_74</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_75</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_76</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_77</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_C27</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_C28</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_C28
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_C0F

loc_CODE_C32</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_77
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_73
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_76
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_75
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_74
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_BF9

; assume bank = 3
; assume pclath = 0C



</span><span class="c26">sub_CODE_C3B</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bcf     </span><span class="c34">BANK1:OSCCON</span><span class="c9">, </span><span class="c34">SPLLEN
</span><span class="c5">movlw   </span><span class="c13">78 </span><span class="c4">; &#039;x&#039;
</span><span class="c5">iorwf   </span><span class="c34">BANK1:OSCCON</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">0FC
</span><span class="c5">andwf   </span><span class="c34">BANK1:OSCCON</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_C41</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK1:OSCSTAT</span><span class="c9">, </span><span class="c34">HFIOFS
 </span><span class="c5">b       </span><span class="c26">loc_CODE_C41
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISA</span><span class="c9">, </span><span class="c34">TRISA0
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISA</span><span class="c9">, </span><span class="c34">TRISA1
</span><span class="c5">bcf     </span><span class="c34">BANK1:TRISA</span><span class="c9">, </span><span class="c34">TRISA2
</span><span class="c5">movlb   </span><span class="c13">2
</span><span class="c4">; assume bank = 2
</span><span class="c5">bcf     </span><span class="c34">BANK2:LATA</span><span class="c9">, </span><span class="c34">LATA2
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISA</span><span class="c9">, </span><span class="c34">TRISA4
</span><span class="c5">bcf     </span><span class="c34">BANK1:TRISA</span><span class="c9">, </span><span class="c34">TRISA5
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">clrf    </span><span class="c34">BANK3:ANSELA
</span><span class="c5">bsf     </span><span class="c34">BANK3:ANSELA</span><span class="c9">, </span><span class="c34">ANSA2
</span><span class="c5">bsf     </span><span class="c34">BANK3:ANSELA</span><span class="c9">, </span><span class="c34">ANSA4
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">clrf    </span><span class="c34">BANK4:WPUA
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC0
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC1
</span><span class="c5">bcf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC2
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC3
</span><span class="c5">bsf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC4
</span><span class="c5">bcf     </span><span class="c34">BANK1:TRISC</span><span class="c9">, </span><span class="c34">TRISC5
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">clrf    </span><span class="c34">BANK3:ANSELC
</span><span class="c5">bsf     </span><span class="c34">BANK3:ANSELC</span><span class="c9">, </span><span class="c34">ANSC3
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">clrf    </span><span class="c34">BANK4:WPUC
</span><span class="c5">movlb   </span><span class="c13">7
</span><span class="c4">; assume bank = 7
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCAP
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCAN
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCAF
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCCP
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCCN
</span><span class="c5">bsf     </span><span class="c34">BANK7:IOCCP</span><span class="c9">, </span><span class="c34">IOCCP4
</span><span class="c5">bsf     </span><span class="c34">BANK7:IOCCN</span><span class="c9">, </span><span class="c34">IOCCN4
</span><span class="c5">clrf    </span><span class="c34">BANK7:IOCCF
</span><span class="c5">bsf     </span><span class="c34">BANK7:INTCON</span><span class="c9">, </span><span class="c34">IOCIE
</span><span class="c5">bsf     </span><span class="c34">BANK7:INTCON</span><span class="c9">, </span><span class="c34">T0IE
</span><span class="c5">movlw   </span><span class="c13">77 </span><span class="c4">; &#039;w&#039;
</span><span class="c5">movlb   </span><span class="c13">8
</span><span class="c4">; assume bank = 8
</span><span class="c5">movwf   </span><span class="c34">BANK8:T4CON
</span><span class="c5">movlw   </span><span class="c13">0FA
</span><span class="c5">movwf   </span><span class="c34">BANK8:PR4
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c34">BANK1:PIE2</span><span class="c9">, </span><span class="c34">TMR4IE
</span><span class="c5">bsf     </span><span class="c34">BANK1:INTCON</span><span class="c9">, </span><span class="c34">PEIE
</span><span class="c5">movlb   </span><span class="c13">1C
</span><span class="c4">; assume bank = 1C
</span><span class="c5">bcf     </span><span class="c34">BANK28:PPSLOCK</span><span class="c9">, </span><span class="c34">PPSLOCKED
</span><span class="c5">movlw   </span><span class="c13">10
</span><span class="c5">movwf   </span><span class="c34">BANK28:SSPCLKPPS
</span><span class="c5">movlw   </span><span class="c13">11
</span><span class="c5">movwf   </span><span class="c34">BANK28:SSPDATPPS
</span><span class="c5">movlw   </span><span class="c13">10
</span><span class="c5">movlb   </span><span class="c13">1D
</span><span class="c4">; assume bank = 1D
</span><span class="c5">movwf   </span><span class="c34">BANK29:RC0PPS
</span><span class="c5">movlw   </span><span class="c13">11
</span><span class="c5">movwf   </span><span class="c34">BANK29:RC1PPS
</span><span class="c5">movlw   </span><span class="c13">0E
</span><span class="c5">movwf   </span><span class="c34">BANK29:RC5PPS
</span><span class="c5">movlb   </span><span class="c13">1C
</span><span class="c4">; assume bank = 1C
</span><span class="c5">bsf     </span><span class="c34">BANK28:PPSLOCK</span><span class="c9">, </span><span class="c34">PPSLOCKED
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_C3B

; assume bank = 3



</span><span class="c26">sub_CODE_C80</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E6
</span><span class="c5">movlp   </span><span class="c13">6
</span><span class="c4">; assume pclath = 6
</span><span class="c5">call    </span><span class="c26">sub_CODE_60E
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E8
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E6
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_985
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_EA
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E9
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_B0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_E4
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_EA
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_E4</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_CA0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E9
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_E3</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_CA0</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_CC0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E8
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E7
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlp   </span><span class="c13">0A
</span><span class="c4">; assume pclath = 0A
</span><span class="c5">call    </span><span class="c26">sub_CODE_A64
</span><span class="c5">movlp   </span><span class="c13">0C
</span><span class="c4">; assume pclath = 0C
</span><span class="c5">movlw   </span><span class="c13">7
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E5
</span><span class="c5">movlw   </span><span class="c13">17
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E4
</span><span class="c5">movlw   </span><span class="c13">6F </span><span class="c4">; &#039;o&#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3

</span><span class="c26">loc_CODE_CB3</span><span class="c9">:
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E3</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CB3
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E4</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CB3
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_E5</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CB3
</span><span class="c5">nop
movlb   </span><span class="c13">1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E9
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B1
</span><span class="c5">return

</span><span class="c26">loc_CODE_CC0</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E9
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E3
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_B1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_B2
</span><span class="c5">incf    </span><span class="c6">byte_DATA_B2</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E8
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A7
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_E7
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_A6
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_C80

; assume bank = 0



</span><span class="c26">sub_CODE_CCB</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7C
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7B
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_79
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_D14
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_7D
</span><span class="c5">incf    </span><span class="c6">byte_DATA_7D</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_CDB</span><span class="c9">:
</span><span class="c5">btfsc   </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c13">7
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CE9
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_CDE</span><span class="c9">:
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CDE
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_78
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_78
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_7D</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_CDB

loc_CODE_CE9</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_CEA</span><span class="c9">:
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_7A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_7B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_7C</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_CEA
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_77</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_CFE
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_76</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_CFE
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_75</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_CFE
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_74</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_CFE</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_D09
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_70
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_74</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_71
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_75</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_72
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_76</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_73
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_77</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">bsf     </span><span class="c6">byte_DATA_79</span><span class="c9">, </span><span class="c12">0

</span><span class="c26">loc_CODE_D09</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_D0A</span><span class="c9">:
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_73</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_72</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_71</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_70</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D0A
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_7D</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_CE9

loc_CODE_D14</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7C
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_73
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7B
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_72
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_7A
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_71
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_79
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_70
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_CCB

; assume pclath = 0D



</span><span class="c26">sub_CODE_D1D</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">iorwf   </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bz      </span><span class="c26">loc_CODE_D71
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D1
</span><span class="c5">incf    </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f

</span><span class="c26">loc_CODE_D30</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">btfsc   </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c13">7
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D41
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_D34</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D34
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_CC
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CC
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_D30

loc_CODE_D41</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_D42</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_D0</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK1:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D42
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_D58
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_D58
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3D</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_D58
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3C</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_D58</span><span class="c9">:
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_D64
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_3C</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_3D</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3A
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_3E</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3B
</span><span class="c5">subwfb  </span><span class="c6">byte_DATA_3F</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">bsf     </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c12">0
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_D64</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">1

</span><span class="c26">loc_CODE_D65</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">lsrf    </span><span class="c6">byte_DATA_3B</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_3A</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_39</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rrf     </span><span class="c6">byte_DATA_38</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">decfsz  </span><span class="c34">BANK0:WREG</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D65
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_D41
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_D71</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D0
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CD
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_D1D




</span><span class="c26">sub_CODE_D82</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">btfss   </span><span class="c34">BANK0:PIR1</span><span class="c9">, </span><span class="c34">SSP1IF
 </span><span class="c5">b       </span><span class="c26">loc_CODE_DE2
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">btfss   </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">P
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D8F
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4E
</span><span class="c5">bz      </span><span class="c26">loc_CODE_DE0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4F
</span><span class="c5">incf    </span><span class="c6">byte_DATA_4F</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_DE0
</span><span class="c4">; assume bank = 4

</span><span class="c26">loc_CODE_D8F</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">SSPOV
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D92
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">SSPOV

</span><span class="c26">loc_CODE_D92</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">R_NOT_W
 </span><span class="c5">b       </span><span class="c26">loc_CODE_DB7
</span><span class="c5">btfsc   </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">D_NOT_A
 </span><span class="c5">b       </span><span class="c26">loc_CODE_D9B
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c4">; assume bank = 4

</span><span class="c26">loc_CODE_D9B</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_4F
</span><span class="c5">bz      </span><span class="c26">loc_CODE_DA2
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4F
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_53
</span><span class="c5">b       </span><span class="c26">loc_CODE_DB4

loc_CODE_DA2</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">53 </span><span class="c4">; &#039;S&#039;
</span><span class="c5">movlp   </span><span class="c13">7
</span><span class="c4">; assume pclath = 7
</span><span class="c5">call    </span><span class="c26">sub_CODE_7DC
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">xorlw   </span><span class="c12">0
</span><span class="c5">bz      </span><span class="c26">loc_CODE_DB1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_53
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movwf   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4E
</span><span class="c5">incf    </span><span class="c6">byte_DATA_4E</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_DDE

loc_CODE_DB1</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_4E
</span><span class="c5">movlw   </span><span class="c13">0F5

</span><span class="c26">loc_CODE_DB4</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movwf   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">b       </span><span class="c26">loc_CODE_DDE

loc_CODE_DB7</span><span class="c9">:
</span><span class="c5">btfsc   </span><span class="c34">BANK4:SSP1STAT</span><span class="c9">, </span><span class="c34">D_NOT_A
 </span><span class="c5">b       </span><span class="c26">loc_CODE_DC4
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">bsf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">CKP
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_50
</span><span class="c5">incf    </span><span class="c6">byte_DATA_50</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_DE0
</span><span class="c4">; assume bank = 4

</span><span class="c26">loc_CODE_DC4</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">WCOL
 </span><span class="c5">b       </span><span class="c26">loc_CODE_DCE
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">bcf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">WCOL
</span><span class="c5">b       </span><span class="c26">loc_CODE_DDE

loc_CODE_DCE</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_50
</span><span class="c5">bz      </span><span class="c26">loc_CODE_DD9
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_50
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movlp   </span><span class="c13">7
</span><span class="c4">; assume pclath = 7
</span><span class="c5">call    </span><span class="c26">nullsub_2
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">b       </span><span class="c26">loc_CODE_DDE
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_DD9</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movlp   </span><span class="c13">5
</span><span class="c4">; assume pclath = 5
</span><span class="c5">call    </span><span class="c26">sub_CODE_53D
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D

</span><span class="c26">loc_CODE_DDE</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c5">bsf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">CKP
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_DE0</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c5">bcf     </span><span class="c34">BANK0:PIR1</span><span class="c9">, </span><span class="c34">SSP1IF

</span><span class="c26">loc_CODE_DE2</span><span class="c9">:
</span><span class="c5">btfss   </span><span class="c34">BANK0:PIR2</span><span class="c9">, </span><span class="c34">BCL1IF
 </span><span class="c5">return
movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movfw   </span><span class="c34">BANK4:SSP1BUF
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_27D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_24
</span><span class="c5">bcf     </span><span class="c34">BANK0:PIR2</span><span class="c9">, </span><span class="c34">BCL1IF
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">bsf     </span><span class="c34">BANK4:SSP1CON</span><span class="c9">, </span><span class="c34">CKP
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_D82

; assume bank = 1



</span><span class="c26">sub_CODE_DEE</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movlw   </span><span class="c13">0A0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">addlw   </span><span class="c13">4
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">skpnc
 movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D4</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">skpnz
 subwf   </span><span class="c6">byte_DATA_D3</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">skpnc
 return
movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movlw   </span><span class="c13">55 </span><span class="c4">; &#039;U&#039;
</span><span class="c5">movwi   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movlw   </span><span class="c13">0AA
</span><span class="c5">movwi   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">addlw   </span><span class="c13">4
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movwf   </span><span class="c34">BANK1:INDF1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">3
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movwf   </span><span class="c34">BANK1:INDF1
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">bz      </span><span class="c26">loc_CODE_E36
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3E
</span><span class="c5">movwf   </span><span class="c34">BANK0:FSR0H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_3F
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D1
</span><span class="c5">movlw   </span><span class="c13">4
</span><span class="c5">addlw   </span><span class="c13">0A0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H

</span><span class="c26">loc_CODE_E31</span><span class="c9">:
</span><span class="c5">moviw   </span><span class="c33">FSR0</span><span class="c9">++
</span><span class="c5">movwi   </span><span class="c33">FSR1</span><span class="c9">++
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">decfsz  </span><span class="c6">byte_DATA_D1</span><span class="c9">, </span><span class="c33">f
 </span><span class="c5">b       </span><span class="c26">loc_CODE_E31
</span><span class="c4">; assume bank = 0

</span><span class="c26">loc_CODE_E36</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK1:INDF1
</span><span class="c5">addlw   </span><span class="c13">0FE
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">0FF
</span><span class="c5">skpnc
 movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B13
</span><span class="c5">movlp   </span><span class="c13">0D
</span><span class="c4">; assume pclath = 0D
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK1:INDF1
</span><span class="c5">addlw   </span><span class="c13">0A0
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movwi   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D4
</span><span class="c5">movwi   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_48
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_49
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c34">BANK1:INDF1
</span><span class="c5">addlw   </span><span class="c13">2
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_4A
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">skpnc
 movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_4B
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_914
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_DEE

; assume bank = 1
; assume pclath = 0E



</span><span class="c26">sub_CODE_E74</span><span class="c9">:
</span><span class="c5">movlw   </span><span class="c13">0E0
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c5">andwf   </span><span class="c6">byte_DATA_CD</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlw   </span><span class="c13">0F
</span><span class="c5">andwf   </span><span class="c6">byte_DATA_CE</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3A
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3B
</span><span class="c5">movlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3C
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_3D
</span><span class="c5">movlp   </span><span class="c13">0B
</span><span class="c4">; assume pclath = 0B
</span><span class="c5">call    </span><span class="c26">sub_CODE_B80
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D7

</span><span class="c26">loc_CODE_E8F</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D4
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D2
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D4</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnz     </span><span class="c26">loc_CODE_E98
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D1
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D3</span><span class="c9">, </span><span class="c33">w

</span><span class="c26">loc_CODE_E98</span><span class="c9">:
</span><span class="c5">bc      </span><span class="c26">loc_CODE_EB6
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D7
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D4
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_D3</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">rlf     </span><span class="c6">byte_DATA_D4</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_CF</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D4
</span><span class="c5">addwfc  </span><span class="c6">byte_DATA_D0</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_CD
</span><span class="c5">andlw   </span><span class="c12">1F
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">addwf   </span><span class="c34">BANK1:WREG</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR0H
</span><span class="c5">moviw   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR0</span><span class="c9">]
</span><span class="c5">moviw   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwi   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR0</span><span class="c9">]
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">b       </span><span class="c26">loc_CODE_E8F

loc_CODE_EB6</span><span class="c9">:
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_39
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlb   </span><span class="c12">0
</span><span class="c4">; assume bank = 0
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_38
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_9A3
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">bcf     </span><span class="c34">BANK0:INTCON</span><span class="c9">, </span><span class="c34">GIE
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">CFGS
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D6
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADRH
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D5
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMADR
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">FREE
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">LWLO
</span><span class="c5">bsf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">WREN
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">clrf    </span><span class="c6">byte_DATA_D7
</span><span class="c5">movlw   </span><span class="c13">1F
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bc      </span><span class="c26">loc_CODE_EEF

loc_CODE_ED4</span><span class="c9">:
</span><span class="c5">lslf    </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">addlw   </span><span class="c13">20 </span><span class="c4">; &#039; &#039;
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1
</span><span class="c5">movlw   </span><span class="c13">2
</span><span class="c5">movwf   </span><span class="c34">BANK1:FSR1H
</span><span class="c5">moviw   </span><span class="c12">0</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMDAT
</span><span class="c5">moviw   </span><span class="c13">1</span><span class="c9">[</span><span class="c33">FSR1</span><span class="c9">]
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMDATH
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_951
</span><span class="c5">movlp   </span><span class="c13">0E
</span><span class="c4">; assume pclath = 0E
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c5">addwf   </span><span class="c34">BANK3:PMADR</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c12">0
</span><span class="c5">addwfc  </span><span class="c34">BANK3:PMADRH</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1
</span><span class="c5">movlb   </span><span class="c13">1
</span><span class="c4">; assume bank = 1
</span><span class="c5">movwf   </span><span class="c6">byte_DATA_D3
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_D3
</span><span class="c5">addwf   </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">f
</span><span class="c5">movlw   </span><span class="c13">1F
</span><span class="c5">subwf   </span><span class="c6">byte_DATA_D7</span><span class="c9">, </span><span class="c33">w
</span><span class="c5">bnc     </span><span class="c26">loc_CODE_ED4

loc_CODE_EEF</span><span class="c9">:
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_25F
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMDATH
</span><span class="c5">movlb   </span><span class="c13">4
</span><span class="c4">; assume bank = 4
</span><span class="c5">movfw   </span><span class="c6">byte_DATA_25E
</span><span class="c5">movlb   </span><span class="c13">3
</span><span class="c4">; assume bank = 3
</span><span class="c5">movwf   </span><span class="c34">BANK3:PMDAT
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">LWLO
</span><span class="c5">movlp   </span><span class="c13">9
</span><span class="c4">; assume pclath = 9
</span><span class="c5">call    </span><span class="c26">sub_CODE_951
</span><span class="c5">nop
nop
movlb   </span><span class="c13">3
</span><span class="c5">bcf     </span><span class="c34">BANK3:PMCON1</span><span class="c9">, </span><span class="c34">WREN
</span><span class="c5">bsf     </span><span class="c34">BANK3:INTCON</span><span class="c9">, </span><span class="c34">GIE
</span><span class="c5">return
</span><span class="c4">; End of function sub_CODE_E74

</span><span class="c32">data  </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">12C</span><span class="c9">, </span><span class="c31">1</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">12B</span><span class="c9">, </span><span class="c31">1</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF
</span><span class="c32">res 7000
data  </span><span class="c31">3FFF
</span><span class="c32">data </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF</span><span class="c9">, </span><span class="c31">3FFF
</span><span class="c32">res 3
</span><span class="c5">andlw   </span><span class="c12">0D4
</span><span class="c5">btfss   </span><span class="c6">byte_DATA_1FF</span><span class="c9">, </span><span class="c13">7


</span><span class="c4">; Segment type: Internal processor memory &amp; SFR
; .data (DATA)
; assume bank = 0
; assume pclath = 0
BANK0_INDF0 </span><span class="c32">equ </span><span class="c12">0
</span><span class="c32">BANK0_INDF1 equ </span><span class="c12">1
</span><span class="c32">BANK0_PCL equ </span><span class="c12">2
</span><span class="c32">BANK0_STATUS equ </span><span class="c12">3
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK0_FSR0 equ </span><span class="c12">4
</span><span class="c32">BANK0_FSR0H equ </span><span class="c12">5
</span><span class="c32">BANK0_FSR1 equ </span><span class="c12">6
</span><span class="c32">BANK0_FSR1H equ </span><span class="c12">7
</span><span class="c32">BANK0_BSR equ </span><span class="c12">8
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK0_WREG equ </span><span class="c12">9
</span><span class="c32">BANK0_PCLATH equ </span><span class="c12">0A
</span><span class="c32">BANK0_INTCON equ </span><span class="c12">0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK0_PORTA equ </span><span class="c12">0C
 </span><span class="c32">RA0 equ </span><span class="c12">0
 </span><span class="c32">RA1 equ </span><span class="c12">1
 </span><span class="c32">RA2 equ </span><span class="c12">2
 </span><span class="c32">RA3 equ </span><span class="c12">3
 </span><span class="c32">RA4 equ </span><span class="c12">4
 </span><span class="c32">RA5 equ </span><span class="c12">5


</span><span class="c32">BANK0_PORTC equ </span><span class="c12">0E
 </span><span class="c32">RC0 equ </span><span class="c12">0
 </span><span class="c32">RC1 equ </span><span class="c12">1
 </span><span class="c32">RC2 equ </span><span class="c12">2
 </span><span class="c32">RC3 equ </span><span class="c12">3
 </span><span class="c32">RC4 equ </span><span class="c12">4
 </span><span class="c32">RC5 equ </span><span class="c12">5


</span><span class="c32">BANK0_PIR1 equ </span><span class="c12">11
 </span><span class="c32">TMR1IF equ </span><span class="c12">0
 </span><span class="c32">TMR2IF equ </span><span class="c12">1
 </span><span class="c32">CCPIF equ </span><span class="c12">2
 </span><span class="c32">SSP1IF equ </span><span class="c12">3
 </span><span class="c32">TXIF equ </span><span class="c12">4
 </span><span class="c32">RCIF equ </span><span class="c12">5
 </span><span class="c32">ADIF equ </span><span class="c12">6
 </span><span class="c32">TMR1GIF equ </span><span class="c12">7

</span><span class="c32">BANK0_PIR2 equ </span><span class="c12">12
 </span><span class="c32">CCP2IF equ </span><span class="c12">0
 </span><span class="c32">TMR4IF equ </span><span class="c12">1
 </span><span class="c32">TMR6IF equ </span><span class="c12">2
 </span><span class="c32">BCL1IF equ </span><span class="c12">3
 </span><span class="c32">C1IF equ </span><span class="c12">5
 </span><span class="c32">C2IF equ </span><span class="c12">6
 </span><span class="c32">OSFIF equ </span><span class="c12">7

</span><span class="c32">BANK0_PIR3 equ </span><span class="c12">13
 </span><span class="c32">CLC1IF equ </span><span class="c12">0
 </span><span class="c32">CLC2IF equ </span><span class="c12">1
 </span><span class="c32">CLC3IF equ </span><span class="c12">2
 </span><span class="c32">ZCDIF equ </span><span class="c12">4
 </span><span class="c32">COGIF equ </span><span class="c12">5


</span><span class="c32">BANK0_TMR0 equ </span><span class="c12">15
</span><span class="c32">BANK0_TMR1 equ </span><span class="c12">16
</span><span class="c32">BANK0_TMR1H equ </span><span class="c12">17
</span><span class="c32">BANK0_T1CON equ </span><span class="c12">18
 </span><span class="c32">TMR1ON equ </span><span class="c12">0
 </span><span class="c32">NOT_T1SYNC equ </span><span class="c12">2
 </span><span class="c32">T1OSCEN equ </span><span class="c12">3
 </span><span class="c32">T1CKPS0 equ </span><span class="c12">4
 </span><span class="c32">T1CKPS1 equ </span><span class="c12">5
 </span><span class="c32">TMR1CS0 equ </span><span class="c12">6
 </span><span class="c32">TMR1CS1 equ </span><span class="c12">7

</span><span class="c32">BANK0_T1GCON equ </span><span class="c12">19
 </span><span class="c32">T1GSS0 equ </span><span class="c12">0
 </span><span class="c32">T1GSS1 equ </span><span class="c12">1
 </span><span class="c32">T1GVAL equ </span><span class="c12">2
 </span><span class="c32">T1GGO_NOT_DONE equ </span><span class="c12">3
 </span><span class="c32">T1GSPM equ </span><span class="c12">4
 </span><span class="c32">T1GTM equ </span><span class="c12">5
 </span><span class="c32">T1GPOL equ </span><span class="c12">6
 </span><span class="c32">TMR1GE equ </span><span class="c12">7

</span><span class="c32">BANK0_TMR2 equ </span><span class="c12">1A
</span><span class="c32">BANK0_PR2 equ </span><span class="c12">1B
</span><span class="c32">BANK0_T2CON equ </span><span class="c12">1C
 </span><span class="c32">T2CKPS0 equ </span><span class="c12">0
 </span><span class="c32">T2CKPS1 equ </span><span class="c12">1
 </span><span class="c32">TMR2ON equ </span><span class="c12">2
 </span><span class="c32">T2OUTPS0 equ </span><span class="c12">3
 </span><span class="c32">T2OUTPS1 equ </span><span class="c12">4
 </span><span class="c32">T2OUTPS2 equ </span><span class="c12">5
 </span><span class="c32">T2OUTPS3 equ </span><span class="c12">6


</span><span class="c32">byte_DATA_20 equ </span><span class="c12">20
</span><span class="c32">byte_DATA_21 equ </span><span class="c12">21
</span><span class="c32">byte_DATA_22 equ </span><span class="c12">22
</span><span class="c32">byte_DATA_23 equ </span><span class="c12">23
</span><span class="c32">byte_DATA_24 equ </span><span class="c12">24
</span><span class="c32">byte_DATA_25 equ </span><span class="c12">25
</span><span class="c32">byte_DATA_26 equ </span><span class="c12">26
</span><span class="c32">byte_DATA_27 equ </span><span class="c12">27
</span><span class="c32">byte_DATA_28 equ </span><span class="c12">28
</span><span class="c32">byte_DATA_29 equ </span><span class="c12">29
</span><span class="c32">byte_DATA_2A equ </span><span class="c12">2A
</span><span class="c32">byte_DATA_2B equ </span><span class="c12">2B
</span><span class="c32">byte_DATA_2C equ </span><span class="c12">2C
</span><span class="c32">byte_DATA_2D equ </span><span class="c12">2D
</span><span class="c32">byte_DATA_2E equ </span><span class="c12">2E
</span><span class="c32">byte_DATA_2F equ </span><span class="c12">2F
</span><span class="c32">byte_DATA_30 equ </span><span class="c12">30
</span><span class="c32">byte_DATA_31 equ </span><span class="c12">31
</span><span class="c32">byte_DATA_32 equ </span><span class="c12">32
</span><span class="c32">byte_DATA_33 equ </span><span class="c12">33
</span><span class="c32">byte_DATA_34 equ </span><span class="c12">34
</span><span class="c32">byte_DATA_35 equ </span><span class="c12">35
</span><span class="c32">byte_DATA_36 equ </span><span class="c12">36
</span><span class="c32">byte_DATA_37 equ </span><span class="c12">37
</span><span class="c32">byte_DATA_38 equ </span><span class="c12">38
</span><span class="c32">byte_DATA_39 equ </span><span class="c12">39
</span><span class="c32">byte_DATA_3A equ </span><span class="c12">3A
</span><span class="c32">byte_DATA_3B equ </span><span class="c12">3B
</span><span class="c32">byte_DATA_3C equ </span><span class="c12">3C
</span><span class="c32">byte_DATA_3D equ </span><span class="c12">3D
</span><span class="c32">byte_DATA_3E equ </span><span class="c12">3E
</span><span class="c32">byte_DATA_3F equ </span><span class="c12">3F
</span><span class="c32">byte_DATA_40 equ </span><span class="c12">40
</span><span class="c32">byte_DATA_41 equ </span><span class="c12">41
</span><span class="c32">byte_DATA_42 equ </span><span class="c12">42
</span><span class="c32">byte_DATA_43 equ </span><span class="c12">43
</span><span class="c32">byte_DATA_44 equ </span><span class="c12">44
</span><span class="c32">byte_DATA_45 equ </span><span class="c12">45
</span><span class="c32">byte_DATA_46 equ </span><span class="c12">46
</span><span class="c32">byte_DATA_47 equ </span><span class="c12">47
</span><span class="c32">byte_DATA_48 equ </span><span class="c12">48
</span><span class="c32">byte_DATA_49 equ </span><span class="c12">49
</span><span class="c32">byte_DATA_4A equ </span><span class="c12">4A
</span><span class="c32">byte_DATA_4B equ </span><span class="c12">4B
</span><span class="c32">byte_DATA_4C equ </span><span class="c12">4C

</span><span class="c32">byte_DATA_4E equ </span><span class="c12">4E
</span><span class="c32">byte_DATA_4F equ </span><span class="c12">4F
</span><span class="c32">byte_DATA_50 equ </span><span class="c12">50
</span><span class="c32">byte_DATA_51 equ </span><span class="c12">51
</span><span class="c32">byte_DATA_52 equ </span><span class="c12">52
</span><span class="c32">byte_DATA_53 equ </span><span class="c12">53

</span><span class="c32">byte_DATA_56 equ </span><span class="c12">56
</span><span class="c32">byte_DATA_57 equ </span><span class="c12">57
</span><span class="c32">byte_DATA_70 equ </span><span class="c12">70
</span><span class="c32">byte_DATA_71 equ </span><span class="c12">71
</span><span class="c32">byte_DATA_72 equ </span><span class="c12">72
</span><span class="c32">byte_DATA_73 equ </span><span class="c12">73
</span><span class="c32">byte_DATA_74 equ </span><span class="c12">74
</span><span class="c32">byte_DATA_75 equ </span><span class="c12">75
</span><span class="c32">byte_DATA_76 equ </span><span class="c12">76
</span><span class="c32">byte_DATA_77 equ </span><span class="c12">77
</span><span class="c32">byte_DATA_78 equ </span><span class="c12">78
</span><span class="c32">byte_DATA_79 equ </span><span class="c12">79
</span><span class="c32">byte_DATA_7A equ </span><span class="c12">7A
</span><span class="c32">byte_DATA_7B equ </span><span class="c12">7B
</span><span class="c32">byte_DATA_7C equ </span><span class="c12">7C
</span><span class="c32">byte_DATA_7D equ </span><span class="c12">7D
</span><span class="c32">byte_DATA_7E equ </span><span class="c12">7E
</span><span class="c32">byte_DATA_7F equ </span><span class="c12">7F
</span><span class="c32">BANK1_INDF0 equ </span><span class="c12">80
</span><span class="c32">BANK1_INDF1 equ </span><span class="c12">81
</span><span class="c32">BANK1_PCL equ </span><span class="c12">82
</span><span class="c32">BANK1_STATUS equ </span><span class="c12">83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK1_FSR0 equ </span><span class="c12">84
</span><span class="c32">BANK1_FSR0H equ </span><span class="c12">85
</span><span class="c32">BANK1_FSR1 equ </span><span class="c12">86
</span><span class="c32">BANK1_FSR1H equ </span><span class="c12">87
</span><span class="c32">BANK1_BSR equ </span><span class="c12">88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK1_WREG equ </span><span class="c12">89
</span><span class="c32">BANK1_PCLATH equ </span><span class="c12">8A
</span><span class="c32">BANK1_INTCON equ </span><span class="c12">8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK1_TRISA equ </span><span class="c12">8C
 </span><span class="c32">TRISA0 equ </span><span class="c12">0
 </span><span class="c32">TRISA1 equ </span><span class="c12">1
 </span><span class="c32">TRISA2 equ </span><span class="c12">2
 </span><span class="c32">TRISA4 equ </span><span class="c12">4
 </span><span class="c32">TRISA5 equ </span><span class="c12">5


</span><span class="c32">BANK1_TRISC equ </span><span class="c12">8E
 </span><span class="c32">TRISC0 equ </span><span class="c12">0
 </span><span class="c32">TRISC1 equ </span><span class="c12">1
 </span><span class="c32">TRISC2 equ </span><span class="c12">2
 </span><span class="c32">TRISC3 equ </span><span class="c12">3
 </span><span class="c32">TRISC4 equ </span><span class="c12">4
 </span><span class="c32">TRISC5 equ </span><span class="c12">5


</span><span class="c32">BANK1_PIE1 equ </span><span class="c12">91
 </span><span class="c32">TMR1IE equ </span><span class="c12">0
 </span><span class="c32">TMR2IE equ </span><span class="c12">1
 </span><span class="c32">CCPIE equ </span><span class="c12">2
 </span><span class="c32">SSP1IE equ </span><span class="c12">3
 </span><span class="c32">TXIE equ </span><span class="c12">4
 </span><span class="c32">RCIE equ </span><span class="c12">5
 </span><span class="c32">ADIE equ </span><span class="c12">6
 </span><span class="c32">TMR1GIE equ </span><span class="c12">7

</span><span class="c32">BANK1_PIE2 equ </span><span class="c12">92
 </span><span class="c32">CCP2IE equ </span><span class="c12">0
 </span><span class="c32">TMR4IE equ </span><span class="c12">1
 </span><span class="c32">TMR6IE equ </span><span class="c12">2
 </span><span class="c32">BCL1IE equ </span><span class="c12">3
 </span><span class="c32">C1IE equ </span><span class="c12">5
 </span><span class="c32">C2IE equ </span><span class="c12">6
 </span><span class="c32">OSFIE equ </span><span class="c12">7

</span><span class="c32">BANK1_PIE3 equ </span><span class="c12">93
 </span><span class="c32">CLC1IE equ </span><span class="c12">0
 </span><span class="c32">CLC2IE equ </span><span class="c12">1
 </span><span class="c32">CLC3IE equ </span><span class="c12">2
 </span><span class="c32">ZCDIE equ </span><span class="c12">4
 </span><span class="c32">COGIE equ </span><span class="c12">5


</span><span class="c32">BANK1_OPTION_REG equ </span><span class="c12">95
 </span><span class="c32">PS0 equ </span><span class="c12">0
 </span><span class="c32">PS1 equ </span><span class="c12">1
 </span><span class="c32">PS2 equ </span><span class="c12">2
 </span><span class="c32">PSA equ </span><span class="c12">3
 </span><span class="c32">T0SE equ </span><span class="c12">4
 </span><span class="c32">T0CS equ </span><span class="c12">5
 </span><span class="c32">INTEDG equ </span><span class="c12">6
 </span><span class="c32">NOT_WPUEN equ </span><span class="c12">7

</span><span class="c32">BANK1_PCON equ </span><span class="c12">96
 </span><span class="c32">NOT_BOR equ </span><span class="c12">0
 </span><span class="c32">NOT_POR equ </span><span class="c12">1
 </span><span class="c32">NOT_RI equ </span><span class="c12">2
 </span><span class="c32">NOT_RMCLR equ </span><span class="c12">3
 </span><span class="c32">NOT_RWDT equ </span><span class="c12">4
 </span><span class="c32">STKUNF equ </span><span class="c12">6
 </span><span class="c32">STKOVF equ </span><span class="c12">7

</span><span class="c32">BANK1_WDTCON equ </span><span class="c12">97
 </span><span class="c32">SWDTEN equ </span><span class="c12">0
 </span><span class="c32">WDTPS0 equ </span><span class="c12">1
 </span><span class="c32">WDTPS1 equ </span><span class="c12">2
 </span><span class="c32">WDTPS2 equ </span><span class="c12">3
 </span><span class="c32">WDTPS3 equ </span><span class="c12">4
 </span><span class="c32">WDTPS4 equ </span><span class="c12">5

</span><span class="c32">BANK1_OSCTUNE equ </span><span class="c12">98
 </span><span class="c32">TUN0 equ </span><span class="c12">0
 </span><span class="c32">TUN1 equ </span><span class="c12">1
 </span><span class="c32">TUN2 equ </span><span class="c12">2
 </span><span class="c32">TUN3 equ </span><span class="c12">3
 </span><span class="c32">TUN4 equ </span><span class="c12">4
 </span><span class="c32">TUN5 equ </span><span class="c12">5

</span><span class="c32">BANK1_OSCCON equ </span><span class="c12">99
 </span><span class="c32">SCS0 equ </span><span class="c12">0
 </span><span class="c32">SCS1 equ </span><span class="c12">1
 </span><span class="c32">IRCF0 equ </span><span class="c12">3
 </span><span class="c32">IRCF1 equ </span><span class="c12">4
 </span><span class="c32">IRCF2 equ </span><span class="c12">5
 </span><span class="c32">IRCF3 equ </span><span class="c12">6
 </span><span class="c32">SPLLEN equ </span><span class="c12">7

</span><span class="c32">BANK1_OSCSTAT equ </span><span class="c12">9A
 </span><span class="c32">HFIOFS equ </span><span class="c12">0
 </span><span class="c32">LFIOFR equ </span><span class="c12">1
 </span><span class="c32">MFIOFR equ </span><span class="c12">2
 </span><span class="c32">HFIOFL equ </span><span class="c12">3
 </span><span class="c32">HFIOFR equ </span><span class="c12">4
 </span><span class="c32">OSTS equ </span><span class="c12">5
 </span><span class="c32">PLLR equ </span><span class="c12">6
 </span><span class="c32">SOSCR equ </span><span class="c12">7

</span><span class="c32">BANK1_ADRES equ </span><span class="c12">9B
</span><span class="c32">BANK1_ADRESH equ </span><span class="c12">9C
</span><span class="c32">BANK1_ADCON0 equ </span><span class="c12">9D
 </span><span class="c32">ADON equ </span><span class="c12">0
 </span><span class="c32">GO equ </span><span class="c12">1
 </span><span class="c32">CHS0 equ </span><span class="c12">2
 </span><span class="c32">CHS1 equ </span><span class="c12">3
 </span><span class="c32">CHS2 equ </span><span class="c12">4
 </span><span class="c32">CHS3 equ </span><span class="c12">5
 </span><span class="c32">CHS4 equ </span><span class="c12">6

</span><span class="c32">BANK1_ADCON1 equ </span><span class="c12">9E
 </span><span class="c32">ADPREF0 equ </span><span class="c12">0
 </span><span class="c32">ADPREF1 equ </span><span class="c12">1
 </span><span class="c32">ADNREF equ </span><span class="c12">2
 </span><span class="c32">ADCS0 equ </span><span class="c12">4
 </span><span class="c32">ADCS1 equ </span><span class="c12">5
 </span><span class="c32">ADCS2 equ </span><span class="c12">6
 </span><span class="c32">ADFM equ </span><span class="c12">7

</span><span class="c32">BANK1_ADCON2 equ </span><span class="c12">9F
 </span><span class="c32">TRIGSEL0 equ </span><span class="c12">4
 </span><span class="c32">TRIGSEL1 equ </span><span class="c12">5
 </span><span class="c32">TRIGSEL2 equ </span><span class="c12">6
 </span><span class="c32">TRIGSEL3 equ </span><span class="c12">7

</span><span class="c32">byte_DATA_A0 equ </span><span class="c12">0A0
</span><span class="c32">byte_DATA_A1 equ </span><span class="c12">0A1
</span><span class="c32">byte_DATA_A2 equ </span><span class="c12">0A2
</span><span class="c32">byte_DATA_A3 equ </span><span class="c12">0A3
</span><span class="c32">byte_DATA_A4 equ </span><span class="c12">0A4
</span><span class="c32">byte_DATA_A5 equ </span><span class="c12">0A5
</span><span class="c32">byte_DATA_A6 equ </span><span class="c12">0A6
</span><span class="c32">byte_DATA_A7 equ </span><span class="c12">0A7
</span><span class="c32">byte_DATA_A8 equ </span><span class="c12">0A8
</span><span class="c32">byte_DATA_A9 equ </span><span class="c12">0A9
</span><span class="c32">byte_DATA_AA equ </span><span class="c12">0AA
</span><span class="c32">byte_DATA_AB equ </span><span class="c12">0AB
</span><span class="c32">byte_DATA_AC equ </span><span class="c12">0AC
</span><span class="c32">byte_DATA_AD equ </span><span class="c12">0AD
</span><span class="c32">byte_DATA_AE equ </span><span class="c12">0AE
</span><span class="c32">byte_DATA_AF equ </span><span class="c12">0AF
</span><span class="c32">byte_DATA_B0 equ </span><span class="c12">0B0
</span><span class="c32">byte_DATA_B1 equ </span><span class="c12">0B1
</span><span class="c32">byte_DATA_B2 equ </span><span class="c12">0B2
</span><span class="c32">byte_DATA_B3 equ </span><span class="c12">0B3

</span><span class="c32">byte_DATA_BC equ </span><span class="c12">0BC
</span><span class="c32">byte_DATA_BD equ </span><span class="c12">0BD
</span><span class="c32">byte_DATA_BE equ </span><span class="c12">0BE
</span><span class="c32">byte_DATA_BF equ </span><span class="c12">0BF
</span><span class="c32">byte_DATA_C0 equ </span><span class="c12">0C0
</span><span class="c32">byte_DATA_C1 equ </span><span class="c12">0C1
</span><span class="c32">byte_DATA_C2 equ </span><span class="c12">0C2
</span><span class="c32">byte_DATA_C3 equ </span><span class="c12">0C3
</span><span class="c32">byte_DATA_C4 equ </span><span class="c12">0C4
</span><span class="c32">byte_DATA_C5 equ </span><span class="c12">0C5
</span><span class="c32">byte_DATA_C6 equ </span><span class="c12">0C6
</span><span class="c32">byte_DATA_C7 equ </span><span class="c12">0C7
</span><span class="c32">byte_DATA_C8 equ </span><span class="c12">0C8
</span><span class="c32">byte_DATA_C9 equ </span><span class="c12">0C9
</span><span class="c32">byte_DATA_CA equ </span><span class="c12">0CA
</span><span class="c32">byte_DATA_CB equ </span><span class="c12">0CB
</span><span class="c32">byte_DATA_CC equ </span><span class="c12">0CC
</span><span class="c32">byte_DATA_CD equ </span><span class="c12">0CD
</span><span class="c32">byte_DATA_CE equ </span><span class="c12">0CE
</span><span class="c32">byte_DATA_CF equ </span><span class="c12">0CF
</span><span class="c32">byte_DATA_D0 equ </span><span class="c12">0D0
</span><span class="c32">byte_DATA_D1 equ </span><span class="c12">0D1
</span><span class="c32">byte_DATA_D2 equ </span><span class="c12">0D2
</span><span class="c32">byte_DATA_D3 equ </span><span class="c12">0D3
</span><span class="c32">byte_DATA_D4 equ </span><span class="c12">0D4
</span><span class="c32">byte_DATA_D5 equ </span><span class="c12">0D5
</span><span class="c32">byte_DATA_D6 equ </span><span class="c12">0D6
</span><span class="c32">byte_DATA_D7 equ </span><span class="c12">0D7
</span><span class="c32">byte_DATA_D8 equ </span><span class="c12">0D8
</span><span class="c32">byte_DATA_D9 equ </span><span class="c12">0D9
</span><span class="c32">byte_DATA_DA equ </span><span class="c12">0DA
</span><span class="c32">byte_DATA_DB equ </span><span class="c12">0DB
</span><span class="c32">byte_DATA_DC equ </span><span class="c12">0DC
</span><span class="c32">byte_DATA_DD equ </span><span class="c12">0DD
</span><span class="c32">byte_DATA_DE equ </span><span class="c12">0DE
</span><span class="c32">byte_DATA_DF equ </span><span class="c12">0DF
</span><span class="c32">byte_DATA_E0 equ </span><span class="c12">0E0
</span><span class="c32">byte_DATA_E1 equ </span><span class="c12">0E1
</span><span class="c32">byte_DATA_E2 equ </span><span class="c12">0E2
</span><span class="c32">byte_DATA_E3 equ </span><span class="c12">0E3
</span><span class="c32">byte_DATA_E4 equ </span><span class="c12">0E4
</span><span class="c32">byte_DATA_E5 equ </span><span class="c12">0E5
</span><span class="c32">byte_DATA_E6 equ </span><span class="c12">0E6
</span><span class="c32">byte_DATA_E7 equ </span><span class="c12">0E7
</span><span class="c32">byte_DATA_E8 equ </span><span class="c12">0E8
</span><span class="c32">byte_DATA_E9 equ </span><span class="c12">0E9
</span><span class="c32">byte_DATA_EA equ </span><span class="c12">0EA
</span><span class="c32">byte_DATA_EB equ </span><span class="c12">0EB
</span><span class="c32">byte_DATA_EC equ </span><span class="c12">0EC
</span><span class="c32">byte_DATA_F0 equ </span><span class="c12">0F0
</span><span class="c32">byte_DATA_F1 equ </span><span class="c12">0F1
</span><span class="c32">byte_DATA_F2 equ </span><span class="c12">0F2

</span><span class="c32">byte_DATA_FE equ </span><span class="c12">0FE

</span><span class="c32">BANK2_INDF0 equ </span><span class="c12">100
</span><span class="c32">BANK2_INDF1 equ </span><span class="c12">101
</span><span class="c32">BANK2_PCL equ </span><span class="c12">102
</span><span class="c32">BANK2_STATUS equ </span><span class="c12">103
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK2_FSR0 equ </span><span class="c12">104
</span><span class="c32">BANK2_FSR0H equ </span><span class="c12">105
</span><span class="c32">BANK2_FSR1 equ </span><span class="c12">106
</span><span class="c32">BANK2_FSR1H equ </span><span class="c12">107
</span><span class="c32">BANK2_BSR equ </span><span class="c12">108
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK2_WREG equ </span><span class="c12">109
</span><span class="c32">BANK2_PCLATH equ </span><span class="c12">10A
</span><span class="c32">BANK2_INTCON equ </span><span class="c12">10B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK2_LATA equ </span><span class="c12">10C
 </span><span class="c32">LATA0 equ </span><span class="c12">0
 </span><span class="c32">LATA1 equ </span><span class="c12">1
 </span><span class="c32">LATA2 equ </span><span class="c12">2
 </span><span class="c32">LATA4 equ </span><span class="c12">4
 </span><span class="c32">LATA5 equ </span><span class="c12">5


</span><span class="c32">BANK2_LATC equ </span><span class="c12">10E
 </span><span class="c32">LATC0 equ </span><span class="c12">0
 </span><span class="c32">LATC1 equ </span><span class="c12">1
 </span><span class="c32">LATC2 equ </span><span class="c12">2
 </span><span class="c32">LATC3 equ </span><span class="c12">3
 </span><span class="c32">LATC4 equ </span><span class="c12">4
 </span><span class="c32">LATC5 equ </span><span class="c12">5


</span><span class="c32">BANK2_CM1CON0 equ </span><span class="c12">111
 </span><span class="c32">C1SYNC equ </span><span class="c12">0
 </span><span class="c32">C1HYS equ </span><span class="c12">1
 </span><span class="c32">C1SP equ </span><span class="c12">2
 </span><span class="c32">C1ZLF equ </span><span class="c12">3
 </span><span class="c32">C1POL equ </span><span class="c12">4
 </span><span class="c32">C1OUT equ </span><span class="c12">6
 </span><span class="c32">C1ON equ </span><span class="c12">7

</span><span class="c32">BANK2_CM1CON1 equ </span><span class="c12">112
 </span><span class="c32">C1NCH0 equ </span><span class="c12">0
 </span><span class="c32">C1NCH1 equ </span><span class="c12">1
 </span><span class="c32">C1NCH2 equ </span><span class="c12">2
 </span><span class="c32">C1PCH0 equ </span><span class="c12">3
 </span><span class="c32">C1PCH1 equ </span><span class="c12">4
 </span><span class="c32">C1PCH2 equ </span><span class="c12">5
 </span><span class="c32">C1INTN equ </span><span class="c12">6
 </span><span class="c32">C1INTP equ </span><span class="c12">7

</span><span class="c32">BANK2_CM2CON0 equ </span><span class="c12">113
 </span><span class="c32">C2SYNC equ </span><span class="c12">0
 </span><span class="c32">C2HYS equ </span><span class="c12">1
 </span><span class="c32">C2SP equ </span><span class="c12">2
 </span><span class="c32">C2ZLF equ </span><span class="c12">3
 </span><span class="c32">C2POL equ </span><span class="c12">4
 </span><span class="c32">C2OUT equ </span><span class="c12">6
 </span><span class="c32">C2ON equ </span><span class="c12">7

</span><span class="c32">BANK2_CM2CON1 equ </span><span class="c12">114
 </span><span class="c32">C2NCH0 equ </span><span class="c12">0
 </span><span class="c32">C2NCH1 equ </span><span class="c12">1
 </span><span class="c32">C2NCH2 equ </span><span class="c12">2
 </span><span class="c32">C2PCH0 equ </span><span class="c12">3
 </span><span class="c32">C2PCH1 equ </span><span class="c12">4
 </span><span class="c32">C2PCH2 equ </span><span class="c12">5
 </span><span class="c32">C2INTN equ </span><span class="c12">6
 </span><span class="c32">C2INTP equ </span><span class="c12">7

</span><span class="c32">BANK2_CMOUT equ </span><span class="c12">115
 </span><span class="c32">MC1OUT equ </span><span class="c12">0
 </span><span class="c32">MC2OUT equ </span><span class="c12">1

</span><span class="c32">BANK2_BORCON equ </span><span class="c12">116
 </span><span class="c32">BORRDY equ </span><span class="c12">0
 </span><span class="c32">BORFS equ </span><span class="c12">6
 </span><span class="c32">SBOREN equ </span><span class="c12">7

</span><span class="c32">BANK2_FVRCON equ </span><span class="c12">117
 </span><span class="c32">ADFVR0 equ </span><span class="c12">0
 </span><span class="c32">ADFVR1 equ </span><span class="c12">1
 </span><span class="c32">CDAFVR0 equ </span><span class="c12">2
 </span><span class="c32">CDAFVR1 equ </span><span class="c12">3
 </span><span class="c32">TSRNG equ </span><span class="c12">4
 </span><span class="c32">TSEN equ </span><span class="c12">5
 </span><span class="c32">FVRRDY equ </span><span class="c12">6
 </span><span class="c32">FVREN equ </span><span class="c12">7

</span><span class="c32">BANK2_DAC1CON0 equ </span><span class="c12">118
 </span><span class="c32">DACNSS equ </span><span class="c12">0
 </span><span class="c32">DACPSS0 equ </span><span class="c12">2
 </span><span class="c32">DACPSS1 equ </span><span class="c12">3
 </span><span class="c32">DACOE0 equ </span><span class="c12">4
 </span><span class="c32">DACOE1 equ </span><span class="c12">5
 </span><span class="c32">DACEN equ </span><span class="c12">7

</span><span class="c32">BANK2_DAC1CON1 equ </span><span class="c12">119
 </span><span class="c32">DACR0 equ </span><span class="c12">0
 </span><span class="c32">DACR1 equ </span><span class="c12">1
 </span><span class="c32">DACR2 equ </span><span class="c12">2
 </span><span class="c32">DACR3 equ </span><span class="c12">3
 </span><span class="c32">DACR4 equ </span><span class="c12">4
 </span><span class="c32">DACR5 equ </span><span class="c12">5
 </span><span class="c32">DACR6 equ </span><span class="c12">6
 </span><span class="c32">DACR7 equ </span><span class="c12">7


</span><span class="c32">BANK2_ZCD1CON equ </span><span class="c12">11C
 </span><span class="c32">ZCD1INTN equ </span><span class="c12">0
 </span><span class="c32">ZCD1INTP equ </span><span class="c12">1
 </span><span class="c32">ZCD1POL equ </span><span class="c12">4
 </span><span class="c32">ZCD1OUT equ </span><span class="c12">5
 </span><span class="c32">ZCD1EN equ </span><span class="c12">7


</span><span class="c32">byte_DATA_124 equ </span><span class="c12">124
</span><span class="c32">byte_DATA_125 equ </span><span class="c12">125
</span><span class="c32">byte_DATA_170 equ </span><span class="c12">170

</span><span class="c32">BANK3_INDF0 equ </span><span class="c12">180
</span><span class="c32">BANK3_INDF1 equ </span><span class="c12">181
</span><span class="c32">BANK3_PCL equ </span><span class="c12">182
</span><span class="c32">BANK3_STATUS equ </span><span class="c12">183
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK3_FSR0 equ </span><span class="c12">184
</span><span class="c32">BANK3_FSR0H equ </span><span class="c12">185
</span><span class="c32">BANK3_FSR1 equ </span><span class="c12">186
</span><span class="c32">BANK3_FSR1H equ </span><span class="c12">187
</span><span class="c32">BANK3_BSR equ </span><span class="c12">188
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK3_WREG equ </span><span class="c12">189
</span><span class="c32">BANK3_PCLATH equ </span><span class="c12">18A
</span><span class="c32">BANK3_INTCON equ </span><span class="c12">18B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK3_ANSELA equ </span><span class="c12">18C
 </span><span class="c32">ANSA0 equ </span><span class="c12">0
 </span><span class="c32">ANSA1 equ </span><span class="c12">1
 </span><span class="c32">ANSA2 equ </span><span class="c12">2
 </span><span class="c32">ANSA4 equ </span><span class="c12">4
 </span><span class="c32">ANS5 equ </span><span class="c12">5


</span><span class="c32">BANK3_ANSELC equ </span><span class="c12">18E
 </span><span class="c32">ANSC0 equ </span><span class="c12">0
 </span><span class="c32">ANSC1 equ </span><span class="c12">1
 </span><span class="c32">ANSC2 equ </span><span class="c12">2
 </span><span class="c32">ANSC3 equ </span><span class="c12">3
 </span><span class="c32">ANSC4 equ </span><span class="c12">4
 </span><span class="c32">ANSC5 equ </span><span class="c12">5


</span><span class="c32">BANK3_PMADR equ </span><span class="c12">191
</span><span class="c32">BANK3_PMADRH equ </span><span class="c12">192
</span><span class="c32">BANK3_PMDAT equ </span><span class="c12">193
</span><span class="c32">BANK3_PMDATH equ </span><span class="c12">194
</span><span class="c32">BANK3_PMCON1 equ </span><span class="c12">195
 </span><span class="c32">RD equ </span><span class="c12">0
 </span><span class="c32">WR equ </span><span class="c12">1
 </span><span class="c32">WREN equ </span><span class="c12">2
 </span><span class="c32">WRERR equ </span><span class="c12">3
 </span><span class="c32">FREE equ </span><span class="c12">4
 </span><span class="c32">LWLO equ </span><span class="c12">5
 </span><span class="c32">CFGS equ </span><span class="c12">6

</span><span class="c32">BANK3_PMCON2 equ </span><span class="c12">196
</span><span class="c32">BANK3_VREGCON equ </span><span class="c12">197
 </span><span class="c32">Reserved equ </span><span class="c12">0
 </span><span class="c32">VREGPM equ </span><span class="c12">1


</span><span class="c32">BANK3_RC1REG equ </span><span class="c12">199
</span><span class="c32">BANK3_TX1REG equ </span><span class="c12">19A
</span><span class="c32">BANK3_SP1BRG equ </span><span class="c12">19B
</span><span class="c32">BANK3_SP1BRGH equ </span><span class="c12">19C
</span><span class="c32">BANK3_RC1STA equ </span><span class="c12">19D
 </span><span class="c32">RX9D equ </span><span class="c12">0
 </span><span class="c32">OERR equ </span><span class="c12">1
 </span><span class="c32">FERR equ </span><span class="c12">2
 </span><span class="c32">ADDEN equ </span><span class="c12">3
 </span><span class="c32">CREN equ </span><span class="c12">4
 </span><span class="c32">SREN equ </span><span class="c12">5
 </span><span class="c32">RX9 equ </span><span class="c12">6
 </span><span class="c32">SPEN equ </span><span class="c12">7

</span><span class="c32">BANK3_TX1STA equ </span><span class="c12">19E
 </span><span class="c32">TX9D equ </span><span class="c12">0
 </span><span class="c32">TRMT equ </span><span class="c12">1
 </span><span class="c32">BRGH equ </span><span class="c12">2
 </span><span class="c32">SENDB equ </span><span class="c12">3
 </span><span class="c32">SYNC equ </span><span class="c12">4
 </span><span class="c32">TXEN equ </span><span class="c12">5
 </span><span class="c32">TX9 equ </span><span class="c12">6
 </span><span class="c32">CSRC equ </span><span class="c12">7

</span><span class="c32">BANK3_BAUD1CON equ </span><span class="c12">19F
 </span><span class="c32">ABDEN equ </span><span class="c12">0
 </span><span class="c32">WUE equ </span><span class="c12">1
 </span><span class="c32">BRG16 equ </span><span class="c12">3
 </span><span class="c32">SCKP equ </span><span class="c12">4
 </span><span class="c32">RCIDL equ </span><span class="c12">6
 </span><span class="c32">ABDOVF equ </span><span class="c12">7


</span><span class="c32">byte_DATA_1C8 equ </span><span class="c12">1C8
</span><span class="c32">byte_DATA_1C9 equ </span><span class="c12">1C9
</span><span class="c32">byte_DATA_1CA equ </span><span class="c12">1CA
</span><span class="c32">byte_DATA_1CB equ </span><span class="c12">1CB
</span><span class="c32">byte_DATA_1CC equ </span><span class="c12">1CC
</span><span class="c32">byte_DATA_1CD equ </span><span class="c12">1CD
</span><span class="c32">byte_DATA_1CE equ </span><span class="c12">1CE
</span><span class="c32">byte_DATA_1CF equ </span><span class="c12">1CF
</span><span class="c32">byte_DATA_1D0 equ </span><span class="c12">1D0
</span><span class="c32">byte_DATA_1D1 equ </span><span class="c12">1D1
</span><span class="c32">byte_DATA_1D2 equ </span><span class="c12">1D2
</span><span class="c32">byte_DATA_1D3 equ </span><span class="c12">1D3
</span><span class="c32">byte_DATA_1D4 equ </span><span class="c12">1D4
</span><span class="c32">byte_DATA_1D5 equ </span><span class="c12">1D5
</span><span class="c32">byte_DATA_1D6 equ </span><span class="c12">1D6
</span><span class="c32">byte_DATA_1D7 equ </span><span class="c12">1D7
</span><span class="c32">byte_DATA_1D8 equ </span><span class="c12">1D8
</span><span class="c32">byte_DATA_1D9 equ </span><span class="c12">1D9
</span><span class="c32">byte_DATA_1DA equ </span><span class="c12">1DA
</span><span class="c32">byte_DATA_1DB equ </span><span class="c12">1DB
</span><span class="c32">byte_DATA_1DC equ </span><span class="c12">1DC
</span><span class="c32">byte_DATA_1DD equ </span><span class="c12">1DD
</span><span class="c32">byte_DATA_1DE equ </span><span class="c12">1DE
</span><span class="c32">byte_DATA_1DF equ </span><span class="c12">1DF
</span><span class="c32">byte_DATA_1E0 equ </span><span class="c12">1E0
</span><span class="c32">byte_DATA_1E1 equ </span><span class="c12">1E1

</span><span class="c32">byte_DATA_1FF equ </span><span class="c12">1FF
</span><span class="c32">BANK4_INDF0 equ </span><span class="c12">200
</span><span class="c32">BANK4_INDF1 equ </span><span class="c12">201
</span><span class="c32">BANK4_PCL equ </span><span class="c12">202
</span><span class="c32">BANK4_STATUS equ </span><span class="c12">203
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK4_FSR0 equ </span><span class="c12">204
</span><span class="c32">BANK4_FSR0H equ </span><span class="c12">205
</span><span class="c32">BANK4_FSR1 equ </span><span class="c12">206
</span><span class="c32">BANK4_FSR1H equ </span><span class="c12">207
</span><span class="c32">BANK4_BSR equ </span><span class="c12">208
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK4_WREG equ </span><span class="c12">209
</span><span class="c32">BANK4_PCLATH equ </span><span class="c12">20A
</span><span class="c32">BANK4_INTCON equ </span><span class="c12">20B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK4_WPUA equ </span><span class="c12">20C
 </span><span class="c32">WPUA0 equ </span><span class="c12">0
 </span><span class="c32">WPUA1 equ </span><span class="c12">1
 </span><span class="c32">WPUA2 equ </span><span class="c12">2
 </span><span class="c32">WPUA3 equ </span><span class="c12">3
 </span><span class="c32">WPUA4 equ </span><span class="c12">4
 </span><span class="c32">WPUA5 equ </span><span class="c12">5


</span><span class="c32">BANK4_WPUC equ </span><span class="c12">20E
 </span><span class="c32">WPUC0 equ </span><span class="c12">0
 </span><span class="c32">WPUC1 equ </span><span class="c12">1
 </span><span class="c32">WPUC2 equ </span><span class="c12">2
 </span><span class="c32">WPUC3 equ </span><span class="c12">3
 </span><span class="c32">WPUC4 equ </span><span class="c12">4
 </span><span class="c32">WPUC5 equ </span><span class="c12">5


</span><span class="c32">BANK4_SSP1BUF equ </span><span class="c12">211
 </span><span class="c32">BUF0 equ </span><span class="c12">0
 </span><span class="c32">BUF1 equ </span><span class="c12">1
 </span><span class="c32">BUF2 equ </span><span class="c12">2
 </span><span class="c32">BUF3 equ </span><span class="c12">3
 </span><span class="c32">BUF4 equ </span><span class="c12">4
 </span><span class="c32">BUF5 equ </span><span class="c12">5
 </span><span class="c32">BUF6 equ </span><span class="c12">6
 </span><span class="c32">BUF7 equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1ADD equ </span><span class="c12">212
 </span><span class="c32">ADD0 equ </span><span class="c12">0
 </span><span class="c32">ADD1 equ </span><span class="c12">1
 </span><span class="c32">ADD2 equ </span><span class="c12">2
 </span><span class="c32">ADD3 equ </span><span class="c12">3
 </span><span class="c32">ADD4 equ </span><span class="c12">4
 </span><span class="c32">ADD5 equ </span><span class="c12">5
 </span><span class="c32">ADD6 equ </span><span class="c12">6
 </span><span class="c32">ADD7 equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1MSK equ </span><span class="c12">213
 </span><span class="c32">MSK0 equ </span><span class="c12">0
 </span><span class="c32">MSK1 equ </span><span class="c12">1
 </span><span class="c32">MSK2 equ </span><span class="c12">2
 </span><span class="c32">MSK3 equ </span><span class="c12">3
 </span><span class="c32">MSK4 equ </span><span class="c12">4
 </span><span class="c32">MSK5 equ </span><span class="c12">5
 </span><span class="c32">MSK6 equ </span><span class="c12">6
 </span><span class="c32">MSK7 equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1STAT equ </span><span class="c12">214
 </span><span class="c32">BF equ </span><span class="c12">0
 </span><span class="c32">UA equ </span><span class="c12">1
 </span><span class="c32">R_NOT_W equ </span><span class="c12">2
 </span><span class="c32">S equ </span><span class="c12">3
 </span><span class="c32">P equ </span><span class="c12">4
 </span><span class="c32">D_NOT_A equ </span><span class="c12">5
 </span><span class="c32">CKE equ </span><span class="c12">6
 </span><span class="c32">SMP equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1CON equ </span><span class="c12">215
 </span><span class="c32">SSPM0 equ </span><span class="c12">0
 </span><span class="c32">SSPM1 equ </span><span class="c12">1
 </span><span class="c32">SSPM2 equ </span><span class="c12">2
 </span><span class="c32">SSPM3 equ </span><span class="c12">3
 </span><span class="c32">CKP equ </span><span class="c12">4
 </span><span class="c32">SSPEN equ </span><span class="c12">5
 </span><span class="c32">SSPOV equ </span><span class="c12">6
 </span><span class="c32">WCOL equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1CON2 equ </span><span class="c12">216
 </span><span class="c32">SEN equ </span><span class="c12">0
 </span><span class="c32">RSEN equ </span><span class="c12">1
 </span><span class="c32">PEN equ </span><span class="c12">2
 </span><span class="c32">RCEN equ </span><span class="c12">3
 </span><span class="c32">ACKEN equ </span><span class="c12">4
 </span><span class="c32">ACKDT equ </span><span class="c12">5
 </span><span class="c32">ACKSTAT equ </span><span class="c12">6
 </span><span class="c32">GCEN equ </span><span class="c12">7

</span><span class="c32">BANK4_SSP1CON3 equ </span><span class="c12">217
 </span><span class="c32">DHEN equ </span><span class="c12">0
 </span><span class="c32">AHEN equ </span><span class="c12">1
 </span><span class="c32">SBCDE equ </span><span class="c12">2
 </span><span class="c32">SDAHT equ </span><span class="c12">3
 </span><span class="c32">BOEN equ </span><span class="c12">4
 </span><span class="c32">SCIE equ </span><span class="c12">5
 </span><span class="c32">PCIE equ </span><span class="c12">6
 </span><span class="c32">ACKTIM equ </span><span class="c12">7


</span><span class="c32">byte_DATA_25E equ </span><span class="c12">25E
</span><span class="c32">byte_DATA_25F equ </span><span class="c12">25F

</span><span class="c32">byte_DATA_27D equ </span><span class="c12">27D

</span><span class="c32">BANK5_INDF0 equ </span><span class="c12">280
</span><span class="c32">BANK5_INDF1 equ </span><span class="c12">281
</span><span class="c32">BANK5_PCL equ </span><span class="c12">282
</span><span class="c32">BANK5_STATUS equ </span><span class="c12">283
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK5_FSR0 equ </span><span class="c12">284
</span><span class="c32">BANK5_FSR0H equ </span><span class="c12">285
</span><span class="c32">BANK5_FSR1 equ </span><span class="c12">286
</span><span class="c32">BANK5_FSR1H equ </span><span class="c12">287
</span><span class="c32">BANK5_BSR equ </span><span class="c12">288
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK5_WREG equ </span><span class="c12">289
</span><span class="c32">BANK5_PCLATH equ </span><span class="c12">28A
</span><span class="c32">BANK5_INTCON equ </span><span class="c12">28B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK5_ODCONA equ </span><span class="c12">28C
 </span><span class="c32">ODA0 equ </span><span class="c12">0
 </span><span class="c32">ODA1 equ </span><span class="c12">1
 </span><span class="c32">ODA2 equ </span><span class="c12">2
 </span><span class="c32">ODA4 equ </span><span class="c12">4
 </span><span class="c32">ODA5 equ </span><span class="c12">5


</span><span class="c32">BANK5_ODCONC equ </span><span class="c12">28E
 </span><span class="c32">ODC0 equ </span><span class="c12">0
 </span><span class="c32">ODC1 equ </span><span class="c12">1
 </span><span class="c32">ODC2 equ </span><span class="c12">2
 </span><span class="c32">ODC3 equ </span><span class="c12">3
 </span><span class="c32">ODC4 equ </span><span class="c12">4
 </span><span class="c32">ODC5 equ </span><span class="c12">5


</span><span class="c32">BANK5_CCPR1 equ </span><span class="c12">291
</span><span class="c32">BANK5_CCPR1H equ </span><span class="c12">292
</span><span class="c32">BANK5_CCP1CON equ </span><span class="c12">293
 </span><span class="c32">CCP1M0 equ </span><span class="c12">0
 </span><span class="c32">CCP1M1 equ </span><span class="c12">1
 </span><span class="c32">CCP1M2 equ </span><span class="c12">2
 </span><span class="c32">CCP1M3 equ </span><span class="c12">3
 </span><span class="c32">CCP1Y equ </span><span class="c12">4
 </span><span class="c32">CCP1X equ </span><span class="c12">5


</span><span class="c32">BANK5_CCPR2 equ </span><span class="c12">298
</span><span class="c32">BANK5_CCPR2H equ </span><span class="c12">299
</span><span class="c32">BANK5_CCP2CON equ </span><span class="c12">29A
 </span><span class="c32">CCP2M0 equ </span><span class="c12">0
 </span><span class="c32">CCP2M1 equ </span><span class="c12">1
 </span><span class="c32">CCP2M2 equ </span><span class="c12">2
 </span><span class="c32">CCP2M3 equ </span><span class="c12">3
 </span><span class="c32">CCP2Y equ </span><span class="c12">4
 </span><span class="c32">CCP2X equ </span><span class="c12">5


</span><span class="c32">BANK5_CCPTMRS equ </span><span class="c12">29E
 </span><span class="c32">C1TSEL0 equ </span><span class="c12">0
 </span><span class="c32">C1TSEL1 equ </span><span class="c12">1
 </span><span class="c32">C2TSEL0 equ </span><span class="c12">2
 </span><span class="c32">C2TSEL1 equ </span><span class="c12">3
 </span><span class="c32">P3TSEL0 equ </span><span class="c12">4
 </span><span class="c32">P3TSEL1 equ </span><span class="c12">5
 </span><span class="c32">P4TSEL0 equ </span><span class="c12">6
 </span><span class="c32">P4TSEL1 equ </span><span class="c12">7


</span><span class="c32">BANK6_INDF0 equ </span><span class="c12">300
</span><span class="c32">BANK6_INDF1 equ </span><span class="c12">301
</span><span class="c32">BANK6_PCL equ </span><span class="c12">302
</span><span class="c32">BANK6_STATUS equ </span><span class="c12">303
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK6_FSR0 equ </span><span class="c12">304
</span><span class="c32">BANK6_FSR0H equ </span><span class="c12">305
</span><span class="c32">BANK6_FSR1 equ </span><span class="c12">306
</span><span class="c32">BANK6_FSR1H equ </span><span class="c12">307
</span><span class="c32">BANK6_BSR equ </span><span class="c12">308
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK6_WREG equ </span><span class="c12">309
</span><span class="c32">BANK6_PCLATH equ </span><span class="c12">30A
</span><span class="c32">BANK6_INTCON equ </span><span class="c12">30B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK6_SLRCONA equ </span><span class="c12">30C
 </span><span class="c32">SLRA0 equ </span><span class="c12">0
 </span><span class="c32">SLRA1 equ </span><span class="c12">1
 </span><span class="c32">SLRA2 equ </span><span class="c12">2
 </span><span class="c32">SLRA4 equ </span><span class="c12">4
 </span><span class="c32">SLRA5 equ </span><span class="c12">5


</span><span class="c32">BANK6_SLRCONC equ </span><span class="c12">30E
 </span><span class="c32">SLRC0 equ </span><span class="c12">0
 </span><span class="c32">SLRC1 equ </span><span class="c12">1
 </span><span class="c32">SLRC2 equ </span><span class="c12">2
 </span><span class="c32">SLRC3 equ </span><span class="c12">3
 </span><span class="c32">SLRC4 equ </span><span class="c12">4
 </span><span class="c32">SLRC5 equ </span><span class="c12">5


</span><span class="c32">BANK7_INDF0 equ </span><span class="c12">380
</span><span class="c32">BANK7_INDF1 equ </span><span class="c12">381
</span><span class="c32">BANK7_PCL equ </span><span class="c12">382
</span><span class="c32">BANK7_STATUS equ </span><span class="c12">383
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK7_FSR0 equ </span><span class="c12">384
</span><span class="c32">BANK7_FSR0H equ </span><span class="c12">385
</span><span class="c32">BANK7_FSR1 equ </span><span class="c12">386
</span><span class="c32">BANK7_FSR1H equ </span><span class="c12">387
</span><span class="c32">BANK7_BSR equ </span><span class="c12">388
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK7_WREG equ </span><span class="c12">389
</span><span class="c32">BANK7_PCLATH equ </span><span class="c12">38A
</span><span class="c32">BANK7_INTCON equ </span><span class="c12">38B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7

</span><span class="c32">BANK7_INLVLA equ </span><span class="c12">38C
 </span><span class="c32">INLVLA0 equ </span><span class="c12">0
 </span><span class="c32">INLVLA1 equ </span><span class="c12">1
 </span><span class="c32">INLVLA2 equ </span><span class="c12">2
 </span><span class="c32">INLVLA3 equ </span><span class="c12">3
 </span><span class="c32">INLVLA4 equ </span><span class="c12">4
 </span><span class="c32">INLVLA5 equ </span><span class="c12">5


</span><span class="c32">BANK7_INLVLC equ </span><span class="c12">38E
 </span><span class="c32">INLVLC0 equ </span><span class="c12">0
 </span><span class="c32">INLVLC1 equ </span><span class="c12">1
 </span><span class="c32">INLVLC2 equ </span><span class="c12">2
 </span><span class="c32">INLVLC3 equ </span><span class="c12">3
 </span><span class="c32">INLVLC4 equ </span><span class="c12">4
 </span><span class="c32">INLVLC5 equ </span><span class="c12">5


</span><span class="c32">BANK7_IOCAP equ </span><span class="c12">391
 </span><span class="c32">IOCAP0 equ </span><span class="c12">0
 </span><span class="c32">IOCAP1 equ </span><span class="c12">1
 </span><span class="c32">IOCAP2 equ </span><span class="c12">2
 </span><span class="c32">IOCAP3 equ </span><span class="c12">3
 </span><span class="c32">IOCAP4 equ </span><span class="c12">4
 </span><span class="c32">IOCAP5 equ </span><span class="c12">5

</span><span class="c32">BANK7_IOCAN equ </span><span class="c12">392
 </span><span class="c32">IOCAN0 equ </span><span class="c12">0
 </span><span class="c32">IOCAN1 equ </span><span class="c12">1
 </span><span class="c32">IOCAN2 equ </span><span class="c12">2
 </span><span class="c32">IOCAN3 equ </span><span class="c12">3
 </span><span class="c32">IOCAN4 equ </span><span class="c12">4
 </span><span class="c32">IOCAN5 equ </span><span class="c12">5

</span><span class="c32">BANK7_IOCAF equ </span><span class="c12">393
 </span><span class="c32">IOCAF0 equ </span><span class="c12">0
 </span><span class="c32">IOCAF1 equ </span><span class="c12">1
 </span><span class="c32">IOCAF2 equ </span><span class="c12">2
 </span><span class="c32">IOCAF3 equ </span><span class="c12">3
 </span><span class="c32">IOCAF4 equ </span><span class="c12">4
 </span><span class="c32">IOCAF5 equ </span><span class="c12">5


</span><span class="c32">BANK7_IOCCP equ </span><span class="c12">397
 </span><span class="c32">IOCCP0 equ </span><span class="c12">0
 </span><span class="c32">IOCCP1 equ </span><span class="c12">1
 </span><span class="c32">IOCCP2 equ </span><span class="c12">2
 </span><span class="c32">IOCCP3 equ </span><span class="c12">3
 </span><span class="c32">IOCCP4 equ </span><span class="c12">4
 </span><span class="c32">IOCCP5 equ </span><span class="c12">5

</span><span class="c32">BANK7_IOCCN equ </span><span class="c12">398
 </span><span class="c32">IOCCN0 equ </span><span class="c12">0
 </span><span class="c32">IOCCN1 equ </span><span class="c12">1
 </span><span class="c32">IOCCN2 equ </span><span class="c12">2
 </span><span class="c32">IOCCN3 equ </span><span class="c12">3
 </span><span class="c32">IOCCN4 equ </span><span class="c12">4
 </span><span class="c32">IOCCN5 equ </span><span class="c12">5

</span><span class="c32">BANK7_IOCCF equ </span><span class="c12">399
 </span><span class="c32">IOCCF0 equ </span><span class="c12">0
 </span><span class="c32">IOCCF1 equ </span><span class="c12">1
 </span><span class="c32">IOCCF2 equ </span><span class="c12">2
 </span><span class="c32">IOCCF3 equ </span><span class="c12">3
 </span><span class="c32">IOCCF4 equ </span><span class="c12">4
 </span><span class="c32">IOCCF5 equ </span><span class="c12">5


</span><span class="c32">BANK8_INDF0 equ </span><span class="c12">400
</span><span class="c32">BANK8_INDF1 equ </span><span class="c12">401
</span><span class="c32">BANK8_PCL equ </span><span class="c12">402
</span><span class="c32">BANK8_STATUS equ </span><span class="c12">403
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK8_FSR0 equ </span><span class="c12">404
</span><span class="c32">BANK8_FSR0H equ </span><span class="c12">405
</span><span class="c32">BANK8_FSR1 equ </span><span class="c12">406
</span><span class="c32">BANK8_FSR1H equ </span><span class="c12">407
</span><span class="c32">BANK8_BSR equ </span><span class="c12">408
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK8_WREG equ </span><span class="c12">409
</span><span class="c32">BANK8_PCLATH equ </span><span class="c12">40A
</span><span class="c32">BANK8_INTCON equ </span><span class="c12">40B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK8_TMR4 equ </span><span class="c12">415
</span><span class="c32">BANK8_PR4 equ </span><span class="c12">416
</span><span class="c32">BANK8_T4CON equ </span><span class="c12">417
 </span><span class="c32">T4CKPS0 equ </span><span class="c12">0
 </span><span class="c32">T4CKPS1 equ </span><span class="c12">1
 </span><span class="c32">TMR4ON equ </span><span class="c12">2
 </span><span class="c32">T4OUTPS0 equ </span><span class="c12">3
 </span><span class="c32">T4OUTPS1 equ </span><span class="c12">4
 </span><span class="c32">T4OUTPS2 equ </span><span class="c12">5
 </span><span class="c32">T4OUTPS3 equ </span><span class="c12">6


</span><span class="c32">BANK8_TMR6 equ </span><span class="c12">41C
</span><span class="c32">BANK8_PR6 equ </span><span class="c12">41D
</span><span class="c32">BANK8_T6CON equ </span><span class="c12">41E
 </span><span class="c32">T6CKPS0 equ </span><span class="c12">0
 </span><span class="c32">T6CKPS1 equ </span><span class="c12">1
 </span><span class="c32">TMR6ON equ </span><span class="c12">2
 </span><span class="c32">T6OUTPS0 equ </span><span class="c12">3
 </span><span class="c32">T6OUTPS1 equ </span><span class="c12">4
 </span><span class="c32">T6OUTPS2 equ </span><span class="c12">5
 </span><span class="c32">T6OUTPS3 equ </span><span class="c12">6


</span><span class="c32">BANK9_INDF0 equ </span><span class="c12">480
</span><span class="c32">BANK9_INDF1 equ </span><span class="c12">481
</span><span class="c32">BANK9_PCL equ </span><span class="c12">482
</span><span class="c32">BANK9_STATUS equ </span><span class="c12">483
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK9_FSR0 equ </span><span class="c12">484
</span><span class="c32">BANK9_FSR0H equ </span><span class="c12">485
</span><span class="c32">BANK9_FSR1 equ </span><span class="c12">486
</span><span class="c32">BANK9_FSR1H equ </span><span class="c12">487
</span><span class="c32">BANK9_BSR equ </span><span class="c12">488
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK9_WREG equ </span><span class="c12">489
</span><span class="c32">BANK9_PCLATH equ </span><span class="c12">48A
</span><span class="c32">BANK9_INTCON equ </span><span class="c12">48B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK10_INDF0 equ </span><span class="c12">500
</span><span class="c32">BANK10_INDF1 equ </span><span class="c12">501
</span><span class="c32">BANK10_PCL equ </span><span class="c12">502
</span><span class="c32">BANK10_STATUS equ </span><span class="c12">503
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK10_FSR0 equ </span><span class="c12">504
</span><span class="c32">BANK10_FSR0H equ </span><span class="c12">505
</span><span class="c32">BANK10_FSR1 equ </span><span class="c12">506
</span><span class="c32">BANK10_FSR1H equ </span><span class="c12">507
</span><span class="c32">BANK10_BSR equ </span><span class="c12">508
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK10_WREG equ </span><span class="c12">509
</span><span class="c32">BANK10_PCLATH equ </span><span class="c12">50A
</span><span class="c32">BANK10_INTCON equ </span><span class="c12">50B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK10_OPA1CON equ </span><span class="c12">511
 </span><span class="c32">OPA1PCH0 equ </span><span class="c12">0
 </span><span class="c32">OPA1PCH1 equ </span><span class="c12">1
 </span><span class="c32">OPA1UG equ </span><span class="c12">4
 </span><span class="c32">OPA1SP equ </span><span class="c12">6
 </span><span class="c32">OPA1EN equ </span><span class="c12">7


</span><span class="c32">BANK10_OPA2CON equ </span><span class="c12">515
 </span><span class="c32">OPA2PCH0 equ </span><span class="c12">0
 </span><span class="c32">OPA2PCH1 equ </span><span class="c12">1
 </span><span class="c32">OPA2UG equ </span><span class="c12">4
 </span><span class="c32">OPA2SP equ </span><span class="c12">6
 </span><span class="c32">OPA2EN equ </span><span class="c12">7


</span><span class="c32">BANK11_INDF0 equ </span><span class="c12">580
</span><span class="c32">BANK11_INDF1 equ </span><span class="c12">581
</span><span class="c32">BANK11_PCL equ </span><span class="c12">582
</span><span class="c32">BANK11_STATUS equ </span><span class="c12">583
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK11_FSR0 equ </span><span class="c12">584
</span><span class="c32">BANK11_FSR0H equ </span><span class="c12">585
</span><span class="c32">BANK11_FSR1 equ </span><span class="c12">586
</span><span class="c32">BANK11_FSR1H equ </span><span class="c12">587
</span><span class="c32">BANK11_BSR equ </span><span class="c12">588
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK11_WREG equ </span><span class="c12">589
</span><span class="c32">BANK11_PCLATH equ </span><span class="c12">58A
</span><span class="c32">BANK11_INTCON equ </span><span class="c12">58B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK12_INDF0 equ </span><span class="c12">600
</span><span class="c32">BANK12_INDF1 equ </span><span class="c12">601
</span><span class="c32">BANK12_PCL equ </span><span class="c12">602
</span><span class="c32">BANK12_STATUS equ </span><span class="c12">603
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK12_FSR0 equ </span><span class="c12">604
</span><span class="c32">BANK12_FSR0H equ </span><span class="c12">605
</span><span class="c32">BANK12_FSR1 equ </span><span class="c12">606
</span><span class="c32">BANK12_FSR1H equ </span><span class="c12">607
</span><span class="c32">BANK12_BSR equ </span><span class="c12">608
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK12_WREG equ </span><span class="c12">609
</span><span class="c32">BANK12_PCLATH equ </span><span class="c12">60A
</span><span class="c32">BANK12_INTCON equ </span><span class="c12">60B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK12_PWM3DCL equ </span><span class="c12">617
 </span><span class="c32">PWM3DCL0 equ </span><span class="c12">6
 </span><span class="c32">PWM3DCL1 equ </span><span class="c12">7

</span><span class="c32">BANK12_PWM3DCH equ </span><span class="c12">618
 </span><span class="c32">PWM3DCH0 equ </span><span class="c12">0
 </span><span class="c32">PWM3DCH1 equ </span><span class="c12">1
 </span><span class="c32">PWM3DCH2 equ </span><span class="c12">2
 </span><span class="c32">PWM3DCH3 equ </span><span class="c12">3
 </span><span class="c32">PWM3DCH4 equ </span><span class="c12">4
 </span><span class="c32">PWM3DCH5 equ </span><span class="c12">5
 </span><span class="c32">PWM3DCH6 equ </span><span class="c12">6
 </span><span class="c32">PWM3DCH7 equ </span><span class="c12">7

</span><span class="c32">BANK12_PWM3CON equ </span><span class="c12">619
 </span><span class="c32">PWM3POL equ </span><span class="c12">4
 </span><span class="c32">PWM3OUT equ </span><span class="c12">5
 </span><span class="c32">PWM3EN equ </span><span class="c12">7

</span><span class="c32">BANK12_PWM4DCL equ </span><span class="c12">61A
 </span><span class="c32">PWM4DCL0 equ </span><span class="c12">6
 </span><span class="c32">PWM4DCL1 equ </span><span class="c12">7

</span><span class="c32">BANK12_PWM4DCH equ </span><span class="c12">61B
 </span><span class="c32">PWM4DCH0 equ </span><span class="c12">0
 </span><span class="c32">PWM4DCH1 equ </span><span class="c12">1
 </span><span class="c32">PWM4DCH2 equ </span><span class="c12">2
 </span><span class="c32">PWM4DCH3 equ </span><span class="c12">3
 </span><span class="c32">PWM4DCH4 equ </span><span class="c12">4
 </span><span class="c32">PWM4DCH5 equ </span><span class="c12">5
 </span><span class="c32">PWM4DCH6 equ </span><span class="c12">6
 </span><span class="c32">PWM4DCH7 equ </span><span class="c12">7

</span><span class="c32">BANK12_PWM4CON equ </span><span class="c12">61C
 </span><span class="c32">PWM4POL equ </span><span class="c12">4
 </span><span class="c32">PWM4OUT equ </span><span class="c12">5
 </span><span class="c32">PWM4EN equ </span><span class="c12">7


</span><span class="c32">BANK13_INDF0 equ </span><span class="c12">680
</span><span class="c32">BANK13_INDF1 equ </span><span class="c12">681
</span><span class="c32">BANK13_PCL equ </span><span class="c12">682
</span><span class="c32">BANK13_STATUS equ </span><span class="c12">683
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK13_FSR0 equ </span><span class="c12">684
</span><span class="c32">BANK13_FSR0H equ </span><span class="c12">685
</span><span class="c32">BANK13_FSR1 equ </span><span class="c12">686
</span><span class="c32">BANK13_FSR1H equ </span><span class="c12">687
</span><span class="c32">BANK13_BSR equ </span><span class="c12">688
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK13_WREG equ </span><span class="c12">689
</span><span class="c32">BANK13_PCLATH equ </span><span class="c12">68A
</span><span class="c32">BANK13_INTCON equ </span><span class="c12">68B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK13_COG1PHR equ </span><span class="c12">691
 </span><span class="c32">G1PHR0 equ </span><span class="c12">0
 </span><span class="c32">G1PHR1 equ </span><span class="c12">1
 </span><span class="c32">G1PHR2 equ </span><span class="c12">2
 </span><span class="c32">G1PHR3 equ </span><span class="c12">3
 </span><span class="c32">G1PHR4 equ </span><span class="c12">4
 </span><span class="c32">G1PHR5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1PHF equ </span><span class="c12">692
 </span><span class="c32">G1PHF0 equ </span><span class="c12">0
 </span><span class="c32">G1PHF1 equ </span><span class="c12">1
 </span><span class="c32">G1PHF2 equ </span><span class="c12">2
 </span><span class="c32">G1PHF3 equ </span><span class="c12">3
 </span><span class="c32">G1PHF4 equ </span><span class="c12">4
 </span><span class="c32">G1PHF5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1BLKR equ </span><span class="c12">693
 </span><span class="c32">G1BLKR0 equ </span><span class="c12">0
 </span><span class="c32">G1BLKR1 equ </span><span class="c12">1
 </span><span class="c32">G1BLKR2 equ </span><span class="c12">2
 </span><span class="c32">G1BLKR3 equ </span><span class="c12">3
 </span><span class="c32">G1BLKR4 equ </span><span class="c12">4
 </span><span class="c32">G1BLKR5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1BLKF equ </span><span class="c12">694
 </span><span class="c32">G1BLKF0 equ </span><span class="c12">0
 </span><span class="c32">G1BLKF1 equ </span><span class="c12">1
 </span><span class="c32">G1BLKF2 equ </span><span class="c12">2
 </span><span class="c32">G1BLKF3 equ </span><span class="c12">3
 </span><span class="c32">G1BLKF4 equ </span><span class="c12">4
 </span><span class="c32">G1BLKF5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1DBR equ </span><span class="c12">695
 </span><span class="c32">G1DBR0 equ </span><span class="c12">0
 </span><span class="c32">G1DBR1 equ </span><span class="c12">1
 </span><span class="c32">G1DBR2 equ </span><span class="c12">2
 </span><span class="c32">G1DBR3 equ </span><span class="c12">3
 </span><span class="c32">G1DBR4 equ </span><span class="c12">4
 </span><span class="c32">G1DBR5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1DBF equ </span><span class="c12">696
 </span><span class="c32">G1DBF0 equ </span><span class="c12">0
 </span><span class="c32">G1DBF1 equ </span><span class="c12">1
 </span><span class="c32">G1DBF2 equ </span><span class="c12">2
 </span><span class="c32">G1DBF3 equ </span><span class="c12">3
 </span><span class="c32">G1DBF4 equ </span><span class="c12">4
 </span><span class="c32">G1DBF5 equ </span><span class="c12">5

</span><span class="c32">BANK13_COG1CON0 equ </span><span class="c12">697
 </span><span class="c32">G1MD0 equ </span><span class="c12">0
 </span><span class="c32">G1MD1 equ </span><span class="c12">1
 </span><span class="c32">G1MD2 equ </span><span class="c12">2
 </span><span class="c32">G1CS0 equ </span><span class="c12">3
 </span><span class="c32">G1CS1 equ </span><span class="c12">4
 </span><span class="c32">G1LD equ </span><span class="c12">6
 </span><span class="c32">G1EN equ </span><span class="c12">7

</span><span class="c32">BANK13_COG1CON1 equ </span><span class="c12">698
 </span><span class="c32">G1POLA equ </span><span class="c12">0
 </span><span class="c32">G1POLB equ </span><span class="c12">1
 </span><span class="c32">G1POLC equ </span><span class="c12">2
 </span><span class="c32">G1POLD equ </span><span class="c12">3
 </span><span class="c32">G1FDBS equ </span><span class="c12">6
 </span><span class="c32">G1RDBS equ </span><span class="c12">7

</span><span class="c32">BANK13_COG1RIS equ </span><span class="c12">699
 </span><span class="c32">G1RIS0 equ </span><span class="c12">0
 </span><span class="c32">G1RIS1 equ </span><span class="c12">1
 </span><span class="c32">G1RIS2 equ </span><span class="c12">2
 </span><span class="c32">G1RIS3 equ </span><span class="c12">3
 </span><span class="c32">G1RIS4 equ </span><span class="c12">4
 </span><span class="c32">G1RIS5 equ </span><span class="c12">5
 </span><span class="c32">G1RIS6 equ </span><span class="c12">6

</span><span class="c32">BANK13_COG1RSIM equ </span><span class="c12">69A
 </span><span class="c32">G1RSIM0 equ </span><span class="c12">0
 </span><span class="c32">G1RSIM1 equ </span><span class="c12">1
 </span><span class="c32">G1RSIM2 equ </span><span class="c12">2
 </span><span class="c32">G1RSIM3 equ </span><span class="c12">3
 </span><span class="c32">G1RSIM4 equ </span><span class="c12">4
 </span><span class="c32">G1RSIM5 equ </span><span class="c12">5
 </span><span class="c32">G1RSIM6 equ </span><span class="c12">6

</span><span class="c32">BANK13_COG1FIS equ </span><span class="c12">69B
 </span><span class="c32">G1FIS0 equ </span><span class="c12">0
 </span><span class="c32">G1FIS1 equ </span><span class="c12">1
 </span><span class="c32">G1FIS2 equ </span><span class="c12">2
 </span><span class="c32">G1FIS3 equ </span><span class="c12">3
 </span><span class="c32">G1FIS4 equ </span><span class="c12">4
 </span><span class="c32">G1FIS5 equ </span><span class="c12">5
 </span><span class="c32">G1FIS6 equ </span><span class="c12">6

</span><span class="c32">BANK13_COG1FSIM equ </span><span class="c12">69C
 </span><span class="c32">G1FSIM0 equ </span><span class="c12">0
 </span><span class="c32">G1FSIM1 equ </span><span class="c12">1
 </span><span class="c32">G1FSIM2 equ </span><span class="c12">2
 </span><span class="c32">G1FSIM3 equ </span><span class="c12">3
 </span><span class="c32">G1FSIM4 equ </span><span class="c12">4
 </span><span class="c32">G1FSIM5 equ </span><span class="c12">5
 </span><span class="c32">G1FSIM6 equ </span><span class="c12">6

</span><span class="c32">BANK13_COG1ASD0 equ </span><span class="c12">69D
 </span><span class="c32">G1ASDAC0 equ </span><span class="c12">2
 </span><span class="c32">G1ASDAC1 equ </span><span class="c12">3
 </span><span class="c32">G1ASDBD0 equ </span><span class="c12">4
 </span><span class="c32">G1ASDBD1 equ </span><span class="c12">5
 </span><span class="c32">G1ARSEN equ </span><span class="c12">6
 </span><span class="c32">G1ASE equ </span><span class="c12">7

</span><span class="c32">BANK13_COG1ASD1 equ </span><span class="c12">69E
 </span><span class="c32">G1AS0E equ </span><span class="c12">0
 </span><span class="c32">G1AS1E equ </span><span class="c12">1
 </span><span class="c32">G1AS2E equ </span><span class="c12">2
 </span><span class="c32">G1AS3E equ </span><span class="c12">3

</span><span class="c32">BANK13_COG1STR equ </span><span class="c12">69F
 </span><span class="c32">G1STRA equ </span><span class="c12">0
 </span><span class="c32">G1STRB equ </span><span class="c12">1
 </span><span class="c32">G1STRC equ </span><span class="c12">2
 </span><span class="c32">G1STRD equ </span><span class="c12">3
 </span><span class="c32">G1SDATA equ </span><span class="c12">4
 </span><span class="c32">G1SDATB equ </span><span class="c12">5
 </span><span class="c32">G1SDATC equ </span><span class="c12">6
 </span><span class="c32">G1SDATD equ </span><span class="c12">7


</span><span class="c32">BANK14_INDF0 equ </span><span class="c12">700
</span><span class="c32">BANK14_INDF1 equ </span><span class="c12">701
</span><span class="c32">BANK14_PCL equ </span><span class="c12">702
</span><span class="c32">BANK14_STATUS equ </span><span class="c12">703
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK14_FSR0 equ </span><span class="c12">704
</span><span class="c32">BANK14_FSR0H equ </span><span class="c12">705
</span><span class="c32">BANK14_FSR1 equ </span><span class="c12">706
</span><span class="c32">BANK14_FSR1H equ </span><span class="c12">707
</span><span class="c32">BANK14_BSR equ </span><span class="c12">708
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK14_WREG equ </span><span class="c12">709
</span><span class="c32">BANK14_PCLATH equ </span><span class="c12">70A
</span><span class="c32">BANK14_INTCON equ </span><span class="c12">70B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK15_INDF0 equ </span><span class="c12">780
</span><span class="c32">BANK15_INDF1 equ </span><span class="c12">781
</span><span class="c32">BANK15_PCL equ </span><span class="c12">782
</span><span class="c32">BANK15_STATUS equ </span><span class="c12">783
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK15_FSR0 equ </span><span class="c12">784
</span><span class="c32">BANK15_FSR0H equ </span><span class="c12">785
</span><span class="c32">BANK15_FSR1 equ </span><span class="c12">786
</span><span class="c32">BANK15_FSR1H equ </span><span class="c12">787
</span><span class="c32">BANK15_BSR equ </span><span class="c12">788
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK15_WREG equ </span><span class="c12">789
</span><span class="c32">BANK15_PCLATH equ </span><span class="c12">78A
</span><span class="c32">BANK15_INTCON equ </span><span class="c12">78B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK16_INDF0 equ </span><span class="c12">800
</span><span class="c32">BANK16_INDF1 equ </span><span class="c12">801
</span><span class="c32">BANK16_PCL equ </span><span class="c12">802
</span><span class="c32">BANK16_STATUS equ </span><span class="c12">803
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK16_FSR0 equ </span><span class="c12">804
</span><span class="c32">BANK16_FSR0H equ </span><span class="c12">805
</span><span class="c32">BANK16_FSR1 equ </span><span class="c12">806
</span><span class="c32">BANK16_FSR1H equ </span><span class="c12">807
</span><span class="c32">BANK16_BSR equ </span><span class="c12">808
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK16_WREG equ </span><span class="c12">809
</span><span class="c32">BANK16_PCLATH equ </span><span class="c12">80A
</span><span class="c32">BANK16_INTCON equ </span><span class="c12">80B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK17_INDF0 equ </span><span class="c12">880
</span><span class="c32">BANK17_INDF1 equ </span><span class="c12">881
</span><span class="c32">BANK17_PCL equ </span><span class="c12">882
</span><span class="c32">BANK17_STATUS equ </span><span class="c12">883
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK17_FSR0 equ </span><span class="c12">884
</span><span class="c32">BANK17_FSR0H equ </span><span class="c12">885
</span><span class="c32">BANK17_FSR1 equ </span><span class="c12">886
</span><span class="c32">BANK17_FSR1H equ </span><span class="c12">887
</span><span class="c32">BANK17_BSR equ </span><span class="c12">888
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK17_WREG equ </span><span class="c12">889
</span><span class="c32">BANK17_PCLATH equ </span><span class="c12">88A
</span><span class="c32">BANK17_INTCON equ </span><span class="c12">88B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK18_INDF0 equ </span><span class="c12">900
</span><span class="c32">BANK18_INDF1 equ </span><span class="c12">901
</span><span class="c32">BANK18_PCL equ </span><span class="c12">902
</span><span class="c32">BANK18_STATUS equ </span><span class="c12">903
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK18_FSR0 equ </span><span class="c12">904
</span><span class="c32">BANK18_FSR0H equ </span><span class="c12">905
</span><span class="c32">BANK18_FSR1 equ </span><span class="c12">906
</span><span class="c32">BANK18_FSR1H equ </span><span class="c12">907
</span><span class="c32">BANK18_BSR equ </span><span class="c12">908
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK18_WREG equ </span><span class="c12">909
</span><span class="c32">BANK18_PCLATH equ </span><span class="c12">90A
</span><span class="c32">BANK18_INTCON equ </span><span class="c12">90B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK19_INDF0 equ </span><span class="c12">980
</span><span class="c32">BANK19_INDF1 equ </span><span class="c12">981
</span><span class="c32">BANK19_PCL equ </span><span class="c12">982
</span><span class="c32">BANK19_STATUS equ </span><span class="c12">983
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK19_FSR0 equ </span><span class="c12">984
</span><span class="c32">BANK19_FSR0H equ </span><span class="c12">985
</span><span class="c32">BANK19_FSR1 equ </span><span class="c12">986
</span><span class="c32">BANK19_FSR1H equ </span><span class="c12">987
</span><span class="c32">BANK19_BSR equ </span><span class="c12">988
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK19_WREG equ </span><span class="c12">989
</span><span class="c32">BANK19_PCLATH equ </span><span class="c12">98A
</span><span class="c32">BANK19_INTCON equ </span><span class="c12">98B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK20_INDF0 equ </span><span class="c12">0A00
</span><span class="c32">BANK20_INDF1 equ </span><span class="c12">0A01
</span><span class="c32">BANK20_PCL equ </span><span class="c12">0A02
</span><span class="c32">BANK20_STATUS equ </span><span class="c12">0A03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK20_FSR0 equ </span><span class="c12">0A04
</span><span class="c32">BANK20_FSR0H equ </span><span class="c12">0A05
</span><span class="c32">BANK20_FSR1 equ </span><span class="c12">0A06
</span><span class="c32">BANK20_FSR1H equ </span><span class="c12">0A07
</span><span class="c32">BANK20_BSR equ </span><span class="c12">0A08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK20_WREG equ </span><span class="c12">0A09
</span><span class="c32">BANK20_PCLATH equ </span><span class="c12">0A0A
</span><span class="c32">BANK20_INTCON equ </span><span class="c12">0A0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK21_INDF0 equ </span><span class="c12">0A80
</span><span class="c32">BANK21_INDF1 equ </span><span class="c12">0A81
</span><span class="c32">BANK21_PCL equ </span><span class="c12">0A82
</span><span class="c32">BANK21_STATUS equ </span><span class="c12">0A83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK21_FSR0 equ </span><span class="c12">0A84
</span><span class="c32">BANK21_FSR0H equ </span><span class="c12">0A85
</span><span class="c32">BANK21_FSR1 equ </span><span class="c12">0A86
</span><span class="c32">BANK21_FSR1H equ </span><span class="c12">0A87
</span><span class="c32">BANK21_BSR equ </span><span class="c12">0A88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK21_WREG equ </span><span class="c12">0A89
</span><span class="c32">BANK21_PCLATH equ </span><span class="c12">0A8A
</span><span class="c32">BANK21_INTCON equ </span><span class="c12">0A8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK22_INDF0 equ </span><span class="c12">0B00
</span><span class="c32">BANK22_INDF1 equ </span><span class="c12">0B01
</span><span class="c32">BANK22_PCL equ </span><span class="c12">0B02
</span><span class="c32">BANK22_STATUS equ </span><span class="c12">0B03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK22_FSR0 equ </span><span class="c12">0B04
</span><span class="c32">BANK22_FSR0H equ </span><span class="c12">0B05
</span><span class="c32">BANK22_FSR1 equ </span><span class="c12">0B06
</span><span class="c32">BANK22_FSR1H equ </span><span class="c12">0B07
</span><span class="c32">BANK22_BSR equ </span><span class="c12">0B08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK22_WREG equ </span><span class="c12">0B09
</span><span class="c32">BANK22_PCLATH equ </span><span class="c12">0B0A
</span><span class="c32">BANK22_INTCON equ </span><span class="c12">0B0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK23_INDF0 equ </span><span class="c12">0B80
</span><span class="c32">BANK23_INDF1 equ </span><span class="c12">0B81
</span><span class="c32">BANK23_PCL equ </span><span class="c12">0B82
</span><span class="c32">BANK23_STATUS equ </span><span class="c12">0B83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK23_FSR0 equ </span><span class="c12">0B84
</span><span class="c32">BANK23_FSR0H equ </span><span class="c12">0B85
</span><span class="c32">BANK23_FSR1 equ </span><span class="c12">0B86
</span><span class="c32">BANK23_FSR1H equ </span><span class="c12">0B87
</span><span class="c32">BANK23_BSR equ </span><span class="c12">0B88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK23_WREG equ </span><span class="c12">0B89
</span><span class="c32">BANK23_PCLATH equ </span><span class="c12">0B8A
</span><span class="c32">BANK23_INTCON equ </span><span class="c12">0B8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK24_INDF0 equ </span><span class="c12">0C00
</span><span class="c32">BANK24_INDF1 equ </span><span class="c12">0C01
</span><span class="c32">BANK24_PCL equ </span><span class="c12">0C02
</span><span class="c32">BANK24_STATUS equ </span><span class="c12">0C03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK24_FSR0 equ </span><span class="c12">0C04
</span><span class="c32">BANK24_FSR0H equ </span><span class="c12">0C05
</span><span class="c32">BANK24_FSR1 equ </span><span class="c12">0C06
</span><span class="c32">BANK24_FSR1H equ </span><span class="c12">0C07
</span><span class="c32">BANK24_BSR equ </span><span class="c12">0C08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK24_WREG equ </span><span class="c12">0C09
</span><span class="c32">BANK24_PCLATH equ </span><span class="c12">0C0A
</span><span class="c32">BANK24_INTCON equ </span><span class="c12">0C0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK25_INDF0 equ </span><span class="c12">0C80
</span><span class="c32">BANK25_INDF1 equ </span><span class="c12">0C81
</span><span class="c32">BANK25_PCL equ </span><span class="c12">0C82
</span><span class="c32">BANK25_STATUS equ </span><span class="c12">0C83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK25_FSR0 equ </span><span class="c12">0C84
</span><span class="c32">BANK25_FSR0H equ </span><span class="c12">0C85
</span><span class="c32">BANK25_FSR1 equ </span><span class="c12">0C86
</span><span class="c32">BANK25_FSR1H equ </span><span class="c12">0C87
</span><span class="c32">BANK25_BSR equ </span><span class="c12">0C88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK25_WREG equ </span><span class="c12">0C89
</span><span class="c32">BANK25_PCLATH equ </span><span class="c12">0C8A
</span><span class="c32">BANK25_INTCON equ </span><span class="c12">0C8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK26_INDF0 equ </span><span class="c12">0D00
</span><span class="c32">BANK26_INDF1 equ </span><span class="c12">0D01
</span><span class="c32">BANK26_PCL equ </span><span class="c12">0D02
</span><span class="c32">BANK26_STATUS equ </span><span class="c12">0D03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK26_FSR0 equ </span><span class="c12">0D04
</span><span class="c32">BANK26_FSR0H equ </span><span class="c12">0D05
</span><span class="c32">BANK26_FSR1 equ </span><span class="c12">0D06
</span><span class="c32">BANK26_FSR1H equ </span><span class="c12">0D07
</span><span class="c32">BANK26_BSR equ </span><span class="c12">0D08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK26_WREG equ </span><span class="c12">0D09
</span><span class="c32">BANK26_PCLATH equ </span><span class="c12">0D0A
</span><span class="c32">BANK26_INTCON equ </span><span class="c12">0D0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK27_INDF0 equ </span><span class="c12">0D80
</span><span class="c32">BANK27_INDF1 equ </span><span class="c12">0D81
</span><span class="c32">BANK27_PCL equ </span><span class="c12">0D82
</span><span class="c32">BANK27_STATUS equ </span><span class="c12">0D83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK27_FSR0 equ </span><span class="c12">0D84
</span><span class="c32">BANK27_FSR0H equ </span><span class="c12">0D85
</span><span class="c32">BANK27_FSR1 equ </span><span class="c12">0D86
</span><span class="c32">BANK27_FSR1H equ </span><span class="c12">0D87
</span><span class="c32">BANK27_BSR equ </span><span class="c12">0D88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK27_WREG equ </span><span class="c12">0D89
</span><span class="c32">BANK27_PCLATH equ </span><span class="c12">0D8A
</span><span class="c32">BANK27_INTCON equ </span><span class="c12">0D8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK28_INDF0 equ </span><span class="c12">0E00
</span><span class="c32">BANK28_INDF1 equ </span><span class="c12">0E01
</span><span class="c32">BANK28_PCL equ </span><span class="c12">0E02
</span><span class="c32">BANK28_STATUS equ </span><span class="c12">0E03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK28_FSR0 equ </span><span class="c12">0E04
</span><span class="c32">BANK28_FSR0H equ </span><span class="c12">0E05
</span><span class="c32">BANK28_FSR1 equ </span><span class="c12">0E06
</span><span class="c32">BANK28_FSR1H equ </span><span class="c12">0E07
</span><span class="c32">BANK28_BSR equ </span><span class="c12">0E08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK28_WREG equ </span><span class="c12">0E09
</span><span class="c32">BANK28_PCLATH equ </span><span class="c12">0E0A
</span><span class="c32">BANK28_INTCON equ </span><span class="c12">0E0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK28_PPSLOCK equ </span><span class="c12">0E0F
 </span><span class="c32">PPSLOCKED equ </span><span class="c12">0

</span><span class="c32">BANK28_INTPPS equ </span><span class="c12">0E10
</span><span class="c32">BANK28_T0CKIPPS equ </span><span class="c12">0E11
</span><span class="c32">BANK28_T1CKIPPS equ </span><span class="c12">0E12
</span><span class="c32">BANK28_T1GPPS equ </span><span class="c12">0E13
</span><span class="c32">BANK28_CCP1PPS equ </span><span class="c12">0E14
</span><span class="c32">BANK28_CCP2PPS equ </span><span class="c12">0E15

</span><span class="c32">BANK28_COGINPPS equ </span><span class="c12">0E17

</span><span class="c32">BANK28_SSPCLKPPS equ </span><span class="c12">0E20
</span><span class="c32">BANK28_SSPDATPPS equ </span><span class="c12">0E21
</span><span class="c32">BANK28_SSPSSPPS equ </span><span class="c12">0E22

</span><span class="c32">BANK28_RXPPS equ </span><span class="c12">0E24
</span><span class="c32">BANK28_CKPPS equ </span><span class="c12">0E25

</span><span class="c32">BANK28_CLCIN0PPS equ </span><span class="c12">0E28
</span><span class="c32">BANK28_CLCIN1PPS equ </span><span class="c12">0E29
</span><span class="c32">BANK28_CLCIN2PPS equ </span><span class="c12">0E2A
</span><span class="c32">BANK28_CLCIN3PPS equ </span><span class="c12">0E2B

</span><span class="c32">BANK29_INDF0 equ </span><span class="c12">0E80
</span><span class="c32">BANK29_INDF1 equ </span><span class="c12">0E81
</span><span class="c32">BANK29_PCL equ </span><span class="c12">0E82
</span><span class="c32">BANK29_STATUS equ </span><span class="c12">0E83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK29_FSR0 equ </span><span class="c12">0E84
</span><span class="c32">BANK29_FSR0H equ </span><span class="c12">0E85
</span><span class="c32">BANK29_FSR1 equ </span><span class="c12">0E86
</span><span class="c32">BANK29_FSR1H equ </span><span class="c12">0E87
</span><span class="c32">BANK29_BSR equ </span><span class="c12">0E88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK29_WREG equ </span><span class="c12">0E89
</span><span class="c32">BANK29_PCLATH equ </span><span class="c12">0E8A
</span><span class="c32">BANK29_INTCON equ </span><span class="c12">0E8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK29_RA0PPS equ </span><span class="c12">0E90
</span><span class="c32">BANK29_RA1PPS equ </span><span class="c12">0E91
</span><span class="c32">BANK29_RA2PPS equ </span><span class="c12">0E92

</span><span class="c32">BANK29_RA4PPS equ </span><span class="c12">0E94
</span><span class="c32">BANK29_RA5PPS equ </span><span class="c12">0E95

</span><span class="c32">BANK29_RC0PPS equ </span><span class="c12">0EA0
</span><span class="c32">BANK29_RC1PPS equ </span><span class="c12">0EA1
</span><span class="c32">BANK29_RC2PPS equ </span><span class="c12">0EA2
</span><span class="c32">BANK29_RC3PPS equ </span><span class="c12">0EA3
</span><span class="c32">BANK29_RC4PPS equ </span><span class="c12">0EA4
</span><span class="c32">BANK29_RC5PPS equ </span><span class="c12">0EA5

</span><span class="c32">BANK30_INDF0 equ </span><span class="c12">0F00
</span><span class="c32">BANK30_INDF1 equ </span><span class="c12">0F01
</span><span class="c32">BANK30_PCL equ </span><span class="c12">0F02
</span><span class="c32">BANK30_STATUS equ </span><span class="c12">0F03
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK30_FSR0 equ </span><span class="c12">0F04
</span><span class="c32">BANK30_FSR0H equ </span><span class="c12">0F05
</span><span class="c32">BANK30_FSR1 equ </span><span class="c12">0F06
</span><span class="c32">BANK30_FSR1H equ </span><span class="c12">0F07
</span><span class="c32">BANK30_BSR equ </span><span class="c12">0F08
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK30_WREG equ </span><span class="c12">0F09
</span><span class="c32">BANK30_PCLATH equ </span><span class="c12">0F0A
</span><span class="c32">BANK30_INTCON equ </span><span class="c12">0F0B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK30_CLCDATA equ </span><span class="c12">0F0F
 </span><span class="c32">MCLC1OUT equ </span><span class="c12">0
 </span><span class="c32">MCLC2OUT equ </span><span class="c12">1
 </span><span class="c32">MCLC3OUT equ </span><span class="c12">2

</span><span class="c32">BANK30_CLC1CON equ </span><span class="c12">0F10
 </span><span class="c32">MODE0 equ </span><span class="c12">0
 </span><span class="c32">MODE1 equ </span><span class="c12">1
 </span><span class="c32">MODE2 equ </span><span class="c12">2
 </span><span class="c32">INTN equ </span><span class="c12">3
 </span><span class="c32">INTP equ </span><span class="c12">4
 </span><span class="c32">OUT equ </span><span class="c12">5
 </span><span class="c32">EN equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC1POL equ </span><span class="c12">0F11
 </span><span class="c32">G1POL equ </span><span class="c12">0
 </span><span class="c32">G2POL equ </span><span class="c12">1
 </span><span class="c32">G3POL equ </span><span class="c12">2
 </span><span class="c32">G4POL equ </span><span class="c12">3
 </span><span class="c32">POL equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC1SEL0 equ </span><span class="c12">0F12
 </span><span class="c32">D1S0 equ </span><span class="c12">0
 </span><span class="c32">D1S1 equ </span><span class="c12">1
 </span><span class="c32">D1S2 equ </span><span class="c12">2
 </span><span class="c32">D1S3 equ </span><span class="c12">3
 </span><span class="c32">D1S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC1SEL1 equ </span><span class="c12">0F13
 </span><span class="c32">D2S0 equ </span><span class="c12">0
 </span><span class="c32">D2S1 equ </span><span class="c12">1
 </span><span class="c32">D2S2 equ </span><span class="c12">2
 </span><span class="c32">D2S3 equ </span><span class="c12">3
 </span><span class="c32">D2S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC1SEL2 equ </span><span class="c12">0F14
 </span><span class="c32">D3S0 equ </span><span class="c12">0
 </span><span class="c32">D3S1 equ </span><span class="c12">1
 </span><span class="c32">D3S2 equ </span><span class="c12">2
 </span><span class="c32">D3S3 equ </span><span class="c12">3
 </span><span class="c32">D3S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC1SEL3 equ </span><span class="c12">0F15
 </span><span class="c32">D4S0 equ </span><span class="c12">0
 </span><span class="c32">D4S1 equ </span><span class="c12">1
 </span><span class="c32">D4S2 equ </span><span class="c12">2
 </span><span class="c32">D4S3 equ </span><span class="c12">3
 </span><span class="c32">D4S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC1GLS0 equ </span><span class="c12">0F16
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC1GLS1 equ </span><span class="c12">0F17
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC1GLS2 equ </span><span class="c12">0F18
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC1GLS3 equ </span><span class="c12">0F19
 </span><span class="c32">G4D1N equ </span><span class="c12">0
 </span><span class="c32">G4D1T equ </span><span class="c12">1
 </span><span class="c32">G4D2N equ </span><span class="c12">2
 </span><span class="c32">G4D2T equ </span><span class="c12">3
 </span><span class="c32">G4D3N equ </span><span class="c12">4
 </span><span class="c32">G4D3T equ </span><span class="c12">5
 </span><span class="c32">G4D4N equ </span><span class="c12">6
 </span><span class="c32">G4D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2CON equ </span><span class="c12">0F1A
 </span><span class="c32">MODE0 equ </span><span class="c12">0
 </span><span class="c32">MODE1 equ </span><span class="c12">1
 </span><span class="c32">MODE2 equ </span><span class="c12">2
 </span><span class="c32">INTN equ </span><span class="c12">3
 </span><span class="c32">INTP equ </span><span class="c12">4
 </span><span class="c32">OUT equ </span><span class="c12">5
 </span><span class="c32">EN equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2POL equ </span><span class="c12">0F1B
 </span><span class="c32">G1POL equ </span><span class="c12">0
 </span><span class="c32">G2POL equ </span><span class="c12">1
 </span><span class="c32">G3POL equ </span><span class="c12">2
 </span><span class="c32">G4POL equ </span><span class="c12">3
 </span><span class="c32">POL equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2SEL0 equ </span><span class="c12">0F1C
 </span><span class="c32">D1S0 equ </span><span class="c12">0
 </span><span class="c32">D1S1 equ </span><span class="c12">1
 </span><span class="c32">D1S2 equ </span><span class="c12">2
 </span><span class="c32">D1S3 equ </span><span class="c12">3
 </span><span class="c32">D1S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC2SEL1 equ </span><span class="c12">0F1D
 </span><span class="c32">D2S0 equ </span><span class="c12">0
 </span><span class="c32">D2S1 equ </span><span class="c12">1
 </span><span class="c32">D2S2 equ </span><span class="c12">2
 </span><span class="c32">D2S3 equ </span><span class="c12">3
 </span><span class="c32">D2S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC2SEL2 equ </span><span class="c12">0F1E
 </span><span class="c32">D3S0 equ </span><span class="c12">0
 </span><span class="c32">D3S1 equ </span><span class="c12">1
 </span><span class="c32">D3S2 equ </span><span class="c12">2
 </span><span class="c32">D3S3 equ </span><span class="c12">3
 </span><span class="c32">D3S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC2SEL3 equ </span><span class="c12">0F1F
 </span><span class="c32">D4S0 equ </span><span class="c12">0
 </span><span class="c32">D4S1 equ </span><span class="c12">1
 </span><span class="c32">D4S2 equ </span><span class="c12">2
 </span><span class="c32">D4S3 equ </span><span class="c12">3
 </span><span class="c32">D4S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC2GLS0 equ </span><span class="c12">0F20
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2GLS1 equ </span><span class="c12">0F21
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2GLS2 equ </span><span class="c12">0F22
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC2GLS3 equ </span><span class="c12">0F23
 </span><span class="c32">G4D1N equ </span><span class="c12">0
 </span><span class="c32">G4D1T equ </span><span class="c12">1
 </span><span class="c32">G4D2N equ </span><span class="c12">2
 </span><span class="c32">G4D2T equ </span><span class="c12">3
 </span><span class="c32">G4D3N equ </span><span class="c12">4
 </span><span class="c32">G4D3T equ </span><span class="c12">5
 </span><span class="c32">G4D4N equ </span><span class="c12">6
 </span><span class="c32">G4D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3CON equ </span><span class="c12">0F24
 </span><span class="c32">MODE0 equ </span><span class="c12">0
 </span><span class="c32">MODE1 equ </span><span class="c12">1
 </span><span class="c32">MODE2 equ </span><span class="c12">2
 </span><span class="c32">INTN equ </span><span class="c12">3
 </span><span class="c32">INTP equ </span><span class="c12">4
 </span><span class="c32">OUT equ </span><span class="c12">5
 </span><span class="c32">EN equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3POL equ </span><span class="c12">0F25
 </span><span class="c32">G1POL equ </span><span class="c12">0
 </span><span class="c32">G2POL equ </span><span class="c12">1
 </span><span class="c32">G3POL equ </span><span class="c12">2
 </span><span class="c32">G4POL equ </span><span class="c12">3
 </span><span class="c32">POL equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3SEL0 equ </span><span class="c12">0F26
 </span><span class="c32">D1S0 equ </span><span class="c12">0
 </span><span class="c32">D1S1 equ </span><span class="c12">1
 </span><span class="c32">D1S2 equ </span><span class="c12">2
 </span><span class="c32">D1S3 equ </span><span class="c12">3
 </span><span class="c32">D1S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC3SEL1 equ </span><span class="c12">0F27
 </span><span class="c32">D2S0 equ </span><span class="c12">0
 </span><span class="c32">D2S1 equ </span><span class="c12">1
 </span><span class="c32">D2S2 equ </span><span class="c12">2
 </span><span class="c32">D2S3 equ </span><span class="c12">3
 </span><span class="c32">D2S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC3SEL2 equ </span><span class="c12">0F28
 </span><span class="c32">D3S0 equ </span><span class="c12">0
 </span><span class="c32">D3S1 equ </span><span class="c12">1
 </span><span class="c32">D3S2 equ </span><span class="c12">2
 </span><span class="c32">D3S3 equ </span><span class="c12">3
 </span><span class="c32">D3S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC3SEL3 equ </span><span class="c12">0F29
 </span><span class="c32">D4S0 equ </span><span class="c12">0
 </span><span class="c32">D4S1 equ </span><span class="c12">1
 </span><span class="c32">D4S2 equ </span><span class="c12">2
 </span><span class="c32">D4S3 equ </span><span class="c12">3
 </span><span class="c32">D4S4 equ </span><span class="c12">4

</span><span class="c32">BANK30_CLC3GLS0 equ </span><span class="c12">0F2A
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3GLS1 equ </span><span class="c12">0F2B
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3GLS2 equ </span><span class="c12">0F2C
 </span><span class="c32">D1N equ </span><span class="c12">0
 </span><span class="c32">D1T equ </span><span class="c12">1
 </span><span class="c32">D2N equ </span><span class="c12">2
 </span><span class="c32">D2T equ </span><span class="c12">3
 </span><span class="c32">D3N equ </span><span class="c12">4
 </span><span class="c32">D3T equ </span><span class="c12">5
 </span><span class="c32">D4N equ </span><span class="c12">6
 </span><span class="c32">D4T equ </span><span class="c12">7

</span><span class="c32">BANK30_CLC3GLS3 equ </span><span class="c12">0F2D
 </span><span class="c32">G4D1N equ </span><span class="c12">0
 </span><span class="c32">G4D1T equ </span><span class="c12">1
 </span><span class="c32">G4D2N equ </span><span class="c12">2
 </span><span class="c32">G4D2T equ </span><span class="c12">3
 </span><span class="c32">G4D3N equ </span><span class="c12">4
 </span><span class="c32">G4D3T equ </span><span class="c12">5
 </span><span class="c32">G4D4N equ </span><span class="c12">6
 </span><span class="c32">G4D4T equ </span><span class="c12">7


</span><span class="c32">BANK31_INDF0 equ </span><span class="c12">0F80
</span><span class="c32">BANK31_INDF1 equ </span><span class="c12">0F81
</span><span class="c32">BANK31_PCL equ </span><span class="c12">0F82
</span><span class="c32">BANK31_STATUS equ </span><span class="c12">0F83
 </span><span class="c32">C equ </span><span class="c12">0
 </span><span class="c32">DC equ </span><span class="c12">1
 </span><span class="c32">Z equ </span><span class="c12">2
 </span><span class="c32">NOT_PD equ </span><span class="c12">3
 </span><span class="c32">NOT_TO equ </span><span class="c12">4

</span><span class="c32">BANK31_FSR0 equ </span><span class="c12">0F84
</span><span class="c32">BANK31_FSR0H equ </span><span class="c12">0F85
</span><span class="c32">BANK31_FSR1 equ </span><span class="c12">0F86
</span><span class="c32">BANK31_FSR1H equ </span><span class="c12">0F87
</span><span class="c32">BANK31_BSR equ </span><span class="c12">0F88
 </span><span class="c32">BSR0 equ </span><span class="c12">0
 </span><span class="c32">BSR1 equ </span><span class="c12">1
 </span><span class="c32">BSR2 equ </span><span class="c12">2
 </span><span class="c32">BSR3 equ </span><span class="c12">3
 </span><span class="c32">BSR4 equ </span><span class="c12">4

</span><span class="c32">BANK31_WREG equ </span><span class="c12">0F89
</span><span class="c32">BANK31_PCLATH equ </span><span class="c12">0F8A
</span><span class="c32">BANK31_INTCON equ </span><span class="c12">0F8B
 </span><span class="c32">IOCIF equ </span><span class="c12">0
 </span><span class="c32">INTF equ </span><span class="c12">1
 </span><span class="c32">T0IF equ </span><span class="c12">2
 </span><span class="c32">IOCIE equ </span><span class="c12">3
 </span><span class="c32">INTE equ </span><span class="c12">4
 </span><span class="c32">T0IE equ </span><span class="c12">5
 </span><span class="c32">PEIE equ </span><span class="c12">6
 </span><span class="c32">GIE equ </span><span class="c12">7


</span><span class="c32">BANK31_STATUS_SHAD equ </span><span class="c12">0FE4
 </span><span class="c32">C_SHAD equ </span><span class="c12">0
 </span><span class="c32">DC_SHAD equ </span><span class="c12">1
 </span><span class="c32">Z_SHAD equ </span><span class="c12">2

</span><span class="c32">BANK31_WREG_SHAD equ </span><span class="c12">0FE5
</span><span class="c32">BANK31_BSR_SHAD equ </span><span class="c12">0FE6
</span><span class="c32">BANK31_PCLATH_SHAD equ </span><span class="c12">0FE7
</span><span class="c32">BANK31_FSR0L_SHAD equ </span><span class="c12">0FE8
</span><span class="c32">BANK31_FSR0H_SHAD equ </span><span class="c12">0FE9
</span><span class="c32">BANK31_FSR1L_SHAD equ </span><span class="c12">0FEA
</span><span class="c32">BANK31_FSR1H_SHAD equ </span><span class="c12">0FEB

</span><span class="c32">BANK31_STKPTR equ </span><span class="c12">0FED
</span><span class="c32">BANK31_TOSL equ </span><span class="c12">0FEE
</span><span class="c32">BANK31_TOSH equ </span><span class="c12">0FEF


</span><span class="c27">end </span><span class="c4">;
</span>
</span><style type="text/css">
/* line-fg-default */
.c1 { color: #AAAAAA; }
/* line-bg-default */
.c41 { background-color: #2D2D2D; }
/* line-fg-regular-comment */
.c2 { color: #FFC5F3; }
/* line-fg-automatic-comment */
.c4 { color: #666666; }
/* line-fg-extra-line */
.c21 { color: #FFC5F3; }
/* line-fg-asm-directive */
.c27 { color: #9DD600; }
/* line-fg-code-name */
.c37 { color: #FFD200; }
/* line-fg-punctuation */
.c9 { color: silver; }
/* line-fg-insn */
.c5 { color: white; }
/* line-fg-numlit-in-insn */
.c12 { color: #D25032; }
/* line-fg-dummy-code-name */
.c26 { color: #FFD200; }
/* line-fg-void-opnd */
.c13 { color: #FF4646; }
/* line-fg-collapsed-line */
.c39 { color: yellow; }
/* line-fg-dummy-data-name */
.c6 { color: #EBEBB9; }
/* line-fg-import-name */
.c34 { color: #FF5AFD; }
/* line-fg-register-name */
.c33 { color: #73ADAD; }
/* line-fg-keyword */
.c32 { color: #ABABAB; }
/* line-fg-numlit-in-data */
.c31 { color: #D25032; }
</style></body></html>
