[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SpiHarnessTL|SpiHarnessTL>io_rsp_valid",
    "sources":[
      "~SpiHarnessTL|SpiHarnessTL>io_req_valid",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_isWrite",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_activeByteLane",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_addrRequest"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SpiHarnessTL|SpiHarnessTL>io_rsp_bits_error",
    "sources":[
      "~SpiHarnessTL|SpiHarnessTL>io_req_valid",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_isWrite",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_activeByteLane",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_addrRequest"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SpiHarnessTL|SpiHarnessTL>io_rsp_bits_dataResponse",
    "sources":[
      "~SpiHarnessTL|SpiHarnessTL>io_req_valid",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_isWrite",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_activeByteLane",
      "~SpiHarnessTL|SpiHarnessTL>io_req_bits_addrRequest"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SpiHarnessTL|TilelinkHost>io_reqIn_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SpiHarnessTL|TilelinkHost>stateReg"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]