<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="796" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="33" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader5.preheader.critedge:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 27, [4 x i8]* @p_str34, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader5.preheader.critedge:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 27, [4 x i8]* @p_str236, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader.critedge:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.critedge:3  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h_4, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_h_4 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond3, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl5_cast = zext i10 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %p_shl6_cast = zext i6 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp51 = sub i11 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="11">
<![CDATA[
.preheader.preheader:6  %tmp_61 = trunc i11 %tmp51 to i10

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:8  %p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:9  %p_shl8_cast = zext i7 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp7 = sub i11 %p_shl5_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5  %tmp5_0_1 = add i11 30, %tmp51

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %tmp5_0_2_cast = add i10 60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i5 [ %out_w_4_6, %.preheader.1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="5">
<![CDATA[
.preheader.0:1  %out_w_cast = zext i5 %out_w to i6

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:2  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:3  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %exitcond2, label %.preheader5.loopexit, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:10  %tmp_111_0_0_1 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:1  %tmp_53_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:2  %tmp_69 = add i11 %tmp_53_cast, %tmp51

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:12  %tmp_111_0_0_1_cast = zext i5 %tmp_111_0_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:13  %tmp_112_0_0_1 = add i11 %tmp51, %tmp_111_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:21  %tmp_111_0_0_2 = add i5 %out_w, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:3  %tmp_112_0_cast = sext i11 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_cast"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:4  %tmp_70 = zext i32 %tmp_112_0_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:14  %tmp_112_0_0_1_cast = sext i11 %tmp_112_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:15  %tmp_113_0_0_1 = zext i32 %tmp_112_0_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_269"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:23  %tmp_111_0_0_2_cast = zext i5 %tmp_111_0_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:24  %tmp_112_0_0_2 = add i11 %tmp51, %tmp_111_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:34  %tmp_112_0_1 = add i11 %tmp_53_cast, %tmp5_0_1

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:25  %tmp_112_0_0_2_cast = sext i11 %tmp_112_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_113_0_0_2 = zext i32 %tmp_112_0_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:27  %input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_270"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:35  %tmp_112_0_1_cast = sext i11 %tmp_112_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:36  %tmp_113_0_1 = zext i32 %tmp_112_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:37  %input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_271"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:42  %tmp_112_0_1_1 = add i11 %tmp5_0_1, %tmp_111_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:50  %tmp_112_0_1_2 = add i11 %tmp5_0_1, %tmp_111_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:0  %tmp_53_cast1 = zext i5 %out_w to i10

]]></Node>
<StgValue><ssdm name="tmp_53_cast1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_1_cast1 = zext i5 %tmp_111_0_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1_cast1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:43  %tmp_112_0_1_1_cast = sext i11 %tmp_112_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1_cast"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:44  %tmp_113_0_1_1 = zext i32 %tmp_112_0_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:45  %input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_272"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:51  %tmp_112_0_1_2_cast = sext i11 %tmp_112_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:52  %tmp_113_0_1_2 = zext i32 %tmp_112_0_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:53  %input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_273"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:60  %tmp_112_0_2 = add i10 %tmp_53_cast1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:68  %tmp_112_0_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:103  %tmp_111_1_0_2 = add i5 %out_w, 3

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:22  %tmp_111_0_0_2_cast1 = zext i5 %tmp_111_0_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2_cast1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:61  %tmp_113_0_2 = zext i10 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:62  %input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_274"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:69  %tmp_113_0_2_1 = zext i10 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:70  %input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_275"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:77  %tmp_112_0_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:105  %tmp_111_1_0_2_cast = zext i5 %tmp_111_1_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2_cast"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:106  %tmp_112_1_0_2 = add i11 %tmp51, %tmp_111_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:78  %tmp_113_0_2_2 = zext i10 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:79  %input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_276"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:104  %tmp_111_1_0_2_cast1 = zext i5 %tmp_111_1_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2_cast1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:107  %tmp_112_1_0_2_cast = sext i11 %tmp_112_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2_cast"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:108  %tmp_113_1_0_2 = zext i32 %tmp_112_1_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:109  %input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_279"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:110  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:120  %tmp_112_1_1_2 = add i11 %tmp5_0_1, %tmp_111_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:136  %tmp_112_1_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_1_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:162  %tmp_111_2_0_2 = add i5 %out_w, 4

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:7  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:18  %tmp_114_0_0_1_cast = sext i16 %input_load_194 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:30  %tmp_114_0_0_2_cast_c = sext i16 %input_load_195 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast_c"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:39  %tmp_114_0_1_cast = sext i16 %input_load_196 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:64  %tmp_114_0_2_cast_cas = sext i16 %input_load_199 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast_cas"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:99  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:110  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:121  %tmp_112_1_1_2_cast = sext i11 %tmp_112_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2_cast"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:122  %tmp_113_1_1_2 = zext i32 %tmp_112_1_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:123  %input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_282"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:124  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:137  %tmp_113_1_2_2 = zext i10 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:138  %input_addr_285 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_285"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:139  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:164  %tmp_111_2_0_2_cast = zext i5 %tmp_111_2_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2_cast"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:165  %tmp_112_2_0_2 = add i11 %tmp51, %tmp_111_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:179  %tmp_112_2_1_2 = add i11 %tmp5_0_1, %tmp_111_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:217  %tmp_104_3_cast2 = zext i5 %tmp_111_1_0_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_104_3_cast2"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:222  %tmp_111_3_0_2 = add i6 %tmp_104_3_cast2, 2

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:99  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:124  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:139  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:163  %tmp_111_2_0_2_cast1 = zext i5 %tmp_111_2_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2_cast1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:166  %tmp_112_2_0_2_cast = sext i11 %tmp_112_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2_cast"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:167  %tmp_113_2_0_2 = zext i32 %tmp_112_2_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_0_2"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:168  %input_addr_288 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_0_2

]]></Node>
<StgValue><ssdm name="input_addr_288"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:169  %input_load_213 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:180  %tmp_112_2_1_2_cast = sext i11 %tmp_112_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2_cast"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:181  %tmp_113_2_1_2 = zext i32 %tmp_112_2_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:182  %input_addr_291 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1_2

]]></Node>
<StgValue><ssdm name="input_addr_291"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:183  %input_load_216 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:195  %tmp_112_2_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_2_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_2_2_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:224  %tmp_111_3_0_2_cast = zext i6 %tmp_111_3_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2_cast"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:225  %tmp_112_3_0_2 = add i11 %tmp51, %tmp_111_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:72  %tmp_114_0_2_1_cast_c = sext i16 %input_load_200 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:73  %tmp_114_0_2_1_cast_c_1 = sext i16 %input_load_200 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c_1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:81  %tmp_114_0_2_2_cast_c = sext i16 %input_load_201 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:82  %tmp_114_0_2_2_cast_c_1 = sext i16 %input_load_201 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast_c_1"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:99  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:130  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:133  %tmp_119_1_2_1 = mul i29 %tmp_114_0_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:140  %tmp_114_1_2_2_cast_c = sext i16 %input_load_210 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:141  %tmp_114_1_2_2_cast_c_1 = sext i16 %input_load_210 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast_c_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:142  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:169  %input_load_213 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:183  %input_load_216 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:189  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:192  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:196  %tmp_113_2_2_2 = zext i10 %tmp_112_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2_2"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:197  %input_addr_294 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2_2

]]></Node>
<StgValue><ssdm name="input_addr_294"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:198  %input_load_219 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:223  %tmp_111_3_0_2_cast1 = zext i6 %tmp_111_3_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2_cast1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:226  %tmp_112_3_0_2_cast = sext i11 %tmp_112_3_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2_cast"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:227  %tmp_113_3_0_2 = zext i32 %tmp_112_3_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:228  %input_addr_297 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_2

]]></Node>
<StgValue><ssdm name="input_addr_297"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:229  %input_load_222 = load i16* %input_addr_297, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:238  %tmp_112_3_1_2 = add i11 %tmp5_0_1, %tmp_111_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:247  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:253  %tmp_112_3_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_3_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_2"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:274  %tmp_104_4_cast2 = zext i5 %tmp_111_2_0_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_104_4_cast2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:277  %tmp_111_4_0_1 = add i6 %tmp_104_4_cast2, 1

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:288  %tmp_111_4_0_2 = add i6 %tmp_104_4_cast2, 2

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="212" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:9  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_71, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:20  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:29  %tmp_114_0_0_2_cast = sext i16 %input_load_195 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:32  %tmp_62 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:41  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:47  %tmp_114_0_1_1_cast = sext i16 %input_load_197 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %tmp_114_0_1_2_cast = sext i16 %input_load_198 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:56  %tmp_114_0_1_2_cast_c = sext i16 %input_load_198 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast_c"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:66  %tmp_64 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_0_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:99  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:100  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:101  %tmp_119_1_0_1 = mul i30 %tmp_114_0_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:111  %tmp_114_1_0_2_cast = sext i16 %input_load_204 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:112  %tmp_114_1_0_2_cast_c = sext i16 %input_load_204 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast_c"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:113  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:116  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:118  %tmp_119_1_1_1 = mul i30 %tmp_114_0_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:126  %tmp_114_1_1_2_cast_c = sext i16 %input_load_207 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast_c"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:127  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:130  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:133  %tmp_119_1_2_1 = mul i29 %tmp_114_0_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:142  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:158  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:160  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:171  %tmp_114_2_0_2_cast_c = sext i16 %input_load_213 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_2_cast_c"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:172  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:175  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:189  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:192  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:198  %input_load_219 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:218  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:229  %input_load_222 = load i16* %input_addr_297, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:239  %tmp_112_3_1_2_cast = sext i11 %tmp_112_3_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2_cast"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:240  %tmp_113_3_1_2 = zext i32 %tmp_112_3_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_2"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:241  %input_addr_300 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_2

]]></Node>
<StgValue><ssdm name="input_addr_300"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:242  %input_load_225 = load i16* %input_addr_300, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:247  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:254  %tmp_113_3_2_2 = zext i10 %tmp_112_3_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_2"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:255  %input_addr_303 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_2

]]></Node>
<StgValue><ssdm name="input_addr_303"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:256  %input_load_228 = load i16* %input_addr_303, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:278  %tmp_111_4_0_1_cast1 = zext i6 %tmp_111_4_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_1_cast1"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:279  %tmp_111_4_0_1_cast = zext i6 %tmp_111_4_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_1_cast"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:280  %tmp_112_4_0_1 = add i11 %tmp51, %tmp_111_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_1"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:290  %tmp_111_4_0_2_cast = zext i6 %tmp_111_4_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:291  %tmp_112_4_0_2 = add i11 %tmp51, %tmp_111_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_2"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:302  %tmp_112_4_1_1 = add i11 %tmp5_0_1, %tmp_111_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_1"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:310  %tmp_112_4_1_2 = add i11 %tmp5_0_1, %tmp_111_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:322  %tmp_112_4_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_4_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_4_2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:33  %tmp_121_0_0_2 = sext i14 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %tmp1 = add i16 %tmp_72, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp2 = add i16 %tmp_121_0_1, %tmp_121_0_0_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:101  %tmp_119_1_0_1 = mul i30 %tmp_114_0_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:113  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:116  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:118  %tmp_119_1_1_1 = mul i30 %tmp_114_0_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:125  %tmp_114_1_1_2_cast = sext i16 %input_load_207 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:127  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:130  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:133  %tmp_119_1_2_1 = mul i29 %tmp_114_0_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:142  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:158  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:160  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:170  %tmp_114_2_0_2_cast = sext i16 %input_load_213 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_2_cast"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:172  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:175  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:177  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:189  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:192  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:199  %tmp_114_2_2_2_cast_c = sext i16 %input_load_219 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_2_cast_c"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:200  %tmp_114_2_2_2_cast_c_1 = sext i16 %input_load_219 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_2_cast_c_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:201  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:218  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:220  %tmp_119_3_0_1 = mul i30 %tmp_114_2_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:230  %tmp_114_3_0_2_cast_c = sext i16 %input_load_222 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_2_cast_c"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:231  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:234  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:242  %input_load_225 = load i16* %input_addr_300, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:247  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:250  %tmp_119_3_2_1 = mul i29 %tmp_114_2_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:256  %input_load_228 = load i16* %input_addr_303, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:275  %tmp_119_4 = mul i30 %tmp_114_2_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:281  %tmp_112_4_0_1_cast = sext i11 %tmp_112_4_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_1_cast"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:282  %tmp_113_4_0_1 = zext i32 %tmp_112_4_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_0_1"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:283  %input_addr_305 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_0_1

]]></Node>
<StgValue><ssdm name="input_addr_305"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:284  %input_load_230 = load i16* %input_addr_305, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:289  %tmp_111_4_0_2_cast1 = zext i6 %tmp_111_4_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_2_cast1"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:292  %tmp_112_4_0_2_cast = sext i11 %tmp_112_4_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_2_cast"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:293  %tmp_113_4_0_2 = zext i32 %tmp_112_4_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_0_2"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:294  %input_addr_306 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_0_2

]]></Node>
<StgValue><ssdm name="input_addr_306"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_231 = load i16* %input_addr_306, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:319  %tmp_119_4_2 = mul i27 %tmp_114_2_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:330  %tmp_112_4_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_4_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_4_2_2"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:362  %tmp_111_5_0_1 = add i6 %out_w_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_1"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:506  %out_w_4_6 = add i5 %out_w, 7

]]></Node>
<StgValue><ssdm name="out_w_4_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="319" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:75  %tmp_65 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:84  %tmp_66 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp = add i16 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:101  %tmp_119_1_0_1 = mul i30 %tmp_114_0_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:113  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:116  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:118  %tmp_119_1_1_1 = mul i30 %tmp_114_0_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:127  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:130  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:131  %tmp_73 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_1_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:133  %tmp_119_1_2_1 = mul i29 %tmp_114_0_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:134  %tmp_74 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:142  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:143  %tmp_75 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:158  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:160  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:172  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:175  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:177  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:185  %tmp_114_2_1_2_cast_c = sext i16 %input_load_216 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_2_cast_c"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:186  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:189  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:190  %tmp_78 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_2_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:192  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:193  %tmp_79 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_2_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:201  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:218  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:220  %tmp_119_3_0_1 = mul i30 %tmp_114_2_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:231  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:234  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:243  %tmp_114_3_1_2_cast_c = sext i16 %input_load_225 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_2_cast_c"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:244  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:247  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:248  %tmp_83 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_3_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:250  %tmp_119_3_2_1 = mul i29 %tmp_114_2_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:257  %tmp_114_3_2_2_cast_c = sext i16 %input_load_228 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_2_cast_c"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:258  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:275  %tmp_119_4 = mul i30 %tmp_114_2_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:284  %input_load_230 = load i16* %input_addr_305, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_231 = load i16* %input_addr_306, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:303  %tmp_112_4_1_1_cast = sext i11 %tmp_112_4_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_1_cast"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:304  %tmp_113_4_1_1 = zext i32 %tmp_112_4_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_1_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:305  %input_addr_308 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_1_1

]]></Node>
<StgValue><ssdm name="input_addr_308"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:306  %input_load_233 = load i16* %input_addr_308, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:311  %tmp_112_4_1_2_cast = sext i11 %tmp_112_4_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_2_cast"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:312  %tmp_113_4_1_2 = zext i32 %tmp_112_4_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_1_2"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:313  %input_addr_309 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_1_2

]]></Node>
<StgValue><ssdm name="input_addr_309"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:314  %input_load_234 = load i16* %input_addr_309, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:319  %tmp_119_4_2 = mul i27 %tmp_114_2_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:351  %out_w_4_4 = add i6 %out_w_cast, 5

]]></Node>
<StgValue><ssdm name="out_w_4_4"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:363  %tmp_111_5_0_1_cast1 = zext i6 %tmp_111_5_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_1_cast1"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:373  %tmp_111_5_0_2 = add i6 %out_w_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_2"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:420  %tmp_112_5_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_5_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_5_2_1"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:454  %tmp_111_6_0_2 = add i6 %out_w_cast, 8

]]></Node>
<StgValue><ssdm name="tmp_111_6_0_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="377" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:49  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:58  %tmp_63 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:76  %tmp_121_0_2_1 = sext i15 %tmp_65 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:85  %tmp_121_0_2_2 = sext i15 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %tmp8 = add i16 %tmp_121_0_2_2, %tmp_121_0_2_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:94  %tmp_s = add i11 %tmp_53_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:101  %tmp_119_1_0_1 = mul i30 %tmp_114_0_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:102  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:113  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:114  %tmp_67 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:116  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:117  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:118  %tmp_119_1_1_1 = mul i30 %tmp_114_0_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:119  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:127  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:128  %tmp_68 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:135  %tmp_121_1_2_1 = sext i15 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:144  %tmp_121_1_2_2 = sext i15 %tmp_75 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:149  %tmp15 = add i16 %tmp_121_1_2_2, %tmp_121_1_2_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:153  %tmp_105_1 = add i11 %tmp_111_0_0_1_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:158  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:159  %tmp_121_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:160  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:161  %tmp_121_2_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_1"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:172  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:173  %tmp_76 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_2_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:175  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:176  %tmp_121_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:177  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:184  %tmp_114_2_1_2_cast = sext i16 %input_load_216 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_2_cast"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:186  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:201  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:212  %tmp_105_2 = add i11 %tmp_111_0_0_2_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_2"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:218  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:219  %tmp_121_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:220  %tmp_119_3_0_1 = mul i30 %tmp_114_2_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:231  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:234  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:236  %tmp_119_3_1_1 = mul i30 %tmp_114_2_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:244  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:250  %tmp_119_3_2_1 = mul i29 %tmp_114_2_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:258  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:269  %tmp_105_3 = add i11 %tmp_111_1_0_2_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_3"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:275  %tmp_119_4 = mul i30 %tmp_114_2_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:285  %tmp_114_4_0_1_cast = sext i16 %input_load_230 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_0_1_cast"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:286  %tmp_119_4_0_1 = mul i30 %tmp_114_4_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:296  %tmp_114_4_0_2_cast_c = sext i16 %input_load_231 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_4_0_2_cast_c"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:297  %tmp_119_4_0_2 = mul i28 %tmp_114_4_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:300  %tmp_119_4_1 = mul i30 %tmp_114_2_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:306  %input_load_233 = load i16* %input_addr_308, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:314  %input_load_234 = load i16* %input_addr_309, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:319  %tmp_119_4_2 = mul i27 %tmp_114_2_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:323  %tmp_113_4_2_1 = zext i10 %tmp_112_4_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_2_1"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:324  %input_addr_311 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_2_1

]]></Node>
<StgValue><ssdm name="input_addr_311"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:325  %input_load_236 = load i16* %input_addr_311, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:331  %tmp_113_4_2_2 = zext i10 %tmp_112_4_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_2_2"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:332  %input_addr_312 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_2_2

]]></Node>
<StgValue><ssdm name="input_addr_312"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:333  %input_load_237 = load i16* %input_addr_312, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:346  %tmp_105_4 = add i11 %tmp_111_2_0_2_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_4"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:352  %tmp_104_5_cast1 = zext i6 %out_w_4_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_104_5_cast1"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:353  %tmp_104_5_cast = zext i6 %out_w_4_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_104_5_cast"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:354  %tmp_112_5 = add i11 %tmp_104_5_cast, %tmp51

]]></Node>
<StgValue><ssdm name="tmp_112_5"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:364  %tmp_111_5_0_1_cast = zext i6 %tmp_111_5_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_1_cast"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:365  %tmp_112_5_0_1 = add i11 %tmp51, %tmp_111_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_1"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:374  %tmp_111_5_0_2_cast1 = zext i6 %tmp_111_5_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_2_cast1"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:375  %tmp_111_5_0_2_cast = zext i6 %tmp_111_5_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_2_cast"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:376  %tmp_112_5_0_2 = add i11 %tmp51, %tmp_111_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_2"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:386  %tmp_112_5_1 = add i11 %tmp_104_5_cast, %tmp5_0_1

]]></Node>
<StgValue><ssdm name="tmp_112_5_1"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:394  %tmp_112_5_1_1 = add i11 %tmp5_0_1, %tmp_111_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_1"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:402  %tmp_112_5_1_2 = add i11 %tmp5_0_1, %tmp_111_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_2"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:412  %tmp_112_5_2 = add i10 %tmp_104_5_cast1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_2"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:429  %tmp_112_5_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_5_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_5_2_2"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:445  %tmp_105_5 = add i11 %tmp_104_5_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_5"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:455  %tmp_111_6_0_2_cast1 = zext i6 %tmp_111_6_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_6_0_2_cast1"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:456  %tmp_111_6_0_2_cast = zext i6 %tmp_111_6_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_6_0_2_cast"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:457  %tmp_112_6_0_2 = add i11 %tmp51, %tmp_111_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_0_2"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:470  %tmp_112_6_1_2 = add i11 %tmp5_0_1, %tmp_111_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_1_2"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:485  %tmp_112_6_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_6_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_6_2_2"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:501  %tmp_105_6 = add i11 %tmp_111_5_0_1_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:59  %tmp_121_0_1_2 = sext i14 %tmp_63 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:67  %tmp_121_0_2 = sext i13 %tmp_64 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp4 = add i16 %tmp_121_0_1_2, %tmp_121_0_1_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %tmp5 = add i16 %tmp_121_0_2, %tmp8

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:115  %tmp_121_1_0_2 = sext i14 %tmp_67 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:129  %tmp_121_1_1_2 = sext i14 %tmp_68 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:132  %tmp_121_1_2 = sext i13 %tmp_73 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:145  %tmp10 = add i16 %tmp_121_1, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:146  %tmp11 = add i16 %tmp_121_1_1, %tmp_121_1_0_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:148  %tmp13 = add i16 %tmp_121_1_1_2, %tmp_121_1_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:150  %tmp14 = add i16 %tmp_121_1_2, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:174  %tmp_121_2_0_2 = sext i14 %tmp_76 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_2"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:177  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:178  %tmp_121_2_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_1"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:186  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:201  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:202  %tmp_80 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_2_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:204  %tmp17 = add i16 %tmp_121_2, %tmp_121_2_0_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:205  %tmp18 = add i16 %tmp_121_2_1, %tmp_121_2_0_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:220  %tmp_119_3_0_1 = mul i30 %tmp_114_2_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:221  %tmp_121_3_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_1"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:231  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:232  %tmp_81 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_3_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:234  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:235  %tmp_121_3_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:236  %tmp_119_3_1_1 = mul i30 %tmp_114_2_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:244  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:250  %tmp_119_3_2_1 = mul i29 %tmp_114_2_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:251  %tmp_84 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_3_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:258  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:275  %tmp_119_4 = mul i30 %tmp_114_2_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:276  %tmp_121_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:286  %tmp_119_4_0_1 = mul i30 %tmp_114_4_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:297  %tmp_119_4_0_2 = mul i28 %tmp_114_4_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:300  %tmp_119_4_1 = mul i30 %tmp_114_2_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:307  %tmp_114_4_1_1_cast = sext i16 %input_load_233 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_1_1_cast"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:308  %tmp_119_4_1_1 = mul i30 %tmp_114_4_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:315  %tmp_114_4_1_2_cast_c = sext i16 %input_load_234 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_4_1_2_cast_c"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:316  %tmp_119_4_1_2 = mul i28 %tmp_114_4_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:319  %tmp_119_4_2 = mul i27 %tmp_114_2_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:320  %tmp_88 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_4_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:325  %input_load_236 = load i16* %input_addr_311, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:333  %input_load_237 = load i16* %input_addr_312, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:355  %tmp_112_5_cast = sext i11 %tmp_112_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_cast"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:356  %tmp_113_5 = zext i32 %tmp_112_5_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:357  %input_addr_313 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5

]]></Node>
<StgValue><ssdm name="input_addr_313"/></StgValue>
</operation>

<operation id="504" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:358  %input_load_238 = load i16* %input_addr_313, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:366  %tmp_112_5_0_1_cast = sext i11 %tmp_112_5_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_1_cast"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:367  %tmp_113_5_0_1 = zext i32 %tmp_112_5_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_0_1"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:368  %input_addr_314 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_0_1

]]></Node>
<StgValue><ssdm name="input_addr_314"/></StgValue>
</operation>

<operation id="508" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:369  %input_load_239 = load i16* %input_addr_314, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="509" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %tmp3 = add i16 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:147  %tmp9 = add i16 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:151  %tmp12 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:186  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:187  %tmp_77 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_2_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:194  %tmp_121_2_2_1 = sext i15 %tmp_79 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_1"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:203  %tmp_121_2_2_2 = sext i15 %tmp_80 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_2"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:206  %tmp16 = add i16 %tmp17, %tmp18

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:208  %tmp22 = add i16 %tmp_121_2_2_2, %tmp_121_2_2_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:233  %tmp_121_3_0_2 = sext i14 %tmp_81 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_2"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:236  %tmp_119_3_1_1 = mul i30 %tmp_114_2_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:244  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:245  %tmp_82 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_3_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:258  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:259  %tmp_85 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_3_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:261  %tmp24 = add i16 %tmp_121_3, %tmp_121_3_0_1

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:262  %tmp25 = add i16 %tmp_121_3_1, %tmp_121_3_0_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:286  %tmp_119_4_0_1 = mul i30 %tmp_114_4_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:297  %tmp_119_4_0_2 = mul i28 %tmp_114_4_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:300  %tmp_119_4_1 = mul i30 %tmp_114_2_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:308  %tmp_119_4_1_1 = mul i30 %tmp_114_4_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:316  %tmp_119_4_1_2 = mul i28 %tmp_114_4_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:326  %tmp_114_4_2_1_cast_c = sext i16 %input_load_236 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_4_2_1_cast_c"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:327  %tmp_119_4_2_1 = mul i29 %tmp_114_4_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:334  %tmp_114_4_2_2_cast_c = sext i16 %input_load_237 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_4_2_2_cast_c"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:335  %tmp_119_4_2_2 = mul i29 %tmp_114_4_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:358  %input_load_238 = load i16* %input_addr_313, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:369  %input_load_239 = load i16* %input_addr_314, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:377  %tmp_112_5_0_2_cast = sext i11 %tmp_112_5_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_2_cast"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:378  %tmp_113_5_0_2 = zext i32 %tmp_112_5_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_0_2"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:379  %input_addr_315 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_0_2

]]></Node>
<StgValue><ssdm name="input_addr_315"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:380  %input_load_240 = load i16* %input_addr_315, align 2

]]></Node>
<StgValue><ssdm name="input_load_240"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:387  %tmp_112_5_1_cast = sext i11 %tmp_112_5_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_cast"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:388  %tmp_113_5_1 = zext i32 %tmp_112_5_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:389  %input_addr_316 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1

]]></Node>
<StgValue><ssdm name="input_addr_316"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:390  %input_load_241 = load i16* %input_addr_316, align 2

]]></Node>
<StgValue><ssdm name="input_load_241"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="545" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %buffer_6_0_2_2 = add i16 %tmp, %tmp3

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:152  %buffer_6_1_2_2 = add i16 %tmp9, %tmp12

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:188  %tmp_121_2_1_2 = sext i14 %tmp_77 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_2"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:191  %tmp_121_2_2 = sext i13 %tmp_78 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:207  %tmp20 = add i16 %tmp_121_2_1_2, %tmp_121_2_1_1

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:209  %tmp21 = add i16 %tmp_121_2_2, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:236  %tmp_119_3_1_1 = mul i30 %tmp_114_2_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:237  %tmp_121_3_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_1"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:252  %tmp_121_3_2_1 = sext i15 %tmp_84 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_1"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:260  %tmp_121_3_2_2 = sext i15 %tmp_85 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_2"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:263  %tmp23 = add i16 %tmp24, %tmp25

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:265  %tmp29 = add i16 %tmp_121_3_2_2, %tmp_121_3_2_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:286  %tmp_119_4_0_1 = mul i30 %tmp_114_4_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:287  %tmp_121_4_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_0_1"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:297  %tmp_119_4_0_2 = mul i28 %tmp_114_4_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:298  %tmp_86 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_4_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:300  %tmp_119_4_1 = mul i30 %tmp_114_2_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:301  %tmp_121_4_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_1"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:308  %tmp_119_4_1_1 = mul i30 %tmp_114_4_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:316  %tmp_119_4_1_2 = mul i28 %tmp_114_4_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:327  %tmp_119_4_2_1 = mul i29 %tmp_114_4_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:335  %tmp_119_4_2_2 = mul i29 %tmp_114_4_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:380  %input_load_240 = load i16* %input_addr_315, align 2

]]></Node>
<StgValue><ssdm name="input_load_240"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:390  %input_load_241 = load i16* %input_addr_316, align 2

]]></Node>
<StgValue><ssdm name="input_load_241"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:395  %tmp_112_5_1_1_cast = sext i11 %tmp_112_5_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_1_cast"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:396  %tmp_113_5_1_1 = zext i32 %tmp_112_5_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1_1"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:397  %input_addr_317 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1_1

]]></Node>
<StgValue><ssdm name="input_addr_317"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:398  %input_load_242 = load i16* %input_addr_317, align 2

]]></Node>
<StgValue><ssdm name="input_load_242"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:403  %tmp_112_5_1_2_cast = sext i11 %tmp_112_5_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_2_cast"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:404  %tmp_113_5_1_2 = zext i32 %tmp_112_5_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1_2"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:405  %input_addr_318 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1_2

]]></Node>
<StgValue><ssdm name="input_addr_318"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:406  %input_load_243 = load i16* %input_addr_318, align 2

]]></Node>
<StgValue><ssdm name="input_load_243"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:95  %tmp_54_cast = sext i11 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_52 = zext i32 %tmp_54_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:97  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:98  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:154  %tmp_105_1_cast = sext i11 %tmp_105_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_1_cast"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:155  %tmp_106_1 = zext i32 %tmp_105_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:156  %output_addr_182 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_182"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:157  store i16 %buffer_6_1_2_2, i16* %output_addr_182, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:210  %tmp19 = add i16 %tmp20, %tmp21

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:246  %tmp_121_3_1_2 = sext i14 %tmp_82 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_2"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:249  %tmp_121_3_2 = sext i13 %tmp_83 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:264  %tmp27 = add i16 %tmp_121_3_1_2, %tmp_121_3_1_1

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:266  %tmp28 = add i16 %tmp_121_3_2, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:299  %tmp_121_4_0_2 = sext i14 %tmp_86 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_4_0_2"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:308  %tmp_119_4_1_1 = mul i30 %tmp_114_4_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:309  %tmp_121_4_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_1_1"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:316  %tmp_119_4_1_2 = mul i28 %tmp_114_4_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:317  %tmp_87 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_4_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:327  %tmp_119_4_2_1 = mul i29 %tmp_114_4_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:335  %tmp_119_4_2_2 = mul i29 %tmp_114_4_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:338  %tmp31 = add i16 %tmp_121_4, %tmp_121_4_0_1

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:339  %tmp32 = add i16 %tmp_121_4_1, %tmp_121_4_0_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:359  %tmp_114_5_cast = sext i16 %input_load_238 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_cast"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:360  %tmp_119_5 = mul i30 %tmp_114_5_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:370  %tmp_114_5_0_1_cast = sext i16 %input_load_239 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_0_1_cast"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:371  %tmp_119_5_0_1 = mul i30 %tmp_114_5_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:381  %tmp_114_5_0_2_cast = sext i16 %input_load_240 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_0_2_cast"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:382  %tmp_114_5_0_2_cast_c = sext i16 %input_load_240 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_5_0_2_cast_c"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:383  %tmp_119_5_0_2 = mul i28 %tmp_114_5_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:391  %tmp_114_5_1_cast = sext i16 %input_load_241 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_cast"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:392  %tmp_119_5_1 = mul i30 %tmp_114_5_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:398  %input_load_242 = load i16* %input_addr_317, align 2

]]></Node>
<StgValue><ssdm name="input_load_242"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:406  %input_load_243 = load i16* %input_addr_318, align 2

]]></Node>
<StgValue><ssdm name="input_load_243"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:413  %tmp_113_5_2 = zext i10 %tmp_112_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:414  %input_addr_319 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2

]]></Node>
<StgValue><ssdm name="input_addr_319"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:415  %input_load_244 = load i16* %input_addr_319, align 2

]]></Node>
<StgValue><ssdm name="input_load_244"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:421  %tmp_113_5_2_1 = zext i10 %tmp_112_5_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2_1"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:422  %input_addr_320 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2_1

]]></Node>
<StgValue><ssdm name="input_addr_320"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:423  %input_load_245 = load i16* %input_addr_320, align 2

]]></Node>
<StgValue><ssdm name="input_load_245"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:450  %tmp_119_6 = mul i30 %tmp_114_5_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:452  %tmp_119_6_0_1 = mul i30 %tmp_114_5_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="618" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:211  %buffer_6_2_2_2 = add i16 %tmp16, %tmp19

]]></Node>
<StgValue><ssdm name="buffer_6_2_2_2"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:267  %tmp26 = add i16 %tmp27, %tmp28

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:318  %tmp_121_4_1_2 = sext i14 %tmp_87 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_4_1_2"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:327  %tmp_119_4_2_1 = mul i29 %tmp_114_4_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:328  %tmp_89 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_4_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:335  %tmp_119_4_2_2 = mul i29 %tmp_114_4_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:336  %tmp_90 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_4_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:340  %tmp30 = add i16 %tmp31, %tmp32

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:341  %tmp34 = add i16 %tmp_121_4_1_2, %tmp_121_4_1_1

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:360  %tmp_119_5 = mul i30 %tmp_114_5_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:371  %tmp_119_5_0_1 = mul i30 %tmp_114_5_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:383  %tmp_119_5_0_2 = mul i28 %tmp_114_5_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:392  %tmp_119_5_1 = mul i30 %tmp_114_5_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:415  %input_load_244 = load i16* %input_addr_319, align 2

]]></Node>
<StgValue><ssdm name="input_load_244"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:423  %input_load_245 = load i16* %input_addr_320, align 2

]]></Node>
<StgValue><ssdm name="input_load_245"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:430  %tmp_113_5_2_2 = zext i10 %tmp_112_5_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2_2"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:431  %input_addr_321 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2_2

]]></Node>
<StgValue><ssdm name="input_addr_321"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:432  %input_load_246 = load i16* %input_addr_321, align 2

]]></Node>
<StgValue><ssdm name="input_load_246"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:450  %tmp_119_6 = mul i30 %tmp_114_5_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:452  %tmp_119_6_0_1 = mul i30 %tmp_114_5_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:458  %tmp_112_6_0_2_cast = sext i11 %tmp_112_6_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_6_0_2_cast"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:459  %tmp_113_6_0_2 = zext i32 %tmp_112_6_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_0_2"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:460  %input_addr_324 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_0_2

]]></Node>
<StgValue><ssdm name="input_addr_324"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:461  %input_load_249 = load i16* %input_addr_324, align 2

]]></Node>
<StgValue><ssdm name="input_load_249"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:213  %tmp_105_2_cast = sext i11 %tmp_105_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_2_cast"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:214  %tmp_106_2 = zext i32 %tmp_105_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:215  %output_addr_183 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_2

]]></Node>
<StgValue><ssdm name="output_addr_183"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:216  store i16 %buffer_6_2_2_2, i16* %output_addr_183, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:268  %buffer_6_3_2_2 = add i16 %tmp23, %tmp26

]]></Node>
<StgValue><ssdm name="buffer_6_3_2_2"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:329  %tmp_121_4_2_1 = sext i15 %tmp_89 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_4_2_1"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:337  %tmp_121_4_2_2 = sext i15 %tmp_90 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_4_2_2"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:342  %tmp36 = add i16 %tmp_121_4_2_2, %tmp_121_4_2_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:360  %tmp_119_5 = mul i30 %tmp_114_5_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:371  %tmp_119_5_0_1 = mul i30 %tmp_114_5_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:383  %tmp_119_5_0_2 = mul i28 %tmp_114_5_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:392  %tmp_119_5_1 = mul i30 %tmp_114_5_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:416  %tmp_114_5_2_cast_cas = sext i16 %input_load_244 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_cast_cas"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:417  %tmp_119_5_2 = mul i27 %tmp_114_5_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:432  %input_load_246 = load i16* %input_addr_321, align 2

]]></Node>
<StgValue><ssdm name="input_load_246"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:450  %tmp_119_6 = mul i30 %tmp_114_5_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:452  %tmp_119_6_0_1 = mul i30 %tmp_114_5_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:461  %input_load_249 = load i16* %input_addr_324, align 2

]]></Node>
<StgValue><ssdm name="input_load_249"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:471  %tmp_112_6_1_2_cast = sext i11 %tmp_112_6_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_6_1_2_cast"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:472  %tmp_113_6_1_2 = zext i32 %tmp_112_6_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_1_2"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:473  %input_addr_327 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_1_2

]]></Node>
<StgValue><ssdm name="input_addr_327"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:474  %input_load_252 = load i16* %input_addr_327, align 2

]]></Node>
<StgValue><ssdm name="input_load_252"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:486  %tmp_113_6_2_2 = zext i10 %tmp_112_6_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_2_2"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:487  %input_addr_330 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_2_2

]]></Node>
<StgValue><ssdm name="input_addr_330"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:488  %input_load_255 = load i16* %input_addr_330, align 2

]]></Node>
<StgValue><ssdm name="input_load_255"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:270  %tmp_105_3_cast = sext i11 %tmp_105_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_3_cast"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:271  %tmp_106_3 = zext i32 %tmp_105_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_3"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:272  %output_addr_184 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_3

]]></Node>
<StgValue><ssdm name="output_addr_184"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:273  store i16 %buffer_6_3_2_2, i16* %output_addr_184, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:321  %tmp_121_4_2 = sext i13 %tmp_88 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_4_2"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:343  %tmp35 = add i16 %tmp_121_4_2, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:360  %tmp_119_5 = mul i30 %tmp_114_5_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:361  %tmp_121_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:371  %tmp_119_5_0_1 = mul i30 %tmp_114_5_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:372  %tmp_121_5_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_0_1"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:383  %tmp_119_5_0_2 = mul i28 %tmp_114_5_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:384  %tmp_91 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_5_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:392  %tmp_119_5_1 = mul i30 %tmp_114_5_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:393  %tmp_121_5_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_1"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:399  %tmp_114_5_1_1_cast = sext i16 %input_load_242 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_1_cast"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:400  %tmp_119_5_1_1 = mul i30 %tmp_114_5_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:417  %tmp_119_5_2 = mul i27 %tmp_114_5_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:424  %tmp_114_5_2_1_cast_c = sext i16 %input_load_245 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_1_cast_c"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:425  %tmp_114_5_2_1_cast_c_1 = sext i16 %input_load_245 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_1_cast_c_1"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:426  %tmp_119_5_2_1 = mul i29 %tmp_114_5_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:433  %tmp_114_5_2_2_cast_c = sext i16 %input_load_246 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_2_cast_c"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:434  %tmp_119_5_2_2 = mul i29 %tmp_114_5_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:450  %tmp_119_6 = mul i30 %tmp_114_5_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:451  %tmp_121_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:452  %tmp_119_6_0_1 = mul i30 %tmp_114_5_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:453  %tmp_121_6_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_0_1"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:462  %tmp_114_6_0_2_cast_c = sext i16 %input_load_249 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_6_0_2_cast_c"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:463  %tmp_119_6_0_2 = mul i28 %tmp_114_6_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:466  %tmp_119_6_1 = mul i30 %tmp_114_5_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:474  %input_load_252 = load i16* %input_addr_327, align 2

]]></Node>
<StgValue><ssdm name="input_load_252"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:479  %tmp_119_6_2 = mul i27 %tmp_114_5_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:482  %tmp_119_6_2_1 = mul i29 %tmp_114_5_2_2_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:488  %input_load_255 = load i16* %input_addr_330, align 2

]]></Node>
<StgValue><ssdm name="input_load_255"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="700" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:344  %tmp33 = add i16 %tmp34, %tmp35

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:385  %tmp_121_5_0_2 = sext i14 %tmp_91 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_5_0_2"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:400  %tmp_119_5_1_1 = mul i30 %tmp_114_5_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:407  %tmp_114_5_1_2_cast = sext i16 %input_load_243 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_2_cast"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:408  %tmp_114_5_1_2_cast_c = sext i16 %input_load_243 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_2_cast_c"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:409  %tmp_119_5_1_2 = mul i28 %tmp_114_5_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:417  %tmp_119_5_2 = mul i27 %tmp_114_5_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:426  %tmp_119_5_2_1 = mul i29 %tmp_114_5_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="708" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:434  %tmp_119_5_2_2 = mul i29 %tmp_114_5_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:437  %tmp38 = add i16 %tmp_121_5, %tmp_121_5_0_1

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:438  %tmp39 = add i16 %tmp_121_5_1, %tmp_121_5_0_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:463  %tmp_119_6_0_2 = mul i28 %tmp_114_6_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:466  %tmp_119_6_1 = mul i30 %tmp_114_5_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:468  %tmp_119_6_1_1 = mul i30 %tmp_114_5_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:475  %tmp_114_6_1_2_cast_c = sext i16 %input_load_252 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_6_1_2_cast_c"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:476  %tmp_119_6_1_2 = mul i28 %tmp_114_6_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:479  %tmp_119_6_2 = mul i27 %tmp_114_5_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:482  %tmp_119_6_2_1 = mul i29 %tmp_114_5_2_2_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:489  %tmp_114_6_2_2_cast_c = sext i16 %input_load_255 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_6_2_2_cast_c"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:490  %tmp_119_6_2_2 = mul i29 %tmp_114_6_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:493  %tmp45 = add i16 %tmp_121_6, %tmp_121_6_0_1

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="721" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:345  %buffer_6_4_2_2 = add i16 %tmp30, %tmp33

]]></Node>
<StgValue><ssdm name="buffer_6_4_2_2"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:400  %tmp_119_5_1_1 = mul i30 %tmp_114_5_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:409  %tmp_119_5_1_2 = mul i28 %tmp_114_5_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:417  %tmp_119_5_2 = mul i27 %tmp_114_5_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:418  %tmp_93 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_5_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:426  %tmp_119_5_2_1 = mul i29 %tmp_114_5_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:434  %tmp_119_5_2_2 = mul i29 %tmp_114_5_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:439  %tmp37 = add i16 %tmp38, %tmp39

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:463  %tmp_119_6_0_2 = mul i28 %tmp_114_6_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:466  %tmp_119_6_1 = mul i30 %tmp_114_5_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:468  %tmp_119_6_1_1 = mul i30 %tmp_114_5_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:476  %tmp_119_6_1_2 = mul i28 %tmp_114_6_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:479  %tmp_119_6_2 = mul i27 %tmp_114_5_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:482  %tmp_119_6_2_1 = mul i29 %tmp_114_5_2_2_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:490  %tmp_119_6_2_2 = mul i29 %tmp_114_6_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="736" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:347  %tmp_105_4_cast = sext i11 %tmp_105_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_4_cast"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:348  %tmp_106_4 = zext i32 %tmp_105_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_4"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:349  %output_addr_185 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_4

]]></Node>
<StgValue><ssdm name="output_addr_185"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:350  store i16 %buffer_6_4_2_2, i16* %output_addr_185, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:400  %tmp_119_5_1_1 = mul i30 %tmp_114_5_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:401  %tmp_121_5_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_1_1"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:409  %tmp_119_5_1_2 = mul i28 %tmp_114_5_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:426  %tmp_119_5_2_1 = mul i29 %tmp_114_5_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:427  %tmp_94 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_5_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:434  %tmp_119_5_2_2 = mul i29 %tmp_114_5_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:435  %tmp_95 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_5_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:463  %tmp_119_6_0_2 = mul i28 %tmp_114_6_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:464  %tmp_96 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_6_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:466  %tmp_119_6_1 = mul i30 %tmp_114_5_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:467  %tmp_121_6_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_1"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:468  %tmp_119_6_1_1 = mul i30 %tmp_114_5_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="752" st_id="27" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:476  %tmp_119_6_1_2 = mul i28 %tmp_114_6_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:479  %tmp_119_6_2 = mul i27 %tmp_114_5_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:480  %tmp_98 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_6_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:482  %tmp_119_6_2_1 = mul i29 %tmp_114_5_2_2_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="756" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:483  %tmp_99 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_6_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:490  %tmp_119_6_2_2 = mul i29 %tmp_114_6_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="758" st_id="28" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:409  %tmp_119_5_1_2 = mul i28 %tmp_114_5_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:410  %tmp_92 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_5_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:428  %tmp_121_5_2_1 = sext i15 %tmp_94 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_5_2_1"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:436  %tmp_121_5_2_2 = sext i15 %tmp_95 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_5_2_2"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:441  %tmp43 = add i16 %tmp_121_5_2_2, %tmp_121_5_2_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:465  %tmp_121_6_0_2 = sext i14 %tmp_96 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_6_0_2"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:468  %tmp_119_6_1_1 = mul i30 %tmp_114_5_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:469  %tmp_121_6_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_1_1"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:476  %tmp_119_6_1_2 = mul i28 %tmp_114_6_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:477  %tmp_97 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_6_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:490  %tmp_119_6_2_2 = mul i29 %tmp_114_6_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:491  %tmp_100 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_6_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:494  %tmp46 = add i16 %tmp_121_6_1, %tmp_121_6_0_2

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="771" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:411  %tmp_121_5_1_2 = sext i14 %tmp_92 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_5_1_2"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:419  %tmp_121_5_2 = sext i13 %tmp_93 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_5_2"/></StgValue>
</operation>

<operation id="773" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:440  %tmp41 = add i16 %tmp_121_5_1_2, %tmp_121_5_1_1

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="774" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:442  %tmp42 = add i16 %tmp_121_5_2, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="775" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:478  %tmp_121_6_1_2 = sext i14 %tmp_97 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_6_1_2"/></StgValue>
</operation>

<operation id="776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:484  %tmp_121_6_2_1 = sext i15 %tmp_99 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_6_2_1"/></StgValue>
</operation>

<operation id="777" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:492  %tmp_121_6_2_2 = sext i15 %tmp_100 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_6_2_2"/></StgValue>
</operation>

<operation id="778" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:495  %tmp44 = add i16 %tmp45, %tmp46

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="779" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:496  %tmp48 = add i16 %tmp_121_6_1_2, %tmp_121_6_1_1

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="780" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:497  %tmp50 = add i16 %tmp_121_6_2_2, %tmp_121_6_2_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="781" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:443  %tmp40 = add i16 %tmp41, %tmp42

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:481  %tmp_121_6_2 = sext i13 %tmp_98 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_6_2"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:498  %tmp49 = add i16 %tmp_121_6_2, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="784" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:444  %buffer_6_5_2_2 = add i16 %tmp37, %tmp40

]]></Node>
<StgValue><ssdm name="buffer_6_5_2_2"/></StgValue>
</operation>

<operation id="785" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:499  %tmp47 = add i16 %tmp48, %tmp49

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="786" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:446  %tmp_105_5_cast = sext i11 %tmp_105_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_5_cast"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:447  %tmp_106_5 = zext i32 %tmp_105_5_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_5"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:448  %output_addr_186 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_5

]]></Node>
<StgValue><ssdm name="output_addr_186"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:449  store i16 %buffer_6_5_2_2, i16* %output_addr_186, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:500  %buffer_6_6_2_2 = add i16 %tmp44, %tmp47

]]></Node>
<StgValue><ssdm name="buffer_6_6_2_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="791" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:502  %tmp_105_6_cast = sext i11 %tmp_105_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_6_cast"/></StgValue>
</operation>

<operation id="792" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:503  %tmp_106_6 = zext i32 %tmp_105_6_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_6"/></StgValue>
</operation>

<operation id="793" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:504  %output_addr_187 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_6

]]></Node>
<StgValue><ssdm name="output_addr_187"/></StgValue>
</operation>

<operation id="794" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:505  store i16 %buffer_6_6_2_2, i16* %output_addr_187, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:507  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
