// Seed: 3719486476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 ();
  reg id_2, id_3, id_4;
  tri1 id_5 = 1;
  always
    case (1)
      1: begin : LABEL_0
        id_3 <= 1;
      end
      id_1: begin : LABEL_0
        id_3 <= 1;
      end
      default: id_5 = 1'd0;
    endcase
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  always @(posedge id_3 - id_2) id_3 = 1;
  wire id_6 = id_5;
  wire id_7;
  wire id_8;
endmodule
