<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hardware_communication_module.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="hardware_communication_module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="hardware_communication_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="hardware_communication_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="hardware_communication_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="hardware_communication_module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="hardware_communication_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hardware_communication_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="hardware_communication_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="hardware_communication_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="hardware_communication_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hardware_communication_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hardware_communication_module_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hardware_communication_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hardware_communication_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/hardware_communication_module_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/hardware_communication_module_synthesis.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/hardware_communication_module_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/hardware_communication_module_translate.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7597627327591193476" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4801718669892773524" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-644630231755614658" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369655336" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3296703395087803702" xil_pn:start_ts="1369655336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370000574" xil_pn:in_ck="5934637986891603944" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3652076398982969915" xil_pn:start_ts="1370000560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="hardware_communication_module.lso"/>
      <outfile xil_pn:name="hardware_communication_module.ngc"/>
      <outfile xil_pn:name="hardware_communication_module.ngr"/>
      <outfile xil_pn:name="hardware_communication_module.prj"/>
      <outfile xil_pn:name="hardware_communication_module.stx"/>
      <outfile xil_pn:name="hardware_communication_module.syr"/>
      <outfile xil_pn:name="hardware_communication_module.xst"/>
      <outfile xil_pn:name="hardware_communication_module_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1369655344" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7566139720609623529" xil_pn:start_ts="1369655343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370000525" xil_pn:in_ck="1296235454505835982" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3141058549593784045" xil_pn:start_ts="1370000519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1370000527" xil_pn:in_ck="1296235454505835983" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="7804239923069012374" xil_pn:start_ts="1370000525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1370000577" xil_pn:in_ck="1296235454505835982" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6438747216706277852" xil_pn:start_ts="1370000574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/hardware_communication_module_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/hardware_communication_module_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
