5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/branch/covered/diags/verilog -t main -vcd param16.vcd -o param16.cdd -v param16.v
3 0 $root $root NA 0 0 1
3 0 main main param16.v 8 22 1
1 b 0 80000 1 0 31 0 32 1 0 4 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 1 0 10 0 0 0 0 0 0
1 a 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 0 1 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 1 0 4 0 0 0 0 0 0
3 0 foo main.b param16.v 24 34 1
2 1 31 150018 1 0 20004 0 0 1 4 0
2 2 31 130013 1 32 8 0 0 b
2 3 31 12001a 1 25 20104 1 2 32 2 faa faa faa faa faa faa faa faa
2 4 31 d000d 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 5 31 8000e 0 23 400 0 4 mem0
2 6 31 8001a 1 37 1006 3 5
1 a 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 0 4 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 1 0 10 0 0 0 0 0 0
1 mem0 28 18b000c 1 1 0 2 31 0 96 3 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa
1 mem1 28 18b0017 1 1 0 2 31 0 96 3 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 6 0 0
3 0 foo main.a param16.v 24 34 1
2 7 31 150018 1 0 20004 0 0 1 4 0
2 8 31 130013 1 32 8 0 0 b
2 9 31 12001a 1 25 20104 7 8 16 2 faa faa faa faa
2 10 31 d000d 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 11 31 8000e 0 23 400 0 10 mem0
2 12 31 8001a 1 37 1006 9 11
1 a 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 0 1 0 0 0 0 0 0
1 c 0 80000 1 0 31 0 32 1 0 4 0 0 0 0 0 0
1 mem0 28 18b000c 1 1 0 2 15 0 48 3 aa aa aa aa aa aa aa aa f00aa f00aa f00aa f00aa
1 mem1 28 18b0017 1 1 0 2 15 0 48 3 aa aa aa aa aa aa aa aa aa aa aa aa
4 12 0 0
