INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
