<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM_GFX" id="CM_GFX">
  
  
  <register acronym="PRCM_CM_GFX_L3_CLKSTCTRL" description="This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain." id="PRCM_CM_GFX_L3_CLKSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" " end="10" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="9" description=" This field indicates the state of the GFX_GCLK  clock in the domain." end="9" id="CLKACTIVITY_GFX_FCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" This field indicates the state of the GFX_L3_GCLK  clock in the domain." end="8" id="CLKACTIVITY_GFX_L3_GCLK" rwaccess="R" width="1">
    <bitenum description="Corresponding clock is active" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Corresponding clock is gated" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" Controls the clock state transition of the GFX clock domain in GFX power domain." end="0" id="CLKTRCTRL" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SW_WKUP: Start a software forced wake-up transition on the domain." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SW_SLEEP: Start a software forced sleep transition on the domain." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_GFX_CLKCTRL" description="This register manages the GFX clocks." id="PRCM_CM_GFX_CLKCTRL" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Module standby status." end="18" id="STBYST" rwaccess="R" width="1">
    <bitenum description="Module is in standby" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is functional (not in standby)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Module idle status." end="16" id="IDLEST" rwaccess="R" width="2">
    <bitenum description="Module is disabled and cannot be accessed" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Module is performing transition: wakeup, or sleep, or sleep abortion" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is fully functional, including OCP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="2" id="RESERVED_2" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description=" Control the way mandatory clocks are managed." end="0" id="MODULEMODE" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen." id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
