//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Feb 06 02:26:41 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               25      180      13.89%
Global Buffers                    0       4         0.00%
LUTs                              8       1536      0.52%
CLB Slices                        4       768       0.52%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

************************************************

Library: work    Cell: exmp3b    View: INTERFACE

************************************************

  Cell    Library  References     Total Area

 IBUF    xcv    17 x
 LUT3    xcv     8 x      1      8 LUTs
 OBUF    xcv     8 x

 Number of ports :                      25
 Number of nets :                       50
 Number of instances :                  33
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                        8
 Number of gates :                       8
 Number of accumulated instances :      33


*****************************
 IO Register Mapping Report
*****************************
Design: work.exmp3b.INTERFACE

+---------+-----------+----------+----------+----------+
| Port    | Direction |   INFF   |  OUTFF   |  TRIFF   |
+---------+-----------+----------+----------+----------+
| sel     | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(7)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(6)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(5)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(4)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(3)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(2)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(1)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| a(0)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(7)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(6)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(5)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(4)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(3)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(2)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(1)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| b(0)    | Input     |          |          |          |
+---------+-----------+----------+----------+----------+
| y(7)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(6)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(5)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(4)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(3)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(2)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(1)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
| y(0)    | Output    |          |          |          |
+---------+-----------+----------+----------+----------+
Total registers mapped: 0
