<profile>

<section name = "Vivado HLS Report for 'exp_24_16_s'" level="0">
<item name = "Date">Sun Jul  1 02:49:37 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">Conv12</item>
<item name = "Solution">A_Otra</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.63, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 268</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 9, 237, 87</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">2, -, 302, 65</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 4, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="MASTER_CNN_mul_50fYi_U604">MASTER_CNN_mul_50fYi, 0, 9, 237, 87</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_x_msb_1_table32_U">exp_24_16_s_exp_xeOg, 2, 0, 0, 256, 50, 1, 12800</column>
<column name="f_x_msb_2_table_U">exp_24_16_s_f_x_mdEe, 2, 0, 0, 256, 46, 1, 11776</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_9_fu_238_p2">+, 0, 0, 57, 50, 50</column>
<column name="r_V_3_fu_177_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="tmp3_fu_337_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp4_fu_325_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp5_fu_331_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp6_fu_355_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp7_fu_343_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp8_fu_349_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_8_fu_361_p2">or, 0, 0, 8, 1, 1</column>
<column name="ap_return">select, 0, 0, 24, 1, 23</column>
<column name="p_Val2_10_fu_253_p3">select, 0, 0, 46, 1, 46</column>
<column name="p_cast_cast_cast_fu_228_p3">select, 0, 0, 45, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="not_s_fu_223_p2">xor, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="loc_V_reg_396">5, 0, 8, 3</column>
<column name="p_Val2_7_reg_437">48, 0, 48, 0</column>
<column name="p_Val2_8_reg_421">50, 0, 50, 0</column>
<column name="r_V_3_reg_411">9, 0, 9, 0</column>
<column name="tmp_9_reg_416">41, 0, 41, 0</column>
<column name="tmp_reg_390">1, 0, 1, 0</column>
<column name="x_V_read_reg_385">14, 0, 14, 0</column>
<column name="p_Val2_8_reg_421">1, 1, 50, 0</column>
<column name="tmp_reg_390">64, 32, 1, 0</column>
<column name="x_V_read_reg_385">64, 32, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="ap_return">out, 24, ap_ctrl_hs, exp&lt;24, 16&gt;, return value</column>
<column name="x_V">in, 14, ap_none, x_V, scalar</column>
</table>
</item>
</section>
</profile>
