#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000668d40 .scope module, "top_tb" "top_tb" 2 1;
 .timescale 0 0;
v00000000006d5340_0 .net "LED1", 0 0, L_00000000006d4e40;  1 drivers
v00000000006d5520_0 .net "LED2", 0 0, L_00000000006d5700;  1 drivers
v00000000006d5980_0 .net "LED3", 0 0, L_00000000006d4ee0;  1 drivers
v00000000006d55c0_0 .net "LED4", 0 0, L_00000000006d4f80;  1 drivers
v00000000006d5a20_0 .net "LED5", 0 0, L_00000000006d5020;  1 drivers
v00000000006d5660_0 .var "clk", 0 0;
S_0000000000681360 .scope module, "tut" "top" 2 8, 3 18 0, S_0000000000668d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "LED1";
    .port_info 2 /OUTPUT 1 "LED2";
    .port_info 3 /OUTPUT 1 "LED3";
    .port_info 4 /OUTPUT 1 "LED4";
    .port_info 5 /OUTPUT 1 "LED5";
v00000000006d4990_0 .net "LED1", 0 0, L_00000000006d4e40;  alias, 1 drivers
v00000000006d4a30_0 .net "LED2", 0 0, L_00000000006d5700;  alias, 1 drivers
v00000000006d4ad0_0 .net "LED3", 0 0, L_00000000006d4ee0;  alias, 1 drivers
v00000000006d4b70_0 .net "LED4", 0 0, L_00000000006d4f80;  alias, 1 drivers
v00000000006d4c10_0 .net "LED5", 0 0, L_00000000006d5020;  alias, 1 drivers
v00000000006d58e0_0 .net "ROMinst", 15 0, v00000000006d4850_0;  1 drivers
v00000000006d5ac0_0 .net *"_s9", 4 0, L_00000000006d5840;  1 drivers
v00000000006d5c00_0 .var "arg1", 3 0;
v00000000006d5b60_0 .var "arg2", 3 0;
v00000000006d5480_0 .net "clk", 0 0, v00000000006d5660_0;  1 drivers
v00000000006d4d00_0 .var "constant", 3 0;
v00000000006d53e0_0 .var "dest", 3 0;
v00000000006d52a0_0 .var "op", 3 0;
v00000000006d4da0 .array "r", 0 15, 7 0;
L_00000000006d4e40 .part L_00000000006d5840, 4, 1;
L_00000000006d5700 .part L_00000000006d5840, 3, 1;
L_00000000006d4ee0 .part L_00000000006d5840, 2, 1;
L_00000000006d4f80 .part L_00000000006d5840, 1, 1;
L_00000000006d5020 .part L_00000000006d5840, 0, 1;
v00000000006d4da0_1 .array/port v00000000006d4da0, 1;
L_00000000006d5840 .part v00000000006d4da0_1, 0, 5;
S_00000000006814f0 .scope module, "ROM" "ROM" 3 37, 3 95 0, S_0000000000681360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 16 "inst";
v00000000006d4da0_0 .array/port v00000000006d4da0, 0;
v0000000000667b10_0 .net "address", 7 0, v00000000006d4da0_0;  1 drivers
v0000000000681680_0 .net "clk", 0 0, v00000000006d5660_0;  alias, 1 drivers
v00000000006d4850_0 .var "inst", 15 0;
v00000000006d48f0 .array "rom", 255 0, 15 0;
E_00000000006640f0 .event posedge, v0000000000681680_0;
    .scope S_00000000006814f0;
T_0 ;
    %vpi_call 3 103 "$readmemb", "./asm/rom_asm.txt", v00000000006d48f0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000006d4850_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000006814f0;
T_1 ;
    %wait E_00000000006640f0;
    %load/vec4 v0000000000667b10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000006d48f0, 4;
    %assign/vec4 v00000000006d4850_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000681360;
T_2 ;
    %wait E_00000000006640f0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000006d4da0, 4;
    %addi 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000006d4da0, 4, 0;
    %load/vec4 v00000000006d58e0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000000006d52a0_0, 0, 4;
    %load/vec4 v00000000006d58e0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000006d53e0_0, 0, 4;
    %load/vec4 v00000000006d58e0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000006d5c00_0, 0, 4;
    %load/vec4 v00000000006d58e0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000006d5b60_0, 0, 4;
    %load/vec4 v00000000006d58e0_0;
    %parti/s 8, 0, 2;
    %pad/u 4;
    %store/vec4 v00000000006d4d00_0, 0, 4;
    %load/vec4 v00000000006d52a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.0 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 8;
    %add;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.1 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 8;
    %add;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.2 ;
    %load/vec4 v00000000006d4d00_0;
    %pad/u 8;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.4 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.5 ;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %cmp/e;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
T_2.16 ;
    %jmp T_2.15;
T_2.6 ;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %cmp/ne;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
T_2.18 ;
    %jmp T_2.15;
T_2.7 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %add;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %sub;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 5;
    %load/vec4a v00000000006d4da0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 5;
    %load/vec4a v00000000006d4da0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %and;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %or;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %inv;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000000006d5c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %load/vec4 v00000000006d5b60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000006d4da0, 4;
    %xor;
    %load/vec4 v00000000006d53e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000006d4da0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000668d40;
T_3 ;
    %vpi_call 2 11 "$monitor", $time, "clk=%d l1=%b %b %b %b %b", v00000000006d5660_0, v00000000006d5340_0, v00000000006d5520_0, v00000000006d5980_0, v00000000006d55c0_0, v00000000006d5a20_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006d5660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006d5660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006d5660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006d5660_0, 0, 1;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "core.v";
