-- VHDL test case input
case expression is
    when "choices" => exit;
end case;

