0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/model/bhvsram/bhv_1w1r_sram.v,1688373867,systemVerilog,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/cnn.v,,bhv_1w1r_sram,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src;../../../../cnn.srcs/sources_1/ip/pll_main,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/model/xilinx/xilinx_1w1r_sram.v,1688373867,systemVerilog,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/testbench/lenet_tb.v,,xilinx_1w1r_sram,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/model/xilinx/xilinx_srams.v,1688373867,verilog,,,,rfdp1024x16;rfdp1024x8;rfdp1024x96;rfdp128x16;rfdp128x256;rfdp2048x8;rfdp256x96;rfdp32x256,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src;../../../../cnn.srcs/sources_1/ip/pll_main,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/cnn.v,1688374555,systemVerilog,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/lenet.v,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/global.v,acc;conv;iterator;mac;max_pool;relu,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src;../../../../cnn.srcs/sources_1/ip/pll_main,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/global.v,1688384925,verilog,,,,,,,,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/lenet.v,1688373867,systemVerilog,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/lenet_roms.v,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/global.v,lenet,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/lenet_roms.v,1688373867,systemVerilog,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/model/xilinx/xilinx_1w1r_sram.v,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/global.v,bias_conv1_rom;bias_conv2_rom;bias_fc1_rom;bias_fc2_rom;bias_fc3_rom;wieght_conv1_rom;wieght_conv2_rom;wieght_fc1_rom;wieght_fc2_rom;wieght_fc3_rom,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src,,,,,
C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/testbench/lenet_tb.v,1688375405,systemVerilog,,,C:/Users/AmirHasan/Desktop/DSDProject/cnn/cnn.srcs/sources_1/imports/cnn_open/src/global.v,itf_frame_feed;src_rom;tb,,,../../../../cnn.srcs/sources_1/imports/cnn_open/src,,,,,
