Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 23 22:16:31 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     294         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               75          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (424)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (403)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (424)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_m/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_m/ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (403)
--------------------------------------------------
 There are 403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.797      -28.852                      4                  452        0.078        0.000                      0                  452        4.020        0.000                       0                   334  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.797      -28.852                      4                  422        0.078        0.000                      0                  422        4.020        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.847        0.000                      0                   30        0.212        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.797ns,  Total Violation      -28.852ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.797ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.746ns  (logic 7.588ns (42.758%)  route 10.158ns (57.242%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][0]_replica_3/Q
                         net (fo=13, routed)          0.725     6.419    dados_aleatorios/dados[0][0]_repN_3
    SLICE_X36Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.543 r  dados_aleatorios/resultado[4]_i_101__0/O
                         net (fo=1, routed)           0.000     6.543    dados_aleatorios/resultado[4]_i_101__0_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.000 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=24, routed)          0.428     7.428    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X36Y86         LUT3 (Prop_lut3_I2_O)        0.329     7.757 r  dados_aleatorios/resultado[4]_i_115/O
                         net (fo=1, routed)           0.492     8.249    dados_aleatorios/resultado[4]_i_115_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124     8.373 r  dados_aleatorios/resultado[4]_i_105/O
                         net (fo=1, routed)           0.000     8.373    dados_aleatorios/resultado[4]_i_105_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.830 r  dados_aleatorios/resultado_reg[4]_i_68/CO[1]
                         net (fo=16, routed)          0.410     9.240    dados_aleatorios/resultado_reg[4]_i_68_n_2
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.329     9.569 r  dados_aleatorios/resultado[4]_i_38/O
                         net (fo=11, routed)          0.653    10.222    dados_aleatorios/puntuaciones1/instance_caso_ep/p_1_in__0[0]
    SLICE_X36Y88         LUT4 (Prop_lut4_I0_O)        0.124    10.346 r  dados_aleatorios/resultado[4]_i_72/O
                         net (fo=1, routed)           0.000    10.346    dados_aleatorios/resultado[4]_i_72_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.803 r  dados_aleatorios/resultado_reg[4]_i_35/CO[1]
                         net (fo=29, routed)          0.646    11.449    dados_aleatorios/puntuaciones1/instance_caso_ep/p_0_in
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.329    11.778 f  dados_aleatorios/resultado[4]_i_116/O
                         net (fo=1, routed)           0.407    12.185    dados_aleatorios/resultado[4]_i_116_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.309 r  dados_aleatorios/resultado[4]_i_107/O
                         net (fo=1, routed)           0.330    12.639    dados_aleatorios/resultado[4]_i_107_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.104 r  dados_aleatorios/resultado_reg[4]_i_82/CO[1]
                         net (fo=8, routed)           0.649    13.753    dados_aleatorios/resultado_reg[4]_i_82_n_2
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.329    14.082 r  dados_aleatorios/resultado[4]_i_45/O
                         net (fo=10, routed)          0.696    14.778    dados_aleatorios/resultado[4]_i_45_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.124    14.902 r  dados_aleatorios/resultado[4]_i_80/O
                         net (fo=1, routed)           0.000    14.902    dados_aleatorios/resultado[4]_i_80_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.360 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=26, routed)          1.096    16.456    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.332    16.788 r  dados_aleatorios/resultado[4]_i_86/O
                         net (fo=1, routed)           0.648    17.436    dados_aleatorios/resultado[4]_i_86_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.901 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=20, routed)          0.736    18.636    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.329    18.965 r  dados_aleatorios/resultado[4]_i_90_comp/O
                         net (fo=1, routed)           0.331    19.297    dados_aleatorios/resultado[4]_i_90_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.762 r  dados_aleatorios/resultado_reg[4]_i_53/CO[1]
                         net (fo=6, routed)           0.465    20.226    dados_aleatorios/resultado_reg[4]_i_53_n_2
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.329    20.555 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.337    20.893    dados_aleatorios/resultado[4]_i_24__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    21.449 f  dados_aleatorios/resultado_reg[4]_i_8/O[2]
                         net (fo=1, routed)           0.814    22.263    dados_aleatorios/resultado_reg[4]_i_8_n_5
    SLICE_X40Y86         LUT4 (Prop_lut4_I2_O)        0.302    22.565 r  dados_aleatorios/resultado[4]_i_4/O
                         net (fo=1, routed)           0.295    22.860    dados_aleatorios/resultado[4]_i_4_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124    22.984 r  dados_aleatorios/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.984    puntuaciones1/instance_caso_ep/resultado_reg[4]_1
    SLICE_X43Y86         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.510    14.933    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X43Y86         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X43Y86         FDCE (Setup_fdce_C_D)        0.031    15.187    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -22.984    
  -------------------------------------------------------------------
                         slack                                 -7.797    

Slack (VIOLATED) :        -7.287ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.235ns  (logic 7.412ns (43.007%)  route 9.823ns (56.993%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.637     5.240    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X29Y86         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDPE (Prop_fdpe_C_Q)         0.456     5.696 r  dados_aleatorios/dados_i_reg[0][0]_replica_4/Q
                         net (fo=11, routed)          0.867     6.562    dados_aleatorios/dados[0][0]_repN_4
    SLICE_X31Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.686 r  dados_aleatorios/resultado[4]_i_101__1/O
                         net (fo=1, routed)           0.000     6.686    dados_aleatorios/resultado[4]_i_101__1_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.143 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=23, routed)          0.626     7.770    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.329     8.099 r  dados_aleatorios/resultado[4]_i_103__0_comp/O
                         net (fo=1, routed)           0.343     8.442    dados_aleatorios/resultado[4]_i_103__0_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.907 r  dados_aleatorios/resultado_reg[4]_i_68__0/CO[1]
                         net (fo=16, routed)          0.630     9.537    dados_aleatorios/resultado_reg[4]_i_68__0_n_2
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.329     9.866 r  dados_aleatorios/resultado[4]_i_37__0/O
                         net (fo=8, routed)           0.649    10.515    dados_aleatorios/puntuaciones1/instance_caso_eg/p_1_in__0[1]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.124    10.639 r  dados_aleatorios/resultado[4]_i_72__0/O
                         net (fo=1, routed)           0.000    10.639    dados_aleatorios/resultado[4]_i_72__0_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.096 r  dados_aleatorios/resultado_reg[4]_i_35__0/CO[1]
                         net (fo=29, routed)          0.603    11.699    dados_aleatorios/puntuaciones1/instance_caso_eg/p_0_in
    SLICE_X35Y82         LUT3 (Prop_lut3_I2_O)        0.329    12.028 f  dados_aleatorios/resultado[4]_i_116__0/O
                         net (fo=2, routed)           0.650    12.678    dados_aleatorios/resultado[4]_i_116__0_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.802 r  dados_aleatorios/resultado[4]_i_107__0/O
                         net (fo=1, routed)           0.195    12.997    dados_aleatorios/resultado[4]_i_107__0_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.462 r  dados_aleatorios/resultado_reg[4]_i_82__0/CO[1]
                         net (fo=8, routed)           0.388    13.850    dados_aleatorios/resultado_reg[4]_i_82__0_n_2
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.329    14.179 r  dados_aleatorios/resultado[4]_i_61__0/O
                         net (fo=5, routed)           0.824    15.003    dados_aleatorios/resultado[4]_i_61__0_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I1_O)        0.124    15.127 r  dados_aleatorios/resultado[4]_i_96__0/O
                         net (fo=1, routed)           0.000    15.127    dados_aleatorios/resultado[4]_i_96__0_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.585 r  dados_aleatorios/resultado_reg[4]_i_54__0/CO[1]
                         net (fo=11, routed)          0.358    15.943    dados_aleatorios/resultado_reg[4]_i_54__0_n_2
    SLICE_X40Y82         LUT3 (Prop_lut3_I2_O)        0.332    16.275 r  dados_aleatorios/resultado[4]_i_52__0/O
                         net (fo=8, routed)           0.604    16.879    dados_aleatorios/resultado[4]_i_52__0_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.124    17.003 r  dados_aleatorios/resultado[4]_i_86__0/O
                         net (fo=1, routed)           0.340    17.343    dados_aleatorios/resultado[4]_i_86__0_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.808 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=20, routed)          0.564    18.372    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.329    18.701 r  dados_aleatorios/resultado[4]_i_90__0_comp/O
                         net (fo=1, routed)           0.330    19.031    dados_aleatorios/resultado[4]_i_90__0_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.496 r  dados_aleatorios/resultado_reg[4]_i_53__0/CO[1]
                         net (fo=6, routed)           0.499    19.995    dados_aleatorios/resultado_reg[4]_i_53__0_n_2
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.329    20.324 r  dados_aleatorios/resultado[4]_i_20__0/O
                         net (fo=1, routed)           0.000    20.324    dados_aleatorios/resultado[4]_i_20__0_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.874 r  dados_aleatorios/resultado_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           0.936    21.810    dados_aleatorios/resultado_reg[4]_i_7__0_n_0
    SLICE_X45Y83         LUT4 (Prop_lut4_I0_O)        0.124    21.934 r  dados_aleatorios/resultado[4]_i_3__0/O
                         net (fo=1, routed)           0.416    22.350    dados_aleatorios/resultado[4]_i_3__0_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124    22.474 r  dados_aleatorios/resultado[4]_i_1__1/O
                         net (fo=1, routed)           0.000    22.474    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X44Y84         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.509    14.932    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X44Y84         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X44Y84         FDCE (Setup_fdce_C_D)        0.032    15.187    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -22.474    
  -------------------------------------------------------------------
                         slack                                 -7.287    

Slack (VIOLATED) :        -6.900ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.852ns  (logic 7.484ns (44.411%)  route 9.368ns (55.589%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[0][0]_replica_5/Q
                         net (fo=14, routed)          0.842     6.535    dados_aleatorios/dados[0][0]_repN_5
    SLICE_X34Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.659 r  dados_aleatorios/resultado[4]_i_101__2/O
                         net (fo=1, routed)           0.000     6.659    dados_aleatorios/resultado[4]_i_101__2_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.117 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=25, routed)          0.622     7.739    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X32Y84         LUT6 (Prop_lut6_I4_O)        0.332     8.071 r  dados_aleatorios/resultado[4]_i_103__1_comp/O
                         net (fo=1, routed)           0.336     8.407    dados_aleatorios/resultado[4]_i_103__1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.872 r  dados_aleatorios/resultado_reg[4]_i_68__1/CO[1]
                         net (fo=18, routed)          0.884     9.756    dados_aleatorios/resultado_reg[4]_i_68__1_n_2
    SLICE_X34Y84         LUT5 (Prop_lut5_I3_O)        0.329    10.085 r  dados_aleatorios/resultado[4]_i_112__1_comp/O
                         net (fo=1, routed)           0.476    10.562    dados_aleatorios/resultado[4]_i_112__1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    11.027 r  dados_aleatorios/resultado_reg[4]_i_97__1/CO[1]
                         net (fo=6, routed)           0.373    11.400    dados_aleatorios/resultado_reg[4]_i_97__1_n_2
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.329    11.729 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=4, routed)           0.625    12.354    dados_aleatorios/resultado[4]_i_83__1_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.478 r  dados_aleatorios/resultado[4]_i_107__1/O
                         net (fo=1, routed)           0.195    12.673    dados_aleatorios/resultado[4]_i_107__1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.138 r  dados_aleatorios/resultado_reg[4]_i_82__1/CO[1]
                         net (fo=8, routed)           0.491    13.629    dados_aleatorios/resultado_reg[4]_i_82__1_n_2
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.329    13.958 r  dados_aleatorios/resultado[4]_i_61__1/O
                         net (fo=5, routed)           0.608    14.566    dados_aleatorios/resultado[4]_i_61__1_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.124    14.690 r  dados_aleatorios/resultado[4]_i_96__1/O
                         net (fo=1, routed)           0.000    14.690    dados_aleatorios/resultado[4]_i_96__1_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.148 r  dados_aleatorios/resultado_reg[4]_i_54__1/CO[1]
                         net (fo=11, routed)          0.385    15.533    dados_aleatorios/resultado_reg[4]_i_54__1_n_2
    SLICE_X29Y84         LUT3 (Prop_lut3_I2_O)        0.332    15.865 r  dados_aleatorios/resultado[4]_i_50__1/O
                         net (fo=8, routed)           0.698    16.562    dados_aleatorios/resultado[4]_i_50__1_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.686 r  dados_aleatorios/resultado[4]_i_86__1/O
                         net (fo=1, routed)           0.189    16.875    dados_aleatorios/resultado[4]_i_86__1_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.340 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.490    17.831    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X29Y82         LUT6 (Prop_lut6_I4_O)        0.329    18.160 r  dados_aleatorios/resultado[4]_i_90__1_comp/O
                         net (fo=1, routed)           0.339    18.498    dados_aleatorios/resultado[4]_i_90__1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.963 r  dados_aleatorios/resultado_reg[4]_i_53__1/CO[1]
                         net (fo=6, routed)           0.542    19.505    dados_aleatorios/resultado_reg[4]_i_53__1_n_2
    SLICE_X29Y82         LUT5 (Prop_lut5_I4_O)        0.329    19.834 r  dados_aleatorios/resultado[4]_i_24__2/O
                         net (fo=1, routed)           0.330    20.165    dados_aleatorios/resultado[4]_i_24__2_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.721 f  dados_aleatorios/resultado_reg[4]_i_8__1/O[2]
                         net (fo=1, routed)           0.307    21.028    dados_aleatorios/resultado_reg[4]_i_8__1_n_5
    SLICE_X28Y80         LUT5 (Prop_lut5_I4_O)        0.302    21.330 r  dados_aleatorios/resultado[4]_i_4__1_comp/O
                         net (fo=1, routed)           0.636    21.966    dados_aleatorios/resultado[4]_i_4__1_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.090 r  dados_aleatorios/resultado[4]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    22.090    puntuaciones2/instance_caso_ep/resultado_reg[4]_1
    SLICE_X28Y81         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.511    14.934    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.032    15.189    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -22.090    
  -------------------------------------------------------------------
                         slack                                 -6.900    

Slack (VIOLATED) :        -6.868ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.822ns  (logic 7.460ns (44.347%)  route 9.362ns (55.653%))
  Logic Levels:           22  (CARRY4=8 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X32Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=70, routed)          0.916     6.611    dados_aleatorios/dados[0][1]
    SLICE_X29Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  dados_aleatorios/resultado[4]_i_101/O
                         net (fo=1, routed)           0.000     6.735    dados_aleatorios/resultado[4]_i_101_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.192 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.455     7.648    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X28Y86         LUT3 (Prop_lut3_I2_O)        0.329     7.977 r  dados_aleatorios/resultado[4]_i_115__2/O
                         net (fo=2, routed)           0.171     8.148    dados_aleatorios/resultado[4]_i_115__2_n_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  dados_aleatorios/resultado[4]_i_103__2/O
                         net (fo=1, routed)           0.480     8.752    dados_aleatorios/resultado[4]_i_103__2_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     9.240 r  dados_aleatorios/resultado_reg[4]_i_68__2/CO[1]
                         net (fo=17, routed)          0.569     9.810    dados_aleatorios/resultado_reg[4]_i_68__2_n_2
    SLICE_X31Y86         LUT5 (Prop_lut5_I4_O)        0.332    10.142 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=11, routed)          0.641    10.783    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X30Y85         LUT4 (Prop_lut4_I0_O)        0.124    10.907 r  dados_aleatorios/resultado[4]_i_72__2/O
                         net (fo=1, routed)           0.000    10.907    dados_aleatorios/resultado[4]_i_72__2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.365 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=28, routed)          0.397    11.762    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X29Y86         LUT3 (Prop_lut3_I2_O)        0.332    12.094 r  dados_aleatorios/resultado[4]_i_42__2/O
                         net (fo=3, routed)           0.330    12.424    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[3]__0[1]
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.548 r  dados_aleatorios/resultado[4]_i_74__2/O
                         net (fo=1, routed)           0.379    12.927    dados_aleatorios/resultado[4]_i_74__2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.415 r  dados_aleatorios/resultado_reg[4]_i_36__2/CO[1]
                         net (fo=11, routed)          0.379    13.794    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[4]1
    SLICE_X31Y87         LUT5 (Prop_lut5_I4_O)        0.332    14.126 r  dados_aleatorios/resultado[4]_i_51__2/O
                         net (fo=9, routed)           0.830    14.957    dados_aleatorios/resultado[4]_i_51__2_n_0
    SLICE_X31Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.081 r  dados_aleatorios/resultado[4]_i_80__2/O
                         net (fo=1, routed)           0.000    15.081    dados_aleatorios/resultado[4]_i_80__2_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.538 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=27, routed)          0.397    15.934    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X32Y88         LUT3 (Prop_lut3_I2_O)        0.329    16.263 f  dados_aleatorios/resultado[4]_i_60__2/O
                         net (fo=2, routed)           0.584    16.848    dados_aleatorios/resultado[4]_i_60__2_n_0
    SLICE_X30Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.972 r  dados_aleatorios/resultado[4]_i_86__2/O
                         net (fo=1, routed)           0.190    17.162    dados_aleatorios/resultado[4]_i_86__2_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.627 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=20, routed)          0.632    18.259    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.329    18.588 r  dados_aleatorios/resultado[4]_i_90__2_comp/O
                         net (fo=1, routed)           0.330    18.918    dados_aleatorios/resultado[4]_i_90__2_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    19.406 r  dados_aleatorios/resultado_reg[4]_i_53__2/CO[1]
                         net (fo=6, routed)           0.529    19.935    dados_aleatorios/resultado_reg[4]_i_53__2_n_2
    SLICE_X35Y90         LUT5 (Prop_lut5_I4_O)        0.332    20.267 r  dados_aleatorios/resultado[4]_i_23__3/O
                         net (fo=1, routed)           0.190    20.457    dados_aleatorios/resultado[4]_i_23__3_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.977 r  dados_aleatorios/resultado_reg[4]_i_8__2/CO[3]
                         net (fo=1, routed)           0.959    21.936    dados_aleatorios/resultado_reg[4]_i_8__2_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.060 r  dados_aleatorios/resultado[4]_i_1__4_comp_1/O
                         net (fo=1, routed)           0.000    22.060    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X35Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.517    14.940    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X35Y90         FDCE (Setup_fdce_C_D)        0.029    15.192    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                 -6.868    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 1.785ns (18.628%)  route 7.797ns (81.372%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.628     5.231    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y81         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.456     5.687 r  dados_aleatorios/dados_i_reg[4][2]/Q
                         net (fo=70, routed)          3.290     8.976    dados_aleatorios/dados[4][2]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.100 r  dados_aleatorios/resultado_i[9]_i_11/O
                         net (fo=6, routed)           1.284    10.384    dados_aleatorios/resultado_i[9]_i_11_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.508 r  dados_aleatorios/resultado[4]_i_12__4/O
                         net (fo=5, routed)           0.971    11.479    dados_aleatorios/resultado[4]_i_12__4_n_0
    SLICE_X47Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.603 r  dados_aleatorios/resultado[4]_i_5__5/O
                         net (fo=2, routed)           0.337    11.940    dados_aleatorios/resultado[4]_i_5__5_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    12.460 r  dados_aleatorios/resultado_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.812    13.271    dados_aleatorios/resultado_reg[4]_i_3_n_1
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.313    13.584 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.720    14.304    fsm/resultado_reg[4]
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.124    14.428 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.385    14.813    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X48Y95         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.513    14.936    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)       -0.047    15.112    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 1.801ns (18.847%)  route 7.755ns (81.153%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.628     5.231    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y81         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.456     5.687 r  dados_aleatorios/dados_i_reg[4][2]/Q
                         net (fo=70, routed)          3.290     8.976    dados_aleatorios/dados[4][2]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.100 r  dados_aleatorios/resultado_i[9]_i_11/O
                         net (fo=6, routed)           1.256    10.356    dados_aleatorios/resultado_i[9]_i_11_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.480 r  dados_aleatorios/resultado[4]_i_17__0/O
                         net (fo=5, routed)           1.142    11.622    dados_aleatorios/puntuaciones1/instance_caso_fullh/p_1_in[1]
    SLICE_X51Y91         LUT5 (Prop_lut5_I1_O)        0.124    11.746 r  dados_aleatorios/resultado[4]_i_8__0/O
                         net (fo=1, routed)           0.000    11.746    dados_aleatorios/resultado[4]_i_8__0_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.282 r  dados_aleatorios/resultado_reg[4]_i_4__0/CO[2]
                         net (fo=1, routed)           0.826    13.109    dados_aleatorios/resultado_reg[4]_i_4__0_n_1
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.313    13.422 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.604    14.026    fsm/resultado_reg[4]_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124    14.150 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.637    14.787    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X49Y96         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.513    14.936    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.047    15.112    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 1.619ns (19.754%)  route 6.577ns (80.246%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y87         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.757 r  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=94, routed)          2.686     8.443    dados_aleatorios/dados[3][2]
    SLICE_X49Y92         LUT3 (Prop_lut3_I1_O)        0.154     8.597 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=4, routed)           0.629     9.226    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.327     9.553 r  dados_aleatorios/resultado[0]_i_19/O
                         net (fo=1, routed)           0.591    10.144    dados_aleatorios/resultado[0]_i_19_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.268 r  dados_aleatorios/resultado[0]_i_16/O
                         net (fo=1, routed)           0.293    10.561    dados_aleatorios/resultado[0]_i_16_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.685 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.809    11.494    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.618 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.571    12.190    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.314 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.996    13.310    puntuaciones2/instance_case_t/p_0_in
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    13.434 r  puntuaciones2/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.434    puntuaciones2/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.513    14.936    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  puntuaciones2/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.031    15.190    puntuaciones2/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.870ns (23.786%)  route 5.992ns (76.214%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          2.591     8.285    dados_aleatorios/dados[1][1]
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.108     9.517    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124     9.641 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.420    10.061    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.120    10.181 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.078    11.259    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.327    11.586 r  dados_aleatorios/resultado_i[4]_i_2__3/O
                         net (fo=2, routed)           0.795    12.381    dados_aleatorios/resultado_i[4]_i_2__3_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.766 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.766    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.100 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.100    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X43Y92         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.514    14.937    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.062    15.222    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.619ns (20.770%)  route 6.176ns (79.230%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     5.239    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y87         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDPE (Prop_fdpe_C_Q)         0.518     5.757 r  dados_aleatorios/dados_i_reg[3][2]/Q
                         net (fo=94, routed)          2.686     8.443    dados_aleatorios/dados[3][2]
    SLICE_X49Y92         LUT3 (Prop_lut3_I1_O)        0.154     8.597 r  dados_aleatorios/resultado_i[4]_i_3__0/O
                         net (fo=4, routed)           0.629     9.226    dados_aleatorios/resultado_i[4]_i_3__0_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.327     9.553 r  dados_aleatorios/resultado[0]_i_19/O
                         net (fo=1, routed)           0.591    10.144    dados_aleatorios/resultado[0]_i_19_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.268 r  dados_aleatorios/resultado[0]_i_16/O
                         net (fo=1, routed)           0.293    10.561    dados_aleatorios/resultado[0]_i_16_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.685 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.809    11.494    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.618 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.571    12.190    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.314 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.595    12.909    puntuaciones1/instance_case_t/p_0_in
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.124    13.033 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.033    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.513    14.936    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.031    15.190    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.759ns (22.694%)  route 5.992ns (77.306%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          2.591     8.285    dados_aleatorios/dados[1][1]
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.409 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.108     9.517    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.124     9.641 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           0.420    10.061    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y93         LUT4 (Prop_lut4_I3_O)        0.120    10.181 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.078    11.259    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.327    11.586 r  dados_aleatorios/resultado_i[4]_i_2__3/O
                         net (fo=2, routed)           0.795    12.381    dados_aleatorios/resultado_i[4]_i_2__3_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.766 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.766    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.989 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    12.989    puntuaciones2/instance6/resultado_i_reg[9]_0[4]
    SLICE_X43Y92         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.514    14.937    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.062    15.222    puntuaciones2/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  2.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.828%)  route 0.237ns (53.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  fsm/primer_enter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  fsm/primer_enter_reg[11]/Q
                         net (fo=2, routed)           0.237     1.886    puntuaciones1/instance_caso_eg/ready_reg_0[0]
    SLICE_X31Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  puntuaciones1/instance_caso_eg/ready_i_1/O
                         net (fo=1, routed)           0.000     1.931    puntuaciones1/instance_caso_eg/ready_i_1_n_0
    SLICE_X31Y94         FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.842     2.007    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X31Y94         FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X31Y94         FDCE (Hold_fdce_C_D)         0.091     1.852    puntuaciones1/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.187ns (39.858%)  route 0.282ns (60.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  fsm/primer_enter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fsm/primer_enter_reg[2]/Q
                         net (fo=2, routed)           0.282     1.908    fsm/primer_enter[2]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.046     1.954 r  fsm/ready_i_1__0/O
                         net (fo=1, routed)           0.000     1.954    puntuaciones1/instance2/ready_reg_0
    SLICE_X36Y99         FDCE                                         r  puntuaciones1/instance2/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.842     2.007    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.107     1.868    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.712%)  route 0.271ns (59.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  fsm/primer_enter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fsm/primer_enter_reg[5]/Q
                         net (fo=2, routed)           0.271     1.896    fsm/primer_enter[5]
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.941 r  fsm/ready_i_1__9/O
                         net (fo=1, routed)           0.000     1.941    puntuaciones2/instance5/ready_reg_0
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance5/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  puntuaciones2/instance5/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.092     1.852    puntuaciones2/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.015%)  route 0.291ns (60.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.482    fsm/clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  fsm/primer_enter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fsm/primer_enter_reg[3]/Q
                         net (fo=2, routed)           0.291     1.914    fsm/primer_enter[3]
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  fsm/ready_i_1__1/O
                         net (fo=1, routed)           0.000     1.959    puntuaciones1/instance3/ready_reg_0
    SLICE_X41Y98         FDCE                                         r  puntuaciones1/instance3/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.091     1.851    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    enter/U1/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.112     1.738    enter/U2/sreg_reg[0]
    SLICE_X30Y103        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     2.001    enter/U2/clk_IBUF_BUFG
    SLICE_X30Y103        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.500    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.615    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.667%)  route 0.308ns (62.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  fsm/primer_enter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fsm/primer_enter_reg[1]/Q
                         net (fo=2, routed)           0.308     1.933    fsm/primer_enter[1]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  fsm/ready_i_1/O
                         net (fo=1, routed)           0.000     1.978    puntuaciones1/instance1/ready_reg_0
    SLICE_X36Y99         FDCE                                         r  puntuaciones1/instance1/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.842     2.007    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.091     1.852    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.631%)  route 0.293ns (58.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  fsm/primer_enter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  fsm/primer_enter_reg[11]/Q
                         net (fo=2, routed)           0.293     1.941    puntuaciones2/instance_caso_eg/ready_reg_0[0]
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  puntuaciones2/instance_caso_eg/ready_i_1/O
                         net (fo=1, routed)           0.000     1.986    puntuaciones2/instance_caso_eg/ready_i_1_n_0
    SLICE_X31Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.843     2.008    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X31Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.091     1.853    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.676%)  route 0.354ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.572     1.491    up/U1/clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.354     2.009    up/U2/sreg_reg[0]
    SLICE_X30Y103        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     2.001    up/U2/clk_IBUF_BUFG
    SLICE_X30Y103        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.245     1.755    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.864    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fsm/jugador_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_t/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.272%)  route 0.327ns (63.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  fsm/jugador_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fsm/jugador_n_reg/Q
                         net (fo=42, routed)          0.327     1.953    puntuaciones2/instance_case_t/jugador_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.998 r  puntuaciones2/instance_case_t/ready_i_1/O
                         net (fo=1, routed)           0.000     1.998    puntuaciones2/instance_case_t/ready_i_1_n_0
    SLICE_X39Y96         FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.840     2.005    puntuaciones2/instance_case_t/clk_IBUF_BUFG
    SLICE_X39Y96         FDCE                                         r  puntuaciones2/instance_case_t/ready_reg/C
                         clock pessimism             -0.245     1.759    
    SLICE_X39Y96         FDCE (Hold_fdce_C_D)         0.092     1.851    puntuaciones2/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fsm/primer_enter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_c/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.348%)  route 0.336ns (61.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  fsm/primer_enter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  fsm/primer_enter_reg[8]/Q
                         net (fo=2, routed)           0.336     1.984    puntuaciones2/ready_reg_10[1]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.045     2.029 r  puntuaciones2/ready_i_1/O
                         net (fo=1, routed)           0.000     2.029    puntuaciones2/instance_case_c/ready_reg_0
    SLICE_X34Y95         FDCE                                         r  puntuaciones2/instance_case_c/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones2/instance_case_c/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  puntuaciones2/instance_case_c/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.881    puntuaciones2/instance_case_c/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X35Y85    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X33Y86    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y84    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X36Y90    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X37Y85    dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X29Y86    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X36Y85    dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X32Y85    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X33Y85    dados_aleatorios/dados_i_reg[0][2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y85    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y85    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X33Y86    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X33Y86    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y85    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X35Y85    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X33Y86    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X33Y86    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.456ns (12.673%)  route 3.142ns (87.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          3.142     8.827    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X28Y81         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.511    14.934    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X28Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.456ns (13.455%)  route 2.933ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.933     8.617    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X44Y84         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.509    14.932    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X44Y84         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.671    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.456ns (15.451%)  route 2.495ns (84.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.495     8.180    puntuaciones1/instance_caso_eg/sumturno1
    SLICE_X31Y94         FDCE                                         f  puntuaciones1/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.520    14.943    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X31Y94         FDCE                                         r  puntuaciones1/instance_caso_eg/ready_reg/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    puntuaciones1/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.456ns (15.557%)  route 2.475ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.475     8.159    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X43Y86         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.510    14.933    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X43Y86         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.672    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.456ns (16.229%)  route 2.354ns (83.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.354     8.038    puntuaciones1/instance_caso_ep/sumturno1
    SLICE_X32Y95         FDCE                                         f  puntuaciones1/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.520    14.943    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X32Y95         FDCE                                         r  puntuaciones1/instance_caso_ep/ready_reg/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    puntuaciones1/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.456ns (17.239%)  route 2.189ns (82.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.189     7.873    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X35Y90         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.517    14.940    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X35Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.043     7.727    puntuaciones2/instance3/sumturno1
    SLICE_X43Y98         FDCE                                         f  puntuaciones2/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516    14.939    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X43Y98         FDCE                                         r  puntuaciones2/instance3/ready_reg/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    puntuaciones2/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.249%)  route 2.043ns (81.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          2.043     7.727    puntuaciones2/instance4/sumturno1
    SLICE_X43Y98         FDCE                                         f  puntuaciones2/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516    14.939    puntuaciones2/instance4/clk_IBUF_BUFG
    SLICE_X43Y98         FDCE                                         r  puntuaciones2/instance4/ready_reg/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    puntuaciones2/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.456ns (19.631%)  route 1.867ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          1.867     7.551    puntuaciones2/instance_caso_m/sumturno1
    SLICE_X40Y99         FDCE                                         f  puntuaciones2/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.519    14.942    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  puntuaciones2/instance_caso_m/ready_reg/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X40Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    puntuaciones2/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.639%)  route 1.866ns (80.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          1.866     7.550    puntuaciones1/instance1/sumturno1
    SLICE_X36Y99         FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.520    14.943    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X36Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_y/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.499%)  route 0.256ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.256     1.883    puntuaciones1/instance_case_y/sumturno1
    SLICE_X31Y99         FDCE                                         f  puntuaciones1/instance_case_y/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.843     2.008    puntuaciones1/instance_case_y/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  puntuaciones1/instance_case_y/ready_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.670    puntuaciones1/instance_case_y/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.318     1.944    puntuaciones2/instance_caso_eg/sumturno1
    SLICE_X31Y97         FDCE                                         f  puntuaciones2/instance_caso_eg/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.843     2.008    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X31Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/ready_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.670    puntuaciones2/instance_caso_eg/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.723%)  route 0.318ns (69.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.318     1.944    puntuaciones2/instance_caso_ep/sumturno1
    SLICE_X31Y97         FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.843     2.008    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X31Y97         FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.670    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.278%)  route 0.259ns (64.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.259     1.885    puntuaciones2/instance1/sumturno1
    SLICE_X38Y100        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.835     2.000    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X38Y100        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.453    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.278%)  route 0.259ns (64.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.259     1.885    puntuaciones2/instance2/sumturno1
    SLICE_X38Y100        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.835     2.000    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X38Y100        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.453    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_c/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.580%)  route 0.544ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.544     2.171    puntuaciones1/instance_case_c/sumturno1
    SLICE_X34Y95         FDCE                                         f  puntuaciones1/instance_case_c/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones1/instance_case_c/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  puntuaciones1/instance_case_c/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.693    puntuaciones1/instance_case_c/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.580%)  route 0.544ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.544     2.171    puntuaciones1/instance_caso_fullh/sumturno1
    SLICE_X34Y95         FDCE                                         f  puntuaciones1/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  puntuaciones1/instance_caso_fullh/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.693    puntuaciones1/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_case_c/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.580%)  route 0.544ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.544     2.171    puntuaciones2/instance_case_c/sumturno1
    SLICE_X34Y95         FDCE                                         f  puntuaciones2/instance_case_c/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones2/instance_case_c/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  puntuaciones2/instance_case_c/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.693    puntuaciones2/instance_case_c/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.580%)  route 0.544ns (79.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.544     2.171    puntuaciones2/instance_caso_fullh/sumturno1
    SLICE_X34Y95         FDCE                                         f  puntuaciones2/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  puntuaciones2/instance_caso_fullh/ready_reg/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.693    puntuaciones2/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.757%)  route 0.573ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 f  fsm/sumturno1_reg/Q
                         net (fo=41, routed)          0.573     2.199    puntuaciones1/instance_case_t/sumturno1
    SLICE_X39Y96         FDCE                                         f  puntuaciones1/instance_case_t/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.840     2.005    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X39Y96         FDCE                                         r  puntuaciones1/instance_case_t/ready_reg/C
                         clock pessimism             -0.245     1.759    
    SLICE_X39Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.667    puntuaciones1/instance_case_t/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.532    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 3.516ns (30.411%)  route 8.046ns (69.589%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.174     9.396    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.520 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.837    10.356    fsm/segmentos[0]_i_11_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.719    11.200    fsm/segmentos[0]_i_4_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.324 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    11.324    fsm/segmentos[0]_i_2_n_0
    SLICE_X43Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    11.562 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.562    display/segmentos_vector[7]__0[0]
    SLICE_X43Y105        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.314ns  (logic 3.487ns (30.821%)  route 7.827ns (69.179%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.172     9.394    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.452     9.970    fsm/segmentos[2]_i_11_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124    10.094 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.887    10.981    fsm/segmentos[2]_i_4_n_0
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    11.105    fsm/segmentos[2]_i_2_n_0
    SLICE_X42Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    11.314 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.314    display/segmentos_vector[7]__0[2]
    SLICE_X42Y104        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 3.519ns (31.380%)  route 7.695ns (68.620%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.323     9.545    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.669 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.305     9.973    fsm/segmentos[4]_i_11_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.097 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.752    10.849    fsm/segmentos[4]_i_4_n_0
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.973 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.973    fsm/segmentos[4]_i_2_n_0
    SLICE_X42Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    11.214 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.214    display/segmentos_vector[7]__0[4]
    SLICE_X42Y104        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.121ns  (logic 3.516ns (31.615%)  route 7.605ns (68.385%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.049     9.270    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.394 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.433     9.828    fsm/segmentos[5]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.807    10.759    fsm/segmentos[5]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.883 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.883    fsm/segmentos[5]_i_2_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    11.121 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.121    display/segmentos_vector[7]__0[5]
    SLICE_X44Y104        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 3.490ns (31.754%)  route 7.501ns (68.246%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.908     9.130    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.254 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.810    10.064    fsm/segmentos[1]_i_11_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I4_O)        0.124    10.188 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.467    10.655    fsm/segmentos[1]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.779 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.779    fsm/segmentos[1]_i_2_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    10.991 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.991    display/segmentos_vector[7]__0[1]
    SLICE_X44Y104        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 3.940ns (36.016%)  route 6.999ns (63.984%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.128     4.870    fsm/puntos[4]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.994 r  fsm/decenas1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.994    display/UTB1/decenas1_carry__1_0[1]
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.527 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    display/UTB1/decenas1_carry__0_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.850 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.968     6.818    fsm/decenas1__13_carry[1]
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.306     7.124 r  fsm/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000     7.124    display/UTB1/segmentos_reg[0]_i_5_0[2]
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.522 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    display/UTB1/decenas1__13_carry_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.761 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.099     8.859    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X40Y103        LUT6 (Prop_lut6_I2_O)        0.302     9.161 r  display/UTB1/segmentos[3]_i_13/O
                         net (fo=1, routed)           0.000     9.161    display/UTB1/segmentos[3]_i_13_n_0
    SLICE_X40Y103        MUXF7 (Prop_muxf7_I1_O)      0.245     9.406 r  display/UTB1/segmentos_reg[3]_i_5/O
                         net (fo=1, routed)           0.994    10.400    fsm/segmentos_reg[3]
    SLICE_X42Y106        LUT6 (Prop_lut6_I2_O)        0.298    10.698 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.698    fsm/segmentos[3]_i_2_n_0
    SLICE_X42Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    10.939 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.939    display/segmentos_vector[7]__0[3]
    SLICE_X42Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 3.516ns (33.006%)  route 7.137ns (66.994%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         LDCE                         0.000     0.000 r  puntuaciones1/instance3/resultado_reg[4]/G
    SLICE_X47Y96         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones1/instance3/resultado_reg[4]/Q
                         net (fo=2, routed)           1.143     1.702    puntuaciones1/instancia_demux/Q[4]
    SLICE_X42Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.826 r  puntuaciones1/instancia_demux/centenas0_carry_i_30/O
                         net (fo=1, routed)           0.670     2.496    puntuaciones1/instancia_demux/centenas0_carry_i_30_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.620 r  puntuaciones1/instancia_demux/centenas0_carry_i_11/O
                         net (fo=1, routed)           0.998     3.618    mux_fin/puntos_1[1]
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     3.742 r  mux_fin/centenas0_carry_i_1/O
                         net (fo=24, routed)          1.321     5.063    fsm/puntos[4]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124     5.187 r  fsm/centenas0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.187    display/UTB1/centenas0_carry__1_0[1]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.737 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.737    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.071 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184     7.255    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303     7.558 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000     7.558    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.637     8.858    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.982 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.636     9.618    fsm/segmentos[6]_i_12_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.742 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.548    10.291    fsm/segmentos[6]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.415 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.415    fsm/segmentos[6]_i_2_n_0
    SLICE_X43Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    10.653 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.653    display/segmentos_vector[7]__0[6]
    SLICE_X43Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 4.369ns (47.343%)  route 4.860ns (52.657%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDCE                         0.000     0.000 r  display/digictrl_reg[7]_C/C
    SLICE_X32Y104        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/digictrl_reg[7]_C/Q
                         net (fo=1, routed)           0.804     1.260    display/digictrl_reg[7]_C_n_0
    SLICE_X31Y104        LUT3 (Prop_lut3_I2_O)        0.152     1.412 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.056     5.468    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     9.229 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.229    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 4.465ns (50.377%)  route 4.399ns (49.623%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.666     1.433    display/digictrl_reg[7]_LDC_n_0
    SLICE_X31Y104        LUT3 (Prop_lut3_I1_O)        0.124     1.557 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.732     5.290    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.864 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.864    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.360ns (50.552%)  route 4.264ns (49.448%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDPE                         0.000     0.000 r  display/digictrl_reg[5]_P/C
    SLICE_X32Y106        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[5]_P/Q
                         net (fo=1, routed)           0.881     1.337    display/digictrl_reg[5]_P_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.150     1.487 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.383     4.870    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.624 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.624    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    display/ROTATE_LEFT[1]
    SLICE_X33Y105        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/Q
                         net (fo=1, routed)           0.114     0.255    puntuaciones1/instancia_punt_total/sumador_reg[0]__10_n_0
    SLICE_X31Y93         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/Q
                         net (fo=1, routed)           0.116     0.257    puntuaciones1/instancia_punt_total/sumador_reg[0]__4_n_0
    SLICE_X40Y94         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/Q
                         net (fo=1, routed)           0.116     0.257    puntuaciones1/instancia_punt_total/sumador_reg[1]__2_n_0
    SLICE_X42Y96         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.134     0.262    display/ROTATE_LEFT[5]
    SLICE_X33Y105        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    display/ROTATE_LEFT[6]
    SLICE_X33Y105        FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    display/ROTATE_LEFT[3]
    SLICE_X33Y105        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[0]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/sumador_reg[0]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__2/C
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__2/Q
                         net (fo=1, routed)           0.126     0.267    puntuaciones2/instancia_punt_total/sumador_reg[0]__2_n_0
    SLICE_X44Y95         FDRE                                         r  puntuaciones2/instancia_punt_total/sumador_reg[0]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/salida_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.745%)  route 0.115ns (41.255%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[1]/C
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones2/instancia_punt_total/sumador_reg[1]/Q
                         net (fo=3, routed)           0.115     0.279    puntuaciones2/instancia_punt_total/sumador[1]
    SLICE_X40Y98         LDCE                                         r  puntuaciones2/instancia_punt_total/salida_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[0]__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/sumador_reg[0]__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__4/C
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__4/Q
                         net (fo=1, routed)           0.142     0.283    puntuaciones2/instancia_punt_total/sumador_reg[0]__4_n_0
    SLICE_X42Y93         FDRE                                         r  puntuaciones2/instancia_punt_total/sumador_reg[0]__5/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           248 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.727ns  (logic 3.519ns (25.636%)  route 10.208ns (74.364%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.174    16.789    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I3_O)        0.124    16.913 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.837    17.750    fsm/segmentos[0]_i_11_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124    17.874 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.719    18.593    fsm/segmentos[0]_i_4_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.717 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    18.717    fsm/segmentos[0]_i_2_n_0
    SLICE_X43Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    18.955 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.955    display/segmentos_vector[7]__0[0]
    SLICE_X43Y105        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.479ns  (logic 3.490ns (25.891%)  route 9.989ns (74.109%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.172    16.787    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124    16.911 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.452    17.363    fsm/segmentos[2]_i_11_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I4_O)        0.124    17.487 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.887    18.375    fsm/segmentos[2]_i_4_n_0
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.499 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    18.499    fsm/segmentos[2]_i_2_n_0
    SLICE_X42Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    18.708 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.708    display/segmentos_vector[7]__0[2]
    SLICE_X42Y104        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 3.522ns (26.323%)  route 9.858ns (73.677%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.323    16.938    fsm/segmentos[3]_i_4_0[0]
    SLICE_X50Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.062 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.305    17.367    fsm/segmentos[4]_i_11_n_0
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.491 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.752    18.243    fsm/segmentos[4]_i_4_n_0
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.367 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    18.367    fsm/segmentos[4]_i_2_n_0
    SLICE_X42Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    18.608 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.608    display/segmentos_vector[7]__0[4]
    SLICE_X42Y104        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.287ns  (logic 3.519ns (26.485%)  route 9.768ns (73.515%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.049    16.664    fsm/segmentos[3]_i_4_0[0]
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.124    16.788 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.433    17.222    fsm/segmentos[5]_i_11_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.346 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.807    18.153    fsm/segmentos[5]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.277 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    18.277    fsm/segmentos[5]_i_2_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    18.515 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.515    display/segmentos_vector[7]__0[5]
    SLICE_X44Y104        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.156ns  (logic 3.493ns (26.550%)  route 9.663ns (73.450%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.908    16.524    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.648 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.810    17.457    fsm/segmentos[1]_i_11_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.581 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.467    18.048    fsm/segmentos[1]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.172 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    18.172    fsm/segmentos[1]_i_2_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    18.384 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.384    display/segmentos_vector[7]__0[1]
    SLICE_X44Y104        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.917ns  (logic 3.522ns (27.266%)  route 9.395ns (72.734%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.152    16.768    fsm/segmentos[3]_i_4_0[0]
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.124    16.892 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.289    17.182    fsm/segmentos[3]_i_11_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.124    17.306 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.475    17.780    fsm/segmentos[3]_i_4_n_0
    SLICE_X42Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.904 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    17.904    fsm/segmentos[3]_i_2_n_0
    SLICE_X42Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    18.145 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.145    display/segmentos_vector[7]__0[3]
    SLICE_X42Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.818ns  (logic 3.519ns (27.453%)  route 9.299ns (72.547%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  fsm/letras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  fsm/letras_reg[2]/Q
                         net (fo=66, routed)          2.521     8.205    puntuaciones1/instancia_demux/centenas0_carry__0_i_4[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.329 r  puntuaciones1/instancia_demux/centenas0_carry_i_50/O
                         net (fo=1, routed)           0.444     8.773    puntuaciones1/instancia_demux/centenas0_carry_i_50_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  puntuaciones1/instancia_demux/centenas0_carry_i_35/O
                         net (fo=1, routed)           0.936     9.833    mux_fin/centenas0_carry_i_2_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  mux_fin/centenas0_carry_i_16/O
                         net (fo=1, routed)           0.927    10.884    mux_fin/centenas0_carry_i_16_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.467    12.475    fsm/puntos[3]
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.124    12.599 r  fsm/centenas0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.599    display/UTB1/centenas0_carry__1_0[0]
    SLICE_X41Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.131 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.131    display/UTB1/centenas0_carry__0_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          1.184    14.649    fsm/O[1]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.303    14.952 r  fsm/centenas0__14_carry_i_6/O
                         net (fo=1, routed)           0.000    14.952    display/UTB1/centenas0__14_carry__0_0[1]
    SLICE_X49Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.502 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    15.502    display/UTB1/centenas0__14_carry_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.637    16.252    fsm/segmentos[3]_i_4_0[0]
    SLICE_X48Y103        LUT6 (Prop_lut6_I5_O)        0.124    16.376 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.636    17.012    fsm/segmentos[6]_i_12_n_0
    SLICE_X48Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.136 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.548    17.684    fsm/segmentos[6]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.808    fsm/segmentos[6]_i_2_n_0
    SLICE_X43Y104        MUXF7 (Prop_muxf7_I0_O)      0.238    18.046 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.046    display/segmentos_vector[7]__0[6]
    SLICE_X43Y104        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.448ns (47.138%)  route 4.988ns (52.862%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X30Y101        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDCE (Prop_fdce_C_Q)         0.518     5.746 r  fsm/etapa_reg[1]/Q
                         net (fo=27, routed)          1.463     7.209    fsm/etapa_reg_n_0_[1]
    SLICE_X28Y95         LUT4 (Prop_lut4_I2_O)        0.152     7.361 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.526    10.887    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.778    14.665 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.665    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.432ns (47.277%)  route 4.943ns (52.723%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X30Y102        FDCE                                         r  fsm/etapa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDCE (Prop_fdce_C_Q)         0.518     5.746 r  fsm/etapa_reg[2]/Q
                         net (fo=24, routed)          1.243     6.989    fsm/etapa_reg_n_0_[2]
    SLICE_X28Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.141 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.700    10.841    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.762    14.603 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.603    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.194ns (44.925%)  route 5.142ns (55.075%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.626     5.228    fsm/clk_IBUF_BUFG
    SLICE_X30Y101        FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDCE (Prop_fdce_C_Q)         0.518     5.746 r  fsm/etapa_reg[1]/Q
                         net (fo=27, routed)          1.463     7.209    fsm/etapa_reg_n_0_[1]
    SLICE_X28Y95         LUT4 (Prop_lut4_I2_O)        0.124     7.333 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.679    11.012    leds_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.565 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.565    leds[11]
    U14                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.486    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  puntuaciones2/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.101     1.728    puntuaciones2/instance3/resultado_i_reg_n_0_[4]
    SLICE_X46Y97         LDCE                                         r  puntuaciones2/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.486    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  puntuaciones1/instance3/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.101     1.728    puntuaciones1/instance3/resultado_i_reg_n_0_[9]
    SLICE_X46Y98         LDCE                                         r  puntuaciones1/instance3/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.486    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  puntuaciones1/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.103     1.730    puntuaciones1/instance3/resultado_i_reg_n_0_[4]
    SLICE_X47Y96         LDCE                                         r  puntuaciones1/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.112     1.738    puntuaciones1/instance3/resultado_i_reg_n_0_[1]
    SLICE_X49Y95         LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.113     1.739    puntuaciones1/instance3/resultado_i_reg_n_0_[3]
    SLICE_X49Y95         LDCE                                         r  puntuaciones1/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.113     1.739    puntuaciones1/instance3/resultado_i_reg_n_0_[2]
    SLICE_X49Y95         LDCE                                         r  puntuaciones1/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance1/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.113     1.740    puntuaciones1/instance1/resultado_i_reg[2]_0[1]
    SLICE_X46Y95         LDCE                                         r  puntuaciones1/instance1/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones2/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.115     1.741    puntuaciones2/instance3/resultado_i_reg_n_0_[2]
    SLICE_X50Y96         LDCE                                         r  puntuaciones2/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.067%)  route 0.115ns (44.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance2/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.115     1.741    puntuaciones1/instance2/resultado_i_reg[3]_0[1]
    SLICE_X47Y94         LDCE                                         r  puntuaciones1/instance2/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.711%)  route 0.117ns (45.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.485    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  puntuaciones1/instance2/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.117     1.743    puntuaciones1/instance2/resultado_i_reg[3]_0[0]
    SLICE_X46Y95         LDCE                                         r  puntuaciones1/instance2/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][0]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.988ns  (logic 1.631ns (20.419%)  route 6.357ns (79.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.664     7.988    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X31Y85         FDPE                                         f  dados_aleatorios/dados_i_reg[1][0]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X31Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_4/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.631ns (20.914%)  route 6.168ns (79.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.476     7.799    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X29Y86         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.939    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X29Y86         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[3][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X34Y87         FDPE                                         f  dados_aleatorios/dados_i_reg[3][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X34Y87         FDPE                                         r  dados_aleatorios/dados_i_reg[3][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X34Y87         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X34Y87         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X34Y87         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X34Y87         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X35Y87         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X35Y87         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X35Y87         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X35Y87         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.631ns (21.048%)  route 6.118ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.426     7.749    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X35Y87         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X35Y87         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.649ns  (logic 1.631ns (21.323%)  route 6.018ns (78.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.326     7.649    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X35Y85         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.649ns  (logic 1.631ns (21.323%)  route 6.018ns (78.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.692     5.199    fsm/reset_IBUF
    SLICE_X32Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.323 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=108, routed)         2.326     7.649    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X35Y85         FDPE                                         f  dados_aleatorios/dados_i_reg[1][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.514     4.937    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y85         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.254ns (22.104%)  route 0.894ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.894     1.147    up/U1/boton_arriba_IBUF
    SLICE_X30Y99         FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.843     2.008    up/U1/clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.244ns (18.561%)  route 1.073ns (81.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.073     1.317    enter/U1/boton_enter_IBUF
    SLICE_X31Y102        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.837     2.002    enter/U1/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.248ns (18.543%)  route 1.089ns (81.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.337    down/U1/boton_abajo_IBUF
    SLICE_X31Y102        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.837     2.002    down/U1/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.322ns (20.322%)  route 1.264ns (79.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.264     1.542    fsm/sw_enclave_IBUF[3]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.587 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.587    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X31Y90         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 sw_enclave[4]
                            (input port)
  Destination:            fsm/tirar_dados_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.337ns (20.455%)  route 1.309ns (79.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw_enclave[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[4]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_enclave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.309     1.600    fsm/sw_enclave_IBUF[4]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.645 r  fsm/tirar_dados[4]_i_3/O
                         net (fo=1, routed)           0.000     1.645    fsm/tirar_dados[4]_i_3_n_0
    SLICE_X31Y90         FDRE                                         r  fsm/tirar_dados_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X31Y90         FDRE                                         r  fsm/tirar_dados_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.280ns (16.953%)  route 1.369ns (83.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.369     1.604    fsm/sw_enclave_IBUF[1]
    SLICE_X30Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.649 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.649    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.315ns (17.837%)  route 1.450ns (82.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.450     1.719    fsm/sw_enclave_IBUF[0]
    SLICE_X30Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.841     2.006    fsm/clk_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.320ns (17.725%)  route 1.483ns (82.275%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.483     1.758    fsm/reset_IBUF
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.803    fsm/habilitador_num_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.320ns (17.313%)  route 1.526ns (82.687%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.526     1.801    fsm/reset_IBUF
    SLICE_X33Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.846    fsm/sumturno1_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  fsm/sumturno1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/H_JP1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.320ns (17.088%)  route 1.551ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.551     1.825    fsm/reset_IBUF
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  fsm/H_JP1_i_1/O
                         net (fo=1, routed)           0.000     1.870    fsm/H_JP1_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  fsm/H_JP1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.837     2.002    fsm/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  fsm/H_JP1_reg/C





