$date
	Wed Jul 02 18:18:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cyclic_lamp_test $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module lamp $end
$var wire 1 " clock $end
$var parameter 3 # GREEN $end
$var parameter 3 $ RED $end
$var parameter 3 % YELLOW $end
$var parameter 2 & s0 $end
$var parameter 2 ' s1 $end
$var parameter 2 ( s2 $end
$var reg 3 ) light [2:0] $end
$var reg 2 * state [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b1 '
b0 &
b1 %
b100 $
b10 #
$end
#0
$dumpvars
bx *
bx )
0"
bx !
$end
#50000
b0 *
b100 !
b100 )
1"
#100000
0"
#150000
b1 *
b10 !
b10 )
1"
#200000
0"
#250000
b10 *
b1 !
b1 )
1"
#300000
0"
#350000
b0 *
b100 !
b100 )
1"
#400000
0"
#450000
b1 *
b10 !
b10 )
1"
#500000
0"
#550000
b10 *
b1 !
b1 )
1"
#600000
0"
#650000
b0 *
b100 !
b100 )
1"
#700000
0"
#750000
b1 *
b10 !
b10 )
1"
#800000
0"
#850000
b10 *
b1 !
b1 )
1"
#900000
0"
#950000
b0 *
b100 !
b100 )
1"
#1000000
0"
