<html>

<head>
<meta http-equiv="Content-Language" content="en-us">
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<title>VHDL LC-2 Homepage</title>
<style>
<!--
a:hover      {COLOR: red; TEXT-DECORATION: none }
a            {COLOR: blue; TEXT-DECORATION: none}
-->
</style>
</head>

<body topmargin="0" leftmargin="0" bgcolor="#FFFFFF">

<table border="0" cellpadding="0" cellspacing="0" width="100%">
  <tr>
    <td width="70" align="left" valign="top"> <img border="0" src="ucr_logo.gif" width="70" height="66"></td>
    <td width="278" align="left" valign="top"><img border="0" src="ucr_top.gif" width="278" height="66"></td>
    <td width="100%" align="left" valign="top" background="top_back.gif" >&nbsp;</td>
  </tr>
</table>


<h1><center>Synopsys Synthesizable VHDL Model of the LC-2 Processor
</center></h1>

<center>Created by:
<a href="http://www.cs.ucr.edu/~efrohnho">Eric Frohnhoefer</a> and
<a href="http://www.cs.ucr.edu/~rfelicia">Ron Feliciano</a>. &nbsp&nbsp 
      Project Advisor: <a href="http://www.cs.ucr.edu/~vahid">Frank Vahid</a>
<br>
Department of Computer Science and Engineering, University of California, Riverside, CA 92521 <br>
<b>Questions or comments?</b>: Send email to <a href="mailto:dalton@cs.ucr.edu?subject=Synthesizable LC-2">The Dalton Project</a> </center>

<h2> Overview </h2>
<blockquote>
<p> 
We have developed a synthesizable VHDL model of the LC-2 processor, which is 
a simple programmable processor defined in the popular introductory textbook:
<a href="http://www.mhhe.com/engcs/compsci/patt/">
   Introduction to Computing Systems: From Bits and Gates to C and 
   Beyond </a>, by Yale N. Patt and Sanjay J. Patel.
The processor supports 16 basic instructions and each instruction 
is 16-bits long. 
The processor consists of five basic parts: memory, a processing unit, 
input, output, and a control unit. The processor has a memory address space 
of 64k (from x0000 to xFFFF) that is split into 128 pages (bits [15:9]) of 
512 locations (bits [8:0]). Each address can be used to address memory or 
a memory mapped I/O device register. The processing unit, or the data path, 
contains the ALU, and register. Input and output consists a keyboard for 
input and a monitor for output. The control unit consists of the controller, 
PC, and IR.  The processor's instruction cycle has 7 basic stages: fetch, 
decode, evaluate address, operand fetch, execute, and store result.
A <a href="LC-2.GIF"> block diagram </a> of the processor, from Appendix C 
of the textbook, illustrates the various components making up the processor.
</p>
</blockquote>

<h2> Source Files </h2>
<blockquote>
<p>
We have synthesized our synthesizable model to gates using the 
Synopsys Design Compiler. We have simulated both the synthesizable
model and the gate model running several programs to verify correctness
of the models. Below are the source files for the synthesizable model, 
the program files, and the gate model, for the most recent release.
Needless to say, we do not, nor does the University of California at Riverside, provide any kind of warrantee for anything you read or download from this page. 
Note: See the archives below for a single zip file containing all of
the following files.
</p>
</blockquote>

      <center>
        <table border="1" cellpadding="0" cellspacing="0" width="80%">
          <tr>
            <td width="18%"><center>
            <p><B>LC-2 Files</B></p>
            </center></td>
            <td width="82%"><center>
            <p><B>File Description</B></p>
            </center></td>
          </tr>
           <tr>
            <td width="100%" colspan="2"><center><b>Required files</b></center></td>
          </tr>         
          <tr>
            <td width="18%"><a href="LC2_ctrl.vhd">LC2_ctrl.vhd</a></td>
            <td width="82%">The LC-2 controller.</td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_all.vhd">LC2_all.vhd</a></td>
            <td width="82%">The complete LC-2 processor. Structurally combines all the components.</td>
          </tr>
          <tr>
            <td width="18%"><a href="RT_components.vhd">RT_components.vhd</a></td>
            <td width="82%">Standard components need for the data path. (ALU, Adders, etc..)</td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_all_TB.vhd">LC2_all_TB.vhd</a></td>
            <td width="82%">Test bench for LC-2.</td>
          </tr>
          <tr>
            <td width="18%"><a href="test_module(1).vhd">test_module(1).vhd</a></td>
            <td width="82%">Module runs a program that tests all instructions.</td>
          </tr>
	  <tr>
	  <td width="100%"colspan="2"><center><b>Gate level file</b></center></td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_all_gate.vhd">LC2_all_gate.vhd</a></td>
            <td width="82%">LC2_all gate level model obtain from synthesis (excluding ram_modules)</td>
          </tr>          
	  <tr>
	  <td width="100%"colspan="2"><center><b>Additional program ram_modules that you can run</b></center></td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(1).vhd">ram_module(1).vhd</a></td>
            <td width="82%">takes an array of 12 integers and adds them together.</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(2).vhd">ram_module(2).vhd</a></td>
            <td width="82%">Counts the number of 1's in mem[x0100] and stores result in mem[x0101].</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(3).vhd">ram_module(3).vhd</a></td>
            <td width="82%">Multiplies mem[x0100] and mem[x0101] and stores result in mem[x0102].</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(4).vhd">ram_module(4).vhd</a></td>
            <td width="82%">Counts the occurrences of a given number in and array at mem[x0100].</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(5).vhd">ram_module(5).vhd</a></td>
            <td width="82%">Takes 2 numbers adds them if they are between 999 and -999 it stores the solution into memory.</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(6).vhd">ram_module(6).vhd</a></td>
            <td width="82%">Calculates Fibonacci numbers non-recursively.</td>
          </tr>
          <tr>
            <td width="18%"><a href="ram_module(7).vhd">ram_module(7).vhd</a></td>
            <td width="82%">Bubble sorts an array of size 10.</td>
          </tr>
          <tr>
            <td width="100%" colspan="2">
            <center><b>Additional files that are not required (but helpful)</b></center></td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_syn.scr">LC2_syn.scr</a></td>
            <td width="82%">dc_shell Script</td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_ram.c">LC2_ram.c</a>, <a href="Makefile">Makefile</a></td>
            <td width="82%">Source code to create ram_modules from .bin files.</td>
          </tr>
          <tr>
            <td width="18%"><a href="LC2_GUI_ram.exe">LC2_GUI_ram.exe</a>, <a href="LC2_ram.exe">LC2_ram.exe</a></td>
            <td width="82%">WIN32 GUI Interface to create ram_modules from .bin files.(LC2_ram required)<br> WIN32 executable.</td>
          </tr>
          </table>
      </center>
  
<h2>Statistics</h2>
<blockquote>
     <p>Here are some of the statistics we obtained by synthesizing the LC-2 
     model down to gate level, using the Synopsys Design Compiler with medium 
     mapping effort. We left the ram_modules in behavioral level code since
     they would normally not be synthesized into logic but rather loaded
     into a memory.
     </p>
</blockquote>
     <center> 
      <table border="1" cellspacing="0" cellspacing="0" width="80%">
        <tr>
          <td width="14%"><b><center>
          <p>Component</p>
          </center></b></td>
          <td width="14%"><b><center>
          <p>I/O Ports</p>
          </center></b></td>
          <td width="14%"><b><center>
          <p>Combinational Area (gates)</p>
          </center></b></td>
          <td width="14%"><b><center>
          <p>Sequential Area (gates)</p>
          </center></b></td>
          <td width="14%"><b><center>
          <p>Critical Path (ns)</p>
          </center></b></td>
          <td width="15%"><b><center>
          <p>Max Clock(MHz)</p>
          </center></b></td>
          <td width="15%"><b><center>
          <p>Synth. Time (sec)</p>
          </center></b></td>
        </tr>
        <tr>
          <td width="14%">LC2_ctrl</td>
          <td width="14%" align="right">55</td>
          <td width="14%" align="right">577</td>
          <td width="14%" align="right">545</td>
          <td width="14%" align="right">1.31</td>
          <td width="15%" align="right">763</td>
          <td width="15%" align="right">52</td>
        </tr>
        <tr>
          <td width="14%">LC2_alu</td>
          <td width="14%" align="right">50</td>
          <td width="14%" align="right">242</td>
          <td width="14%" align="right">0.0</td>
          <td width="14%" align="right">20.30</td>
          <td width="15%" align="right">49</td>
          <td width="15%" align="right">16</td>
        </tr>
        <tr>
          <td width="14%">LC2_reg_bank</td>
          <td width="14%" align="right">59</td>
          <td width="14%" align="right">766</td>
          <td width="14%" align="right">1504</td>
          <td width="14%" align="right">1.37</td>
          <td width="15%" align="right">730</td>
          <td width="15%" align="right">33</td>
        </tr>
        <tr>
          <td width="14%">LC2_all</td>
          <td width="14%" align="right">2</td>
          <td width="14%" align="right">2781</td>
          <td width="14%" align="right">4886</td>
          <td width="14%" align="right">n/a</td>
          <td width="15%" align="right">n/a</td>
          <td width="15%" align="right">190</td>
        </tr>
      </table>
     </center>


<h2>Source Code Archive</h2>
<blockquote>
<p>
Complete set of files for releases, starting with the most recent,
which are the files listed individually above. 
</p>
</blockquote>
     <center>  
      <table border="1" cellspacing="0" cellspacing="0" width="80%" >
        <tr>
          <td width="18%"><center>
          <p><b>Archive</b></p>
          </center></td>
          <td width="8%"><b><center>Date</center></b></td>
          <td width="74%"><b><center>Notes</center></b></td>
        </tr>
	<tr>
          <td width="18%"><a href="LC-2%20rev%201.1.zip">LC-2 rev 1.1.zip</a></td>
          <td width="8%">8/19/2002</td>
          <td width="74%">LC-2 revision 1.1 (Inital Release)</td>
        </tr>
      </table>
     </center>
  
     <h2>Help Using Synopsys, Aldec HDL and useful links:</h2>
  
     <ul>
       <li><a href="HOWTO.htm">HOWTO synthesize and simulate the LC-2</a></li>
       <li><a href="http://www.cs.ucr.edu/~vahid/">Professor Frank Vahid's Homepage</a></li>
       <li><a href="LC2_presentation_112002.ppt">LC-2 Power Point Presentation</a></li>
       <li><a href="http://www.mhhe.com/engcs/compsci/patt/">Intro to Computing Systems from Bits and Gates to C and Beyond</a></li>
       <li><a href="http://www.cs.ucr.edu/content/esd/labs/tutorial/">Online VHDL tutorial (very helpful)</a></li>
     </ul>
          </td>
        </tr>
        <tr>
          <td width="10" align="left" valign="top">&nbsp;</td>
          <td width="100%">&nbsp;</td>
        </tr>
      </table>
      </center>
    </td>
  </tr>
</table>

</body>

</html>
