{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522767895792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522767895799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 18:04:55 2018 " "Processing started: Tue Apr 03 18:04:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522767895799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767895799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off math -c c5gt_gen2x4_mSGMDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off math -c c5gt_gen2x4_mSGMDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767895799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522767896220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5gt_pcie_gen2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file c5gt_pcie_gen2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5gt_pcie_gen2x4 " "Found entity 1: c5gt_pcie_gen2x4" {  } { { "c5gt_pcie_gen2x4.v" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/c5gt_pcie_gen2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767904721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767904721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.vhd 2 1 " "Found 2 design units, including 1 entities, in source file math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math-Behavioral " "Found design unit 1: math-Behavioral" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""} { "Info" "ISGN_ENTITY_NAME" "1 math " "Found entity 1: math" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767905106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_rec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_rec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_rec-Behavioral " "Found design unit 1: USB_rec-Behavioral" {  } { { "USB_rec.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/USB_rec.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_rec " "Found entity 1: USB_rec" {  } { { "USB_rec.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/USB_rec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767905106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file math_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_tb-Behavioral " "Found design unit 1: math_tb-Behavioral" {  } { { "math_tb.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""} { "Info" "ISGN_ENTITY_NAME" "1 math_tb " "Found entity 1: math_tb" {  } { { "math_tb.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767905106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_top-Behavioral " "Found design unit 1: test_top-Behavioral" {  } { { "test_top.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/test_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "test_top.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/test_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522767905106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767905106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fixedclk_locked c5gt_pcie_gen2x4.v(195) " "Verilog HDL Implicit Net warning at c5gt_pcie_gen2x4.v(195): created implicit net for \"fixedclk_locked\"" {  } { { "c5gt_pcie_gen2x4.v" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/c5gt_pcie_gen2x4.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522767905106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522767905144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a0 test_top.vhd(18) " "Verilog HDL or VHDL warning at test_top.vhd(18): object \"a0\" assigned a value but never read" {  } { { "test_top.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/test_top.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522767905144 "|test_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_out test_top.vhd(19) " "Verilog HDL or VHDL warning at test_top.vhd(19): object \"i_out\" assigned a value but never read" {  } { { "test_top.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/test_top.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522767905144 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math math:u1 " "Elaborating entity \"math\" for hierarchy \"math:u1\"" {  } { { "test_top.vhd" "u1" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/test_top.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522767905144 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "k_out math.vhd(12) " "VHDL Signal Declaration warning at math.vhd(12): used implicit default value for signal \"k_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522767905144 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_1_out math.vhd(13) " "VHDL Signal Declaration warning at math.vhd(13): used implicit default value for signal \"res_1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522767905144 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FSM_out math.vhd(15) " "VHDL Signal Declaration warning at math.vhd(15): used implicit default value for signal \"FSM_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522767905144 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_2 math.vhd(53) " "VHDL Signal Declaration warning at math.vhd(53): used implicit default value for signal \"res_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a1 math.vhd(57) " "VHDL Signal Declaration warning at math.vhd(57): used implicit default value for signal \"a1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d1 math.vhd(61) " "VHDL Signal Declaration warning at math.vhd(61): used explicit default value for signal \"d1\" because signal was never assigned a value" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_1 math.vhd(64) " "VHDL Signal Declaration warning at math.vhd(64): used explicit default value for signal \"i_1\" because signal was never assigned a value" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "i1 math.vhd(89) " "VHDL Variable Declaration warning at math.vhd(89): used initial value expression for variable \"i1\" because variable was never assigned a value" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 89 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "a1 math.vhd(68) " "VHDL Variable Declaration warning at math.vhd(68): used initial value expression for variable \"a1\" because variable was never assigned a value" {  } { { "math.vhd" "" { Text "C:/Users/mkashchych/Downloads/c5gt_math_test_copy/math.vhd" 68 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1522767905160 "|test_top|math:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1522767905819 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1522767905819 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522767908727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522767911200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522767920739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522767920739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4890 " "Implemented 4890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "257 " "Implemented 257 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522767921116 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522767921116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4377 " "Implemented 4377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522767921116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522767921116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522767921162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 18:05:21 2018 " "Processing ended: Tue Apr 03 18:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522767921162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522767921162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522767921162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522767921162 ""}
