#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d6bfaf8930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d6bfb8fe70_0 .net "PC", 31 0, L_000001d6bfc114a0;  1 drivers
v000001d6bfb8ff10_0 .net "cycles_consumed", 31 0, v000001d6bfb8e2f0_0;  1 drivers
v000001d6bfb8ffb0_0 .var "input_clk", 0 0;
v000001d6bfb900f0_0 .var "rst", 0 0;
S_000001d6bf8a9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d6bfaf8930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d6bfac9d70 .functor NOR 1, v000001d6bfb8ffb0_0, v000001d6bfb7b0c0_0, C4<0>, C4<0>;
L_000001d6bfac96e0 .functor AND 1, v000001d6bfb5eee0_0, v000001d6bfb5f020_0, C4<1>, C4<1>;
L_000001d6bfac90c0 .functor AND 1, L_000001d6bfac96e0, L_000001d6bfb902d0, C4<1>, C4<1>;
L_000001d6bfac8db0 .functor AND 1, v000001d6bfb4fba0_0, v000001d6bfb4e3e0_0, C4<1>, C4<1>;
L_000001d6bfac9750 .functor AND 1, L_000001d6bfac8db0, L_000001d6bfb905f0, C4<1>, C4<1>;
L_000001d6bfaca080 .functor AND 1, v000001d6bfb7ada0_0, v000001d6bfb7ac60_0, C4<1>, C4<1>;
L_000001d6bfac9fa0 .functor AND 1, L_000001d6bfaca080, L_000001d6bfb90370, C4<1>, C4<1>;
L_000001d6bfac9440 .functor AND 1, v000001d6bfb5eee0_0, v000001d6bfb5f020_0, C4<1>, C4<1>;
L_000001d6bfac97c0 .functor AND 1, L_000001d6bfac9440, L_000001d6bfb90690, C4<1>, C4<1>;
L_000001d6bfaca160 .functor AND 1, v000001d6bfb4fba0_0, v000001d6bfb4e3e0_0, C4<1>, C4<1>;
L_000001d6bfac8f00 .functor AND 1, L_000001d6bfaca160, L_000001d6bfb90730, C4<1>, C4<1>;
L_000001d6bfac89c0 .functor AND 1, v000001d6bfb7ada0_0, v000001d6bfb7ac60_0, C4<1>, C4<1>;
L_000001d6bfac9360 .functor AND 1, L_000001d6bfac89c0, L_000001d6bfb8e4d0, C4<1>, C4<1>;
L_000001d6bfb95d30 .functor NOT 1, L_000001d6bfac9d70, C4<0>, C4<0>, C4<0>;
L_000001d6bfb95da0 .functor NOT 1, L_000001d6bfac9d70, C4<0>, C4<0>, C4<0>;
L_000001d6bfbac610 .functor NOT 1, L_000001d6bfac9d70, C4<0>, C4<0>, C4<0>;
L_000001d6bfbad1e0 .functor NOT 1, L_000001d6bfac9d70, C4<0>, C4<0>, C4<0>;
L_000001d6bfbad020 .functor NOT 1, L_000001d6bfac9d70, C4<0>, C4<0>, C4<0>;
L_000001d6bfc114a0 .functor BUFZ 32, v000001d6bfb78dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb7c420_0 .net "EX1_ALU_OPER1", 31 0, L_000001d6bfb96f90;  1 drivers
v000001d6bfb7d140_0 .net "EX1_ALU_OPER2", 31 0, L_000001d6bfbac760;  1 drivers
v000001d6bfb7dbe0_0 .net "EX1_PC", 31 0, v000001d6bfb60740_0;  1 drivers
v000001d6bfb7bac0_0 .net "EX1_PFC", 31 0, v000001d6bfb60ce0_0;  1 drivers
v000001d6bfb7c880_0 .net "EX1_PFC_to_IF", 31 0, L_000001d6bfb8bcd0;  1 drivers
v000001d6bfb7c1a0_0 .net "EX1_forward_to_B", 31 0, v000001d6bfb60560_0;  1 drivers
v000001d6bfb7d280_0 .net "EX1_is_beq", 0 0, v000001d6bfb60240_0;  1 drivers
v000001d6bfb7d5a0_0 .net "EX1_is_bne", 0 0, v000001d6bfb607e0_0;  1 drivers
v000001d6bfb7c740_0 .net "EX1_is_jal", 0 0, v000001d6bfb60420_0;  1 drivers
v000001d6bfb7d8c0_0 .net "EX1_is_jr", 0 0, v000001d6bfb60f60_0;  1 drivers
v000001d6bfb7be80_0 .net "EX1_is_oper2_immed", 0 0, v000001d6bfb60b00_0;  1 drivers
v000001d6bfb7c6a0_0 .net "EX1_memread", 0 0, v000001d6bfb616e0_0;  1 drivers
v000001d6bfb7c100_0 .net "EX1_memwrite", 0 0, v000001d6bfb610a0_0;  1 drivers
v000001d6bfb7cd80_0 .net "EX1_opcode", 11 0, v000001d6bfb604c0_0;  1 drivers
v000001d6bfb7dc80_0 .net "EX1_predicted", 0 0, v000001d6bfb61780_0;  1 drivers
v000001d6bfb7d320_0 .net "EX1_rd_ind", 4 0, v000001d6bfb61140_0;  1 drivers
v000001d6bfb7bca0_0 .net "EX1_rd_indzero", 0 0, v000001d6bfb60d80_0;  1 drivers
v000001d6bfb7c7e0_0 .net "EX1_regwrite", 0 0, v000001d6bfb60100_0;  1 drivers
v000001d6bfb7e180_0 .net "EX1_rs1", 31 0, v000001d6bfb60920_0;  1 drivers
v000001d6bfb7d000_0 .net "EX1_rs1_ind", 4 0, v000001d6bfb611e0_0;  1 drivers
v000001d6bfb7e0e0_0 .net "EX1_rs2", 31 0, v000001d6bfb609c0_0;  1 drivers
v000001d6bfb7c920_0 .net "EX1_rs2_ind", 4 0, v000001d6bfb60a60_0;  1 drivers
v000001d6bfb7d780_0 .net "EX1_rs2_out", 31 0, L_000001d6bfbac530;  1 drivers
v000001d6bfb7d500_0 .net "EX2_ALU_OPER1", 31 0, v000001d6bfb5f200_0;  1 drivers
v000001d6bfb7c240_0 .net "EX2_ALU_OPER2", 31 0, v000001d6bfb5e4e0_0;  1 drivers
v000001d6bfb7bf20_0 .net "EX2_ALU_OUT", 31 0, L_000001d6bfb8beb0;  1 drivers
v000001d6bfb7cec0_0 .net "EX2_PC", 31 0, v000001d6bfb5df40_0;  1 drivers
v000001d6bfb7c9c0_0 .net "EX2_PFC_to_IF", 31 0, v000001d6bfb5f840_0;  1 drivers
v000001d6bfb7ddc0_0 .net "EX2_forward_to_B", 31 0, v000001d6bfb5e6c0_0;  1 drivers
v000001d6bfb7d640_0 .net "EX2_is_beq", 0 0, v000001d6bfb5f980_0;  1 drivers
v000001d6bfb7e220_0 .net "EX2_is_bne", 0 0, v000001d6bfb5e760_0;  1 drivers
v000001d6bfb7bfc0_0 .net "EX2_is_jal", 0 0, v000001d6bfb5e080_0;  1 drivers
v000001d6bfb7da00_0 .net "EX2_is_jr", 0 0, v000001d6bfb5ebc0_0;  1 drivers
v000001d6bfb7daa0_0 .net "EX2_is_oper2_immed", 0 0, v000001d6bfb5ff20_0;  1 drivers
v000001d6bfb7bb60_0 .net "EX2_memread", 0 0, v000001d6bfb5e800_0;  1 drivers
v000001d6bfb7c4c0_0 .net "EX2_memwrite", 0 0, v000001d6bfb5e940_0;  1 drivers
v000001d6bfb7c2e0_0 .net "EX2_opcode", 11 0, v000001d6bfb5dc20_0;  1 drivers
v000001d6bfb7ca60_0 .net "EX2_predicted", 0 0, v000001d6bfb5ec60_0;  1 drivers
v000001d6bfb7d820_0 .net "EX2_rd_ind", 4 0, v000001d6bfb5eda0_0;  1 drivers
v000001d6bfb7bc00_0 .net "EX2_rd_indzero", 0 0, v000001d6bfb5f020_0;  1 drivers
v000001d6bfb7cba0_0 .net "EX2_regwrite", 0 0, v000001d6bfb5eee0_0;  1 drivers
v000001d6bfb7d6e0_0 .net "EX2_rs1", 31 0, v000001d6bfb5ffc0_0;  1 drivers
v000001d6bfb7dd20_0 .net "EX2_rs1_ind", 4 0, v000001d6bfb5ef80_0;  1 drivers
v000001d6bfb7c380_0 .net "EX2_rs2_ind", 4 0, v000001d6bfb5f0c0_0;  1 drivers
v000001d6bfb7bde0_0 .net "EX2_rs2_out", 31 0, v000001d6bfb5f160_0;  1 drivers
v000001d6bfb7d3c0_0 .net "ID_INST", 31 0, v000001d6bfb672d0_0;  1 drivers
v000001d6bfb7c060_0 .net "ID_PC", 31 0, v000001d6bfb64fd0_0;  1 drivers
v000001d6bfb7d1e0_0 .net "ID_PFC_to_EX", 31 0, L_000001d6bfb8b190;  1 drivers
v000001d6bfb7c560_0 .net "ID_PFC_to_IF", 31 0, L_000001d6bfb89430;  1 drivers
v000001d6bfb7db40_0 .net "ID_forward_to_B", 31 0, L_000001d6bfb8b2d0;  1 drivers
v000001d6bfb7c600_0 .net "ID_is_beq", 0 0, L_000001d6bfb894d0;  1 drivers
v000001d6bfb7cf60_0 .net "ID_is_bne", 0 0, L_000001d6bfb896b0;  1 drivers
v000001d6bfb7d460_0 .net "ID_is_j", 0 0, L_000001d6bfb8a5b0;  1 drivers
v000001d6bfb7de60_0 .net "ID_is_jal", 0 0, L_000001d6bfb8b0f0;  1 drivers
v000001d6bfb7df00_0 .net "ID_is_jr", 0 0, L_000001d6bfb8a6f0;  1 drivers
v000001d6bfb7dfa0_0 .net "ID_is_oper2_immed", 0 0, L_000001d6bfb96120;  1 drivers
v000001d6bfb7cb00_0 .net "ID_memread", 0 0, L_000001d6bfb8b370;  1 drivers
v000001d6bfb7e040_0 .net "ID_memwrite", 0 0, L_000001d6bfb8ab50;  1 drivers
v000001d6bfb7ce20_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  1 drivers
v000001d6bfb7d0a0_0 .net "ID_predicted", 0 0, v000001d6bfb67550_0;  1 drivers
v000001d6bfb7e860_0 .net "ID_rd_ind", 4 0, v000001d6bfb78960_0;  1 drivers
v000001d6bfb7e9a0_0 .net "ID_regwrite", 0 0, L_000001d6bfb8a790;  1 drivers
v000001d6bfb7e540_0 .net "ID_rs1", 31 0, v000001d6bfb63450_0;  1 drivers
v000001d6bfb7e900_0 .net "ID_rs1_ind", 4 0, v000001d6bfb76ac0_0;  1 drivers
v000001d6bfb7e7c0_0 .net "ID_rs2", 31 0, v000001d6bfb64710_0;  1 drivers
v000001d6bfb7e4a0_0 .net "ID_rs2_ind", 4 0, v000001d6bfb77880_0;  1 drivers
v000001d6bfb7e5e0_0 .net "IF_INST", 31 0, L_000001d6bfb95c50;  1 drivers
v000001d6bfb7e680_0 .net "IF_pc", 31 0, v000001d6bfb78dc0_0;  1 drivers
v000001d6bfb7e720_0 .net "MEM_ALU_OUT", 31 0, v000001d6bfb4f740_0;  1 drivers
v000001d6bfb7e360_0 .net "MEM_Data_mem_out", 31 0, v000001d6bfb7b2a0_0;  1 drivers
v000001d6bfb7e2c0_0 .net "MEM_memread", 0 0, v000001d6bfb4e700_0;  1 drivers
v000001d6bfb7e400_0 .net "MEM_memwrite", 0 0, v000001d6bfb4e7a0_0;  1 drivers
v000001d6bfb8ef70_0 .net "MEM_opcode", 11 0, v000001d6bfb4e980_0;  1 drivers
v000001d6bfb8eb10_0 .net "MEM_rd_ind", 4 0, v000001d6bfb4e020_0;  1 drivers
v000001d6bfb8f290_0 .net "MEM_rd_indzero", 0 0, v000001d6bfb4e3e0_0;  1 drivers
v000001d6bfb8f650_0 .net "MEM_regwrite", 0 0, v000001d6bfb4fba0_0;  1 drivers
v000001d6bfb8ebb0_0 .net "MEM_rs2", 31 0, v000001d6bfb4ec00_0;  1 drivers
v000001d6bfb8f6f0_0 .net "PC", 31 0, L_000001d6bfc114a0;  alias, 1 drivers
v000001d6bfb8f5b0_0 .net "STALL_ID1_FLUSH", 0 0, v000001d6bfb68ef0_0;  1 drivers
v000001d6bfb8f0b0_0 .net "STALL_ID2_FLUSH", 0 0, v000001d6bfb67af0_0;  1 drivers
v000001d6bfb8e930_0 .net "STALL_IF_FLUSH", 0 0, v000001d6bfb6a2f0_0;  1 drivers
v000001d6bfb8fc90_0 .net "WB_ALU_OUT", 31 0, v000001d6bfb79ea0_0;  1 drivers
v000001d6bfb8e070_0 .net "WB_Data_mem_out", 31 0, v000001d6bfb79fe0_0;  1 drivers
v000001d6bfb8e890_0 .net "WB_memread", 0 0, v000001d6bfb7b520_0;  1 drivers
v000001d6bfb8e1b0_0 .net "WB_rd_ind", 4 0, v000001d6bfb7a8a0_0;  1 drivers
v000001d6bfb8f790_0 .net "WB_rd_indzero", 0 0, v000001d6bfb7ac60_0;  1 drivers
v000001d6bfb8e7f0_0 .net "WB_regwrite", 0 0, v000001d6bfb7ada0_0;  1 drivers
v000001d6bfb8ee30_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  1 drivers
v000001d6bfb90050_0 .net *"_ivl_1", 0 0, L_000001d6bfac96e0;  1 drivers
v000001d6bfb8ea70_0 .net *"_ivl_13", 0 0, L_000001d6bfaca080;  1 drivers
v000001d6bfb90550_0 .net *"_ivl_14", 0 0, L_000001d6bfb90370;  1 drivers
v000001d6bfb8ec50_0 .net *"_ivl_19", 0 0, L_000001d6bfac9440;  1 drivers
v000001d6bfb8eed0_0 .net *"_ivl_2", 0 0, L_000001d6bfb902d0;  1 drivers
v000001d6bfb907d0_0 .net *"_ivl_20", 0 0, L_000001d6bfb90690;  1 drivers
v000001d6bfb8fa10_0 .net *"_ivl_25", 0 0, L_000001d6bfaca160;  1 drivers
v000001d6bfb8e250_0 .net *"_ivl_26", 0 0, L_000001d6bfb90730;  1 drivers
v000001d6bfb8f150_0 .net *"_ivl_31", 0 0, L_000001d6bfac89c0;  1 drivers
v000001d6bfb8e610_0 .net *"_ivl_32", 0 0, L_000001d6bfb8e4d0;  1 drivers
v000001d6bfb8f010_0 .net *"_ivl_40", 31 0, L_000001d6bfb8a8d0;  1 drivers
L_000001d6bfbb0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb8e750_0 .net *"_ivl_43", 26 0, L_000001d6bfbb0c58;  1 drivers
L_000001d6bfbb0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb8e570_0 .net/2u *"_ivl_44", 31 0, L_000001d6bfbb0ca0;  1 drivers
v000001d6bfb8f470_0 .net *"_ivl_52", 31 0, L_000001d6bfc02830;  1 drivers
L_000001d6bfbb0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb8f1f0_0 .net *"_ivl_55", 26 0, L_000001d6bfbb0d30;  1 drivers
L_000001d6bfbb0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb90190_0 .net/2u *"_ivl_56", 31 0, L_000001d6bfbb0d78;  1 drivers
v000001d6bfb8e9d0_0 .net *"_ivl_7", 0 0, L_000001d6bfac8db0;  1 drivers
v000001d6bfb8ecf0_0 .net *"_ivl_8", 0 0, L_000001d6bfb905f0;  1 drivers
v000001d6bfb8e6b0_0 .net "alu_selA", 1 0, L_000001d6bfb90410;  1 drivers
v000001d6bfb90230_0 .net "alu_selB", 1 0, L_000001d6bfb90e10;  1 drivers
v000001d6bfb8e110_0 .net "clk", 0 0, L_000001d6bfac9d70;  1 drivers
v000001d6bfb8e2f0_0 .var "cycles_consumed", 31 0;
v000001d6bfb8f330_0 .net "exhaz", 0 0, L_000001d6bfac9750;  1 drivers
v000001d6bfb8ed90_0 .net "exhaz2", 0 0, L_000001d6bfac8f00;  1 drivers
v000001d6bfb8f3d0_0 .net "hlt", 0 0, v000001d6bfb7b0c0_0;  1 drivers
v000001d6bfb8e390_0 .net "idhaz", 0 0, L_000001d6bfac90c0;  1 drivers
v000001d6bfb8fab0_0 .net "idhaz2", 0 0, L_000001d6bfac97c0;  1 drivers
v000001d6bfb8f510_0 .net "if_id_write", 0 0, v000001d6bfb69fd0_0;  1 drivers
v000001d6bfb8f830_0 .net "input_clk", 0 0, v000001d6bfb8ffb0_0;  1 drivers
v000001d6bfb8f8d0_0 .net "is_branch_and_taken", 0 0, L_000001d6bfb96040;  1 drivers
v000001d6bfb8e430_0 .net "memhaz", 0 0, L_000001d6bfac9fa0;  1 drivers
v000001d6bfb8f970_0 .net "memhaz2", 0 0, L_000001d6bfac9360;  1 drivers
v000001d6bfb8fb50_0 .net "pc_src", 2 0, L_000001d6bfb892f0;  1 drivers
v000001d6bfb904b0_0 .net "pc_write", 0 0, v000001d6bfb69df0_0;  1 drivers
v000001d6bfb8fbf0_0 .net "rst", 0 0, v000001d6bfb900f0_0;  1 drivers
v000001d6bfb8fd30_0 .net "store_rs2_forward", 1 0, L_000001d6bfb90eb0;  1 drivers
v000001d6bfb8fdd0_0 .net "wdata_to_reg_file", 31 0, L_000001d6bfbacf40;  1 drivers
E_000001d6bfaeb4b0/0 .event negedge, v000001d6bfb67d70_0;
E_000001d6bfaeb4b0/1 .event posedge, v000001d6bfb4f100_0;
E_000001d6bfaeb4b0 .event/or E_000001d6bfaeb4b0/0, E_000001d6bfaeb4b0/1;
L_000001d6bfb902d0 .cmp/eq 5, v000001d6bfb5eda0_0, v000001d6bfb611e0_0;
L_000001d6bfb905f0 .cmp/eq 5, v000001d6bfb4e020_0, v000001d6bfb611e0_0;
L_000001d6bfb90370 .cmp/eq 5, v000001d6bfb7a8a0_0, v000001d6bfb611e0_0;
L_000001d6bfb90690 .cmp/eq 5, v000001d6bfb5eda0_0, v000001d6bfb60a60_0;
L_000001d6bfb90730 .cmp/eq 5, v000001d6bfb4e020_0, v000001d6bfb60a60_0;
L_000001d6bfb8e4d0 .cmp/eq 5, v000001d6bfb7a8a0_0, v000001d6bfb60a60_0;
L_000001d6bfb8a8d0 .concat [ 5 27 0 0], v000001d6bfb78960_0, L_000001d6bfbb0c58;
L_000001d6bfb8aa10 .cmp/ne 32, L_000001d6bfb8a8d0, L_000001d6bfbb0ca0;
L_000001d6bfc02830 .concat [ 5 27 0 0], v000001d6bfb5eda0_0, L_000001d6bfbb0d30;
L_000001d6bfc028d0 .cmp/ne 32, L_000001d6bfc02830, L_000001d6bfbb0d78;
S_000001d6bf9ad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d6bfaca0f0 .functor NOT 1, L_000001d6bfac9750, C4<0>, C4<0>, C4<0>;
L_000001d6bfac9de0 .functor AND 1, L_000001d6bfac9fa0, L_000001d6bfaca0f0, C4<1>, C4<1>;
L_000001d6bfaca010 .functor OR 1, L_000001d6bfac90c0, L_000001d6bfac9de0, C4<0>, C4<0>;
L_000001d6bfac88e0 .functor OR 1, L_000001d6bfac90c0, L_000001d6bfac9750, C4<0>, C4<0>;
v000001d6bfae6740_0 .net *"_ivl_12", 0 0, L_000001d6bfac88e0;  1 drivers
v000001d6bfae7a00_0 .net *"_ivl_2", 0 0, L_000001d6bfaca0f0;  1 drivers
v000001d6bfae7e60_0 .net *"_ivl_5", 0 0, L_000001d6bfac9de0;  1 drivers
v000001d6bfae7aa0_0 .net *"_ivl_7", 0 0, L_000001d6bfaca010;  1 drivers
v000001d6bfae7280_0 .net "alu_selA", 1 0, L_000001d6bfb90410;  alias, 1 drivers
v000001d6bfae8360_0 .net "exhaz", 0 0, L_000001d6bfac9750;  alias, 1 drivers
v000001d6bfae7960_0 .net "idhaz", 0 0, L_000001d6bfac90c0;  alias, 1 drivers
v000001d6bfae6880_0 .net "memhaz", 0 0, L_000001d6bfac9fa0;  alias, 1 drivers
L_000001d6bfb90410 .concat8 [ 1 1 0 0], L_000001d6bfaca010, L_000001d6bfac88e0;
S_000001d6bf9ad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d6bfac91a0 .functor NOT 1, L_000001d6bfac8f00, C4<0>, C4<0>, C4<0>;
L_000001d6bfac94b0 .functor AND 1, L_000001d6bfac9360, L_000001d6bfac91a0, C4<1>, C4<1>;
L_000001d6bfac98a0 .functor OR 1, L_000001d6bfac97c0, L_000001d6bfac94b0, C4<0>, C4<0>;
L_000001d6bfac8bf0 .functor NOT 1, v000001d6bfb60b00_0, C4<0>, C4<0>, C4<0>;
L_000001d6bfac9a60 .functor AND 1, L_000001d6bfac98a0, L_000001d6bfac8bf0, C4<1>, C4<1>;
L_000001d6bfac9980 .functor OR 1, L_000001d6bfac97c0, L_000001d6bfac8f00, C4<0>, C4<0>;
L_000001d6bfac99f0 .functor NOT 1, v000001d6bfb60b00_0, C4<0>, C4<0>, C4<0>;
L_000001d6bfac9ad0 .functor AND 1, L_000001d6bfac9980, L_000001d6bfac99f0, C4<1>, C4<1>;
v000001d6bfae69c0_0 .net "EX1_is_oper2_immed", 0 0, v000001d6bfb60b00_0;  alias, 1 drivers
v000001d6bfae7460_0 .net *"_ivl_11", 0 0, L_000001d6bfac9a60;  1 drivers
v000001d6bfae8180_0 .net *"_ivl_16", 0 0, L_000001d6bfac9980;  1 drivers
v000001d6bfae6a60_0 .net *"_ivl_17", 0 0, L_000001d6bfac99f0;  1 drivers
v000001d6bfae7be0_0 .net *"_ivl_2", 0 0, L_000001d6bfac91a0;  1 drivers
v000001d6bfae7c80_0 .net *"_ivl_20", 0 0, L_000001d6bfac9ad0;  1 drivers
v000001d6bfae8040_0 .net *"_ivl_5", 0 0, L_000001d6bfac94b0;  1 drivers
v000001d6bfae7d20_0 .net *"_ivl_7", 0 0, L_000001d6bfac98a0;  1 drivers
v000001d6bfae6b00_0 .net *"_ivl_8", 0 0, L_000001d6bfac8bf0;  1 drivers
v000001d6bfae6f60_0 .net "alu_selB", 1 0, L_000001d6bfb90e10;  alias, 1 drivers
v000001d6bfae7dc0_0 .net "exhaz", 0 0, L_000001d6bfac8f00;  alias, 1 drivers
v000001d6bfae6ce0_0 .net "idhaz", 0 0, L_000001d6bfac97c0;  alias, 1 drivers
v000001d6bfae7320_0 .net "memhaz", 0 0, L_000001d6bfac9360;  alias, 1 drivers
L_000001d6bfb90e10 .concat8 [ 1 1 0 0], L_000001d6bfac9a60, L_000001d6bfac9ad0;
S_000001d6bf9a69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d6bfaca390 .functor NOT 1, L_000001d6bfac8f00, C4<0>, C4<0>, C4<0>;
L_000001d6bfaca4e0 .functor AND 1, L_000001d6bfac9360, L_000001d6bfaca390, C4<1>, C4<1>;
L_000001d6bfaca400 .functor OR 1, L_000001d6bfac97c0, L_000001d6bfaca4e0, C4<0>, C4<0>;
L_000001d6bfaca470 .functor OR 1, L_000001d6bfac97c0, L_000001d6bfac8f00, C4<0>, C4<0>;
v000001d6bfae73c0_0 .net *"_ivl_12", 0 0, L_000001d6bfaca470;  1 drivers
v000001d6bfae7f00_0 .net *"_ivl_2", 0 0, L_000001d6bfaca390;  1 drivers
v000001d6bfae7500_0 .net *"_ivl_5", 0 0, L_000001d6bfaca4e0;  1 drivers
v000001d6bfae7640_0 .net *"_ivl_7", 0 0, L_000001d6bfaca400;  1 drivers
v000001d6bfae7fa0_0 .net "exhaz", 0 0, L_000001d6bfac8f00;  alias, 1 drivers
v000001d6bfae80e0_0 .net "idhaz", 0 0, L_000001d6bfac97c0;  alias, 1 drivers
v000001d6bfa73570_0 .net "memhaz", 0 0, L_000001d6bfac9360;  alias, 1 drivers
v000001d6bfa736b0_0 .net "store_rs2_forward", 1 0, L_000001d6bfb90eb0;  alias, 1 drivers
L_000001d6bfb90eb0 .concat8 [ 1 1 0 0], L_000001d6bfaca400, L_000001d6bfaca470;
S_000001d6bf9a6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d6bfa727b0_0 .net "EX_ALU_OUT", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfa72a30_0 .net "EX_memread", 0 0, v000001d6bfb5e800_0;  alias, 1 drivers
v000001d6bfa4e7d0_0 .net "EX_memwrite", 0 0, v000001d6bfb5e940_0;  alias, 1 drivers
v000001d6bfa4ee10_0 .net "EX_opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
v000001d6bfb4eb60_0 .net "EX_rd_ind", 4 0, v000001d6bfb5eda0_0;  alias, 1 drivers
v000001d6bfb4f7e0_0 .net "EX_rd_indzero", 0 0, L_000001d6bfc028d0;  1 drivers
v000001d6bfb500a0_0 .net "EX_regwrite", 0 0, v000001d6bfb5eee0_0;  alias, 1 drivers
v000001d6bfb4e840_0 .net "EX_rs2_out", 31 0, v000001d6bfb5f160_0;  alias, 1 drivers
v000001d6bfb4f740_0 .var "MEM_ALU_OUT", 31 0;
v000001d6bfb4e700_0 .var "MEM_memread", 0 0;
v000001d6bfb4e7a0_0 .var "MEM_memwrite", 0 0;
v000001d6bfb4e980_0 .var "MEM_opcode", 11 0;
v000001d6bfb4e020_0 .var "MEM_rd_ind", 4 0;
v000001d6bfb4e3e0_0 .var "MEM_rd_indzero", 0 0;
v000001d6bfb4fba0_0 .var "MEM_regwrite", 0 0;
v000001d6bfb4ec00_0 .var "MEM_rs2", 31 0;
v000001d6bfb4f240_0 .net "clk", 0 0, L_000001d6bfbad1e0;  1 drivers
v000001d6bfb4f100_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaeac30 .event posedge, v000001d6bfb4f100_0, v000001d6bfb4f240_0;
S_000001d6bf899aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d6bf881490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bf8814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bf881500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bf881538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bf881570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bf8815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bf8815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bf881618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bf881650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bf881688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bf8816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bf8816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bf881730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bf881768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bf8817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bf8817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bf881810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bf881848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bf881880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bf8818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bf8818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bf881928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bf881960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bf881998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bf8819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d6bfbabab0 .functor XOR 1, L_000001d6bfbaba40, v000001d6bfb5ec60_0, C4<0>, C4<0>;
L_000001d6bfbabb20 .functor NOT 1, L_000001d6bfbabab0, C4<0>, C4<0>, C4<0>;
L_000001d6bfbacfb0 .functor OR 1, v000001d6bfb900f0_0, L_000001d6bfbabb20, C4<0>, C4<0>;
L_000001d6bfbad100 .functor NOT 1, L_000001d6bfbacfb0, C4<0>, C4<0>, C4<0>;
v000001d6bfb52a30_0 .net "ALU_OP", 3 0, v000001d6bfb53930_0;  1 drivers
v000001d6bfb53750_0 .net "BranchDecision", 0 0, L_000001d6bfbaba40;  1 drivers
v000001d6bfb52e90_0 .net "CF", 0 0, v000001d6bfb52210_0;  1 drivers
v000001d6bfb52850_0 .net "EX_opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
v000001d6bfb51f90_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  alias, 1 drivers
v000001d6bfb52710_0 .net "ZF", 0 0, L_000001d6bfbac5a0;  1 drivers
L_000001d6bfbb0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d6bfb52ad0_0 .net/2u *"_ivl_0", 31 0, L_000001d6bfbb0ce8;  1 drivers
v000001d6bfb53110_0 .net *"_ivl_11", 0 0, L_000001d6bfbacfb0;  1 drivers
v000001d6bfb539d0_0 .net *"_ivl_2", 31 0, L_000001d6bfb8dc10;  1 drivers
v000001d6bfb52fd0_0 .net *"_ivl_6", 0 0, L_000001d6bfbabab0;  1 drivers
v000001d6bfb53070_0 .net *"_ivl_8", 0 0, L_000001d6bfbabb20;  1 drivers
v000001d6bfb53cf0_0 .net "alu_out", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfb531b0_0 .net "alu_outw", 31 0, v000001d6bfb527b0_0;  1 drivers
v000001d6bfb51bd0_0 .net "is_beq", 0 0, v000001d6bfb5f980_0;  alias, 1 drivers
v000001d6bfb51d10_0 .net "is_bne", 0 0, v000001d6bfb5e760_0;  alias, 1 drivers
v000001d6bfb522b0_0 .net "is_jal", 0 0, v000001d6bfb5e080_0;  alias, 1 drivers
v000001d6bfb53250_0 .net "oper1", 31 0, v000001d6bfb5f200_0;  alias, 1 drivers
v000001d6bfb53390_0 .net "oper2", 31 0, v000001d6bfb5e4e0_0;  alias, 1 drivers
v000001d6bfb53430_0 .net "pc", 31 0, v000001d6bfb5df40_0;  alias, 1 drivers
v000001d6bfb53b10_0 .net "predicted", 0 0, v000001d6bfb5ec60_0;  alias, 1 drivers
v000001d6bfb52170_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
L_000001d6bfb8dc10 .arith/sum 32, v000001d6bfb5df40_0, L_000001d6bfbb0ce8;
L_000001d6bfb8beb0 .functor MUXZ 32, v000001d6bfb527b0_0, L_000001d6bfb8dc10, v000001d6bfb5e080_0, C4<>;
S_000001d6bf899c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d6bf899aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d6bfbab7a0 .functor AND 1, v000001d6bfb5f980_0, L_000001d6bfbab570, C4<1>, C4<1>;
L_000001d6bfbab810 .functor NOT 1, L_000001d6bfbab570, C4<0>, C4<0>, C4<0>;
L_000001d6bfbab9d0 .functor AND 1, v000001d6bfb5e760_0, L_000001d6bfbab810, C4<1>, C4<1>;
L_000001d6bfbaba40 .functor OR 1, L_000001d6bfbab7a0, L_000001d6bfbab9d0, C4<0>, C4<0>;
v000001d6bfb528f0_0 .net "BranchDecision", 0 0, L_000001d6bfbaba40;  alias, 1 drivers
v000001d6bfb52530_0 .net *"_ivl_2", 0 0, L_000001d6bfbab810;  1 drivers
v000001d6bfb52670_0 .net "is_beq", 0 0, v000001d6bfb5f980_0;  alias, 1 drivers
v000001d6bfb532f0_0 .net "is_beq_taken", 0 0, L_000001d6bfbab7a0;  1 drivers
v000001d6bfb52490_0 .net "is_bne", 0 0, v000001d6bfb5e760_0;  alias, 1 drivers
v000001d6bfb51c70_0 .net "is_bne_taken", 0 0, L_000001d6bfbab9d0;  1 drivers
v000001d6bfb52c10_0 .net "is_eq", 0 0, L_000001d6bfbab570;  1 drivers
v000001d6bfb520d0_0 .net "oper1", 31 0, v000001d6bfb5f200_0;  alias, 1 drivers
v000001d6bfb52d50_0 .net "oper2", 31 0, v000001d6bfb5e4e0_0;  alias, 1 drivers
S_000001d6bf8e0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d6bf899c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d6bfbabe30 .functor XOR 1, L_000001d6bfb8c590, L_000001d6bfb8c6d0, C4<0>, C4<0>;
L_000001d6bfbab6c0 .functor XOR 1, L_000001d6bfb8cf90, L_000001d6bfb8ca90, C4<0>, C4<0>;
L_000001d6bfbaca00 .functor XOR 1, L_000001d6bfb8c770, L_000001d6bfb8cd10, C4<0>, C4<0>;
L_000001d6bfbab960 .functor XOR 1, L_000001d6bfb8d490, L_000001d6bfb8d850, C4<0>, C4<0>;
L_000001d6bfbac1b0 .functor XOR 1, L_000001d6bfb8cb30, L_000001d6bfb8ce50, C4<0>, C4<0>;
L_000001d6bfbabc00 .functor XOR 1, L_000001d6bfb8d530, L_000001d6bfb8d5d0, C4<0>, C4<0>;
L_000001d6bfbac840 .functor XOR 1, L_000001d6bfc07d30, L_000001d6bfc07dd0, C4<0>, C4<0>;
L_000001d6bfbac0d0 .functor XOR 1, L_000001d6bfc07bf0, L_000001d6bfc07c90, C4<0>, C4<0>;
L_000001d6bfbaced0 .functor XOR 1, L_000001d6bfc07b50, L_000001d6bfc07e70, C4<0>, C4<0>;
L_000001d6bfbabea0 .functor XOR 1, L_000001d6bfc07830, L_000001d6bfc07790, C4<0>, C4<0>;
L_000001d6bfbabf10 .functor XOR 1, L_000001d6bfc078d0, L_000001d6bfc07970, C4<0>, C4<0>;
L_000001d6bfbabf80 .functor XOR 1, L_000001d6bfc07a10, L_000001d6bfc07ab0, C4<0>, C4<0>;
L_000001d6bfbacc30 .functor XOR 1, L_000001d6bfc017f0, L_000001d6bfc01d90, C4<0>, C4<0>;
L_000001d6bfbac680 .functor XOR 1, L_000001d6bfc01bb0, L_000001d6bfc01610, C4<0>, C4<0>;
L_000001d6bfbacca0 .functor XOR 1, L_000001d6bfc01890, L_000001d6bfc01f70, C4<0>, C4<0>;
L_000001d6bfbacd80 .functor XOR 1, L_000001d6bfc01cf0, L_000001d6bfc00a30, C4<0>, C4<0>;
L_000001d6bfbac6f0 .functor XOR 1, L_000001d6bfc026f0, L_000001d6bfc01b10, C4<0>, C4<0>;
L_000001d6bfbacae0 .functor XOR 1, L_000001d6bfc01c50, L_000001d6bfc00df0, C4<0>, C4<0>;
L_000001d6bfbac8b0 .functor XOR 1, L_000001d6bfc01e30, L_000001d6bfc02510, C4<0>, C4<0>;
L_000001d6bfbac060 .functor XOR 1, L_000001d6bfc01930, L_000001d6bfc00fd0, C4<0>, C4<0>;
L_000001d6bfbab730 .functor XOR 1, L_000001d6bfc00ad0, L_000001d6bfc00e90, C4<0>, C4<0>;
L_000001d6bfbac220 .functor XOR 1, L_000001d6bfc011b0, L_000001d6bfc019d0, C4<0>, C4<0>;
L_000001d6bfbac920 .functor XOR 1, L_000001d6bfc014d0, L_000001d6bfc00850, C4<0>, C4<0>;
L_000001d6bfbab420 .functor XOR 1, L_000001d6bfc007b0, L_000001d6bfc000d0, C4<0>, C4<0>;
L_000001d6bfbac290 .functor XOR 1, L_000001d6bfc01ed0, L_000001d6bfc00530, C4<0>, C4<0>;
L_000001d6bfbac300 .functor XOR 1, L_000001d6bfbfff90, L_000001d6bfc01a70, C4<0>, C4<0>;
L_000001d6bfbab490 .functor XOR 1, L_000001d6bfc02010, L_000001d6bfc00c10, C4<0>, C4<0>;
L_000001d6bfbac990 .functor XOR 1, L_000001d6bfc020b0, L_000001d6bfc00cb0, C4<0>, C4<0>;
L_000001d6bfbacbc0 .functor XOR 1, L_000001d6bfc00710, L_000001d6bfc00490, C4<0>, C4<0>;
L_000001d6bfbacdf0 .functor XOR 1, L_000001d6bfc02150, L_000001d6bfc021f0, C4<0>, C4<0>;
L_000001d6bfbace60 .functor XOR 1, L_000001d6bfc02290, L_000001d6bfc01250, C4<0>, C4<0>;
L_000001d6bfbab500 .functor XOR 1, L_000001d6bfc01430, L_000001d6bfc02330, C4<0>, C4<0>;
L_000001d6bfbab570/0/0 .functor OR 1, L_000001d6bfc00030, L_000001d6bfc00d50, L_000001d6bfc01750, L_000001d6bfc00f30;
L_000001d6bfbab570/0/4 .functor OR 1, L_000001d6bfc023d0, L_000001d6bfc01070, L_000001d6bfc00170, L_000001d6bfc025b0;
L_000001d6bfbab570/0/8 .functor OR 1, L_000001d6bfc002b0, L_000001d6bfc02650, L_000001d6bfc00210, L_000001d6bfc00350;
L_000001d6bfbab570/0/12 .functor OR 1, L_000001d6bfc008f0, L_000001d6bfc003f0, L_000001d6bfc005d0, L_000001d6bfc00670;
L_000001d6bfbab570/0/16 .functor OR 1, L_000001d6bfc00990, L_000001d6bfc01110, L_000001d6bfc00b70, L_000001d6bfc016b0;
L_000001d6bfbab570/0/20 .functor OR 1, L_000001d6bfc012f0, L_000001d6bfc01390, L_000001d6bfc01570, L_000001d6bfc03370;
L_000001d6bfbab570/0/24 .functor OR 1, L_000001d6bfc02790, L_000001d6bfc04090, L_000001d6bfc04310, L_000001d6bfc046d0;
L_000001d6bfbab570/0/28 .functor OR 1, L_000001d6bfc02b50, L_000001d6bfc03f50, L_000001d6bfc04270, L_000001d6bfc04c70;
L_000001d6bfbab570/1/0 .functor OR 1, L_000001d6bfbab570/0/0, L_000001d6bfbab570/0/4, L_000001d6bfbab570/0/8, L_000001d6bfbab570/0/12;
L_000001d6bfbab570/1/4 .functor OR 1, L_000001d6bfbab570/0/16, L_000001d6bfbab570/0/20, L_000001d6bfbab570/0/24, L_000001d6bfbab570/0/28;
L_000001d6bfbab570 .functor NOR 1, L_000001d6bfbab570/1/0, L_000001d6bfbab570/1/4, C4<0>, C4<0>;
v000001d6bfb4de40_0 .net *"_ivl_0", 0 0, L_000001d6bfbabe30;  1 drivers
v000001d6bfb4f600_0 .net *"_ivl_101", 0 0, L_000001d6bfc01b10;  1 drivers
v000001d6bfb4f9c0_0 .net *"_ivl_102", 0 0, L_000001d6bfbacae0;  1 drivers
v000001d6bfb4ef20_0 .net *"_ivl_105", 0 0, L_000001d6bfc01c50;  1 drivers
v000001d6bfb4e660_0 .net *"_ivl_107", 0 0, L_000001d6bfc00df0;  1 drivers
v000001d6bfb4e340_0 .net *"_ivl_108", 0 0, L_000001d6bfbac8b0;  1 drivers
v000001d6bfb4e480_0 .net *"_ivl_11", 0 0, L_000001d6bfb8ca90;  1 drivers
v000001d6bfb4fc40_0 .net *"_ivl_111", 0 0, L_000001d6bfc01e30;  1 drivers
v000001d6bfb4e200_0 .net *"_ivl_113", 0 0, L_000001d6bfc02510;  1 drivers
v000001d6bfb4f880_0 .net *"_ivl_114", 0 0, L_000001d6bfbac060;  1 drivers
v000001d6bfb4e2a0_0 .net *"_ivl_117", 0 0, L_000001d6bfc01930;  1 drivers
v000001d6bfb4fa60_0 .net *"_ivl_119", 0 0, L_000001d6bfc00fd0;  1 drivers
v000001d6bfb50000_0 .net *"_ivl_12", 0 0, L_000001d6bfbaca00;  1 drivers
v000001d6bfb4dbc0_0 .net *"_ivl_120", 0 0, L_000001d6bfbab730;  1 drivers
v000001d6bfb50280_0 .net *"_ivl_123", 0 0, L_000001d6bfc00ad0;  1 drivers
v000001d6bfb4f920_0 .net *"_ivl_125", 0 0, L_000001d6bfc00e90;  1 drivers
v000001d6bfb4eca0_0 .net *"_ivl_126", 0 0, L_000001d6bfbac220;  1 drivers
v000001d6bfb4e8e0_0 .net *"_ivl_129", 0 0, L_000001d6bfc011b0;  1 drivers
v000001d6bfb4ee80_0 .net *"_ivl_131", 0 0, L_000001d6bfc019d0;  1 drivers
v000001d6bfb501e0_0 .net *"_ivl_132", 0 0, L_000001d6bfbac920;  1 drivers
v000001d6bfb4f380_0 .net *"_ivl_135", 0 0, L_000001d6bfc014d0;  1 drivers
v000001d6bfb4ea20_0 .net *"_ivl_137", 0 0, L_000001d6bfc00850;  1 drivers
v000001d6bfb4fce0_0 .net *"_ivl_138", 0 0, L_000001d6bfbab420;  1 drivers
v000001d6bfb4e520_0 .net *"_ivl_141", 0 0, L_000001d6bfc007b0;  1 drivers
v000001d6bfb4fb00_0 .net *"_ivl_143", 0 0, L_000001d6bfc000d0;  1 drivers
v000001d6bfb4fe20_0 .net *"_ivl_144", 0 0, L_000001d6bfbac290;  1 drivers
v000001d6bfb4db20_0 .net *"_ivl_147", 0 0, L_000001d6bfc01ed0;  1 drivers
v000001d6bfb4eac0_0 .net *"_ivl_149", 0 0, L_000001d6bfc00530;  1 drivers
v000001d6bfb4fd80_0 .net *"_ivl_15", 0 0, L_000001d6bfb8c770;  1 drivers
v000001d6bfb4dc60_0 .net *"_ivl_150", 0 0, L_000001d6bfbac300;  1 drivers
v000001d6bfb4f6a0_0 .net *"_ivl_153", 0 0, L_000001d6bfbfff90;  1 drivers
v000001d6bfb50140_0 .net *"_ivl_155", 0 0, L_000001d6bfc01a70;  1 drivers
v000001d6bfb4dee0_0 .net *"_ivl_156", 0 0, L_000001d6bfbab490;  1 drivers
v000001d6bfb4e160_0 .net *"_ivl_159", 0 0, L_000001d6bfc02010;  1 drivers
v000001d6bfb4fec0_0 .net *"_ivl_161", 0 0, L_000001d6bfc00c10;  1 drivers
v000001d6bfb4ed40_0 .net *"_ivl_162", 0 0, L_000001d6bfbac990;  1 drivers
v000001d6bfb4ede0_0 .net *"_ivl_165", 0 0, L_000001d6bfc020b0;  1 drivers
v000001d6bfb4efc0_0 .net *"_ivl_167", 0 0, L_000001d6bfc00cb0;  1 drivers
v000001d6bfb4df80_0 .net *"_ivl_168", 0 0, L_000001d6bfbacbc0;  1 drivers
v000001d6bfb4ff60_0 .net *"_ivl_17", 0 0, L_000001d6bfb8cd10;  1 drivers
v000001d6bfb4f060_0 .net *"_ivl_171", 0 0, L_000001d6bfc00710;  1 drivers
v000001d6bfb4dd00_0 .net *"_ivl_173", 0 0, L_000001d6bfc00490;  1 drivers
v000001d6bfb4dda0_0 .net *"_ivl_174", 0 0, L_000001d6bfbacdf0;  1 drivers
v000001d6bfb4e0c0_0 .net *"_ivl_177", 0 0, L_000001d6bfc02150;  1 drivers
v000001d6bfb4f4c0_0 .net *"_ivl_179", 0 0, L_000001d6bfc021f0;  1 drivers
v000001d6bfb4f1a0_0 .net *"_ivl_18", 0 0, L_000001d6bfbab960;  1 drivers
v000001d6bfb4f2e0_0 .net *"_ivl_180", 0 0, L_000001d6bfbace60;  1 drivers
v000001d6bfb4f420_0 .net *"_ivl_183", 0 0, L_000001d6bfc02290;  1 drivers
v000001d6bfb4f560_0 .net *"_ivl_185", 0 0, L_000001d6bfc01250;  1 drivers
v000001d6bfb50be0_0 .net *"_ivl_186", 0 0, L_000001d6bfbab500;  1 drivers
v000001d6bfb50320_0 .net *"_ivl_190", 0 0, L_000001d6bfc01430;  1 drivers
v000001d6bfb50e60_0 .net *"_ivl_192", 0 0, L_000001d6bfc02330;  1 drivers
v000001d6bfb50640_0 .net *"_ivl_194", 0 0, L_000001d6bfc00030;  1 drivers
v000001d6bfb515e0_0 .net *"_ivl_196", 0 0, L_000001d6bfc00d50;  1 drivers
v000001d6bfb506e0_0 .net *"_ivl_198", 0 0, L_000001d6bfc01750;  1 drivers
v000001d6bfb50f00_0 .net *"_ivl_200", 0 0, L_000001d6bfc00f30;  1 drivers
v000001d6bfb517c0_0 .net *"_ivl_202", 0 0, L_000001d6bfc023d0;  1 drivers
v000001d6bfb51360_0 .net *"_ivl_204", 0 0, L_000001d6bfc01070;  1 drivers
v000001d6bfb50a00_0 .net *"_ivl_206", 0 0, L_000001d6bfc00170;  1 drivers
v000001d6bfb51540_0 .net *"_ivl_208", 0 0, L_000001d6bfc025b0;  1 drivers
v000001d6bfb50500_0 .net *"_ivl_21", 0 0, L_000001d6bfb8d490;  1 drivers
v000001d6bfb50820_0 .net *"_ivl_210", 0 0, L_000001d6bfc002b0;  1 drivers
v000001d6bfb51860_0 .net *"_ivl_212", 0 0, L_000001d6bfc02650;  1 drivers
v000001d6bfb51680_0 .net *"_ivl_214", 0 0, L_000001d6bfc00210;  1 drivers
v000001d6bfb51900_0 .net *"_ivl_216", 0 0, L_000001d6bfc00350;  1 drivers
v000001d6bfb50fa0_0 .net *"_ivl_218", 0 0, L_000001d6bfc008f0;  1 drivers
v000001d6bfb51040_0 .net *"_ivl_220", 0 0, L_000001d6bfc003f0;  1 drivers
v000001d6bfb508c0_0 .net *"_ivl_222", 0 0, L_000001d6bfc005d0;  1 drivers
v000001d6bfb50aa0_0 .net *"_ivl_224", 0 0, L_000001d6bfc00670;  1 drivers
v000001d6bfb50780_0 .net *"_ivl_226", 0 0, L_000001d6bfc00990;  1 drivers
v000001d6bfb50c80_0 .net *"_ivl_228", 0 0, L_000001d6bfc01110;  1 drivers
v000001d6bfb512c0_0 .net *"_ivl_23", 0 0, L_000001d6bfb8d850;  1 drivers
v000001d6bfb51720_0 .net *"_ivl_230", 0 0, L_000001d6bfc00b70;  1 drivers
v000001d6bfb51400_0 .net *"_ivl_232", 0 0, L_000001d6bfc016b0;  1 drivers
v000001d6bfb514a0_0 .net *"_ivl_234", 0 0, L_000001d6bfc012f0;  1 drivers
v000001d6bfb519a0_0 .net *"_ivl_236", 0 0, L_000001d6bfc01390;  1 drivers
v000001d6bfb50d20_0 .net *"_ivl_238", 0 0, L_000001d6bfc01570;  1 drivers
v000001d6bfb503c0_0 .net *"_ivl_24", 0 0, L_000001d6bfbac1b0;  1 drivers
v000001d6bfb50460_0 .net *"_ivl_240", 0 0, L_000001d6bfc03370;  1 drivers
v000001d6bfb505a0_0 .net *"_ivl_242", 0 0, L_000001d6bfc02790;  1 drivers
v000001d6bfb50960_0 .net *"_ivl_244", 0 0, L_000001d6bfc04090;  1 drivers
v000001d6bfb51220_0 .net *"_ivl_246", 0 0, L_000001d6bfc04310;  1 drivers
v000001d6bfb510e0_0 .net *"_ivl_248", 0 0, L_000001d6bfc046d0;  1 drivers
v000001d6bfb50b40_0 .net *"_ivl_250", 0 0, L_000001d6bfc02b50;  1 drivers
v000001d6bfb51180_0 .net *"_ivl_252", 0 0, L_000001d6bfc03f50;  1 drivers
v000001d6bfb50dc0_0 .net *"_ivl_254", 0 0, L_000001d6bfc04270;  1 drivers
v000001d6bfa73930_0 .net *"_ivl_256", 0 0, L_000001d6bfc04c70;  1 drivers
v000001d6bfb557d0_0 .net *"_ivl_27", 0 0, L_000001d6bfb8cb30;  1 drivers
v000001d6bfb55190_0 .net *"_ivl_29", 0 0, L_000001d6bfb8ce50;  1 drivers
v000001d6bfb559b0_0 .net *"_ivl_3", 0 0, L_000001d6bfb8c590;  1 drivers
v000001d6bfb54dd0_0 .net *"_ivl_30", 0 0, L_000001d6bfbabc00;  1 drivers
v000001d6bfb54c90_0 .net *"_ivl_33", 0 0, L_000001d6bfb8d530;  1 drivers
v000001d6bfb543d0_0 .net *"_ivl_35", 0 0, L_000001d6bfb8d5d0;  1 drivers
v000001d6bfb54b50_0 .net *"_ivl_36", 0 0, L_000001d6bfbac840;  1 drivers
v000001d6bfb55870_0 .net *"_ivl_39", 0 0, L_000001d6bfc07d30;  1 drivers
v000001d6bfb54330_0 .net *"_ivl_41", 0 0, L_000001d6bfc07dd0;  1 drivers
v000001d6bfb555f0_0 .net *"_ivl_42", 0 0, L_000001d6bfbac0d0;  1 drivers
v000001d6bfb55910_0 .net *"_ivl_45", 0 0, L_000001d6bfc07bf0;  1 drivers
v000001d6bfb54970_0 .net *"_ivl_47", 0 0, L_000001d6bfc07c90;  1 drivers
v000001d6bfb550f0_0 .net *"_ivl_48", 0 0, L_000001d6bfbaced0;  1 drivers
v000001d6bfb55550_0 .net *"_ivl_5", 0 0, L_000001d6bfb8c6d0;  1 drivers
v000001d6bfb54470_0 .net *"_ivl_51", 0 0, L_000001d6bfc07b50;  1 drivers
v000001d6bfb554b0_0 .net *"_ivl_53", 0 0, L_000001d6bfc07e70;  1 drivers
v000001d6bfb54510_0 .net *"_ivl_54", 0 0, L_000001d6bfbabea0;  1 drivers
v000001d6bfb54830_0 .net *"_ivl_57", 0 0, L_000001d6bfc07830;  1 drivers
v000001d6bfb546f0_0 .net *"_ivl_59", 0 0, L_000001d6bfc07790;  1 drivers
v000001d6bfb545b0_0 .net *"_ivl_6", 0 0, L_000001d6bfbab6c0;  1 drivers
v000001d6bfb54d30_0 .net *"_ivl_60", 0 0, L_000001d6bfbabf10;  1 drivers
v000001d6bfb54a10_0 .net *"_ivl_63", 0 0, L_000001d6bfc078d0;  1 drivers
v000001d6bfb55690_0 .net *"_ivl_65", 0 0, L_000001d6bfc07970;  1 drivers
v000001d6bfb548d0_0 .net *"_ivl_66", 0 0, L_000001d6bfbabf80;  1 drivers
v000001d6bfb55730_0 .net *"_ivl_69", 0 0, L_000001d6bfc07a10;  1 drivers
v000001d6bfb54790_0 .net *"_ivl_71", 0 0, L_000001d6bfc07ab0;  1 drivers
v000001d6bfb55230_0 .net *"_ivl_72", 0 0, L_000001d6bfbacc30;  1 drivers
v000001d6bfb54e70_0 .net *"_ivl_75", 0 0, L_000001d6bfc017f0;  1 drivers
v000001d6bfb54650_0 .net *"_ivl_77", 0 0, L_000001d6bfc01d90;  1 drivers
v000001d6bfb552d0_0 .net *"_ivl_78", 0 0, L_000001d6bfbac680;  1 drivers
v000001d6bfb54ab0_0 .net *"_ivl_81", 0 0, L_000001d6bfc01bb0;  1 drivers
v000001d6bfb55370_0 .net *"_ivl_83", 0 0, L_000001d6bfc01610;  1 drivers
v000001d6bfb55050_0 .net *"_ivl_84", 0 0, L_000001d6bfbacca0;  1 drivers
v000001d6bfb55410_0 .net *"_ivl_87", 0 0, L_000001d6bfc01890;  1 drivers
v000001d6bfb54f10_0 .net *"_ivl_89", 0 0, L_000001d6bfc01f70;  1 drivers
v000001d6bfb54bf0_0 .net *"_ivl_9", 0 0, L_000001d6bfb8cf90;  1 drivers
v000001d6bfb54fb0_0 .net *"_ivl_90", 0 0, L_000001d6bfbacd80;  1 drivers
v000001d6bfb52df0_0 .net *"_ivl_93", 0 0, L_000001d6bfc01cf0;  1 drivers
v000001d6bfb52f30_0 .net *"_ivl_95", 0 0, L_000001d6bfc00a30;  1 drivers
v000001d6bfb525d0_0 .net *"_ivl_96", 0 0, L_000001d6bfbac6f0;  1 drivers
v000001d6bfb53bb0_0 .net *"_ivl_99", 0 0, L_000001d6bfc026f0;  1 drivers
v000001d6bfb52b70_0 .net "a", 31 0, v000001d6bfb5f200_0;  alias, 1 drivers
v000001d6bfb51b30_0 .net "b", 31 0, v000001d6bfb5e4e0_0;  alias, 1 drivers
v000001d6bfb52350_0 .net "out", 0 0, L_000001d6bfbab570;  alias, 1 drivers
v000001d6bfb523f0_0 .net "temp", 31 0, L_000001d6bfc02470;  1 drivers
L_000001d6bfb8c590 .part v000001d6bfb5f200_0, 0, 1;
L_000001d6bfb8c6d0 .part v000001d6bfb5e4e0_0, 0, 1;
L_000001d6bfb8cf90 .part v000001d6bfb5f200_0, 1, 1;
L_000001d6bfb8ca90 .part v000001d6bfb5e4e0_0, 1, 1;
L_000001d6bfb8c770 .part v000001d6bfb5f200_0, 2, 1;
L_000001d6bfb8cd10 .part v000001d6bfb5e4e0_0, 2, 1;
L_000001d6bfb8d490 .part v000001d6bfb5f200_0, 3, 1;
L_000001d6bfb8d850 .part v000001d6bfb5e4e0_0, 3, 1;
L_000001d6bfb8cb30 .part v000001d6bfb5f200_0, 4, 1;
L_000001d6bfb8ce50 .part v000001d6bfb5e4e0_0, 4, 1;
L_000001d6bfb8d530 .part v000001d6bfb5f200_0, 5, 1;
L_000001d6bfb8d5d0 .part v000001d6bfb5e4e0_0, 5, 1;
L_000001d6bfc07d30 .part v000001d6bfb5f200_0, 6, 1;
L_000001d6bfc07dd0 .part v000001d6bfb5e4e0_0, 6, 1;
L_000001d6bfc07bf0 .part v000001d6bfb5f200_0, 7, 1;
L_000001d6bfc07c90 .part v000001d6bfb5e4e0_0, 7, 1;
L_000001d6bfc07b50 .part v000001d6bfb5f200_0, 8, 1;
L_000001d6bfc07e70 .part v000001d6bfb5e4e0_0, 8, 1;
L_000001d6bfc07830 .part v000001d6bfb5f200_0, 9, 1;
L_000001d6bfc07790 .part v000001d6bfb5e4e0_0, 9, 1;
L_000001d6bfc078d0 .part v000001d6bfb5f200_0, 10, 1;
L_000001d6bfc07970 .part v000001d6bfb5e4e0_0, 10, 1;
L_000001d6bfc07a10 .part v000001d6bfb5f200_0, 11, 1;
L_000001d6bfc07ab0 .part v000001d6bfb5e4e0_0, 11, 1;
L_000001d6bfc017f0 .part v000001d6bfb5f200_0, 12, 1;
L_000001d6bfc01d90 .part v000001d6bfb5e4e0_0, 12, 1;
L_000001d6bfc01bb0 .part v000001d6bfb5f200_0, 13, 1;
L_000001d6bfc01610 .part v000001d6bfb5e4e0_0, 13, 1;
L_000001d6bfc01890 .part v000001d6bfb5f200_0, 14, 1;
L_000001d6bfc01f70 .part v000001d6bfb5e4e0_0, 14, 1;
L_000001d6bfc01cf0 .part v000001d6bfb5f200_0, 15, 1;
L_000001d6bfc00a30 .part v000001d6bfb5e4e0_0, 15, 1;
L_000001d6bfc026f0 .part v000001d6bfb5f200_0, 16, 1;
L_000001d6bfc01b10 .part v000001d6bfb5e4e0_0, 16, 1;
L_000001d6bfc01c50 .part v000001d6bfb5f200_0, 17, 1;
L_000001d6bfc00df0 .part v000001d6bfb5e4e0_0, 17, 1;
L_000001d6bfc01e30 .part v000001d6bfb5f200_0, 18, 1;
L_000001d6bfc02510 .part v000001d6bfb5e4e0_0, 18, 1;
L_000001d6bfc01930 .part v000001d6bfb5f200_0, 19, 1;
L_000001d6bfc00fd0 .part v000001d6bfb5e4e0_0, 19, 1;
L_000001d6bfc00ad0 .part v000001d6bfb5f200_0, 20, 1;
L_000001d6bfc00e90 .part v000001d6bfb5e4e0_0, 20, 1;
L_000001d6bfc011b0 .part v000001d6bfb5f200_0, 21, 1;
L_000001d6bfc019d0 .part v000001d6bfb5e4e0_0, 21, 1;
L_000001d6bfc014d0 .part v000001d6bfb5f200_0, 22, 1;
L_000001d6bfc00850 .part v000001d6bfb5e4e0_0, 22, 1;
L_000001d6bfc007b0 .part v000001d6bfb5f200_0, 23, 1;
L_000001d6bfc000d0 .part v000001d6bfb5e4e0_0, 23, 1;
L_000001d6bfc01ed0 .part v000001d6bfb5f200_0, 24, 1;
L_000001d6bfc00530 .part v000001d6bfb5e4e0_0, 24, 1;
L_000001d6bfbfff90 .part v000001d6bfb5f200_0, 25, 1;
L_000001d6bfc01a70 .part v000001d6bfb5e4e0_0, 25, 1;
L_000001d6bfc02010 .part v000001d6bfb5f200_0, 26, 1;
L_000001d6bfc00c10 .part v000001d6bfb5e4e0_0, 26, 1;
L_000001d6bfc020b0 .part v000001d6bfb5f200_0, 27, 1;
L_000001d6bfc00cb0 .part v000001d6bfb5e4e0_0, 27, 1;
L_000001d6bfc00710 .part v000001d6bfb5f200_0, 28, 1;
L_000001d6bfc00490 .part v000001d6bfb5e4e0_0, 28, 1;
L_000001d6bfc02150 .part v000001d6bfb5f200_0, 29, 1;
L_000001d6bfc021f0 .part v000001d6bfb5e4e0_0, 29, 1;
L_000001d6bfc02290 .part v000001d6bfb5f200_0, 30, 1;
L_000001d6bfc01250 .part v000001d6bfb5e4e0_0, 30, 1;
LS_000001d6bfc02470_0_0 .concat8 [ 1 1 1 1], L_000001d6bfbabe30, L_000001d6bfbab6c0, L_000001d6bfbaca00, L_000001d6bfbab960;
LS_000001d6bfc02470_0_4 .concat8 [ 1 1 1 1], L_000001d6bfbac1b0, L_000001d6bfbabc00, L_000001d6bfbac840, L_000001d6bfbac0d0;
LS_000001d6bfc02470_0_8 .concat8 [ 1 1 1 1], L_000001d6bfbaced0, L_000001d6bfbabea0, L_000001d6bfbabf10, L_000001d6bfbabf80;
LS_000001d6bfc02470_0_12 .concat8 [ 1 1 1 1], L_000001d6bfbacc30, L_000001d6bfbac680, L_000001d6bfbacca0, L_000001d6bfbacd80;
LS_000001d6bfc02470_0_16 .concat8 [ 1 1 1 1], L_000001d6bfbac6f0, L_000001d6bfbacae0, L_000001d6bfbac8b0, L_000001d6bfbac060;
LS_000001d6bfc02470_0_20 .concat8 [ 1 1 1 1], L_000001d6bfbab730, L_000001d6bfbac220, L_000001d6bfbac920, L_000001d6bfbab420;
LS_000001d6bfc02470_0_24 .concat8 [ 1 1 1 1], L_000001d6bfbac290, L_000001d6bfbac300, L_000001d6bfbab490, L_000001d6bfbac990;
LS_000001d6bfc02470_0_28 .concat8 [ 1 1 1 1], L_000001d6bfbacbc0, L_000001d6bfbacdf0, L_000001d6bfbace60, L_000001d6bfbab500;
LS_000001d6bfc02470_1_0 .concat8 [ 4 4 4 4], LS_000001d6bfc02470_0_0, LS_000001d6bfc02470_0_4, LS_000001d6bfc02470_0_8, LS_000001d6bfc02470_0_12;
LS_000001d6bfc02470_1_4 .concat8 [ 4 4 4 4], LS_000001d6bfc02470_0_16, LS_000001d6bfc02470_0_20, LS_000001d6bfc02470_0_24, LS_000001d6bfc02470_0_28;
L_000001d6bfc02470 .concat8 [ 16 16 0 0], LS_000001d6bfc02470_1_0, LS_000001d6bfc02470_1_4;
L_000001d6bfc01430 .part v000001d6bfb5f200_0, 31, 1;
L_000001d6bfc02330 .part v000001d6bfb5e4e0_0, 31, 1;
L_000001d6bfc00030 .part L_000001d6bfc02470, 0, 1;
L_000001d6bfc00d50 .part L_000001d6bfc02470, 1, 1;
L_000001d6bfc01750 .part L_000001d6bfc02470, 2, 1;
L_000001d6bfc00f30 .part L_000001d6bfc02470, 3, 1;
L_000001d6bfc023d0 .part L_000001d6bfc02470, 4, 1;
L_000001d6bfc01070 .part L_000001d6bfc02470, 5, 1;
L_000001d6bfc00170 .part L_000001d6bfc02470, 6, 1;
L_000001d6bfc025b0 .part L_000001d6bfc02470, 7, 1;
L_000001d6bfc002b0 .part L_000001d6bfc02470, 8, 1;
L_000001d6bfc02650 .part L_000001d6bfc02470, 9, 1;
L_000001d6bfc00210 .part L_000001d6bfc02470, 10, 1;
L_000001d6bfc00350 .part L_000001d6bfc02470, 11, 1;
L_000001d6bfc008f0 .part L_000001d6bfc02470, 12, 1;
L_000001d6bfc003f0 .part L_000001d6bfc02470, 13, 1;
L_000001d6bfc005d0 .part L_000001d6bfc02470, 14, 1;
L_000001d6bfc00670 .part L_000001d6bfc02470, 15, 1;
L_000001d6bfc00990 .part L_000001d6bfc02470, 16, 1;
L_000001d6bfc01110 .part L_000001d6bfc02470, 17, 1;
L_000001d6bfc00b70 .part L_000001d6bfc02470, 18, 1;
L_000001d6bfc016b0 .part L_000001d6bfc02470, 19, 1;
L_000001d6bfc012f0 .part L_000001d6bfc02470, 20, 1;
L_000001d6bfc01390 .part L_000001d6bfc02470, 21, 1;
L_000001d6bfc01570 .part L_000001d6bfc02470, 22, 1;
L_000001d6bfc03370 .part L_000001d6bfc02470, 23, 1;
L_000001d6bfc02790 .part L_000001d6bfc02470, 24, 1;
L_000001d6bfc04090 .part L_000001d6bfc02470, 25, 1;
L_000001d6bfc04310 .part L_000001d6bfc02470, 26, 1;
L_000001d6bfc046d0 .part L_000001d6bfc02470, 27, 1;
L_000001d6bfc02b50 .part L_000001d6bfc02470, 28, 1;
L_000001d6bfc03f50 .part L_000001d6bfc02470, 29, 1;
L_000001d6bfc04270 .part L_000001d6bfc02470, 30, 1;
L_000001d6bfc04c70 .part L_000001d6bfc02470, 31, 1;
S_000001d6bf8e02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d6bf899aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d6bfaeb070 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d6bfbac5a0 .functor NOT 1, L_000001d6bfb8be10, C4<0>, C4<0>, C4<0>;
v000001d6bfb53a70_0 .net "A", 31 0, v000001d6bfb5f200_0;  alias, 1 drivers
v000001d6bfb53c50_0 .net "ALUOP", 3 0, v000001d6bfb53930_0;  alias, 1 drivers
v000001d6bfb52990_0 .net "B", 31 0, v000001d6bfb5e4e0_0;  alias, 1 drivers
v000001d6bfb52210_0 .var "CF", 0 0;
v000001d6bfb54290_0 .net "ZF", 0 0, L_000001d6bfbac5a0;  alias, 1 drivers
v000001d6bfb53610_0 .net *"_ivl_1", 0 0, L_000001d6bfb8be10;  1 drivers
v000001d6bfb527b0_0 .var "res", 31 0;
E_000001d6bfaeb830 .event anyedge, v000001d6bfb53c50_0, v000001d6bfb52b70_0, v000001d6bfb51b30_0, v000001d6bfb52210_0;
L_000001d6bfb8be10 .reduce/or v000001d6bfb527b0_0;
S_000001d6bf8dd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d6bf899aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d6bfb562f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb56328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb56360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb56398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb563d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb56408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb56440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb56478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb564b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb564e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb56520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb56558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb56590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb565c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb56600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb56638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb56670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb566a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb566e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb56718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb56750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb56788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb567c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb567f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb56830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb53930_0 .var "ALU_OP", 3 0;
v000001d6bfb52cb0_0 .net "opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
E_000001d6bfaeb6b0 .event anyedge, v000001d6bfa4ee10_0;
S_000001d6bf8dda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d6bfb60600_0 .net "EX1_forward_to_B", 31 0, v000001d6bfb60560_0;  alias, 1 drivers
v000001d6bfb61320_0 .net "EX_PFC", 31 0, v000001d6bfb60ce0_0;  alias, 1 drivers
v000001d6bfb61460_0 .net "EX_PFC_to_IF", 31 0, L_000001d6bfb8bcd0;  alias, 1 drivers
v000001d6bfb60880_0 .net "alu_selA", 1 0, L_000001d6bfb90410;  alias, 1 drivers
v000001d6bfb613c0_0 .net "alu_selB", 1 0, L_000001d6bfb90e10;  alias, 1 drivers
v000001d6bfb60ec0_0 .net "ex_haz", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb60ba0_0 .net "id_haz", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfb61640_0 .net "is_jr", 0 0, v000001d6bfb60f60_0;  alias, 1 drivers
v000001d6bfb61280_0 .net "mem_haz", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb60380_0 .net "oper1", 31 0, L_000001d6bfb96f90;  alias, 1 drivers
v000001d6bfb60c40_0 .net "oper2", 31 0, L_000001d6bfbac760;  alias, 1 drivers
v000001d6bfb615a0_0 .net "pc", 31 0, v000001d6bfb60740_0;  alias, 1 drivers
v000001d6bfb606a0_0 .net "rs1", 31 0, v000001d6bfb60920_0;  alias, 1 drivers
v000001d6bfb602e0_0 .net "rs2_in", 31 0, v000001d6bfb609c0_0;  alias, 1 drivers
v000001d6bfb601a0_0 .net "rs2_out", 31 0, L_000001d6bfbac530;  alias, 1 drivers
v000001d6bfb60e20_0 .net "store_rs2_forward", 1 0, L_000001d6bfb90eb0;  alias, 1 drivers
L_000001d6bfb8bcd0 .functor MUXZ 32, v000001d6bfb60ce0_0, L_000001d6bfb96f90, v000001d6bfb60f60_0, C4<>;
S_000001d6bf898200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d6bf8dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d6bfaeb230 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d6bfb95fd0 .functor NOT 1, L_000001d6bfb8df30, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96350 .functor NOT 1, L_000001d6bfb8cbd0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96430 .functor NOT 1, L_000001d6bfb8dd50, C4<0>, C4<0>, C4<0>;
L_000001d6bfb964a0 .functor NOT 1, L_000001d6bfb8ddf0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb95240 .functor AND 32, L_000001d6bfb95e10, v000001d6bfb60920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb96820 .functor AND 32, L_000001d6bfb963c0, L_000001d6bfbacf40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb96890 .functor OR 32, L_000001d6bfb95240, L_000001d6bfb96820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfb96900 .functor AND 32, L_000001d6bfb96ba0, v000001d6bfb4f740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb952b0 .functor OR 32, L_000001d6bfb96890, L_000001d6bfb96900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfb96d60 .functor AND 32, L_000001d6bfb951d0, L_000001d6bfb8beb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb96f90 .functor OR 32, L_000001d6bfb952b0, L_000001d6bfb96d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb54150_0 .net *"_ivl_1", 0 0, L_000001d6bfb8df30;  1 drivers
v000001d6bfb541f0_0 .net *"_ivl_13", 0 0, L_000001d6bfb8dd50;  1 drivers
v000001d6bfb51e50_0 .net *"_ivl_14", 0 0, L_000001d6bfb96430;  1 drivers
v000001d6bfb51ef0_0 .net *"_ivl_19", 0 0, L_000001d6bfb8d670;  1 drivers
v000001d6bfb52030_0 .net *"_ivl_2", 0 0, L_000001d6bfb95fd0;  1 drivers
v000001d6bfb598c0_0 .net *"_ivl_23", 0 0, L_000001d6bfb8dad0;  1 drivers
v000001d6bfb58ce0_0 .net *"_ivl_27", 0 0, L_000001d6bfb8ddf0;  1 drivers
v000001d6bfb58740_0 .net *"_ivl_28", 0 0, L_000001d6bfb964a0;  1 drivers
v000001d6bfb59d20_0 .net *"_ivl_33", 0 0, L_000001d6bfb8de90;  1 drivers
v000001d6bfb57d40_0 .net *"_ivl_37", 0 0, L_000001d6bfb8dfd0;  1 drivers
v000001d6bfb59e60_0 .net *"_ivl_40", 31 0, L_000001d6bfb95240;  1 drivers
v000001d6bfb57e80_0 .net *"_ivl_42", 31 0, L_000001d6bfb96820;  1 drivers
v000001d6bfb59460_0 .net *"_ivl_44", 31 0, L_000001d6bfb96890;  1 drivers
v000001d6bfb57de0_0 .net *"_ivl_46", 31 0, L_000001d6bfb96900;  1 drivers
v000001d6bfb59320_0 .net *"_ivl_48", 31 0, L_000001d6bfb952b0;  1 drivers
v000001d6bfb57a20_0 .net *"_ivl_50", 31 0, L_000001d6bfb96d60;  1 drivers
v000001d6bfb58e20_0 .net *"_ivl_7", 0 0, L_000001d6bfb8cbd0;  1 drivers
v000001d6bfb59500_0 .net *"_ivl_8", 0 0, L_000001d6bfb96350;  1 drivers
v000001d6bfb59c80_0 .net "ina", 31 0, v000001d6bfb60920_0;  alias, 1 drivers
v000001d6bfb58600_0 .net "inb", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb595a0_0 .net "inc", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb58ba0_0 .net "ind", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfb58560_0 .net "out", 31 0, L_000001d6bfb96f90;  alias, 1 drivers
v000001d6bfb57f20_0 .net "s0", 31 0, L_000001d6bfb95e10;  1 drivers
v000001d6bfb581a0_0 .net "s1", 31 0, L_000001d6bfb963c0;  1 drivers
v000001d6bfb593c0_0 .net "s2", 31 0, L_000001d6bfb96ba0;  1 drivers
v000001d6bfb589c0_0 .net "s3", 31 0, L_000001d6bfb951d0;  1 drivers
v000001d6bfb59000_0 .net "sel", 1 0, L_000001d6bfb90410;  alias, 1 drivers
L_000001d6bfb8df30 .part L_000001d6bfb90410, 1, 1;
LS_000001d6bfb8bb90_0_0 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_4 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_8 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_12 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_16 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_20 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_24 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_0_28 .concat [ 1 1 1 1], L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0, L_000001d6bfb95fd0;
LS_000001d6bfb8bb90_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8bb90_0_0, LS_000001d6bfb8bb90_0_4, LS_000001d6bfb8bb90_0_8, LS_000001d6bfb8bb90_0_12;
LS_000001d6bfb8bb90_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8bb90_0_16, LS_000001d6bfb8bb90_0_20, LS_000001d6bfb8bb90_0_24, LS_000001d6bfb8bb90_0_28;
L_000001d6bfb8bb90 .concat [ 16 16 0 0], LS_000001d6bfb8bb90_1_0, LS_000001d6bfb8bb90_1_4;
L_000001d6bfb8cbd0 .part L_000001d6bfb90410, 0, 1;
LS_000001d6bfb8d8f0_0_0 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_4 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_8 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_12 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_16 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_20 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_24 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_0_28 .concat [ 1 1 1 1], L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350, L_000001d6bfb96350;
LS_000001d6bfb8d8f0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d8f0_0_0, LS_000001d6bfb8d8f0_0_4, LS_000001d6bfb8d8f0_0_8, LS_000001d6bfb8d8f0_0_12;
LS_000001d6bfb8d8f0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d8f0_0_16, LS_000001d6bfb8d8f0_0_20, LS_000001d6bfb8d8f0_0_24, LS_000001d6bfb8d8f0_0_28;
L_000001d6bfb8d8f0 .concat [ 16 16 0 0], LS_000001d6bfb8d8f0_1_0, LS_000001d6bfb8d8f0_1_4;
L_000001d6bfb8dd50 .part L_000001d6bfb90410, 1, 1;
LS_000001d6bfb8c810_0_0 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_4 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_8 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_12 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_16 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_20 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_24 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_0_28 .concat [ 1 1 1 1], L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430, L_000001d6bfb96430;
LS_000001d6bfb8c810_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c810_0_0, LS_000001d6bfb8c810_0_4, LS_000001d6bfb8c810_0_8, LS_000001d6bfb8c810_0_12;
LS_000001d6bfb8c810_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c810_0_16, LS_000001d6bfb8c810_0_20, LS_000001d6bfb8c810_0_24, LS_000001d6bfb8c810_0_28;
L_000001d6bfb8c810 .concat [ 16 16 0 0], LS_000001d6bfb8c810_1_0, LS_000001d6bfb8c810_1_4;
L_000001d6bfb8d670 .part L_000001d6bfb90410, 0, 1;
LS_000001d6bfb8dcb0_0_0 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_4 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_8 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_12 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_16 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_20 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_24 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_0_28 .concat [ 1 1 1 1], L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670, L_000001d6bfb8d670;
LS_000001d6bfb8dcb0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8dcb0_0_0, LS_000001d6bfb8dcb0_0_4, LS_000001d6bfb8dcb0_0_8, LS_000001d6bfb8dcb0_0_12;
LS_000001d6bfb8dcb0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8dcb0_0_16, LS_000001d6bfb8dcb0_0_20, LS_000001d6bfb8dcb0_0_24, LS_000001d6bfb8dcb0_0_28;
L_000001d6bfb8dcb0 .concat [ 16 16 0 0], LS_000001d6bfb8dcb0_1_0, LS_000001d6bfb8dcb0_1_4;
L_000001d6bfb8dad0 .part L_000001d6bfb90410, 1, 1;
LS_000001d6bfb8c4f0_0_0 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_4 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_8 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_12 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_16 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_20 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_24 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_0_28 .concat [ 1 1 1 1], L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0, L_000001d6bfb8dad0;
LS_000001d6bfb8c4f0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c4f0_0_0, LS_000001d6bfb8c4f0_0_4, LS_000001d6bfb8c4f0_0_8, LS_000001d6bfb8c4f0_0_12;
LS_000001d6bfb8c4f0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c4f0_0_16, LS_000001d6bfb8c4f0_0_20, LS_000001d6bfb8c4f0_0_24, LS_000001d6bfb8c4f0_0_28;
L_000001d6bfb8c4f0 .concat [ 16 16 0 0], LS_000001d6bfb8c4f0_1_0, LS_000001d6bfb8c4f0_1_4;
L_000001d6bfb8ddf0 .part L_000001d6bfb90410, 0, 1;
LS_000001d6bfb8cc70_0_0 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_4 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_8 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_12 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_16 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_20 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_24 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_0_28 .concat [ 1 1 1 1], L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0, L_000001d6bfb964a0;
LS_000001d6bfb8cc70_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8cc70_0_0, LS_000001d6bfb8cc70_0_4, LS_000001d6bfb8cc70_0_8, LS_000001d6bfb8cc70_0_12;
LS_000001d6bfb8cc70_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8cc70_0_16, LS_000001d6bfb8cc70_0_20, LS_000001d6bfb8cc70_0_24, LS_000001d6bfb8cc70_0_28;
L_000001d6bfb8cc70 .concat [ 16 16 0 0], LS_000001d6bfb8cc70_1_0, LS_000001d6bfb8cc70_1_4;
L_000001d6bfb8de90 .part L_000001d6bfb90410, 1, 1;
LS_000001d6bfb8d990_0_0 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_4 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_8 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_12 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_16 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_20 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_24 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_0_28 .concat [ 1 1 1 1], L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90, L_000001d6bfb8de90;
LS_000001d6bfb8d990_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d990_0_0, LS_000001d6bfb8d990_0_4, LS_000001d6bfb8d990_0_8, LS_000001d6bfb8d990_0_12;
LS_000001d6bfb8d990_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d990_0_16, LS_000001d6bfb8d990_0_20, LS_000001d6bfb8d990_0_24, LS_000001d6bfb8d990_0_28;
L_000001d6bfb8d990 .concat [ 16 16 0 0], LS_000001d6bfb8d990_1_0, LS_000001d6bfb8d990_1_4;
L_000001d6bfb8dfd0 .part L_000001d6bfb90410, 0, 1;
LS_000001d6bfb8d170_0_0 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_4 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_8 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_12 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_16 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_20 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_24 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_0_28 .concat [ 1 1 1 1], L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0, L_000001d6bfb8dfd0;
LS_000001d6bfb8d170_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d170_0_0, LS_000001d6bfb8d170_0_4, LS_000001d6bfb8d170_0_8, LS_000001d6bfb8d170_0_12;
LS_000001d6bfb8d170_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d170_0_16, LS_000001d6bfb8d170_0_20, LS_000001d6bfb8d170_0_24, LS_000001d6bfb8d170_0_28;
L_000001d6bfb8d170 .concat [ 16 16 0 0], LS_000001d6bfb8d170_1_0, LS_000001d6bfb8d170_1_4;
S_000001d6bf898390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d6bf898200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb95e10 .functor AND 32, L_000001d6bfb8bb90, L_000001d6bfb8d8f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb534d0_0 .net "in1", 31 0, L_000001d6bfb8bb90;  1 drivers
v000001d6bfb53570_0 .net "in2", 31 0, L_000001d6bfb8d8f0;  1 drivers
v000001d6bfb53d90_0 .net "out", 31 0, L_000001d6bfb95e10;  alias, 1 drivers
S_000001d6bf8d0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d6bf898200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb963c0 .functor AND 32, L_000001d6bfb8c810, L_000001d6bfb8dcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb536b0_0 .net "in1", 31 0, L_000001d6bfb8c810;  1 drivers
v000001d6bfb51db0_0 .net "in2", 31 0, L_000001d6bfb8dcb0;  1 drivers
v000001d6bfb537f0_0 .net "out", 31 0, L_000001d6bfb963c0;  alias, 1 drivers
S_000001d6bf8d0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d6bf898200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb96ba0 .functor AND 32, L_000001d6bfb8c4f0, L_000001d6bfb8cc70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb53f70_0 .net "in1", 31 0, L_000001d6bfb8c4f0;  1 drivers
v000001d6bfb53890_0 .net "in2", 31 0, L_000001d6bfb8cc70;  1 drivers
v000001d6bfb53e30_0 .net "out", 31 0, L_000001d6bfb96ba0;  alias, 1 drivers
S_000001d6bfb576d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d6bf898200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb951d0 .functor AND 32, L_000001d6bfb8d990, L_000001d6bfb8d170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb53ed0_0 .net "in1", 31 0, L_000001d6bfb8d990;  1 drivers
v000001d6bfb54010_0 .net "in2", 31 0, L_000001d6bfb8d170;  1 drivers
v000001d6bfb540b0_0 .net "out", 31 0, L_000001d6bfb951d0;  alias, 1 drivers
S_000001d6bfb57090 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d6bf8dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d6bfaeb570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d6bfb96dd0 .functor NOT 1, L_000001d6bfb8b870, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96f20 .functor NOT 1, L_000001d6bfb8cdb0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96cf0 .functor NOT 1, L_000001d6bfb8b910, C4<0>, C4<0>, C4<0>;
L_000001d6bfac8b80 .functor NOT 1, L_000001d6bfb8c630, C4<0>, C4<0>, C4<0>;
L_000001d6bfbab880 .functor AND 32, L_000001d6bfb96c80, v000001d6bfb60560_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbab3b0 .functor AND 32, L_000001d6bfb96e40, L_000001d6bfbacf40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbabff0 .functor OR 32, L_000001d6bfbab880, L_000001d6bfbab3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfbabc70 .functor AND 32, L_000001d6bfb96eb0, v000001d6bfb4f740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbabd50 .functor OR 32, L_000001d6bfbabff0, L_000001d6bfbabc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfbacd10 .functor AND 32, L_000001d6bfbac370, L_000001d6bfb8beb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbac760 .functor OR 32, L_000001d6bfbabd50, L_000001d6bfbacd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb59140_0 .net *"_ivl_1", 0 0, L_000001d6bfb8b870;  1 drivers
v000001d6bfb57ca0_0 .net *"_ivl_13", 0 0, L_000001d6bfb8b910;  1 drivers
v000001d6bfb57c00_0 .net *"_ivl_14", 0 0, L_000001d6bfb96cf0;  1 drivers
v000001d6bfb58a60_0 .net *"_ivl_19", 0 0, L_000001d6bfb8bc30;  1 drivers
v000001d6bfb58f60_0 .net *"_ivl_2", 0 0, L_000001d6bfb96dd0;  1 drivers
v000001d6bfb582e0_0 .net *"_ivl_23", 0 0, L_000001d6bfb8d2b0;  1 drivers
v000001d6bfb59960_0 .net *"_ivl_27", 0 0, L_000001d6bfb8c630;  1 drivers
v000001d6bfb58d80_0 .net *"_ivl_28", 0 0, L_000001d6bfac8b80;  1 drivers
v000001d6bfb58b00_0 .net *"_ivl_33", 0 0, L_000001d6bfb8da30;  1 drivers
v000001d6bfb57b60_0 .net *"_ivl_37", 0 0, L_000001d6bfb8bff0;  1 drivers
v000001d6bfb58380_0 .net *"_ivl_40", 31 0, L_000001d6bfbab880;  1 drivers
v000001d6bfb59b40_0 .net *"_ivl_42", 31 0, L_000001d6bfbab3b0;  1 drivers
v000001d6bfb590a0_0 .net *"_ivl_44", 31 0, L_000001d6bfbabff0;  1 drivers
v000001d6bfb57ac0_0 .net *"_ivl_46", 31 0, L_000001d6bfbabc70;  1 drivers
v000001d6bfb591e0_0 .net *"_ivl_48", 31 0, L_000001d6bfbabd50;  1 drivers
v000001d6bfb58420_0 .net *"_ivl_50", 31 0, L_000001d6bfbacd10;  1 drivers
v000001d6bfb584c0_0 .net *"_ivl_7", 0 0, L_000001d6bfb8cdb0;  1 drivers
v000001d6bfb59280_0 .net *"_ivl_8", 0 0, L_000001d6bfb96f20;  1 drivers
v000001d6bfb587e0_0 .net "ina", 31 0, v000001d6bfb60560_0;  alias, 1 drivers
v000001d6bfb59f00_0 .net "inb", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb5a040_0 .net "inc", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb59780_0 .net "ind", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfb596e0_0 .net "out", 31 0, L_000001d6bfbac760;  alias, 1 drivers
v000001d6bfb586a0_0 .net "s0", 31 0, L_000001d6bfb96c80;  1 drivers
v000001d6bfb58880_0 .net "s1", 31 0, L_000001d6bfb96e40;  1 drivers
v000001d6bfb58920_0 .net "s2", 31 0, L_000001d6bfb96eb0;  1 drivers
v000001d6bfb59a00_0 .net "s3", 31 0, L_000001d6bfbac370;  1 drivers
v000001d6bfb59aa0_0 .net "sel", 1 0, L_000001d6bfb90e10;  alias, 1 drivers
L_000001d6bfb8b870 .part L_000001d6bfb90e10, 1, 1;
LS_000001d6bfb8d0d0_0_0 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_4 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_8 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_12 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_16 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_20 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_24 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_0_28 .concat [ 1 1 1 1], L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0, L_000001d6bfb96dd0;
LS_000001d6bfb8d0d0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d0d0_0_0, LS_000001d6bfb8d0d0_0_4, LS_000001d6bfb8d0d0_0_8, LS_000001d6bfb8d0d0_0_12;
LS_000001d6bfb8d0d0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d0d0_0_16, LS_000001d6bfb8d0d0_0_20, LS_000001d6bfb8d0d0_0_24, LS_000001d6bfb8d0d0_0_28;
L_000001d6bfb8d0d0 .concat [ 16 16 0 0], LS_000001d6bfb8d0d0_1_0, LS_000001d6bfb8d0d0_1_4;
L_000001d6bfb8cdb0 .part L_000001d6bfb90e10, 0, 1;
LS_000001d6bfb8bf50_0_0 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_4 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_8 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_12 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_16 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_20 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_24 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_0_28 .concat [ 1 1 1 1], L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20, L_000001d6bfb96f20;
LS_000001d6bfb8bf50_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8bf50_0_0, LS_000001d6bfb8bf50_0_4, LS_000001d6bfb8bf50_0_8, LS_000001d6bfb8bf50_0_12;
LS_000001d6bfb8bf50_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8bf50_0_16, LS_000001d6bfb8bf50_0_20, LS_000001d6bfb8bf50_0_24, LS_000001d6bfb8bf50_0_28;
L_000001d6bfb8bf50 .concat [ 16 16 0 0], LS_000001d6bfb8bf50_1_0, LS_000001d6bfb8bf50_1_4;
L_000001d6bfb8b910 .part L_000001d6bfb90e10, 1, 1;
LS_000001d6bfb8d210_0_0 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_4 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_8 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_12 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_16 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_20 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_24 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_0_28 .concat [ 1 1 1 1], L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0, L_000001d6bfb96cf0;
LS_000001d6bfb8d210_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d210_0_0, LS_000001d6bfb8d210_0_4, LS_000001d6bfb8d210_0_8, LS_000001d6bfb8d210_0_12;
LS_000001d6bfb8d210_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d210_0_16, LS_000001d6bfb8d210_0_20, LS_000001d6bfb8d210_0_24, LS_000001d6bfb8d210_0_28;
L_000001d6bfb8d210 .concat [ 16 16 0 0], LS_000001d6bfb8d210_1_0, LS_000001d6bfb8d210_1_4;
L_000001d6bfb8bc30 .part L_000001d6bfb90e10, 0, 1;
LS_000001d6bfb8db70_0_0 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_4 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_8 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_12 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_16 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_20 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_24 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_0_28 .concat [ 1 1 1 1], L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30, L_000001d6bfb8bc30;
LS_000001d6bfb8db70_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8db70_0_0, LS_000001d6bfb8db70_0_4, LS_000001d6bfb8db70_0_8, LS_000001d6bfb8db70_0_12;
LS_000001d6bfb8db70_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8db70_0_16, LS_000001d6bfb8db70_0_20, LS_000001d6bfb8db70_0_24, LS_000001d6bfb8db70_0_28;
L_000001d6bfb8db70 .concat [ 16 16 0 0], LS_000001d6bfb8db70_1_0, LS_000001d6bfb8db70_1_4;
L_000001d6bfb8d2b0 .part L_000001d6bfb90e10, 1, 1;
LS_000001d6bfb8bd70_0_0 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_4 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_8 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_12 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_16 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_20 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_24 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_0_28 .concat [ 1 1 1 1], L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0, L_000001d6bfb8d2b0;
LS_000001d6bfb8bd70_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8bd70_0_0, LS_000001d6bfb8bd70_0_4, LS_000001d6bfb8bd70_0_8, LS_000001d6bfb8bd70_0_12;
LS_000001d6bfb8bd70_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8bd70_0_16, LS_000001d6bfb8bd70_0_20, LS_000001d6bfb8bd70_0_24, LS_000001d6bfb8bd70_0_28;
L_000001d6bfb8bd70 .concat [ 16 16 0 0], LS_000001d6bfb8bd70_1_0, LS_000001d6bfb8bd70_1_4;
L_000001d6bfb8c630 .part L_000001d6bfb90e10, 0, 1;
LS_000001d6bfb8d350_0_0 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_4 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_8 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_12 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_16 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_20 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_24 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_0_28 .concat [ 1 1 1 1], L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80, L_000001d6bfac8b80;
LS_000001d6bfb8d350_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d350_0_0, LS_000001d6bfb8d350_0_4, LS_000001d6bfb8d350_0_8, LS_000001d6bfb8d350_0_12;
LS_000001d6bfb8d350_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d350_0_16, LS_000001d6bfb8d350_0_20, LS_000001d6bfb8d350_0_24, LS_000001d6bfb8d350_0_28;
L_000001d6bfb8d350 .concat [ 16 16 0 0], LS_000001d6bfb8d350_1_0, LS_000001d6bfb8d350_1_4;
L_000001d6bfb8da30 .part L_000001d6bfb90e10, 1, 1;
LS_000001d6bfb8c270_0_0 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_4 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_8 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_12 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_16 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_20 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_24 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_0_28 .concat [ 1 1 1 1], L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30, L_000001d6bfb8da30;
LS_000001d6bfb8c270_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c270_0_0, LS_000001d6bfb8c270_0_4, LS_000001d6bfb8c270_0_8, LS_000001d6bfb8c270_0_12;
LS_000001d6bfb8c270_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c270_0_16, LS_000001d6bfb8c270_0_20, LS_000001d6bfb8c270_0_24, LS_000001d6bfb8c270_0_28;
L_000001d6bfb8c270 .concat [ 16 16 0 0], LS_000001d6bfb8c270_1_0, LS_000001d6bfb8c270_1_4;
L_000001d6bfb8bff0 .part L_000001d6bfb90e10, 0, 1;
LS_000001d6bfb8c9f0_0_0 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_4 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_8 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_12 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_16 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_20 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_24 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_0_28 .concat [ 1 1 1 1], L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0, L_000001d6bfb8bff0;
LS_000001d6bfb8c9f0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c9f0_0_0, LS_000001d6bfb8c9f0_0_4, LS_000001d6bfb8c9f0_0_8, LS_000001d6bfb8c9f0_0_12;
LS_000001d6bfb8c9f0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c9f0_0_16, LS_000001d6bfb8c9f0_0_20, LS_000001d6bfb8c9f0_0_24, LS_000001d6bfb8c9f0_0_28;
L_000001d6bfb8c9f0 .concat [ 16 16 0 0], LS_000001d6bfb8c9f0_1_0, LS_000001d6bfb8c9f0_1_4;
S_000001d6bfb56be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d6bfb57090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb96c80 .functor AND 32, L_000001d6bfb8d0d0, L_000001d6bfb8bf50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb57980_0 .net "in1", 31 0, L_000001d6bfb8d0d0;  1 drivers
v000001d6bfb59820_0 .net "in2", 31 0, L_000001d6bfb8bf50;  1 drivers
v000001d6bfb58ec0_0 .net "out", 31 0, L_000001d6bfb96c80;  alias, 1 drivers
S_000001d6bfb573b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d6bfb57090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb96e40 .functor AND 32, L_000001d6bfb8d210, L_000001d6bfb8db70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb57fc0_0 .net "in1", 31 0, L_000001d6bfb8d210;  1 drivers
v000001d6bfb58c40_0 .net "in2", 31 0, L_000001d6bfb8db70;  1 drivers
v000001d6bfb59fa0_0 .net "out", 31 0, L_000001d6bfb96e40;  alias, 1 drivers
S_000001d6bfb57220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d6bfb57090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfb96eb0 .functor AND 32, L_000001d6bfb8bd70, L_000001d6bfb8d350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb59dc0_0 .net "in1", 31 0, L_000001d6bfb8bd70;  1 drivers
v000001d6bfb58060_0 .net "in2", 31 0, L_000001d6bfb8d350;  1 drivers
v000001d6bfb578e0_0 .net "out", 31 0, L_000001d6bfb96eb0;  alias, 1 drivers
S_000001d6bfb568c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d6bfb57090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfbac370 .functor AND 32, L_000001d6bfb8c270, L_000001d6bfb8c9f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb59640_0 .net "in1", 31 0, L_000001d6bfb8c270;  1 drivers
v000001d6bfb58240_0 .net "in2", 31 0, L_000001d6bfb8c9f0;  1 drivers
v000001d6bfb58100_0 .net "out", 31 0, L_000001d6bfbac370;  alias, 1 drivers
S_000001d6bfb56a50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d6bf8dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d6bfaeb970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d6bfbac3e0 .functor NOT 1, L_000001d6bfb8c1d0, C4<0>, C4<0>, C4<0>;
L_000001d6bfbac7d0 .functor NOT 1, L_000001d6bfb8cef0, C4<0>, C4<0>, C4<0>;
L_000001d6bfbab650 .functor NOT 1, L_000001d6bfb8ba50, C4<0>, C4<0>, C4<0>;
L_000001d6bfbabdc0 .functor NOT 1, L_000001d6bfb8c310, C4<0>, C4<0>, C4<0>;
L_000001d6bfbac450 .functor AND 32, L_000001d6bfbab5e0, v000001d6bfb609c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbacb50 .functor AND 32, L_000001d6bfbab340, L_000001d6bfbacf40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbac140 .functor OR 32, L_000001d6bfbac450, L_000001d6bfbacb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfbaca70 .functor AND 32, L_000001d6bfbabce0, v000001d6bfb4f740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbac4c0 .functor OR 32, L_000001d6bfbac140, L_000001d6bfbaca70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfbabb90 .functor AND 32, L_000001d6bfbab8f0, L_000001d6bfb8beb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbac530 .functor OR 32, L_000001d6bfbac4c0, L_000001d6bfbabb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb5aae0_0 .net *"_ivl_1", 0 0, L_000001d6bfb8c1d0;  1 drivers
v000001d6bfb5b120_0 .net *"_ivl_13", 0 0, L_000001d6bfb8ba50;  1 drivers
v000001d6bfb5a860_0 .net *"_ivl_14", 0 0, L_000001d6bfbab650;  1 drivers
v000001d6bfb5ad60_0 .net *"_ivl_19", 0 0, L_000001d6bfb8baf0;  1 drivers
v000001d6bfb5a7c0_0 .net *"_ivl_2", 0 0, L_000001d6bfbac3e0;  1 drivers
v000001d6bfb5a900_0 .net *"_ivl_23", 0 0, L_000001d6bfb8c3b0;  1 drivers
v000001d6bfb5a400_0 .net *"_ivl_27", 0 0, L_000001d6bfb8c310;  1 drivers
v000001d6bfb5a5e0_0 .net *"_ivl_28", 0 0, L_000001d6bfbabdc0;  1 drivers
v000001d6bfb5aea0_0 .net *"_ivl_33", 0 0, L_000001d6bfb8c130;  1 drivers
v000001d6bfb5af40_0 .net *"_ivl_37", 0 0, L_000001d6bfb8d030;  1 drivers
v000001d6bfb5b080_0 .net *"_ivl_40", 31 0, L_000001d6bfbac450;  1 drivers
v000001d6bfb5a9a0_0 .net *"_ivl_42", 31 0, L_000001d6bfbacb50;  1 drivers
v000001d6bfb5a540_0 .net *"_ivl_44", 31 0, L_000001d6bfbac140;  1 drivers
v000001d6bfb5a680_0 .net *"_ivl_46", 31 0, L_000001d6bfbaca70;  1 drivers
v000001d6bfb5b440_0 .net *"_ivl_48", 31 0, L_000001d6bfbac4c0;  1 drivers
v000001d6bfb5a4a0_0 .net *"_ivl_50", 31 0, L_000001d6bfbabb90;  1 drivers
v000001d6bfb5a180_0 .net *"_ivl_7", 0 0, L_000001d6bfb8cef0;  1 drivers
v000001d6bfb5b1c0_0 .net *"_ivl_8", 0 0, L_000001d6bfbac7d0;  1 drivers
v000001d6bfb5b300_0 .net "ina", 31 0, v000001d6bfb609c0_0;  alias, 1 drivers
v000001d6bfb5b620_0 .net "inb", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb5a0e0_0 .net "inc", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb5b260_0 .net "ind", 31 0, L_000001d6bfb8beb0;  alias, 1 drivers
v000001d6bfb5b580_0 .net "out", 31 0, L_000001d6bfbac530;  alias, 1 drivers
v000001d6bfb5b6c0_0 .net "s0", 31 0, L_000001d6bfbab5e0;  1 drivers
v000001d6bfb5a220_0 .net "s1", 31 0, L_000001d6bfbab340;  1 drivers
v000001d6bfb5a2c0_0 .net "s2", 31 0, L_000001d6bfbabce0;  1 drivers
v000001d6bfb61500_0 .net "s3", 31 0, L_000001d6bfbab8f0;  1 drivers
v000001d6bfb61000_0 .net "sel", 1 0, L_000001d6bfb90eb0;  alias, 1 drivers
L_000001d6bfb8c1d0 .part L_000001d6bfb90eb0, 1, 1;
LS_000001d6bfb8d710_0_0 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_4 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_8 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_12 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_16 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_20 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_24 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_0_28 .concat [ 1 1 1 1], L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0, L_000001d6bfbac3e0;
LS_000001d6bfb8d710_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d710_0_0, LS_000001d6bfb8d710_0_4, LS_000001d6bfb8d710_0_8, LS_000001d6bfb8d710_0_12;
LS_000001d6bfb8d710_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d710_0_16, LS_000001d6bfb8d710_0_20, LS_000001d6bfb8d710_0_24, LS_000001d6bfb8d710_0_28;
L_000001d6bfb8d710 .concat [ 16 16 0 0], LS_000001d6bfb8d710_1_0, LS_000001d6bfb8d710_1_4;
L_000001d6bfb8cef0 .part L_000001d6bfb90eb0, 0, 1;
LS_000001d6bfb8b9b0_0_0 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_4 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_8 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_12 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_16 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_20 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_24 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_0_28 .concat [ 1 1 1 1], L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0, L_000001d6bfbac7d0;
LS_000001d6bfb8b9b0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8b9b0_0_0, LS_000001d6bfb8b9b0_0_4, LS_000001d6bfb8b9b0_0_8, LS_000001d6bfb8b9b0_0_12;
LS_000001d6bfb8b9b0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8b9b0_0_16, LS_000001d6bfb8b9b0_0_20, LS_000001d6bfb8b9b0_0_24, LS_000001d6bfb8b9b0_0_28;
L_000001d6bfb8b9b0 .concat [ 16 16 0 0], LS_000001d6bfb8b9b0_1_0, LS_000001d6bfb8b9b0_1_4;
L_000001d6bfb8ba50 .part L_000001d6bfb90eb0, 1, 1;
LS_000001d6bfb8c8b0_0_0 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_4 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_8 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_12 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_16 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_20 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_24 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_0_28 .concat [ 1 1 1 1], L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650, L_000001d6bfbab650;
LS_000001d6bfb8c8b0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c8b0_0_0, LS_000001d6bfb8c8b0_0_4, LS_000001d6bfb8c8b0_0_8, LS_000001d6bfb8c8b0_0_12;
LS_000001d6bfb8c8b0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c8b0_0_16, LS_000001d6bfb8c8b0_0_20, LS_000001d6bfb8c8b0_0_24, LS_000001d6bfb8c8b0_0_28;
L_000001d6bfb8c8b0 .concat [ 16 16 0 0], LS_000001d6bfb8c8b0_1_0, LS_000001d6bfb8c8b0_1_4;
L_000001d6bfb8baf0 .part L_000001d6bfb90eb0, 0, 1;
LS_000001d6bfb8c090_0_0 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_4 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_8 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_12 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_16 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_20 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_24 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_0_28 .concat [ 1 1 1 1], L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0, L_000001d6bfb8baf0;
LS_000001d6bfb8c090_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c090_0_0, LS_000001d6bfb8c090_0_4, LS_000001d6bfb8c090_0_8, LS_000001d6bfb8c090_0_12;
LS_000001d6bfb8c090_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c090_0_16, LS_000001d6bfb8c090_0_20, LS_000001d6bfb8c090_0_24, LS_000001d6bfb8c090_0_28;
L_000001d6bfb8c090 .concat [ 16 16 0 0], LS_000001d6bfb8c090_1_0, LS_000001d6bfb8c090_1_4;
L_000001d6bfb8c3b0 .part L_000001d6bfb90eb0, 1, 1;
LS_000001d6bfb8c950_0_0 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_4 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_8 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_12 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_16 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_20 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_24 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_0_28 .concat [ 1 1 1 1], L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0, L_000001d6bfb8c3b0;
LS_000001d6bfb8c950_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c950_0_0, LS_000001d6bfb8c950_0_4, LS_000001d6bfb8c950_0_8, LS_000001d6bfb8c950_0_12;
LS_000001d6bfb8c950_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c950_0_16, LS_000001d6bfb8c950_0_20, LS_000001d6bfb8c950_0_24, LS_000001d6bfb8c950_0_28;
L_000001d6bfb8c950 .concat [ 16 16 0 0], LS_000001d6bfb8c950_1_0, LS_000001d6bfb8c950_1_4;
L_000001d6bfb8c310 .part L_000001d6bfb90eb0, 0, 1;
LS_000001d6bfb8c450_0_0 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_4 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_8 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_12 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_16 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_20 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_24 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_0_28 .concat [ 1 1 1 1], L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0, L_000001d6bfbabdc0;
LS_000001d6bfb8c450_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8c450_0_0, LS_000001d6bfb8c450_0_4, LS_000001d6bfb8c450_0_8, LS_000001d6bfb8c450_0_12;
LS_000001d6bfb8c450_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8c450_0_16, LS_000001d6bfb8c450_0_20, LS_000001d6bfb8c450_0_24, LS_000001d6bfb8c450_0_28;
L_000001d6bfb8c450 .concat [ 16 16 0 0], LS_000001d6bfb8c450_1_0, LS_000001d6bfb8c450_1_4;
L_000001d6bfb8c130 .part L_000001d6bfb90eb0, 1, 1;
LS_000001d6bfb8d7b0_0_0 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_4 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_8 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_12 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_16 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_20 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_24 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_0_28 .concat [ 1 1 1 1], L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130, L_000001d6bfb8c130;
LS_000001d6bfb8d7b0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d7b0_0_0, LS_000001d6bfb8d7b0_0_4, LS_000001d6bfb8d7b0_0_8, LS_000001d6bfb8d7b0_0_12;
LS_000001d6bfb8d7b0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d7b0_0_16, LS_000001d6bfb8d7b0_0_20, LS_000001d6bfb8d7b0_0_24, LS_000001d6bfb8d7b0_0_28;
L_000001d6bfb8d7b0 .concat [ 16 16 0 0], LS_000001d6bfb8d7b0_1_0, LS_000001d6bfb8d7b0_1_4;
L_000001d6bfb8d030 .part L_000001d6bfb90eb0, 0, 1;
LS_000001d6bfb8d3f0_0_0 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_4 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_8 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_12 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_16 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_20 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_24 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_0_28 .concat [ 1 1 1 1], L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030, L_000001d6bfb8d030;
LS_000001d6bfb8d3f0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8d3f0_0_0, LS_000001d6bfb8d3f0_0_4, LS_000001d6bfb8d3f0_0_8, LS_000001d6bfb8d3f0_0_12;
LS_000001d6bfb8d3f0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8d3f0_0_16, LS_000001d6bfb8d3f0_0_20, LS_000001d6bfb8d3f0_0_24, LS_000001d6bfb8d3f0_0_28;
L_000001d6bfb8d3f0 .concat [ 16 16 0 0], LS_000001d6bfb8d3f0_1_0, LS_000001d6bfb8d3f0_1_4;
S_000001d6bfb56d70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d6bfb56a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfbab5e0 .functor AND 32, L_000001d6bfb8d710, L_000001d6bfb8b9b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb59be0_0 .net "in1", 31 0, L_000001d6bfb8d710;  1 drivers
v000001d6bfb5ab80_0 .net "in2", 31 0, L_000001d6bfb8b9b0;  1 drivers
v000001d6bfb5ac20_0 .net "out", 31 0, L_000001d6bfbab5e0;  alias, 1 drivers
S_000001d6bfb56f00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d6bfb56a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfbab340 .functor AND 32, L_000001d6bfb8c8b0, L_000001d6bfb8c090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb5ae00_0 .net "in1", 31 0, L_000001d6bfb8c8b0;  1 drivers
v000001d6bfb5a720_0 .net "in2", 31 0, L_000001d6bfb8c090;  1 drivers
v000001d6bfb5b4e0_0 .net "out", 31 0, L_000001d6bfbab340;  alias, 1 drivers
S_000001d6bfb57540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d6bfb56a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfbabce0 .functor AND 32, L_000001d6bfb8c950, L_000001d6bfb8c450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb5aa40_0 .net "in1", 31 0, L_000001d6bfb8c950;  1 drivers
v000001d6bfb5acc0_0 .net "in2", 31 0, L_000001d6bfb8c450;  1 drivers
v000001d6bfb5a360_0 .net "out", 31 0, L_000001d6bfbabce0;  alias, 1 drivers
S_000001d6bfb5bc00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d6bfb56a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d6bfbab8f0 .functor AND 32, L_000001d6bfb8d7b0, L_000001d6bfb8d3f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d6bfb5b760_0 .net "in1", 31 0, L_000001d6bfb8d7b0;  1 drivers
v000001d6bfb5b3a0_0 .net "in2", 31 0, L_000001d6bfb8d3f0;  1 drivers
v000001d6bfb5afe0_0 .net "out", 31 0, L_000001d6bfbab8f0;  alias, 1 drivers
S_000001d6bfb5ca10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d6bfb618b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb618e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb61920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb61958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb61990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb619c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb61a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb61a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb61a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb61aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb61ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb61b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb61b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb61b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb61bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb61bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb61c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb61c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb61ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb61cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb61d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb61d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb61d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb61db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb61df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb60740_0 .var "EX1_PC", 31 0;
v000001d6bfb60ce0_0 .var "EX1_PFC", 31 0;
v000001d6bfb60560_0 .var "EX1_forward_to_B", 31 0;
v000001d6bfb60240_0 .var "EX1_is_beq", 0 0;
v000001d6bfb607e0_0 .var "EX1_is_bne", 0 0;
v000001d6bfb60420_0 .var "EX1_is_jal", 0 0;
v000001d6bfb60f60_0 .var "EX1_is_jr", 0 0;
v000001d6bfb60b00_0 .var "EX1_is_oper2_immed", 0 0;
v000001d6bfb616e0_0 .var "EX1_memread", 0 0;
v000001d6bfb610a0_0 .var "EX1_memwrite", 0 0;
v000001d6bfb604c0_0 .var "EX1_opcode", 11 0;
v000001d6bfb61780_0 .var "EX1_predicted", 0 0;
v000001d6bfb61140_0 .var "EX1_rd_ind", 4 0;
v000001d6bfb60d80_0 .var "EX1_rd_indzero", 0 0;
v000001d6bfb60100_0 .var "EX1_regwrite", 0 0;
v000001d6bfb60920_0 .var "EX1_rs1", 31 0;
v000001d6bfb611e0_0 .var "EX1_rs1_ind", 4 0;
v000001d6bfb609c0_0 .var "EX1_rs2", 31 0;
v000001d6bfb60a60_0 .var "EX1_rs2_ind", 4 0;
v000001d6bfb5d900_0 .net "FLUSH", 0 0, v000001d6bfb68ef0_0;  alias, 1 drivers
v000001d6bfb5e440_0 .net "ID_PC", 31 0, v000001d6bfb64fd0_0;  alias, 1 drivers
v000001d6bfb5f480_0 .net "ID_PFC_to_EX", 31 0, L_000001d6bfb8b190;  alias, 1 drivers
v000001d6bfb5e8a0_0 .net "ID_forward_to_B", 31 0, L_000001d6bfb8b2d0;  alias, 1 drivers
v000001d6bfb5dcc0_0 .net "ID_is_beq", 0 0, L_000001d6bfb894d0;  alias, 1 drivers
v000001d6bfb5ed00_0 .net "ID_is_bne", 0 0, L_000001d6bfb896b0;  alias, 1 drivers
v000001d6bfb5f700_0 .net "ID_is_jal", 0 0, L_000001d6bfb8b0f0;  alias, 1 drivers
v000001d6bfb5e260_0 .net "ID_is_jr", 0 0, L_000001d6bfb8a6f0;  alias, 1 drivers
v000001d6bfb5fd40_0 .net "ID_is_oper2_immed", 0 0, L_000001d6bfb96120;  alias, 1 drivers
v000001d6bfb5f520_0 .net "ID_memread", 0 0, L_000001d6bfb8b370;  alias, 1 drivers
v000001d6bfb5dd60_0 .net "ID_memwrite", 0 0, L_000001d6bfb8ab50;  alias, 1 drivers
v000001d6bfb5f7a0_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
v000001d6bfb5fc00_0 .net "ID_predicted", 0 0, v000001d6bfb67550_0;  alias, 1 drivers
v000001d6bfb5db80_0 .net "ID_rd_ind", 4 0, v000001d6bfb78960_0;  alias, 1 drivers
v000001d6bfb5e120_0 .net "ID_rd_indzero", 0 0, L_000001d6bfb8aa10;  1 drivers
v000001d6bfb5e580_0 .net "ID_regwrite", 0 0, L_000001d6bfb8a790;  alias, 1 drivers
v000001d6bfb5f660_0 .net "ID_rs1", 31 0, v000001d6bfb63450_0;  alias, 1 drivers
v000001d6bfb5d9a0_0 .net "ID_rs1_ind", 4 0, v000001d6bfb76ac0_0;  alias, 1 drivers
v000001d6bfb5f5c0_0 .net "ID_rs2", 31 0, v000001d6bfb64710_0;  alias, 1 drivers
v000001d6bfb5fa20_0 .net "ID_rs2_ind", 4 0, v000001d6bfb77880_0;  alias, 1 drivers
v000001d6bfb5de00_0 .net "clk", 0 0, L_000001d6bfb95da0;  1 drivers
v000001d6bfb5e300_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaeb0b0 .event posedge, v000001d6bfb4f100_0, v000001d6bfb5de00_0;
S_000001d6bfb5bf20 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d6bfb61e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb61e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb61ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb61ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb61f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb61f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb61f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb61fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb61ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb62028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb62060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb62098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb620d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb62108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb62140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb62178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb621b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb621e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb62220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb62258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb62290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb622c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb62300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb62338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb62370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb5e1c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d6bfb96f90;  alias, 1 drivers
v000001d6bfb5ee40_0 .net "EX1_ALU_OPER2", 31 0, L_000001d6bfbac760;  alias, 1 drivers
v000001d6bfb5f8e0_0 .net "EX1_PC", 31 0, v000001d6bfb60740_0;  alias, 1 drivers
v000001d6bfb5fde0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d6bfb8bcd0;  alias, 1 drivers
v000001d6bfb5da40_0 .net "EX1_forward_to_B", 31 0, v000001d6bfb60560_0;  alias, 1 drivers
v000001d6bfb60060_0 .net "EX1_is_beq", 0 0, v000001d6bfb60240_0;  alias, 1 drivers
v000001d6bfb5f2a0_0 .net "EX1_is_bne", 0 0, v000001d6bfb607e0_0;  alias, 1 drivers
v000001d6bfb5dae0_0 .net "EX1_is_jal", 0 0, v000001d6bfb60420_0;  alias, 1 drivers
v000001d6bfb5e9e0_0 .net "EX1_is_jr", 0 0, v000001d6bfb60f60_0;  alias, 1 drivers
v000001d6bfb5f3e0_0 .net "EX1_is_oper2_immed", 0 0, v000001d6bfb60b00_0;  alias, 1 drivers
v000001d6bfb5eb20_0 .net "EX1_memread", 0 0, v000001d6bfb616e0_0;  alias, 1 drivers
v000001d6bfb5dfe0_0 .net "EX1_memwrite", 0 0, v000001d6bfb610a0_0;  alias, 1 drivers
v000001d6bfb5fb60_0 .net "EX1_opcode", 11 0, v000001d6bfb604c0_0;  alias, 1 drivers
v000001d6bfb5f340_0 .net "EX1_predicted", 0 0, v000001d6bfb61780_0;  alias, 1 drivers
v000001d6bfb5ea80_0 .net "EX1_rd_ind", 4 0, v000001d6bfb61140_0;  alias, 1 drivers
v000001d6bfb5e620_0 .net "EX1_rd_indzero", 0 0, v000001d6bfb60d80_0;  alias, 1 drivers
v000001d6bfb5fac0_0 .net "EX1_regwrite", 0 0, v000001d6bfb60100_0;  alias, 1 drivers
v000001d6bfb5e3a0_0 .net "EX1_rs1", 31 0, v000001d6bfb60920_0;  alias, 1 drivers
v000001d6bfb5fca0_0 .net "EX1_rs1_ind", 4 0, v000001d6bfb611e0_0;  alias, 1 drivers
v000001d6bfb5dea0_0 .net "EX1_rs2_ind", 4 0, v000001d6bfb60a60_0;  alias, 1 drivers
v000001d6bfb5fe80_0 .net "EX1_rs2_out", 31 0, L_000001d6bfbac530;  alias, 1 drivers
v000001d6bfb5f200_0 .var "EX2_ALU_OPER1", 31 0;
v000001d6bfb5e4e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001d6bfb5df40_0 .var "EX2_PC", 31 0;
v000001d6bfb5f840_0 .var "EX2_PFC_to_IF", 31 0;
v000001d6bfb5e6c0_0 .var "EX2_forward_to_B", 31 0;
v000001d6bfb5f980_0 .var "EX2_is_beq", 0 0;
v000001d6bfb5e760_0 .var "EX2_is_bne", 0 0;
v000001d6bfb5e080_0 .var "EX2_is_jal", 0 0;
v000001d6bfb5ebc0_0 .var "EX2_is_jr", 0 0;
v000001d6bfb5ff20_0 .var "EX2_is_oper2_immed", 0 0;
v000001d6bfb5e800_0 .var "EX2_memread", 0 0;
v000001d6bfb5e940_0 .var "EX2_memwrite", 0 0;
v000001d6bfb5dc20_0 .var "EX2_opcode", 11 0;
v000001d6bfb5ec60_0 .var "EX2_predicted", 0 0;
v000001d6bfb5eda0_0 .var "EX2_rd_ind", 4 0;
v000001d6bfb5f020_0 .var "EX2_rd_indzero", 0 0;
v000001d6bfb5eee0_0 .var "EX2_regwrite", 0 0;
v000001d6bfb5ffc0_0 .var "EX2_rs1", 31 0;
v000001d6bfb5ef80_0 .var "EX2_rs1_ind", 4 0;
v000001d6bfb5f0c0_0 .var "EX2_rs2_ind", 4 0;
v000001d6bfb5f160_0 .var "EX2_rs2_out", 31 0;
v000001d6bfb698f0_0 .net "FLUSH", 0 0, v000001d6bfb67af0_0;  alias, 1 drivers
v000001d6bfb69490_0 .net "clk", 0 0, L_000001d6bfbac610;  1 drivers
v000001d6bfb69530_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaea9f0 .event posedge, v000001d6bfb4f100_0, v000001d6bfb69490_0;
S_000001d6bfb5c0b0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d6bfb6a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb6a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb6a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb6a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb6a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb6a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb6a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb6a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb6a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb6a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb6a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb6a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb6a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb6a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb6a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb6a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb6a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb6a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb6a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb6a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb6a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb6a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb6a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb6a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb6a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d6bfb96200 .functor OR 1, L_000001d6bfb894d0, L_000001d6bfb896b0, C4<0>, C4<0>;
L_000001d6bfb96040 .functor AND 1, L_000001d6bfb96200, L_000001d6bfb956a0, C4<1>, C4<1>;
L_000001d6bfb954e0 .functor OR 1, L_000001d6bfb894d0, L_000001d6bfb896b0, C4<0>, C4<0>;
L_000001d6bfb95080 .functor AND 1, L_000001d6bfb954e0, L_000001d6bfb956a0, C4<1>, C4<1>;
L_000001d6bfb95780 .functor OR 1, L_000001d6bfb894d0, L_000001d6bfb896b0, C4<0>, C4<0>;
L_000001d6bfb95cc0 .functor AND 1, L_000001d6bfb95780, v000001d6bfb67550_0, C4<1>, C4<1>;
v000001d6bfb656b0_0 .net "EX1_memread", 0 0, v000001d6bfb616e0_0;  alias, 1 drivers
v000001d6bfb67190_0 .net "EX1_opcode", 11 0, v000001d6bfb604c0_0;  alias, 1 drivers
v000001d6bfb67370_0 .net "EX1_rd_ind", 4 0, v000001d6bfb61140_0;  alias, 1 drivers
v000001d6bfb66e70_0 .net "EX1_rd_indzero", 0 0, v000001d6bfb60d80_0;  alias, 1 drivers
v000001d6bfb65430_0 .net "EX2_memread", 0 0, v000001d6bfb5e800_0;  alias, 1 drivers
v000001d6bfb65890_0 .net "EX2_opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
v000001d6bfb66970_0 .net "EX2_rd_ind", 4 0, v000001d6bfb5eda0_0;  alias, 1 drivers
v000001d6bfb66ab0_0 .net "EX2_rd_indzero", 0 0, v000001d6bfb5f020_0;  alias, 1 drivers
v000001d6bfb65cf0_0 .net "ID_EX1_flush", 0 0, v000001d6bfb68ef0_0;  alias, 1 drivers
v000001d6bfb65f70_0 .net "ID_EX2_flush", 0 0, v000001d6bfb67af0_0;  alias, 1 drivers
v000001d6bfb66d30_0 .net "ID_is_beq", 0 0, L_000001d6bfb894d0;  alias, 1 drivers
v000001d6bfb66150_0 .net "ID_is_bne", 0 0, L_000001d6bfb896b0;  alias, 1 drivers
v000001d6bfb66010_0 .net "ID_is_j", 0 0, L_000001d6bfb8a5b0;  alias, 1 drivers
v000001d6bfb64df0_0 .net "ID_is_jal", 0 0, L_000001d6bfb8b0f0;  alias, 1 drivers
v000001d6bfb657f0_0 .net "ID_is_jr", 0 0, L_000001d6bfb8a6f0;  alias, 1 drivers
v000001d6bfb66510_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
v000001d6bfb651b0_0 .net "ID_rs1_ind", 4 0, v000001d6bfb76ac0_0;  alias, 1 drivers
v000001d6bfb665b0_0 .net "ID_rs2_ind", 4 0, v000001d6bfb77880_0;  alias, 1 drivers
v000001d6bfb670f0_0 .net "IF_ID_flush", 0 0, v000001d6bfb6a2f0_0;  alias, 1 drivers
v000001d6bfb65c50_0 .net "IF_ID_write", 0 0, v000001d6bfb69fd0_0;  alias, 1 drivers
v000001d6bfb65070_0 .net "PC_src", 2 0, L_000001d6bfb892f0;  alias, 1 drivers
v000001d6bfb66650_0 .net "PFC_to_EX", 31 0, L_000001d6bfb8b190;  alias, 1 drivers
v000001d6bfb64d50_0 .net "PFC_to_IF", 31 0, L_000001d6bfb89430;  alias, 1 drivers
v000001d6bfb661f0_0 .net "WB_rd_ind", 4 0, v000001d6bfb7a8a0_0;  alias, 1 drivers
v000001d6bfb65a70_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  alias, 1 drivers
v000001d6bfb66dd0_0 .net *"_ivl_11", 0 0, L_000001d6bfb95080;  1 drivers
v000001d6bfb66fb0_0 .net *"_ivl_13", 9 0, L_000001d6bfb89930;  1 drivers
v000001d6bfb65930_0 .net *"_ivl_15", 9 0, L_000001d6bfb8b7d0;  1 drivers
v000001d6bfb66830_0 .net *"_ivl_16", 9 0, L_000001d6bfb8a330;  1 drivers
v000001d6bfb65ed0_0 .net *"_ivl_19", 9 0, L_000001d6bfb89c50;  1 drivers
v000001d6bfb659d0_0 .net *"_ivl_20", 9 0, L_000001d6bfb897f0;  1 drivers
v000001d6bfb65110_0 .net *"_ivl_25", 0 0, L_000001d6bfb95780;  1 drivers
v000001d6bfb65250_0 .net *"_ivl_27", 0 0, L_000001d6bfb95cc0;  1 drivers
v000001d6bfb65750_0 .net *"_ivl_29", 9 0, L_000001d6bfb8b690;  1 drivers
v000001d6bfb66c90_0 .net *"_ivl_3", 0 0, L_000001d6bfb96200;  1 drivers
L_000001d6bfbb01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d6bfb65d90_0 .net/2u *"_ivl_30", 9 0, L_000001d6bfbb01f0;  1 drivers
v000001d6bfb66330_0 .net *"_ivl_32", 9 0, L_000001d6bfb8b730;  1 drivers
v000001d6bfb66290_0 .net *"_ivl_35", 9 0, L_000001d6bfb899d0;  1 drivers
v000001d6bfb65b10_0 .net *"_ivl_37", 9 0, L_000001d6bfb8a3d0;  1 drivers
v000001d6bfb654d0_0 .net *"_ivl_38", 9 0, L_000001d6bfb8ae70;  1 drivers
v000001d6bfb65570_0 .net *"_ivl_40", 9 0, L_000001d6bfb8a970;  1 drivers
L_000001d6bfbb0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb66f10_0 .net/2s *"_ivl_45", 21 0, L_000001d6bfbb0238;  1 drivers
L_000001d6bfbb0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb652f0_0 .net/2s *"_ivl_50", 21 0, L_000001d6bfbb0280;  1 drivers
v000001d6bfb64e90_0 .net *"_ivl_9", 0 0, L_000001d6bfb954e0;  1 drivers
v000001d6bfb663d0_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb64cb0_0 .net "forward_to_B", 31 0, L_000001d6bfb8b2d0;  alias, 1 drivers
v000001d6bfb66bf0_0 .net "imm", 31 0, v000001d6bfb636d0_0;  1 drivers
v000001d6bfb65390_0 .net "inst", 31 0, v000001d6bfb672d0_0;  alias, 1 drivers
v000001d6bfb65bb0_0 .net "is_branch_and_taken", 0 0, L_000001d6bfb96040;  alias, 1 drivers
v000001d6bfb65e30_0 .net "is_oper2_immed", 0 0, L_000001d6bfb96120;  alias, 1 drivers
v000001d6bfb64c10_0 .net "mem_read", 0 0, L_000001d6bfb8b370;  alias, 1 drivers
v000001d6bfb666f0_0 .net "mem_write", 0 0, L_000001d6bfb8ab50;  alias, 1 drivers
v000001d6bfb64f30_0 .net "pc", 31 0, v000001d6bfb64fd0_0;  alias, 1 drivers
v000001d6bfb660b0_0 .net "pc_write", 0 0, v000001d6bfb69df0_0;  alias, 1 drivers
v000001d6bfb66790_0 .net "predicted", 0 0, L_000001d6bfb956a0;  1 drivers
v000001d6bfb66470_0 .net "predicted_to_EX", 0 0, v000001d6bfb67550_0;  alias, 1 drivers
v000001d6bfb668d0_0 .net "reg_write", 0 0, L_000001d6bfb8a790;  alias, 1 drivers
v000001d6bfb66b50_0 .net "reg_write_from_wb", 0 0, v000001d6bfb7ada0_0;  alias, 1 drivers
v000001d6bfb65610_0 .net "rs1", 31 0, v000001d6bfb63450_0;  alias, 1 drivers
v000001d6bfb66a10_0 .net "rs2", 31 0, v000001d6bfb64710_0;  alias, 1 drivers
v000001d6bfb67050_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
v000001d6bfb67230_0 .net "wr_reg_data", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
L_000001d6bfb8b2d0 .functor MUXZ 32, v000001d6bfb64710_0, v000001d6bfb636d0_0, L_000001d6bfb96120, C4<>;
L_000001d6bfb89930 .part v000001d6bfb64fd0_0, 0, 10;
L_000001d6bfb8b7d0 .part v000001d6bfb672d0_0, 0, 10;
L_000001d6bfb8a330 .arith/sum 10, L_000001d6bfb89930, L_000001d6bfb8b7d0;
L_000001d6bfb89c50 .part v000001d6bfb672d0_0, 0, 10;
L_000001d6bfb897f0 .functor MUXZ 10, L_000001d6bfb89c50, L_000001d6bfb8a330, L_000001d6bfb95080, C4<>;
L_000001d6bfb8b690 .part v000001d6bfb64fd0_0, 0, 10;
L_000001d6bfb8b730 .arith/sum 10, L_000001d6bfb8b690, L_000001d6bfbb01f0;
L_000001d6bfb899d0 .part v000001d6bfb64fd0_0, 0, 10;
L_000001d6bfb8a3d0 .part v000001d6bfb672d0_0, 0, 10;
L_000001d6bfb8ae70 .arith/sum 10, L_000001d6bfb899d0, L_000001d6bfb8a3d0;
L_000001d6bfb8a970 .functor MUXZ 10, L_000001d6bfb8ae70, L_000001d6bfb8b730, L_000001d6bfb95cc0, C4<>;
L_000001d6bfb89430 .concat8 [ 10 22 0 0], L_000001d6bfb897f0, L_000001d6bfbb0238;
L_000001d6bfb8b190 .concat8 [ 10 22 0 0], L_000001d6bfb8a970, L_000001d6bfbb0280;
S_000001d6bfb5c560 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d6bfb5c0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d6bfb6a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb6a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb6a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb6a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb6aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb6aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb6aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb6aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb6ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb6ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb6ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb6aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb6abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb6ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb6ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb6ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb6acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb6acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb6ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb6ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb6ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb6add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb6ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb6ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb6ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d6bfb95a20 .functor OR 1, L_000001d6bfb956a0, L_000001d6bfb891b0, C4<0>, C4<0>;
L_000001d6bfb955c0 .functor OR 1, L_000001d6bfb95a20, L_000001d6bfb89250, C4<0>, C4<0>;
v000001d6bfb68950_0 .net "EX1_opcode", 11 0, v000001d6bfb604c0_0;  alias, 1 drivers
v000001d6bfb68f90_0 .net "EX2_opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
v000001d6bfb697b0_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
v000001d6bfb692b0_0 .net "PC_src", 2 0, L_000001d6bfb892f0;  alias, 1 drivers
v000001d6bfb68590_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  alias, 1 drivers
L_000001d6bfbb03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67ff0_0 .net/2u *"_ivl_0", 2 0, L_000001d6bfbb03e8;  1 drivers
v000001d6bfb679b0_0 .net *"_ivl_10", 0 0, L_000001d6bfb89110;  1 drivers
L_000001d6bfbb0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67870_0 .net/2u *"_ivl_12", 2 0, L_000001d6bfbb0508;  1 drivers
L_000001d6bfbb0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67cd0_0 .net/2u *"_ivl_14", 11 0, L_000001d6bfbb0550;  1 drivers
v000001d6bfb695d0_0 .net *"_ivl_16", 0 0, L_000001d6bfb891b0;  1 drivers
v000001d6bfb68630_0 .net *"_ivl_19", 0 0, L_000001d6bfb95a20;  1 drivers
L_000001d6bfbb0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb686d0_0 .net/2u *"_ivl_2", 11 0, L_000001d6bfbb0430;  1 drivers
L_000001d6bfbb0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb688b0_0 .net/2u *"_ivl_20", 11 0, L_000001d6bfbb0598;  1 drivers
v000001d6bfb68090_0 .net *"_ivl_22", 0 0, L_000001d6bfb89250;  1 drivers
v000001d6bfb68bd0_0 .net *"_ivl_25", 0 0, L_000001d6bfb955c0;  1 drivers
L_000001d6bfbb05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67c30_0 .net/2u *"_ivl_26", 2 0, L_000001d6bfbb05e0;  1 drivers
L_000001d6bfbb0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67e10_0 .net/2u *"_ivl_28", 2 0, L_000001d6bfbb0628;  1 drivers
v000001d6bfb675f0_0 .net *"_ivl_30", 2 0, L_000001d6bfb89570;  1 drivers
v000001d6bfb681d0_0 .net *"_ivl_32", 2 0, L_000001d6bfb89d90;  1 drivers
v000001d6bfb690d0_0 .net *"_ivl_34", 2 0, L_000001d6bfb89b10;  1 drivers
v000001d6bfb67b90_0 .net *"_ivl_4", 0 0, L_000001d6bfb89750;  1 drivers
L_000001d6bfbb0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d6bfb69670_0 .net/2u *"_ivl_6", 2 0, L_000001d6bfbb0478;  1 drivers
L_000001d6bfbb04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb67a50_0 .net/2u *"_ivl_8", 11 0, L_000001d6bfbb04c0;  1 drivers
v000001d6bfb68310_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb68450_0 .net "predicted", 0 0, L_000001d6bfb956a0;  alias, 1 drivers
v000001d6bfb67690_0 .net "predicted_to_EX", 0 0, v000001d6bfb67550_0;  alias, 1 drivers
v000001d6bfb68e50_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
v000001d6bfb69170_0 .net "state", 1 0, v000001d6bfb69a30_0;  1 drivers
L_000001d6bfb89750 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0430;
L_000001d6bfb89110 .cmp/eq 12, v000001d6bfb604c0_0, L_000001d6bfbb04c0;
L_000001d6bfb891b0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0550;
L_000001d6bfb89250 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0598;
L_000001d6bfb89570 .functor MUXZ 3, L_000001d6bfbb0628, L_000001d6bfbb05e0, L_000001d6bfb955c0, C4<>;
L_000001d6bfb89d90 .functor MUXZ 3, L_000001d6bfb89570, L_000001d6bfbb0508, L_000001d6bfb89110, C4<>;
L_000001d6bfb89b10 .functor MUXZ 3, L_000001d6bfb89d90, L_000001d6bfbb0478, L_000001d6bfb89750, C4<>;
L_000001d6bfb892f0 .functor MUXZ 3, L_000001d6bfb89b10, L_000001d6bfbb03e8, L_000001d6bfbad100, C4<>;
S_000001d6bfb5c3d0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d6bfb5c560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d6bfb6aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb6aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb6af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb6af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb6afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb6afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb6b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb6b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb6b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb6b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb6b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb6b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb6b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb6b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb6b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb6b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb6b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb6b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb6b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb6b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb6b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb6b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb6b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb6b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb6b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d6bfb969e0 .functor OR 1, L_000001d6bfb89f70, L_000001d6bfb89a70, C4<0>, C4<0>;
L_000001d6bfb95550 .functor OR 1, L_000001d6bfb89070, L_000001d6bfb89610, C4<0>, C4<0>;
L_000001d6bfb95ef0 .functor AND 1, L_000001d6bfb969e0, L_000001d6bfb95550, C4<1>, C4<1>;
L_000001d6bfb96a50 .functor NOT 1, L_000001d6bfb95ef0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96190 .functor OR 1, v000001d6bfb900f0_0, L_000001d6bfb96a50, C4<0>, C4<0>;
L_000001d6bfb956a0 .functor NOT 1, L_000001d6bfb96190, C4<0>, C4<0>, C4<0>;
v000001d6bfb67730_0 .net "EX_opcode", 11 0, v000001d6bfb5dc20_0;  alias, 1 drivers
v000001d6bfb68db0_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
v000001d6bfb68a90_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  alias, 1 drivers
L_000001d6bfbb02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb69990_0 .net/2u *"_ivl_0", 11 0, L_000001d6bfbb02c8;  1 drivers
L_000001d6bfbb0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d6bfb689f0_0 .net/2u *"_ivl_10", 1 0, L_000001d6bfbb0358;  1 drivers
v000001d6bfb68130_0 .net *"_ivl_12", 0 0, L_000001d6bfb89070;  1 drivers
L_000001d6bfbb03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d6bfb69350_0 .net/2u *"_ivl_14", 1 0, L_000001d6bfbb03a0;  1 drivers
v000001d6bfb68270_0 .net *"_ivl_16", 0 0, L_000001d6bfb89610;  1 drivers
v000001d6bfb684f0_0 .net *"_ivl_19", 0 0, L_000001d6bfb95550;  1 drivers
v000001d6bfb67410_0 .net *"_ivl_2", 0 0, L_000001d6bfb89f70;  1 drivers
v000001d6bfb67f50_0 .net *"_ivl_21", 0 0, L_000001d6bfb95ef0;  1 drivers
v000001d6bfb69b70_0 .net *"_ivl_22", 0 0, L_000001d6bfb96a50;  1 drivers
v000001d6bfb683b0_0 .net *"_ivl_25", 0 0, L_000001d6bfb96190;  1 drivers
L_000001d6bfbb0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb693f0_0 .net/2u *"_ivl_4", 11 0, L_000001d6bfbb0310;  1 drivers
v000001d6bfb68810_0 .net *"_ivl_6", 0 0, L_000001d6bfb89a70;  1 drivers
v000001d6bfb69210_0 .net *"_ivl_9", 0 0, L_000001d6bfb969e0;  1 drivers
v000001d6bfb67d70_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb68b30_0 .net "predicted", 0 0, L_000001d6bfb956a0;  alias, 1 drivers
v000001d6bfb67550_0 .var "predicted_to_EX", 0 0;
v000001d6bfb67eb0_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
v000001d6bfb69a30_0 .var "state", 1 0;
E_000001d6bfaeacf0 .event posedge, v000001d6bfb67d70_0, v000001d6bfb4f100_0;
L_000001d6bfb89f70 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb02c8;
L_000001d6bfb89a70 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0310;
L_000001d6bfb89070 .cmp/eq 2, v000001d6bfb69a30_0, L_000001d6bfbb0358;
L_000001d6bfb89610 .cmp/eq 2, v000001d6bfb69a30_0, L_000001d6bfbb03a0;
S_000001d6bfb5bd90 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d6bfb5c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d6bfb6d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb6d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb6d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb6d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb6d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb6d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb6d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb6d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb6d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb6d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb6d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb6d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb6d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb6d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb6d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb6d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb6d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb6d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb6d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb6d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb6d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb6d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb6d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb6d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb6d990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb677d0_0 .net "EX1_memread", 0 0, v000001d6bfb616e0_0;  alias, 1 drivers
v000001d6bfb69710_0 .net "EX1_rd_ind", 4 0, v000001d6bfb61140_0;  alias, 1 drivers
v000001d6bfb68770_0 .net "EX1_rd_indzero", 0 0, v000001d6bfb60d80_0;  alias, 1 drivers
v000001d6bfb68c70_0 .net "EX2_memread", 0 0, v000001d6bfb5e800_0;  alias, 1 drivers
v000001d6bfb68d10_0 .net "EX2_rd_ind", 4 0, v000001d6bfb5eda0_0;  alias, 1 drivers
v000001d6bfb69850_0 .net "EX2_rd_indzero", 0 0, v000001d6bfb5f020_0;  alias, 1 drivers
v000001d6bfb68ef0_0 .var "ID_EX1_flush", 0 0;
v000001d6bfb67af0_0 .var "ID_EX2_flush", 0 0;
v000001d6bfb67910_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
v000001d6bfb69030_0 .net "ID_rs1_ind", 4 0, v000001d6bfb76ac0_0;  alias, 1 drivers
v000001d6bfb69ad0_0 .net "ID_rs2_ind", 4 0, v000001d6bfb77880_0;  alias, 1 drivers
v000001d6bfb69fd0_0 .var "IF_ID_Write", 0 0;
v000001d6bfb6a2f0_0 .var "IF_ID_flush", 0 0;
v000001d6bfb69df0_0 .var "PC_Write", 0 0;
v000001d6bfb69c10_0 .net "Wrong_prediction", 0 0, L_000001d6bfbad100;  alias, 1 drivers
E_000001d6bfaeabf0/0 .event anyedge, v000001d6bfb51f90_0, v000001d6bfb616e0_0, v000001d6bfb60d80_0, v000001d6bfb5d9a0_0;
E_000001d6bfaeabf0/1 .event anyedge, v000001d6bfb61140_0, v000001d6bfb5fa20_0, v000001d6bfa72a30_0, v000001d6bfb5f020_0;
E_000001d6bfaeabf0/2 .event anyedge, v000001d6bfb4eb60_0, v000001d6bfb5f7a0_0;
E_000001d6bfaeabf0 .event/or E_000001d6bfaeabf0/0, E_000001d6bfaeabf0/1, E_000001d6bfaeabf0/2;
S_000001d6bfb5cd30 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d6bfb5c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d6bfb6d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb6da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb6da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb6da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb6dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb6dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb6db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb6db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb6db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb6dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb6dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb6dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb6dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb6dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb6dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb6dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb6dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb6dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb6ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb6ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb6de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb6de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb6dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb6ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb6df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d6bfb96b30 .functor OR 1, L_000001d6bfb8afb0, L_000001d6bfb8aab0, C4<0>, C4<0>;
L_000001d6bfb967b0 .functor OR 1, L_000001d6bfb96b30, L_000001d6bfb89bb0, C4<0>, C4<0>;
L_000001d6bfb95630 .functor OR 1, L_000001d6bfb967b0, L_000001d6bfb8a1f0, C4<0>, C4<0>;
L_000001d6bfb95860 .functor OR 1, L_000001d6bfb95630, L_000001d6bfb89390, C4<0>, C4<0>;
L_000001d6bfb96740 .functor OR 1, L_000001d6bfb95860, L_000001d6bfb8a510, C4<0>, C4<0>;
L_000001d6bfb95940 .functor OR 1, L_000001d6bfb96740, L_000001d6bfb8a010, C4<0>, C4<0>;
L_000001d6bfb95a90 .functor OR 1, L_000001d6bfb95940, L_000001d6bfb8af10, C4<0>, C4<0>;
L_000001d6bfb96120 .functor OR 1, L_000001d6bfb95a90, L_000001d6bfb8a150, C4<0>, C4<0>;
L_000001d6bfb96270 .functor OR 1, L_000001d6bfb8b230, L_000001d6bfb8a650, C4<0>, C4<0>;
L_000001d6bfb95b00 .functor OR 1, L_000001d6bfb96270, L_000001d6bfb8a290, C4<0>, C4<0>;
L_000001d6bfb962e0 .functor OR 1, L_000001d6bfb95b00, L_000001d6bfb89cf0, C4<0>, C4<0>;
L_000001d6bfb95be0 .functor OR 1, L_000001d6bfb962e0, L_000001d6bfb8a830, C4<0>, C4<0>;
v000001d6bfb69f30_0 .net "ID_opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
L_000001d6bfbb0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb69e90_0 .net/2u *"_ivl_0", 11 0, L_000001d6bfbb0670;  1 drivers
L_000001d6bfbb0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb6a110_0 .net/2u *"_ivl_10", 11 0, L_000001d6bfbb0700;  1 drivers
L_000001d6bfbb0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb69cb0_0 .net/2u *"_ivl_102", 11 0, L_000001d6bfbb0bc8;  1 drivers
L_000001d6bfbb0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb6a070_0 .net/2u *"_ivl_106", 11 0, L_000001d6bfbb0c10;  1 drivers
v000001d6bfb6a1b0_0 .net *"_ivl_12", 0 0, L_000001d6bfb89bb0;  1 drivers
v000001d6bfb69d50_0 .net *"_ivl_15", 0 0, L_000001d6bfb967b0;  1 drivers
L_000001d6bfbb0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb6a250_0 .net/2u *"_ivl_16", 11 0, L_000001d6bfbb0748;  1 drivers
v000001d6bfb62e10_0 .net *"_ivl_18", 0 0, L_000001d6bfb8a1f0;  1 drivers
v000001d6bfb627d0_0 .net *"_ivl_2", 0 0, L_000001d6bfb8afb0;  1 drivers
v000001d6bfb63ef0_0 .net *"_ivl_21", 0 0, L_000001d6bfb95630;  1 drivers
L_000001d6bfbb0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62b90_0 .net/2u *"_ivl_22", 11 0, L_000001d6bfbb0790;  1 drivers
v000001d6bfb63590_0 .net *"_ivl_24", 0 0, L_000001d6bfb89390;  1 drivers
v000001d6bfb64a30_0 .net *"_ivl_27", 0 0, L_000001d6bfb95860;  1 drivers
L_000001d6bfbb07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62730_0 .net/2u *"_ivl_28", 11 0, L_000001d6bfbb07d8;  1 drivers
v000001d6bfb62870_0 .net *"_ivl_30", 0 0, L_000001d6bfb8a510;  1 drivers
v000001d6bfb63950_0 .net *"_ivl_33", 0 0, L_000001d6bfb96740;  1 drivers
L_000001d6bfbb0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb63a90_0 .net/2u *"_ivl_34", 11 0, L_000001d6bfbb0820;  1 drivers
v000001d6bfb648f0_0 .net *"_ivl_36", 0 0, L_000001d6bfb8a010;  1 drivers
v000001d6bfb64490_0 .net *"_ivl_39", 0 0, L_000001d6bfb95940;  1 drivers
L_000001d6bfbb06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb64530_0 .net/2u *"_ivl_4", 11 0, L_000001d6bfbb06b8;  1 drivers
L_000001d6bfbb0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d6bfb63130_0 .net/2u *"_ivl_40", 11 0, L_000001d6bfbb0868;  1 drivers
v000001d6bfb64670_0 .net *"_ivl_42", 0 0, L_000001d6bfb8af10;  1 drivers
v000001d6bfb63270_0 .net *"_ivl_45", 0 0, L_000001d6bfb95a90;  1 drivers
L_000001d6bfbb08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb634f0_0 .net/2u *"_ivl_46", 11 0, L_000001d6bfbb08b0;  1 drivers
v000001d6bfb64990_0 .net *"_ivl_48", 0 0, L_000001d6bfb8a150;  1 drivers
L_000001d6bfbb08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62ff0_0 .net/2u *"_ivl_52", 11 0, L_000001d6bfbb08f8;  1 drivers
L_000001d6bfbb0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb640d0_0 .net/2u *"_ivl_56", 11 0, L_000001d6bfbb0940;  1 drivers
v000001d6bfb633b0_0 .net *"_ivl_6", 0 0, L_000001d6bfb8aab0;  1 drivers
L_000001d6bfbb0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb643f0_0 .net/2u *"_ivl_60", 11 0, L_000001d6bfbb0988;  1 drivers
L_000001d6bfbb09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb63810_0 .net/2u *"_ivl_64", 11 0, L_000001d6bfbb09d0;  1 drivers
L_000001d6bfbb0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb63310_0 .net/2u *"_ivl_68", 11 0, L_000001d6bfbb0a18;  1 drivers
L_000001d6bfbb0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb64850_0 .net/2u *"_ivl_72", 11 0, L_000001d6bfbb0a60;  1 drivers
v000001d6bfb64b70_0 .net *"_ivl_74", 0 0, L_000001d6bfb8b230;  1 drivers
L_000001d6bfbb0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62eb0_0 .net/2u *"_ivl_76", 11 0, L_000001d6bfbb0aa8;  1 drivers
v000001d6bfb64210_0 .net *"_ivl_78", 0 0, L_000001d6bfb8a650;  1 drivers
v000001d6bfb62410_0 .net *"_ivl_81", 0 0, L_000001d6bfb96270;  1 drivers
L_000001d6bfbb0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62d70_0 .net/2u *"_ivl_82", 11 0, L_000001d6bfbb0af0;  1 drivers
v000001d6bfb63b30_0 .net *"_ivl_84", 0 0, L_000001d6bfb8a290;  1 drivers
v000001d6bfb64ad0_0 .net *"_ivl_87", 0 0, L_000001d6bfb95b00;  1 drivers
L_000001d6bfbb0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb62cd0_0 .net/2u *"_ivl_88", 11 0, L_000001d6bfbb0b38;  1 drivers
v000001d6bfb63630_0 .net *"_ivl_9", 0 0, L_000001d6bfb96b30;  1 drivers
v000001d6bfb63f90_0 .net *"_ivl_90", 0 0, L_000001d6bfb89cf0;  1 drivers
v000001d6bfb638b0_0 .net *"_ivl_93", 0 0, L_000001d6bfb962e0;  1 drivers
L_000001d6bfbb0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb64170_0 .net/2u *"_ivl_94", 11 0, L_000001d6bfbb0b80;  1 drivers
v000001d6bfb63770_0 .net *"_ivl_96", 0 0, L_000001d6bfb8a830;  1 drivers
v000001d6bfb625f0_0 .net *"_ivl_99", 0 0, L_000001d6bfb95be0;  1 drivers
v000001d6bfb63090_0 .net "is_beq", 0 0, L_000001d6bfb894d0;  alias, 1 drivers
v000001d6bfb63d10_0 .net "is_bne", 0 0, L_000001d6bfb896b0;  alias, 1 drivers
v000001d6bfb629b0_0 .net "is_j", 0 0, L_000001d6bfb8a5b0;  alias, 1 drivers
v000001d6bfb62910_0 .net "is_jal", 0 0, L_000001d6bfb8b0f0;  alias, 1 drivers
v000001d6bfb624b0_0 .net "is_jr", 0 0, L_000001d6bfb8a6f0;  alias, 1 drivers
v000001d6bfb64030_0 .net "is_oper2_immed", 0 0, L_000001d6bfb96120;  alias, 1 drivers
v000001d6bfb645d0_0 .net "memread", 0 0, L_000001d6bfb8b370;  alias, 1 drivers
v000001d6bfb639f0_0 .net "memwrite", 0 0, L_000001d6bfb8ab50;  alias, 1 drivers
v000001d6bfb63e50_0 .net "regwrite", 0 0, L_000001d6bfb8a790;  alias, 1 drivers
L_000001d6bfb8afb0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0670;
L_000001d6bfb8aab0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb06b8;
L_000001d6bfb89bb0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0700;
L_000001d6bfb8a1f0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0748;
L_000001d6bfb89390 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0790;
L_000001d6bfb8a510 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb07d8;
L_000001d6bfb8a010 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0820;
L_000001d6bfb8af10 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0868;
L_000001d6bfb8a150 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb08b0;
L_000001d6bfb894d0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb08f8;
L_000001d6bfb896b0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0940;
L_000001d6bfb8a6f0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0988;
L_000001d6bfb8b0f0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb09d0;
L_000001d6bfb8a5b0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0a18;
L_000001d6bfb8b230 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0a60;
L_000001d6bfb8a650 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0aa8;
L_000001d6bfb8a290 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0af0;
L_000001d6bfb89cf0 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0b38;
L_000001d6bfb8a830 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0b80;
L_000001d6bfb8a790 .reduce/nor L_000001d6bfb95be0;
L_000001d6bfb8b370 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0bc8;
L_000001d6bfb8ab50 .cmp/eq 12, v000001d6bfb77240_0, L_000001d6bfbb0c10;
S_000001d6bfb5d370 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d6bfb5c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d6bfb75f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb75f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb75fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb76008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb76040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb76078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb760b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb760e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb76120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb76158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb76190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb761c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb76200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb76238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb76270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb762a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb762e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb76318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb76350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb76388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb763c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb763f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb76430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb76468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb764a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb636d0_0 .var "Immed", 31 0;
v000001d6bfb62c30_0 .net "Inst", 31 0, v000001d6bfb672d0_0;  alias, 1 drivers
v000001d6bfb62690_0 .net "opcode", 11 0, v000001d6bfb77240_0;  alias, 1 drivers
E_000001d6bfaebbf0 .event anyedge, v000001d6bfb5f7a0_0, v000001d6bfb62c30_0;
S_000001d6bfb5d500 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d6bfb5c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d6bfb63450_0 .var "Read_data1", 31 0;
v000001d6bfb64710_0 .var "Read_data2", 31 0;
v000001d6bfb62a50_0 .net "Read_reg1", 4 0, v000001d6bfb76ac0_0;  alias, 1 drivers
v000001d6bfb647b0_0 .net "Read_reg2", 4 0, v000001d6bfb77880_0;  alias, 1 drivers
v000001d6bfb62f50_0 .net "Write_data", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb62af0_0 .net "Write_en", 0 0, v000001d6bfb7ada0_0;  alias, 1 drivers
v000001d6bfb631d0_0 .net "Write_reg", 4 0, v000001d6bfb7a8a0_0;  alias, 1 drivers
v000001d6bfb642b0_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb64350_0 .var/i "i", 31 0;
v000001d6bfb63c70 .array "reg_file", 0 31, 31 0;
v000001d6bfb63db0_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaec2f0 .event posedge, v000001d6bfb67d70_0;
S_000001d6bfb5c6f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d6bfb5d500;
 .timescale 0 0;
v000001d6bfb63bd0_0 .var/i "i", 31 0;
S_000001d6bfb5d050 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d6bfb764e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb76518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb76550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb76588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb765c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb765f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb76630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb76668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb766a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb766d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb76710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb76748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb76780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb767b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb767f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb76828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb76860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb76898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb768d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb76908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb76940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb76978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb769b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb769e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb76a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb672d0_0 .var "ID_INST", 31 0;
v000001d6bfb64fd0_0 .var "ID_PC", 31 0;
v000001d6bfb77240_0 .var "ID_opcode", 11 0;
v000001d6bfb78960_0 .var "ID_rd_ind", 4 0;
v000001d6bfb76ac0_0 .var "ID_rs1_ind", 4 0;
v000001d6bfb77880_0 .var "ID_rs2_ind", 4 0;
v000001d6bfb78a00_0 .net "IF_FLUSH", 0 0, v000001d6bfb6a2f0_0;  alias, 1 drivers
v000001d6bfb76e80_0 .net "IF_INST", 31 0, L_000001d6bfb95c50;  alias, 1 drivers
v000001d6bfb78500_0 .net "IF_PC", 31 0, v000001d6bfb78dc0_0;  alias, 1 drivers
v000001d6bfb78fa0_0 .net "clk", 0 0, L_000001d6bfb95d30;  1 drivers
v000001d6bfb788c0_0 .net "if_id_Write", 0 0, v000001d6bfb69fd0_0;  alias, 1 drivers
v000001d6bfb776a0_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaec470 .event posedge, v000001d6bfb4f100_0, v000001d6bfb78fa0_0;
S_000001d6bfb5c240 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d6bfb7ab20_0 .net "EX1_PFC", 31 0, L_000001d6bfb8bcd0;  alias, 1 drivers
v000001d6bfb794a0_0 .net "EX2_PFC", 31 0, v000001d6bfb5f840_0;  alias, 1 drivers
v000001d6bfb7a260_0 .net "ID_PFC", 31 0, L_000001d6bfb89430;  alias, 1 drivers
v000001d6bfb7a800_0 .net "PC_src", 2 0, L_000001d6bfb892f0;  alias, 1 drivers
v000001d6bfb79a40_0 .net "PC_write", 0 0, v000001d6bfb69df0_0;  alias, 1 drivers
L_000001d6bfbb0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d6bfb7a9e0_0 .net/2u *"_ivl_0", 31 0, L_000001d6bfbb0088;  1 drivers
v000001d6bfb7a620_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb79720_0 .net "inst", 31 0, L_000001d6bfb95c50;  alias, 1 drivers
v000001d6bfb7b020_0 .net "inst_mem_in", 31 0, v000001d6bfb78dc0_0;  alias, 1 drivers
v000001d6bfb7a3a0_0 .net "pc_reg_in", 31 0, L_000001d6bfb95f60;  1 drivers
v000001d6bfb7b340_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
L_000001d6bfb89890 .arith/sum 32, v000001d6bfb78dc0_0, L_000001d6bfbb0088;
S_000001d6bfb5d690 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d6bfb5c240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d6bfb95c50 .functor BUFZ 32, L_000001d6bfb8b050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb78140_0 .net "Data_Out", 31 0, L_000001d6bfb95c50;  alias, 1 drivers
v000001d6bfb76f20 .array "InstMem", 0 1023, 31 0;
v000001d6bfb78820_0 .net *"_ivl_0", 31 0, L_000001d6bfb8b050;  1 drivers
v000001d6bfb77920_0 .net *"_ivl_3", 9 0, L_000001d6bfb8b5f0;  1 drivers
v000001d6bfb78b40_0 .net *"_ivl_4", 11 0, L_000001d6bfb89ed0;  1 drivers
L_000001d6bfbb01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d6bfb76b60_0 .net *"_ivl_7", 1 0, L_000001d6bfbb01a8;  1 drivers
v000001d6bfb78aa0_0 .net "addr", 31 0, v000001d6bfb78dc0_0;  alias, 1 drivers
v000001d6bfb779c0_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb77ba0_0 .var/i "i", 31 0;
L_000001d6bfb8b050 .array/port v000001d6bfb76f20, L_000001d6bfb89ed0;
L_000001d6bfb8b5f0 .part v000001d6bfb78dc0_0, 0, 10;
L_000001d6bfb89ed0 .concat [ 10 2 0 0], L_000001d6bfb8b5f0, L_000001d6bfbb01a8;
S_000001d6bfb5cec0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d6bfb5c240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d6bfaec030 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d6bfb76fc0_0 .net "DataIn", 31 0, L_000001d6bfb95f60;  alias, 1 drivers
v000001d6bfb78dc0_0 .var "DataOut", 31 0;
v000001d6bfb79220_0 .net "PC_Write", 0 0, v000001d6bfb69df0_0;  alias, 1 drivers
v000001d6bfb78be0_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb79040_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
S_000001d6bfb5cba0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d6bfb5c240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d6bfaec5b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d6bfaca550 .functor NOT 1, L_000001d6bfb90a50, C4<0>, C4<0>, C4<0>;
L_000001d6bfaca240 .functor NOT 1, L_000001d6bfb90f50, C4<0>, C4<0>, C4<0>;
L_000001d6bfaca2b0 .functor AND 1, L_000001d6bfaca550, L_000001d6bfaca240, C4<1>, C4<1>;
L_000001d6bfaca320 .functor NOT 1, L_000001d6bfb90910, C4<0>, C4<0>, C4<0>;
L_000001d6bfa5c3d0 .functor AND 1, L_000001d6bfaca2b0, L_000001d6bfaca320, C4<1>, C4<1>;
L_000001d6bfa5cad0 .functor AND 32, L_000001d6bfb90af0, L_000001d6bfb89890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfa5c7c0 .functor NOT 1, L_000001d6bfb909b0, C4<0>, C4<0>, C4<0>;
L_000001d6bfa5cbb0 .functor NOT 1, L_000001d6bfb90b90, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96c10 .functor AND 1, L_000001d6bfa5c7c0, L_000001d6bfa5cbb0, C4<1>, C4<1>;
L_000001d6bfb958d0 .functor AND 1, L_000001d6bfb96c10, L_000001d6bfb90c30, C4<1>, C4<1>;
L_000001d6bfb96580 .functor AND 32, L_000001d6bfb90cd0, L_000001d6bfb89430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb960b0 .functor OR 32, L_000001d6bfa5cad0, L_000001d6bfb96580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfb95390 .functor NOT 1, L_000001d6bfb90870, C4<0>, C4<0>, C4<0>;
L_000001d6bfb95320 .functor AND 1, L_000001d6bfb95390, L_000001d6bfb90d70, C4<1>, C4<1>;
L_000001d6bfb95b70 .functor NOT 1, L_000001d6bfb8ad30, C4<0>, C4<0>, C4<0>;
L_000001d6bfb95e80 .functor AND 1, L_000001d6bfb95320, L_000001d6bfb95b70, C4<1>, C4<1>;
L_000001d6bfb96ac0 .functor AND 32, L_000001d6bfb8b4b0, v000001d6bfb78dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb95710 .functor OR 32, L_000001d6bfb960b0, L_000001d6bfb96ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfb950f0 .functor NOT 1, L_000001d6bfb8add0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96660 .functor AND 1, L_000001d6bfb950f0, L_000001d6bfb8a470, C4<1>, C4<1>;
L_000001d6bfb95470 .functor AND 1, L_000001d6bfb96660, L_000001d6bfb89e30, C4<1>, C4<1>;
L_000001d6bfb966d0 .functor AND 32, L_000001d6bfb8abf0, L_000001d6bfb8bcd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb96510 .functor OR 32, L_000001d6bfb95710, L_000001d6bfb966d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d6bfb959b0 .functor NOT 1, L_000001d6bfb8b410, C4<0>, C4<0>, C4<0>;
L_000001d6bfb96970 .functor AND 1, L_000001d6bfb8ac90, L_000001d6bfb959b0, C4<1>, C4<1>;
L_000001d6bfb95400 .functor NOT 1, L_000001d6bfb8a0b0, C4<0>, C4<0>, C4<0>;
L_000001d6bfb957f0 .functor AND 1, L_000001d6bfb96970, L_000001d6bfb95400, C4<1>, C4<1>;
L_000001d6bfb965f0 .functor AND 32, L_000001d6bfb8b550, v000001d6bfb5f840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfb95f60 .functor OR 32, L_000001d6bfb96510, L_000001d6bfb965f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb78640_0 .net *"_ivl_1", 0 0, L_000001d6bfb90a50;  1 drivers
v000001d6bfb78780_0 .net *"_ivl_11", 0 0, L_000001d6bfb90910;  1 drivers
v000001d6bfb77420_0 .net *"_ivl_12", 0 0, L_000001d6bfaca320;  1 drivers
v000001d6bfb78d20_0 .net *"_ivl_14", 0 0, L_000001d6bfa5c3d0;  1 drivers
v000001d6bfb78f00_0 .net *"_ivl_16", 31 0, L_000001d6bfb90af0;  1 drivers
v000001d6bfb76c00_0 .net *"_ivl_18", 31 0, L_000001d6bfa5cad0;  1 drivers
v000001d6bfb786e0_0 .net *"_ivl_2", 0 0, L_000001d6bfaca550;  1 drivers
v000001d6bfb78c80_0 .net *"_ivl_21", 0 0, L_000001d6bfb909b0;  1 drivers
v000001d6bfb77060_0 .net *"_ivl_22", 0 0, L_000001d6bfa5c7c0;  1 drivers
v000001d6bfb78e60_0 .net *"_ivl_25", 0 0, L_000001d6bfb90b90;  1 drivers
v000001d6bfb783c0_0 .net *"_ivl_26", 0 0, L_000001d6bfa5cbb0;  1 drivers
v000001d6bfb781e0_0 .net *"_ivl_28", 0 0, L_000001d6bfb96c10;  1 drivers
v000001d6bfb76ca0_0 .net *"_ivl_31", 0 0, L_000001d6bfb90c30;  1 drivers
v000001d6bfb77b00_0 .net *"_ivl_32", 0 0, L_000001d6bfb958d0;  1 drivers
v000001d6bfb77ec0_0 .net *"_ivl_34", 31 0, L_000001d6bfb90cd0;  1 drivers
v000001d6bfb790e0_0 .net *"_ivl_36", 31 0, L_000001d6bfb96580;  1 drivers
v000001d6bfb79180_0 .net *"_ivl_38", 31 0, L_000001d6bfb960b0;  1 drivers
v000001d6bfb77380_0 .net *"_ivl_41", 0 0, L_000001d6bfb90870;  1 drivers
v000001d6bfb76d40_0 .net *"_ivl_42", 0 0, L_000001d6bfb95390;  1 drivers
v000001d6bfb77a60_0 .net *"_ivl_45", 0 0, L_000001d6bfb90d70;  1 drivers
v000001d6bfb76de0_0 .net *"_ivl_46", 0 0, L_000001d6bfb95320;  1 drivers
v000001d6bfb77740_0 .net *"_ivl_49", 0 0, L_000001d6bfb8ad30;  1 drivers
v000001d6bfb774c0_0 .net *"_ivl_5", 0 0, L_000001d6bfb90f50;  1 drivers
v000001d6bfb77c40_0 .net *"_ivl_50", 0 0, L_000001d6bfb95b70;  1 drivers
v000001d6bfb77100_0 .net *"_ivl_52", 0 0, L_000001d6bfb95e80;  1 drivers
v000001d6bfb77560_0 .net *"_ivl_54", 31 0, L_000001d6bfb8b4b0;  1 drivers
v000001d6bfb780a0_0 .net *"_ivl_56", 31 0, L_000001d6bfb96ac0;  1 drivers
v000001d6bfb77d80_0 .net *"_ivl_58", 31 0, L_000001d6bfb95710;  1 drivers
v000001d6bfb77f60_0 .net *"_ivl_6", 0 0, L_000001d6bfaca240;  1 drivers
v000001d6bfb77600_0 .net *"_ivl_61", 0 0, L_000001d6bfb8add0;  1 drivers
v000001d6bfb771a0_0 .net *"_ivl_62", 0 0, L_000001d6bfb950f0;  1 drivers
v000001d6bfb77ce0_0 .net *"_ivl_65", 0 0, L_000001d6bfb8a470;  1 drivers
v000001d6bfb777e0_0 .net *"_ivl_66", 0 0, L_000001d6bfb96660;  1 drivers
v000001d6bfb77e20_0 .net *"_ivl_69", 0 0, L_000001d6bfb89e30;  1 drivers
v000001d6bfb78000_0 .net *"_ivl_70", 0 0, L_000001d6bfb95470;  1 drivers
v000001d6bfb78280_0 .net *"_ivl_72", 31 0, L_000001d6bfb8abf0;  1 drivers
v000001d6bfb78320_0 .net *"_ivl_74", 31 0, L_000001d6bfb966d0;  1 drivers
v000001d6bfb78460_0 .net *"_ivl_76", 31 0, L_000001d6bfb96510;  1 drivers
v000001d6bfb785a0_0 .net *"_ivl_79", 0 0, L_000001d6bfb8ac90;  1 drivers
v000001d6bfb7a080_0 .net *"_ivl_8", 0 0, L_000001d6bfaca2b0;  1 drivers
v000001d6bfb79b80_0 .net *"_ivl_81", 0 0, L_000001d6bfb8b410;  1 drivers
v000001d6bfb79400_0 .net *"_ivl_82", 0 0, L_000001d6bfb959b0;  1 drivers
v000001d6bfb7a300_0 .net *"_ivl_84", 0 0, L_000001d6bfb96970;  1 drivers
v000001d6bfb7a120_0 .net *"_ivl_87", 0 0, L_000001d6bfb8a0b0;  1 drivers
v000001d6bfb799a0_0 .net *"_ivl_88", 0 0, L_000001d6bfb95400;  1 drivers
v000001d6bfb797c0_0 .net *"_ivl_90", 0 0, L_000001d6bfb957f0;  1 drivers
v000001d6bfb7a6c0_0 .net *"_ivl_92", 31 0, L_000001d6bfb8b550;  1 drivers
v000001d6bfb7a1c0_0 .net *"_ivl_94", 31 0, L_000001d6bfb965f0;  1 drivers
v000001d6bfb7b3e0_0 .net "ina", 31 0, L_000001d6bfb89890;  1 drivers
v000001d6bfb79c20_0 .net "inb", 31 0, L_000001d6bfb89430;  alias, 1 drivers
v000001d6bfb7a940_0 .net "inc", 31 0, v000001d6bfb78dc0_0;  alias, 1 drivers
v000001d6bfb7b160_0 .net "ind", 31 0, L_000001d6bfb8bcd0;  alias, 1 drivers
v000001d6bfb792c0_0 .net "ine", 31 0, v000001d6bfb5f840_0;  alias, 1 drivers
L_000001d6bfbb00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb7abc0_0 .net "inf", 31 0, L_000001d6bfbb00d0;  1 drivers
L_000001d6bfbb0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb79ae0_0 .net "ing", 31 0, L_000001d6bfbb0118;  1 drivers
L_000001d6bfbb0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6bfb79680_0 .net "inh", 31 0, L_000001d6bfbb0160;  1 drivers
v000001d6bfb7ad00_0 .net "out", 31 0, L_000001d6bfb95f60;  alias, 1 drivers
v000001d6bfb79f40_0 .net "sel", 2 0, L_000001d6bfb892f0;  alias, 1 drivers
L_000001d6bfb90a50 .part L_000001d6bfb892f0, 2, 1;
L_000001d6bfb90f50 .part L_000001d6bfb892f0, 1, 1;
L_000001d6bfb90910 .part L_000001d6bfb892f0, 0, 1;
LS_000001d6bfb90af0_0_0 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_4 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_8 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_12 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_16 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_20 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_24 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_0_28 .concat [ 1 1 1 1], L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0, L_000001d6bfa5c3d0;
LS_000001d6bfb90af0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb90af0_0_0, LS_000001d6bfb90af0_0_4, LS_000001d6bfb90af0_0_8, LS_000001d6bfb90af0_0_12;
LS_000001d6bfb90af0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb90af0_0_16, LS_000001d6bfb90af0_0_20, LS_000001d6bfb90af0_0_24, LS_000001d6bfb90af0_0_28;
L_000001d6bfb90af0 .concat [ 16 16 0 0], LS_000001d6bfb90af0_1_0, LS_000001d6bfb90af0_1_4;
L_000001d6bfb909b0 .part L_000001d6bfb892f0, 2, 1;
L_000001d6bfb90b90 .part L_000001d6bfb892f0, 1, 1;
L_000001d6bfb90c30 .part L_000001d6bfb892f0, 0, 1;
LS_000001d6bfb90cd0_0_0 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_4 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_8 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_12 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_16 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_20 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_24 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_0_28 .concat [ 1 1 1 1], L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0, L_000001d6bfb958d0;
LS_000001d6bfb90cd0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb90cd0_0_0, LS_000001d6bfb90cd0_0_4, LS_000001d6bfb90cd0_0_8, LS_000001d6bfb90cd0_0_12;
LS_000001d6bfb90cd0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb90cd0_0_16, LS_000001d6bfb90cd0_0_20, LS_000001d6bfb90cd0_0_24, LS_000001d6bfb90cd0_0_28;
L_000001d6bfb90cd0 .concat [ 16 16 0 0], LS_000001d6bfb90cd0_1_0, LS_000001d6bfb90cd0_1_4;
L_000001d6bfb90870 .part L_000001d6bfb892f0, 2, 1;
L_000001d6bfb90d70 .part L_000001d6bfb892f0, 1, 1;
L_000001d6bfb8ad30 .part L_000001d6bfb892f0, 0, 1;
LS_000001d6bfb8b4b0_0_0 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_4 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_8 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_12 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_16 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_20 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_24 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_0_28 .concat [ 1 1 1 1], L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80, L_000001d6bfb95e80;
LS_000001d6bfb8b4b0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8b4b0_0_0, LS_000001d6bfb8b4b0_0_4, LS_000001d6bfb8b4b0_0_8, LS_000001d6bfb8b4b0_0_12;
LS_000001d6bfb8b4b0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8b4b0_0_16, LS_000001d6bfb8b4b0_0_20, LS_000001d6bfb8b4b0_0_24, LS_000001d6bfb8b4b0_0_28;
L_000001d6bfb8b4b0 .concat [ 16 16 0 0], LS_000001d6bfb8b4b0_1_0, LS_000001d6bfb8b4b0_1_4;
L_000001d6bfb8add0 .part L_000001d6bfb892f0, 2, 1;
L_000001d6bfb8a470 .part L_000001d6bfb892f0, 1, 1;
L_000001d6bfb89e30 .part L_000001d6bfb892f0, 0, 1;
LS_000001d6bfb8abf0_0_0 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_4 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_8 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_12 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_16 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_20 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_24 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_0_28 .concat [ 1 1 1 1], L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470, L_000001d6bfb95470;
LS_000001d6bfb8abf0_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8abf0_0_0, LS_000001d6bfb8abf0_0_4, LS_000001d6bfb8abf0_0_8, LS_000001d6bfb8abf0_0_12;
LS_000001d6bfb8abf0_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8abf0_0_16, LS_000001d6bfb8abf0_0_20, LS_000001d6bfb8abf0_0_24, LS_000001d6bfb8abf0_0_28;
L_000001d6bfb8abf0 .concat [ 16 16 0 0], LS_000001d6bfb8abf0_1_0, LS_000001d6bfb8abf0_1_4;
L_000001d6bfb8ac90 .part L_000001d6bfb892f0, 2, 1;
L_000001d6bfb8b410 .part L_000001d6bfb892f0, 1, 1;
L_000001d6bfb8a0b0 .part L_000001d6bfb892f0, 0, 1;
LS_000001d6bfb8b550_0_0 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_4 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_8 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_12 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_16 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_20 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_24 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_0_28 .concat [ 1 1 1 1], L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0, L_000001d6bfb957f0;
LS_000001d6bfb8b550_1_0 .concat [ 4 4 4 4], LS_000001d6bfb8b550_0_0, LS_000001d6bfb8b550_0_4, LS_000001d6bfb8b550_0_8, LS_000001d6bfb8b550_0_12;
LS_000001d6bfb8b550_1_4 .concat [ 4 4 4 4], LS_000001d6bfb8b550_0_16, LS_000001d6bfb8b550_0_20, LS_000001d6bfb8b550_0_24, LS_000001d6bfb8b550_0_28;
L_000001d6bfb8b550 .concat [ 16 16 0 0], LS_000001d6bfb8b550_1_0, LS_000001d6bfb8b550_1_4;
S_000001d6bfb5c880 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d6bfb79cc0_0 .net "Write_Data", 31 0, v000001d6bfb4ec00_0;  alias, 1 drivers
v000001d6bfb795e0_0 .net "addr", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb79860_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb7a760_0 .net "mem_out", 31 0, v000001d6bfb7b2a0_0;  alias, 1 drivers
v000001d6bfb7aa80_0 .net "mem_read", 0 0, v000001d6bfb4e700_0;  alias, 1 drivers
v000001d6bfb7b480_0 .net "mem_write", 0 0, v000001d6bfb4e7a0_0;  alias, 1 drivers
S_000001d6bfb5b8e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d6bfb5c880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d6bfb7af80 .array "DataMem", 1023 0, 31 0;
v000001d6bfb7a440_0 .net "Data_In", 31 0, v000001d6bfb4ec00_0;  alias, 1 drivers
v000001d6bfb7b2a0_0 .var "Data_Out", 31 0;
v000001d6bfb7a4e0_0 .net "Write_en", 0 0, v000001d6bfb4e7a0_0;  alias, 1 drivers
v000001d6bfb7b5c0_0 .net "addr", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb7ae40_0 .net "clk", 0 0, L_000001d6bfac9d70;  alias, 1 drivers
v000001d6bfb7ba20_0 .var/i "i", 31 0;
S_000001d6bfb5ba70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d6bfb80a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d6bfb80ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d6bfb80af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d6bfb80b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d6bfb80b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d6bfb80b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d6bfb80bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d6bfb80c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d6bfb80c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d6bfb80c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d6bfb80cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d6bfb80ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d6bfb80d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d6bfb80d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d6bfb80d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d6bfb80dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d6bfb80e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d6bfb80e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d6bfb80e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d6bfb80ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d6bfb80ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d6bfb80f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d6bfb80f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d6bfb80f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d6bfb80fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d6bfb79d60_0 .net "MEM_ALU_OUT", 31 0, v000001d6bfb4f740_0;  alias, 1 drivers
v000001d6bfb7aee0_0 .net "MEM_Data_mem_out", 31 0, v000001d6bfb7b2a0_0;  alias, 1 drivers
v000001d6bfb7b840_0 .net "MEM_memread", 0 0, v000001d6bfb4e700_0;  alias, 1 drivers
v000001d6bfb7b200_0 .net "MEM_opcode", 11 0, v000001d6bfb4e980_0;  alias, 1 drivers
v000001d6bfb7a580_0 .net "MEM_rd_ind", 4 0, v000001d6bfb4e020_0;  alias, 1 drivers
v000001d6bfb79e00_0 .net "MEM_rd_indzero", 0 0, v000001d6bfb4e3e0_0;  alias, 1 drivers
v000001d6bfb79900_0 .net "MEM_regwrite", 0 0, v000001d6bfb4fba0_0;  alias, 1 drivers
v000001d6bfb79ea0_0 .var "WB_ALU_OUT", 31 0;
v000001d6bfb79fe0_0 .var "WB_Data_mem_out", 31 0;
v000001d6bfb7b520_0 .var "WB_memread", 0 0;
v000001d6bfb7a8a0_0 .var "WB_rd_ind", 4 0;
v000001d6bfb7ac60_0 .var "WB_rd_indzero", 0 0;
v000001d6bfb7ada0_0 .var "WB_regwrite", 0 0;
v000001d6bfb79540_0 .net "clk", 0 0, L_000001d6bfbad020;  1 drivers
v000001d6bfb7b0c0_0 .var "hlt", 0 0;
v000001d6bfb7b660_0 .net "rst", 0 0, v000001d6bfb900f0_0;  alias, 1 drivers
E_000001d6bfaebfb0 .event posedge, v000001d6bfb4f100_0, v000001d6bfb79540_0;
S_000001d6bfb5d1e0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d6bf8a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d6bfbad250 .functor AND 32, v000001d6bfb79fe0_0, L_000001d6bfc04450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbad090 .functor NOT 1, v000001d6bfb7b520_0, C4<0>, C4<0>, C4<0>;
L_000001d6bfbad170 .functor AND 32, v000001d6bfb79ea0_0, L_000001d6bfc043b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d6bfbacf40 .functor OR 32, L_000001d6bfbad250, L_000001d6bfbad170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6bfb7b700_0 .net "Write_Data_RegFile", 31 0, L_000001d6bfbacf40;  alias, 1 drivers
v000001d6bfb7b7a0_0 .net *"_ivl_0", 31 0, L_000001d6bfc04450;  1 drivers
v000001d6bfb79360_0 .net *"_ivl_2", 31 0, L_000001d6bfbad250;  1 drivers
v000001d6bfb7b8e0_0 .net *"_ivl_4", 0 0, L_000001d6bfbad090;  1 drivers
v000001d6bfb7b980_0 .net *"_ivl_6", 31 0, L_000001d6bfc043b0;  1 drivers
v000001d6bfb7cce0_0 .net *"_ivl_8", 31 0, L_000001d6bfbad170;  1 drivers
v000001d6bfb7d960_0 .net "alu_out", 31 0, v000001d6bfb79ea0_0;  alias, 1 drivers
v000001d6bfb7bd40_0 .net "mem_out", 31 0, v000001d6bfb79fe0_0;  alias, 1 drivers
v000001d6bfb7cc40_0 .net "mem_read", 0 0, v000001d6bfb7b520_0;  alias, 1 drivers
LS_000001d6bfc04450_0_0 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_4 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_8 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_12 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_16 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_20 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_24 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_0_28 .concat [ 1 1 1 1], v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0, v000001d6bfb7b520_0;
LS_000001d6bfc04450_1_0 .concat [ 4 4 4 4], LS_000001d6bfc04450_0_0, LS_000001d6bfc04450_0_4, LS_000001d6bfc04450_0_8, LS_000001d6bfc04450_0_12;
LS_000001d6bfc04450_1_4 .concat [ 4 4 4 4], LS_000001d6bfc04450_0_16, LS_000001d6bfc04450_0_20, LS_000001d6bfc04450_0_24, LS_000001d6bfc04450_0_28;
L_000001d6bfc04450 .concat [ 16 16 0 0], LS_000001d6bfc04450_1_0, LS_000001d6bfc04450_1_4;
LS_000001d6bfc043b0_0_0 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_4 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_8 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_12 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_16 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_20 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_24 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_0_28 .concat [ 1 1 1 1], L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090, L_000001d6bfbad090;
LS_000001d6bfc043b0_1_0 .concat [ 4 4 4 4], LS_000001d6bfc043b0_0_0, LS_000001d6bfc043b0_0_4, LS_000001d6bfc043b0_0_8, LS_000001d6bfc043b0_0_12;
LS_000001d6bfc043b0_1_4 .concat [ 4 4 4 4], LS_000001d6bfc043b0_0_16, LS_000001d6bfc043b0_0_20, LS_000001d6bfc043b0_0_24, LS_000001d6bfc043b0_0_28;
L_000001d6bfc043b0 .concat [ 16 16 0 0], LS_000001d6bfc043b0_1_0, LS_000001d6bfc043b0_1_4;
    .scope S_000001d6bfb5cec0;
T_0 ;
    %wait E_000001d6bfaeacf0;
    %load/vec4 v000001d6bfb79040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d6bfb78dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d6bfb79220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d6bfb76fc0_0;
    %assign/vec4 v000001d6bfb78dc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d6bfb5d690;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb77ba0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d6bfb77ba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d6bfb77ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %load/vec4 v000001d6bfb77ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6bfb77ba0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb76f20, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d6bfb5d050;
T_2 ;
    %wait E_000001d6bfaec470;
    %load/vec4 v000001d6bfb776a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb64fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb672d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb78960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb77880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb76ac0_0, 0;
    %assign/vec4 v000001d6bfb77240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d6bfb788c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d6bfb78a00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb64fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb672d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb78960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb77880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb76ac0_0, 0;
    %assign/vec4 v000001d6bfb77240_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d6bfb788c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d6bfb76e80_0;
    %assign/vec4 v000001d6bfb672d0_0, 0;
    %load/vec4 v000001d6bfb78500_0;
    %assign/vec4 v000001d6bfb64fd0_0, 0;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d6bfb77880_0, 0;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d6bfb77240_0, 4, 5;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d6bfb77240_0, 4, 5;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d6bfb76ac0_0, 0;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d6bfb78960_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d6bfb78960_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d6bfb76e80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d6bfb78960_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d6bfb5d500;
T_3 ;
    %wait E_000001d6bfaeacf0;
    %load/vec4 v000001d6bfb63db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb64350_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d6bfb64350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d6bfb64350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb63c70, 0, 4;
    %load/vec4 v000001d6bfb64350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6bfb64350_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d6bfb631d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d6bfb62af0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d6bfb62f50_0;
    %load/vec4 v000001d6bfb631d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb63c70, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb63c70, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d6bfb5d500;
T_4 ;
    %wait E_000001d6bfaec2f0;
    %load/vec4 v000001d6bfb631d0_0;
    %load/vec4 v000001d6bfb62a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d6bfb631d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d6bfb62af0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d6bfb62f50_0;
    %assign/vec4 v000001d6bfb63450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d6bfb62a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6bfb63c70, 4;
    %assign/vec4 v000001d6bfb63450_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d6bfb5d500;
T_5 ;
    %wait E_000001d6bfaec2f0;
    %load/vec4 v000001d6bfb631d0_0;
    %load/vec4 v000001d6bfb647b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d6bfb631d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d6bfb62af0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d6bfb62f50_0;
    %assign/vec4 v000001d6bfb64710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d6bfb647b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6bfb63c70, 4;
    %assign/vec4 v000001d6bfb64710_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d6bfb5d500;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d6bfb5c6f0;
    %jmp t_0;
    .scope S_000001d6bfb5c6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb63bd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d6bfb63bd0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d6bfb63bd0_0;
    %ix/getv/s 4, v000001d6bfb63bd0_0;
    %load/vec4a v000001d6bfb63c70, 4;
    %ix/getv/s 4, v000001d6bfb63bd0_0;
    %load/vec4a v000001d6bfb63c70, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d6bfb63bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6bfb63bd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d6bfb5d500;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d6bfb5d370;
T_7 ;
    %wait E_000001d6bfaebbf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb636d0_0, 0, 32;
    %load/vec4 v000001d6bfb62690_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6bfb62690_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d6bfb62c30_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d6bfb636d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d6bfb62690_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6bfb62690_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6bfb62690_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d6bfb62c30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d6bfb636d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d6bfb62c30_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d6bfb62c30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d6bfb636d0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d6bfb5c3d0;
T_8 ;
    %wait E_000001d6bfaeacf0;
    %load/vec4 v000001d6bfb67eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d6bfb67730_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d6bfb67730_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d6bfb69a30_0;
    %load/vec4 v000001d6bfb68a90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d6bfb69a30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d6bfb5c3d0;
T_9 ;
    %wait E_000001d6bfaeacf0;
    %load/vec4 v000001d6bfb67eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb67550_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d6bfb68b30_0;
    %assign/vec4 v000001d6bfb67550_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d6bfb5bd90;
T_10 ;
    %wait E_000001d6bfaeabf0;
    %load/vec4 v000001d6bfb69c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb69fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb6a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb68ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb67af0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d6bfb677d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d6bfb68770_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d6bfb69030_0;
    %load/vec4 v000001d6bfb69710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d6bfb69ad0_0;
    %load/vec4 v000001d6bfb69710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d6bfb68c70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d6bfb69850_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d6bfb69030_0;
    %load/vec4 v000001d6bfb68d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d6bfb69ad0_0;
    %load/vec4 v000001d6bfb68d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb69df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb69fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb6a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb68ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb67af0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d6bfb67910_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb69fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb6a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb68ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb67af0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6bfb69fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb6a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb68ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb67af0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d6bfb5ca10;
T_11 ;
    %wait E_000001d6bfaeb0b0;
    %load/vec4 v000001d6bfb5e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb607e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb61780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb610a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb616e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb609c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb61140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb60a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb611e0_0, 0;
    %assign/vec4 v000001d6bfb604c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d6bfb5d900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d6bfb5f7a0_0;
    %assign/vec4 v000001d6bfb604c0_0, 0;
    %load/vec4 v000001d6bfb5d9a0_0;
    %assign/vec4 v000001d6bfb611e0_0, 0;
    %load/vec4 v000001d6bfb5fa20_0;
    %assign/vec4 v000001d6bfb60a60_0, 0;
    %load/vec4 v000001d6bfb5db80_0;
    %assign/vec4 v000001d6bfb61140_0, 0;
    %load/vec4 v000001d6bfb5e440_0;
    %assign/vec4 v000001d6bfb60740_0, 0;
    %load/vec4 v000001d6bfb5f660_0;
    %assign/vec4 v000001d6bfb60920_0, 0;
    %load/vec4 v000001d6bfb5f5c0_0;
    %assign/vec4 v000001d6bfb609c0_0, 0;
    %load/vec4 v000001d6bfb5e580_0;
    %assign/vec4 v000001d6bfb60100_0, 0;
    %load/vec4 v000001d6bfb5f520_0;
    %assign/vec4 v000001d6bfb616e0_0, 0;
    %load/vec4 v000001d6bfb5dd60_0;
    %assign/vec4 v000001d6bfb610a0_0, 0;
    %load/vec4 v000001d6bfb5f480_0;
    %assign/vec4 v000001d6bfb60ce0_0, 0;
    %load/vec4 v000001d6bfb5fc00_0;
    %assign/vec4 v000001d6bfb61780_0, 0;
    %load/vec4 v000001d6bfb5fd40_0;
    %assign/vec4 v000001d6bfb60b00_0, 0;
    %load/vec4 v000001d6bfb5dcc0_0;
    %assign/vec4 v000001d6bfb60240_0, 0;
    %load/vec4 v000001d6bfb5ed00_0;
    %assign/vec4 v000001d6bfb607e0_0, 0;
    %load/vec4 v000001d6bfb5e260_0;
    %assign/vec4 v000001d6bfb60f60_0, 0;
    %load/vec4 v000001d6bfb5f700_0;
    %assign/vec4 v000001d6bfb60420_0, 0;
    %load/vec4 v000001d6bfb5e8a0_0;
    %assign/vec4 v000001d6bfb60560_0, 0;
    %load/vec4 v000001d6bfb5e120_0;
    %assign/vec4 v000001d6bfb60d80_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb607e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb61780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb610a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb616e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb60100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb609c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb60740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb61140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb60a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb611e0_0, 0;
    %assign/vec4 v000001d6bfb604c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d6bfb5bf20;
T_12 ;
    %wait E_000001d6bfaea9f0;
    %load/vec4 v000001d6bfb69530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5f020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5f840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5f160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5ffc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5df40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5eda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5ef80_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d6bfb5dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5e4e0_0, 0;
    %assign/vec4 v000001d6bfb5f200_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d6bfb698f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d6bfb5e1c0_0;
    %assign/vec4 v000001d6bfb5f200_0, 0;
    %load/vec4 v000001d6bfb5ee40_0;
    %assign/vec4 v000001d6bfb5e4e0_0, 0;
    %load/vec4 v000001d6bfb5fb60_0;
    %assign/vec4 v000001d6bfb5dc20_0, 0;
    %load/vec4 v000001d6bfb5fca0_0;
    %assign/vec4 v000001d6bfb5ef80_0, 0;
    %load/vec4 v000001d6bfb5dea0_0;
    %assign/vec4 v000001d6bfb5f0c0_0, 0;
    %load/vec4 v000001d6bfb5ea80_0;
    %assign/vec4 v000001d6bfb5eda0_0, 0;
    %load/vec4 v000001d6bfb5f8e0_0;
    %assign/vec4 v000001d6bfb5df40_0, 0;
    %load/vec4 v000001d6bfb5e3a0_0;
    %assign/vec4 v000001d6bfb5ffc0_0, 0;
    %load/vec4 v000001d6bfb5fe80_0;
    %assign/vec4 v000001d6bfb5f160_0, 0;
    %load/vec4 v000001d6bfb5fac0_0;
    %assign/vec4 v000001d6bfb5eee0_0, 0;
    %load/vec4 v000001d6bfb5eb20_0;
    %assign/vec4 v000001d6bfb5e800_0, 0;
    %load/vec4 v000001d6bfb5dfe0_0;
    %assign/vec4 v000001d6bfb5e940_0, 0;
    %load/vec4 v000001d6bfb5f340_0;
    %assign/vec4 v000001d6bfb5ec60_0, 0;
    %load/vec4 v000001d6bfb5f3e0_0;
    %assign/vec4 v000001d6bfb5ff20_0, 0;
    %load/vec4 v000001d6bfb60060_0;
    %assign/vec4 v000001d6bfb5f980_0, 0;
    %load/vec4 v000001d6bfb5f2a0_0;
    %assign/vec4 v000001d6bfb5e760_0, 0;
    %load/vec4 v000001d6bfb5e9e0_0;
    %assign/vec4 v000001d6bfb5ebc0_0, 0;
    %load/vec4 v000001d6bfb5dae0_0;
    %assign/vec4 v000001d6bfb5e080_0, 0;
    %load/vec4 v000001d6bfb5da40_0;
    %assign/vec4 v000001d6bfb5e6c0_0, 0;
    %load/vec4 v000001d6bfb5fde0_0;
    %assign/vec4 v000001d6bfb5f840_0, 0;
    %load/vec4 v000001d6bfb5e620_0;
    %assign/vec4 v000001d6bfb5f020_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5f020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5f840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb5eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5f160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5ffc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5df40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5eda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb5ef80_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d6bfb5dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb5e4e0_0, 0;
    %assign/vec4 v000001d6bfb5f200_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d6bf8dd8a0;
T_13 ;
    %wait E_000001d6bfaeb6b0;
    %load/vec4 v000001d6bfb52cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d6bfb53930_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d6bf8e02d0;
T_14 ;
    %wait E_000001d6bfaeb830;
    %load/vec4 v000001d6bfb53c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d6bfb53a70_0;
    %pad/u 33;
    %load/vec4 v000001d6bfb52990_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d6bfb52990_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d6bfb52210_0;
    %load/vec4 v000001d6bfb52990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d6bfb53a70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d6bfb52990_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d6bfb52990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %load/vec4 v000001d6bfb53a70_0;
    %ix/getv 4, v000001d6bfb52990_0;
    %shiftl 4;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d6bfb52990_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d6bfb52210_0;
    %load/vec4 v000001d6bfb52990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d6bfb53a70_0;
    %load/vec4 v000001d6bfb52990_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d6bfb52990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %load/vec4 v000001d6bfb53a70_0;
    %ix/getv 4, v000001d6bfb52990_0;
    %shiftr 4;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %load/vec4 v000001d6bfb53a70_0;
    %load/vec4 v000001d6bfb52990_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6bfb52210_0, 0;
    %load/vec4 v000001d6bfb52990_0;
    %load/vec4 v000001d6bfb53a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d6bfb527b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d6bf9a6b50;
T_15 ;
    %wait E_000001d6bfaeac30;
    %load/vec4 v000001d6bfb4f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb4e3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb4fba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb4e7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb4e700_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d6bfb4e980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb4e020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb4ec00_0, 0;
    %assign/vec4 v000001d6bfb4f740_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d6bfa727b0_0;
    %assign/vec4 v000001d6bfb4f740_0, 0;
    %load/vec4 v000001d6bfb4e840_0;
    %assign/vec4 v000001d6bfb4ec00_0, 0;
    %load/vec4 v000001d6bfb4eb60_0;
    %assign/vec4 v000001d6bfb4e020_0, 0;
    %load/vec4 v000001d6bfa4ee10_0;
    %assign/vec4 v000001d6bfb4e980_0, 0;
    %load/vec4 v000001d6bfa72a30_0;
    %assign/vec4 v000001d6bfb4e700_0, 0;
    %load/vec4 v000001d6bfa4e7d0_0;
    %assign/vec4 v000001d6bfb4e7a0_0, 0;
    %load/vec4 v000001d6bfb500a0_0;
    %assign/vec4 v000001d6bfb4fba0_0, 0;
    %load/vec4 v000001d6bfb4f7e0_0;
    %assign/vec4 v000001d6bfb4e3e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d6bfb5b8e0;
T_16 ;
    %wait E_000001d6bfaec2f0;
    %load/vec4 v000001d6bfb7a4e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d6bfb7a440_0;
    %load/vec4 v000001d6bfb7b5c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb7af80, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d6bfb5b8e0;
T_17 ;
    %wait E_000001d6bfaec2f0;
    %load/vec4 v000001d6bfb7b5c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d6bfb7af80, 4;
    %assign/vec4 v000001d6bfb7b2a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d6bfb5b8e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb7ba20_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d6bfb7ba20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d6bfb7ba20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6bfb7af80, 0, 4;
    %load/vec4 v000001d6bfb7ba20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6bfb7ba20_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d6bfb5b8e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6bfb7ba20_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d6bfb7ba20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d6bfb7ba20_0;
    %load/vec4a v000001d6bfb7af80, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d6bfb7ba20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d6bfb7ba20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6bfb7ba20_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d6bfb5ba70;
T_20 ;
    %wait E_000001d6bfaebfb0;
    %load/vec4 v000001d6bfb7b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb7ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb7b0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb7ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d6bfb7b520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d6bfb7a8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d6bfb79fe0_0, 0;
    %assign/vec4 v000001d6bfb79ea0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d6bfb79d60_0;
    %assign/vec4 v000001d6bfb79ea0_0, 0;
    %load/vec4 v000001d6bfb7aee0_0;
    %assign/vec4 v000001d6bfb79fe0_0, 0;
    %load/vec4 v000001d6bfb7b840_0;
    %assign/vec4 v000001d6bfb7b520_0, 0;
    %load/vec4 v000001d6bfb7a580_0;
    %assign/vec4 v000001d6bfb7a8a0_0, 0;
    %load/vec4 v000001d6bfb79900_0;
    %assign/vec4 v000001d6bfb7ada0_0, 0;
    %load/vec4 v000001d6bfb79e00_0;
    %assign/vec4 v000001d6bfb7ac60_0, 0;
    %load/vec4 v000001d6bfb7b200_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d6bfb7b0c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d6bf8a9f50;
T_21 ;
    %wait E_000001d6bfaeb4b0;
    %load/vec4 v000001d6bfb8fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6bfb8e2f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d6bfb8e2f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d6bfb8e2f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d6bfaf8930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6bfb8ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6bfb900f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d6bfaf8930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d6bfb8ffb0_0;
    %inv;
    %assign/vec4 v000001d6bfb8ffb0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d6bfaf8930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6bfb900f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6bfb900f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d6bfb8ff10_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
