

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Sun Mar  3 17:02:56 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     303|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      99|
|Register         |        -|      -|     294|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     294|     402|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_4_fu_331_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_307_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_313_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_319_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_325_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_301_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_289_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp9_fu_295_p2                    |     +    |      0|  0|  23|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_265                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_443                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op107_write_state3   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op44_read_state1     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op84_write_state2    |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_134_p4           |    and   |      0|  0|   8|           1|           0|
    |cond_fu_373_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 303|         153|         148|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_storemerge_phi_fu_165_p4  |  15|          3|    2|          6|
    |corHelperI_V                         |   9|          2|   16|         32|
    |currentState                         |   9|          2|    2|          4|
    |i_data_TDATA_blk_n                   |   9|          2|    1|          2|
    |o_data_TDATA_blk_n                   |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out           |   9|          2|   32|         64|
    |o_data_V_data_V_1_state              |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_out           |   9|          2|    1|          2|
    |o_data_V_last_V_1_state              |  15|          3|    2|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  99|         21|   59|        124|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_541  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_reg_545                |   1|   0|    1|          0|
    |corHelperI_V                                |  16|   0|   16|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_541                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |p_Val2_1_reg_554                            |  16|   0|   16|          0|
    |phaseClass0_V_0                             |  11|   0|   16|          5|
    |phaseClass0_V_1                             |  11|   0|   16|          5|
    |phaseClass0_V_10                            |  11|   0|   16|          5|
    |phaseClass0_V_11                            |  11|   0|   16|          5|
    |phaseClass0_V_12                            |  11|   0|   16|          5|
    |phaseClass0_V_13                            |  11|   0|   16|          5|
    |phaseClass0_V_14                            |  11|   0|   16|          5|
    |phaseClass0_V_15                            |  11|   0|   16|          5|
    |phaseClass0_V_2                             |  11|   0|   16|          5|
    |phaseClass0_V_3                             |  11|   0|   16|          5|
    |phaseClass0_V_4                             |  11|   0|   16|          5|
    |phaseClass0_V_5                             |  11|   0|   16|          5|
    |phaseClass0_V_6                             |  11|   0|   16|          5|
    |phaseClass0_V_7                             |  11|   0|   16|          5|
    |phaseClass0_V_8                             |  11|   0|   16|          5|
    |phaseClass0_V_9                             |  11|   0|   16|          5|
    |tmp_last_V_reg_549                          |   1|   0|    1|          0|
    |tmp_reg_545                                 |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 294|   0|  374|         80|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

