#include "cdi/common.hpp"

static bool UART_RX_reset = false;

void SCC68070::uart_tx_log_line()
{
	if (UART_T.chars.size() > 0)
	{
		std::string line;
		for (size_t i = 0; i < UART_T.chars.size(); i++)
		{
			if (!std::iscntrl(UART_T.chars[i]))
				line += UART_T.chars[i];
		}
		if (!line.empty())
			MiniCDI::Log("[SCC68070:UART_TX] %s", line.c_str());
	}

	UART_T.chars.clear();
}

void SCC68070::dma_call(size_t index, uint32_t start_address)
{
	if (DMA[index].CCR & 0x80)
	{
		// Indicate that operation is in progress.
		DMA[index].CCR &= ~0x80; // START unset
		DMA[index].CSR &= 0b01001111; // COC, NDT and ERR unset
		DMA[index].CSR |= 0b00001000; // Channel Active set
		DMA[index].CER = 0;

		if (index == 1) start_address = DMA[1].DAC;

		MiniCDI::Log("[SCC68070:DMA%d] $%08X %s $%08X (%d %s)", index+1,
					 start_address,
					 DMA[index].OCR & 0x80 ? "=>" : "<=",
					 DMA[index].MAC,
					 DMA[index].MTC,
					 DMA[index].OCR & 0x10 ? "words" : "bytes"/*,
					 DMA[index].DCR & 0x80 ? "cycle-steal" : "burst"*/);

		// Avoid segmentation fault
		if (DMA[index].MAC >= 8*1024*1024 || start_address >= 8*1024*1024) goto end;

		while (DMA[index].MTC > 0) {
			if (DMA[index].CCR & 0x10) {
				MiniCDI::Log("[SCC68070:DMA%d] transfer aborted", index+1);
				DMA[index].CSR |= 0b10010000; // COC and ERR set
				DMA[index].CSR &= 0b11110111; // Channel Active unset
				DMA[index].CER = 0b10001u; // Abort Error
				return;
			}

			// Set operation based on external request mode (DCR bit 15)
			// Cycle-steal mode (transfer one byte at a time and continue looping to end)
			if (DMA[index].DCR & 0x80)
			{
				// Determine direction (OCR bit 7)
				// If bit set, device to memory
				if (DMA[index].OCR & 0x80)
				{
					memory[DMA[index].MAC] = memory[start_address++];
					if (DMA[index].OCR & 0x10) memory[DMA[index].MAC+1] = memory[start_address++];
				}
				// Otherwise, memory to device.
				else
				{
					memory[start_address++] = memory[DMA[index].MAC];
					if (DMA[index].OCR & 0x10) memory[start_address++] = memory[DMA[index].MAC+1];
				}

				// Increment MAC/DAC registers accordingly and decrement MTC.
				if (index == 1 && (DMA[index].SCR & 0x04)) {
					DMA[index].MAC += DMA[index].OCR & 0x10 ? 2 : 1;
					DMA[index].DAC += DMA[index].OCR & 0x10 ? 2 : 1;
				} else if (index == 0) {
					DMA[index].MAC += DMA[index].OCR & 0x10 ? 2 : 1;
				}

				DMA[index].MTC--;
			}

			// Burst mode (transfer the memory block using memcpy)
			else
			{
				// Determine direction (OCR bit 7), same as before
				if (DMA[index].OCR & 0x80)
					memcpy(&memory[DMA[index].MAC], &memory[start_address], DMA[index].OCR & 0x10 ? DMA[index].MTC*2 : DMA[index].MTC);
				else
					memcpy(&memory[start_address], &memory[DMA[index].MAC], DMA[index].OCR & 0x10 ? DMA[index].MTC*2 : DMA[index].MTC);

				// Increment MAC/DAC registers accordingly and set MTC to 0.
				if (index == 1 && (DMA[index].SCR & 0x04)) {
					DMA[index].MAC += DMA[index].OCR & 0x10 ? DMA[index].MTC*2 : DMA[index].MTC;
					DMA[index].DAC += DMA[index].OCR & 0x10 ? DMA[index].MTC*2 : DMA[index].MTC;
				} else if (index == 0) {
					DMA[index].MAC += DMA[index].OCR & 0x10 ? DMA[index].MTC*2 : DMA[index].MTC;
				}

				DMA[index].MTC = 0;
			}
		}

		end:
		// Indicate that operation is completed.
		DMA[index].CSR |= 0b10000000; // COC set
		DMA[index].CSR &= 0b11110111; // Channel Active unset
		interrupt(index == 1 ? SCC68070::IPL_DMA2 : SCC68070::IPL_DMA1, true);
	}
}

void SCC68070::interrupt(size_t index, bool assert)
{
	Ipl.levels[index] = assert;

	// Update the IPL.
	// **************************

	int all_levels[] = {
		Ipl.levels[IPL_IN7N] ? 7 : 0,
		Ipl.levels[IPL_IN5N] ? 5 : 0,
		Ipl.levels[IPL_IN4N] ? 4 : 0,
		Ipl.levels[IPL_IN2N] ? 2 : 0,
		Ipl.levels[IPL_INT1] ? LIR >> 4 & 0x07 : 0,
		Ipl.levels[IPL_INT2] ? LIR & 0x07 : 0,
		Ipl.levels[IPL_TIMER] ? PICR[0] & 0x07 : 0,
		Ipl.levels[IPL_UART_RX] ? PICR[1] >> 4 & 0x07 : 0,
		Ipl.levels[IPL_UART_TX] ? PICR[1] & 0x07 : 0,
		Ipl.levels[IPL_I2C] ? PICR[0] >> 4 & 0x07 : 0,
		Ipl.levels[IPL_DMA1] && (DMA[0].CSR & 0x80) && (DMA[0].CCR & 0x08) ? DMA[0].CCR & 0x07 : 0,
		Ipl.levels[IPL_DMA2] && (DMA[1].CSR & 0x80) && (DMA[1].CCR & 0x08) ? DMA[1].CCR & 0x07 : 0
	};

	// *******************************************
	for (int i = IPL_INT1; i <= IPL_DMA2; i++) {
		if (all_levels[i] > 0) all_levels[i] += 32;
	}

	uint8_t new_irq = *(std::max_element(all_levels, all_levels + (sizeof(all_levels) / sizeof(all_levels[0]))));
	// *******************************************
	// This method is more unstable
	/*uint8_t new_irq = 0, new_irq_index = 0;
	for (int i = IPL_DMA2; i >= 0; i--) {
		if (new_irq <= all_levels[i]) {
			new_irq = all_levels[i];
			new_irq_index = i;
		}
	}
	if (new_irq_index >= IPL_INT1 && new_irq > 0) new_irq += 32;*/
	// *******************************************

	if (Ipl.curr != new_irq)
	{
		if (Ipl.curr != 0) {
			Ipl.curr = 0;
			m68k_set_irq(0);
		}

		if (new_irq != 0) {
			Ipl.curr = new_irq;
			m68k_set_irq(new_irq);
		}
	}
}

int SCC68070::interrupt_ack(int int_level)
{
	if (int_level != Ipl.ack) {
		Ipl.ack = int_level;
		// MiniCDI::Log("[SCC68070:CPU] irq lvl%d ack", int_level);
	}

	// Return manually-set vectors in case of external interrupts (per MAME)
	switch (int_level)
	{
		case 2:
			if (Ipl.vectors[SCC68070::IPL_IN2N] > 0) { return Ipl.vectors[SCC68070::IPL_IN2N]; }
			break;
		case 4:
			if (Ipl.vectors[SCC68070::IPL_IN4N] > 0) { return Ipl.vectors[SCC68070::IPL_IN4N]; }
			break;
		case 5:
			if (Ipl.vectors[SCC68070::IPL_IN5N] > 0) { return Ipl.vectors[SCC68070::IPL_IN5N]; }
			break;
		case 7:
			if (Ipl.vectors[SCC68070::IPL_IN7N] > 0) { return Ipl.vectors[SCC68070::IPL_IN7N]; }
			break;
	}

	// Automatically deassert onchip timers (per MAME)
	if ((int_level % 8) == (LIR >> 4 & 0x07)) { interrupt(IPL_INT1, false); }
	if ((int_level % 8) == (LIR & 0x07)) { interrupt(IPL_INT2, false); }
	if ((int_level % 8) == (PICR[0] & 0x07)) { interrupt(IPL_TIMER, false); }
	if ((int_level % 8) == (PICR[1] >> 4 & 0x07)) { interrupt(IPL_UART_RX, false); }
	if ((int_level % 8) == (PICR[1] & 0x07)) { interrupt(IPL_UART_TX, false); }
	if ((int_level % 8) == (PICR[0] >> 4 & 0x07)) { interrupt(IPL_I2C, false); }

	// If not handled, return autovector.
	return 0xffffffff;
}

void SCC68070::load_rom(std::vector<char> &rom)
{
	// (Dirty) byteswap method
	if (rom[4] != 0x00) {
		for (size_t i = 0; i < rom.size(); i+=2) {
			std::swap(rom[i], rom[i+1]);
		}
	}

	memcpy(&memory[0x400000], &rom[0], rom.size()*sizeof(char));
}

void SCC68070::reset_internal()
{
	// LIR
	LIR = 0;

	// UART
	UMR = 0x20; // unused bit
	USR = 0x06; // TX ready and unused bit
	UCS = 0x08; // unused bit
	UCR = 0x80; // unused bit
	UART_T.HR = UART_T.clock = 0;
	UART_RX_reset = true;
	uart_tx_log_line();
	URH = 0;

	PICR[0] = PICR[1] = 0;

	// Timer(s)
	TSR = TCR = RR = T[0] = T[1] = T[2] = 0;
	T_cycles[0] = T_cycles[1] = T_cycles[2] = 0;

	// DMA
	DMA[0].CER = DMA[0].DCR = DMA[0].OCR = DMA[0].SCR = DMA[0].CCR = 0;
	DMA[1].CER = DMA[1].DCR = DMA[1].OCR = DMA[1].SCR = DMA[1].CCR = 0;
	DMA[0].CSR = DMA[1].CSR = 0;
	// DMA[0] = {0};
	// DMA[1] = {0};

	// I²C
	IDR = IAR = ISR = ICR = ICCR = 0;
}

void SCC68070::reset()
{
	// Clear DRAM banks
	memset(&memory[0x000000], 0, 512*1024*sizeof(char));
	memset(&memory[0x200000], 0, 512*1024*sizeof(char));

	// Copy ROM's starting SSP and PC to DRAM
	memcpy(&memory[0], &memory[0x400000], 8*sizeof(char));

	// Reset internal peripherals
	fc = 0;
	Ipl = {0};
	reset_internal();

	// Reset Musashi processor
	m68k_pulse_reset();
	m68k_set_irq(0);

	// set A0-A7, D0-D6 to 0xffffffff (cdiemu)
	for (int i = 0; i < 15; i++) { m68k_set_reg((m68k_register_t)i, 0xffffffff); }
	/*m68k_set_reg(M68K_REG_A7, (memory[0x400000] << 24) | (memory[0x400001] << 16) | (memory[0x400002] << 8) | memory[0x400003]);
	m68k_set_reg(M68K_REG_PC, (memory[0x400004] << 24) | (memory[0x400005] << 16) | (memory[0x400006] << 8) | memory[0x400007]);*/
}

uint8_t SCC68070::read8(uint32_t addr)
{
	switch (addr)
	{
		case 0x80001001: return LIR & 0x77;

		/** UART **/
		case 0x80002011: return UMR;
		case 0x80002013: USR |= (1<<1); return USR | 0x08;
		case 0x80002015: return UCS | 0x08;
		case 0x80002017: return UCR | 0x80;
		case 0x80002019: return UART_T.HR;
		case 0x8000201B: if (MiniCDI::Config.PCB_LLTest && UART_RX_reset) { URH = 0x06; UART_RX_reset = false; }
						 MiniCDI::Log("[SCC68070:UART_RX] read %02X", URH);
						 if (URH) USR |= 0x01; else USR &= ~(0x01); return URH;

		/** I²C **/
		case 0x80002001: return IDR;
		case 0x80002003: return IAR;
		case 0x80002005: return ISR;
		case 0x80002007: return ICR;
		case 0x80002009: return ICCR | 0b11100000; // undefined/unreserved bits

		/** Timer **/
		case 0x80002020: return TSR;
		case 0x80002021: return TCR;
		case 0x80002022: return (RR >> 8) & 0x00FF;
		case 0x80002023: return RR & 0x00FF;
		case 0x80002024: return (T[0] >> 8) & 0x00FF;
		case 0x80002025: return T[0] & 0x00FF;
		case 0x80002026: return (T[1] >> 8) & 0x00FF;
		case 0x80002027: return T[1] & 0x00FF;
		case 0x80002028: return (T[2] >> 8) & 0x00FF;
		case 0x80002029: return T[2] & 0x00FF;

		/** PICR **/
		case 0x80002045: return PICR[0] & 0x77;
		case 0x80002047: return PICR[1] & 0x77;

		/** DMA (ch1) **/
		case 0x80004000: return DMA[0].CSR;
		case 0x80004001: return DMA[0].CER;
		case 0x80004004: return DMA[0].DCR;
		case 0x80004005: return DMA[0].OCR;
		case 0x80004006: return DMA[0].SCR;
		case 0x80004007: return DMA[0].CCR & 0xEF;
		case 0x8000400a: return (DMA[0].MTC >> 8) & 0x00FF;
		case 0x8000400b: return DMA[0].MTC & 0x00FF;
		case 0x8000400c: return (DMA[0].MAC >> 24) & 0x000000FF;
		case 0x8000400d: return (DMA[0].MAC >> 16) & 0x000000FF;
		case 0x8000400e: return (DMA[0].MAC >> 8) & 0x000000FF;
		case 0x8000400f: return DMA[0].MAC & 0x000000FF;
		case 0x80004014: return (DMA[0].DAC >> 24) & 0x000000FF;
		case 0x80004015: return (DMA[0].DAC >> 16) & 0x000000FF;
		case 0x80004016: return (DMA[0].DAC >> 8) & 0x000000FF;
		case 0x80004017: return DMA[0].DAC & 0x000000FF;

		/** DMA (ch2) **/
		case 0x80004040: return DMA[1].CSR;
		case 0x80004041: return DMA[1].CER;
		case 0x80004044: return DMA[1].DCR;
		case 0x80004045: return DMA[1].OCR;
		case 0x80004046: return DMA[1].SCR;
		case 0x80004047: return DMA[1].CCR & 0xEF;
		case 0x8000404a: return (DMA[1].MTC >> 8) & 0x00FF;
		case 0x8000404b: return DMA[1].MTC & 0x00FF;
		case 0x8000404c: return (DMA[1].MAC >> 24) & 0x000000FF;
		case 0x8000404d: return (DMA[1].MAC >> 16) & 0x000000FF;
		case 0x8000404e: return (DMA[1].MAC >> 8) & 0x000000FF;
		case 0x8000404f: return DMA[1].MAC & 0x000000FF;
		case 0x80004054: return (DMA[1].DAC >> 24) & 0x000000FF;
		case 0x80004055: return (DMA[1].DAC >> 16) & 0x000000FF;
		case 0x80004056: return (DMA[1].DAC >> 8) & 0x000000FF;
		case 0x80004057: return DMA[1].DAC & 0x000000FF;
	}

	return memory[addr & 0x00FFFFFF];
}

void SCC68070::write8(uint32_t addr, uint8_t value)
{
	switch (addr)
	{
		/** LIR **/
		case 0x80001001: LIR = value;
			if (value & 0x80) interrupt(SCC68070::IPL_INT1, false);
			if (value & 0x08) interrupt(SCC68070::IPL_INT2, false);
			break;

		/** I²C **/ // Not even trying with these
		case 0x80002001: IDR = value; break;
		case 0x80002003: IAR = value; break;
		case 0x80002005: ISR = value; break;
		case 0x80002007: ICR = value; break;
		case 0x80002009: ICCR = value; break;

		/** UART **/
		case 0x80002011: UMR = value | 0x20; break;
		case 0x80002013: USR = value; break;
		case 0x80002015: UCS = value; break;
		case 0x80002017: UCR = value;
			switch (UCR & 0x70)
			{
				case 0x20: // reset receiver
					MiniCDI::Log("[SCC68070:UART] UCR %02X (reset URH)", value);
					URH = 0;
					UCR &= 0xF0; // reset TxD control + RxD control
					break;
				case 0x30: // reset transmitter
					MiniCDI::Log("[SCC68070:UART] UCR %02X (reset UTH)", value);
					UART_T.HR = 0;
					UART_T.chars.clear();
					USR |= 0x0C; // set TXE+TXRDY
					UCR &= 0xF0; // reset TxD control + RxD control
					break;
				case 0x40: // reset error status
					MiniCDI::Log("[SCC68070:UART] UCR %02X (reset error)", value);
					USR &= 0x0F; // reset error bits in USR 7:4
					UCR &= 0xF0; // reset TxD control + RxD control
					break;
			}
			break;
		case 0x80002019: UART_T.HR = value;
			USR &= ~0x08; // unset TXE
			USR &= ~0x04; // unset TXRDY
			if (value == '\n' || value == '\0')
				uart_tx_log_line();
			else
				UART_T.chars.push_back(value);
			break;
		case 0x8000201B: URH = value; break;

		/** Timer **/
		case 0x80002020: TSR &= ~value; break;
		case 0x80002021: TCR = value; break;
		case 0x80002022: RR &= 0x00FF; RR |= (value << 8); break;
		case 0x80002023: RR &= 0xFF00; RR |= value; break;
		case 0x80002024: T[0] &= 0x00FF; T[0] |= (value << 8); break;
		case 0x80002025: T[0] &= 0xFF00; T[0] |= value; break;
		case 0x80002026: T[1] &= 0x00FF; T[1] |= (value << 8); break;
		case 0x80002027: T[1] &= 0xFF00; T[1] |= value; break;
		case 0x80002028: T[2] &= 0x00FF; T[2] |= (value << 8); break;
		case 0x80002029: T[2] &= 0xFF00; T[2] |= value; break;

		/** PICR **/
		/// When PIR (4th bit) is set for either peripheral, the pending interrupt is cleared, per datasheet.
		/// It seems to have the same behaviour as PIR for INT1N and INT2N.
		case 0x80002045: PICR[0] = value;
			if (value & 0x80) interrupt(SCC68070::IPL_I2C, false);
			if (value & 0x08) interrupt(SCC68070::IPL_TIMER, false);
			break;
		case 0x80002047: PICR[1] = value;
			if (value & 0x80) interrupt(SCC68070::IPL_UART_RX, false);
			if (value & 0x08) interrupt(SCC68070::IPL_UART_TX, false);
			break;

		/** DMA (ch1) **/
		case 0x80004000: DMA[0].CSR &= 0x08; break;
		case 0x80004004: DMA[0].DCR &= 0x08; DMA[0].DCR |= (value & 0xF7); break;
		case 0x80004005: DMA[0].OCR = value; DMA[0].DCR &= 0xF7; DMA[0].DCR |= ((value >> 1) & 0x08); break;
		case 0x80004006: DMA[0].SCR = value; break;
		case 0x80004007: DMA[0].CCR = value; break;
		case 0x8000400a: DMA[0].MTC &= 0x00FF; DMA[0].MTC |= (value << 8); break;
		case 0x8000400b: DMA[0].MTC &= 0xFF00; DMA[0].MTC |= value; break;
		case 0x8000400c: DMA[0].MAC &= 0x00FFFFFF; DMA[0].MAC |= (value << 24); break;
		case 0x8000400d: DMA[0].MAC &= 0xFF00FFFF; DMA[0].MAC |= (value << 16); break;
		case 0x8000400e: DMA[0].MAC &= 0xFFFF00FF; DMA[0].MAC |= (value << 8); break;
		case 0x8000400f: DMA[0].MAC &= 0xFFFFFF00; DMA[0].MAC |= value; break;
		case 0x80004014: DMA[0].DAC &= 0x00FFFFFF; DMA[0].DAC |= (value << 24); break;
		case 0x80004015: DMA[0].DAC &= 0xFF00FFFF; DMA[0].DAC |= (value << 16); break;
		case 0x80004016: DMA[0].DAC &= 0xFFFF00FF; DMA[0].DAC |= (value << 8); break;
		case 0x80004017: DMA[0].DAC &= 0xFFFFFF00; DMA[0].DAC |= value; break;

		/** DMA (ch2) **/
		case 0x80004040: DMA[1].CSR &= 0x08; break;
		case 0x80004044: DMA[1].DCR &= 0x08; DMA[1].DCR |= (value & 0xF7); break;
		case 0x80004045: DMA[1].OCR = value; DMA[1].DCR &= 0xF7; DMA[1].DCR |= ((value >> 1) & 0x08); break;
		case 0x80004046: DMA[1].SCR = value; break;
		case 0x80004047: DMA[1].CCR = value; break;
		case 0x8000404a: DMA[1].MTC &= 0x00FF; DMA[1].MTC |= (value << 8); break;
		case 0x8000404b: DMA[1].MTC &= 0xFF00; DMA[1].MTC |= value; break;
		case 0x8000404c: DMA[1].MAC &= 0x00FFFFFF; DMA[1].MAC |= (value << 24); break;
		case 0x8000404d: DMA[1].MAC &= 0xFF00FFFF; DMA[1].MAC |= (value << 16); break;
		case 0x8000404e: DMA[1].MAC &= 0xFFFF00FF; DMA[1].MAC |= (value << 8); break;
		case 0x8000404f: DMA[1].MAC &= 0xFFFFFF00; DMA[1].MAC |= value; break;
		case 0x80004054: DMA[1].DAC &= 0x00FFFFFF; DMA[1].DAC |= (value << 24); break;
		case 0x80004055: DMA[1].DAC &= 0xFF00FFFF; DMA[1].DAC |= (value << 16); break;
		case 0x80004056: DMA[1].DAC &= 0xFFFF00FF; DMA[1].DAC |= (value << 8); break;
		case 0x80004057: DMA[1].DAC &= 0xFFFFFF00; DMA[1].DAC |= value; break;
	}
}

void SCC68070::timer0_tick()
{
	if (T[0] == 0xFFFF) {
		//MiniCDI::Log("[SCC68070:Timer0] Overflow");
		TSR |= 0x80; // OV in T0
		T[0] = RR;
		interrupt(SCC68070::IPL_TIMER, true);
	} else {
		T[0]++;
	}
}

void SCC68070::uart_tx_tick()
{
	if ((UCR & 0b1100) != 0b0100) return;

	if (UART_T.chars.size() > 0)
	{
		//MiniCDI::Log("[SCC68070:UART] transferring %02X", UART_T.chars[0]);
		UART_T.HR = UART_T.chars[0];
		USR |= 0x04; // set TXRDY
		interrupt(SCC68070::IPL_UART_TX, true);
	}

	if (UART_T.chars.size() == 0)
	{
		USR |= 0x0C; // set TXE+TXRDY
	}
}

void SCC68070::run(int cycles, bool use_timer0)
{
	#ifdef MINICDI_DEBUG_CPU
	// Print disassembly to log
	if (MiniCDI::Config.LogFile != 0) {
		char text[192];
		m68k_disassemble(text, m68k_get_reg(NULL, M68K_REG_PC), M68K_CPU_TYPE_SCC68070);
		MiniCDI::Log("[SCC68070:CPU][$%08X] %s\n", m68k_get_reg(NULL, M68K_REG_PC), text);
	}
	#endif

	// Execute CPU
	m68k_execute(cycles);

	if (!use_timer0) return;

	// Step timer for however many multiples of the Timer0 cycle rate.
	#define T0_CYCLE_RATE 96
	T_cycles[0] += cycles;
	while (T_cycles[0] >= T0_CYCLE_RATE)
	{
		T_cycles[0] -= T0_CYCLE_RATE;
		this->timer0_tick();
	}
}