Analysis & Synthesis report for fftpga
Wed Oct 13 11:01:43 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl
 18. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config
 19. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg
 20. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri
 21. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive
 22. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send
 23. Parameter Settings for User Entity Instance: fir_filter_mat:u_fir_filter_mat
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21
 28. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6
 29. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5
 30. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8
 31. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7
 32. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4
 33. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3
 34. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2
 35. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22
 36. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10
 37. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9
 38. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11
 39. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12
 40. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14
 41. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13
 42. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16
 43. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15
 44. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18
 45. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17
 46. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19
 47. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20
 48. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23
 49. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24
 50. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25
 51. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26
 52. Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27
 53. altpll Parameter Settings by Entity Instance
 54. lpm_mult Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "fir_filter_mat:u_fir_filter_mat"
 56. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
 57. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
 58. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"
 59. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl"
 60. SignalTap II Logic Analyzer Settings
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "auto_signaltap_0"
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 13 11:01:43 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fftpga                                      ;
; Top-level Entity Name              ; fftpga                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,547                                       ;
;     Total combinational functions  ; 4,725                                       ;
;     Dedicated logic registers      ; 2,441                                       ;
; Total registers                    ; 2441                                        ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,848                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; fftpga             ; fftpga             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/fir_filter_mat.v                                                                                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/fir_filter_mat.v                                                     ;         ;
; ../rtl/audio/wm8978_ctrl.v                                                                                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/wm8978_ctrl.v                                                  ;         ;
; ../rtl/audio/wm8978_config.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/wm8978_config.v                                                ;         ;
; ../rtl/audio/i2c_reg_cfg.v                                                                                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/i2c_reg_cfg.v                                                  ;         ;
; ../rtl/audio/i2c_dri.v                                                                                         ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/i2c_dri.v                                                      ;         ;
; ../rtl/audio/audio_send.v                                                                                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/audio_send.v                                                   ;         ;
; ../rtl/audio/audio_receive.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/audio_receive.v                                                ;         ;
; ../rtl/fftpga.v                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/fftpga.v                                                             ;         ;
; ipcore/pll_clk.v                                                                                               ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/firpga/par/ipcore/pll_clk.v                                                     ;         ;
; ../rtl/select.v                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/select.v                                                             ;         ;
; altpll.tdf                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; aglobal131.inc                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                          ;         ;
; stratix_pll.inc                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                                                                                              ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                                                                                              ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/pll_clk_altpll.v                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/pll_clk_altpll.v                                                  ;         ;
; sld_signaltap.vhd                                                                                              ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;         ;
; sld_signaltap_impl.vhd                                                                                         ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;         ;
; sld_ela_control.vhd                                                                                            ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;         ;
; lpm_shiftreg.tdf                                                                                               ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;         ;
; lpm_constant.inc                                                                                               ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;         ;
; dffeea.inc                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                              ;         ;
; sld_mbpmg.vhd                                                                                                  ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                                                   ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;         ;
; sld_buffer_manager.vhd                                                                                         ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;         ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_h124.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_h124.tdf                                               ;         ;
; altdpram.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                            ;         ;
; memmodes.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;         ;
; a_hdffe.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;         ;
; alt_le_rden_reg.inc                                                                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;         ;
; altsyncram.inc                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                          ;         ;
; lpm_mux.tdf                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;         ;
; muxlut.inc                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                              ;         ;
; bypassff.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                            ;         ;
; altshift.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                            ;         ;
; db/mux_ssc.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/mux_ssc.tdf                                                       ;         ;
; lpm_decode.tdf                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;         ;
; declut.inc                                                                                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/declut.inc                                              ;         ;
; lpm_compare.inc                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; db/decode_dvf.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/decode_dvf.tdf                                                    ;         ;
; lpm_counter.tdf                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;         ;
; lpm_add_sub.inc                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; cmpconst.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                            ;         ;
; lpm_counter.inc                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; alt_counter_stratix.inc                                                                                        ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;         ;
; db/cntr_4ii.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_4ii.tdf                                                      ;         ;
; db/cmpr_tgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_tgc.tdf                                                      ;         ;
; db/cntr_i6j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_i6j.tdf                                                      ;         ;
; db/cntr_egi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_egi.tdf                                                      ;         ;
; db/cmpr_qgc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_qgc.tdf                                                      ;         ;
; db/cntr_23j.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_23j.tdf                                                      ;         ;
; db/cmpr_ngc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_ngc.tdf                                                      ;         ;
; sld_rom_sr.vhd                                                                                                 ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;         ;
; sld_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ;         ;
; sld_jtag_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;         ;
; lpm_mult.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;         ;
; multcore.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                            ;         ;
; multcore.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                                            ;         ;
; csa_add.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                                             ;         ;
; mpar_add.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                                            ;         ;
; muleabz.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                                             ;         ;
; mul_lfrg.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                                            ;         ;
; mul_boothc.inc                                                                                                 ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                                          ;         ;
; alt_ded_mult.inc                                                                                               ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                        ;         ;
; alt_ded_mult_y.inc                                                                                             ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                      ;         ;
; dffpipe.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                             ;         ;
; mpar_add.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                                            ;         ;
; lpm_add_sub.tdf                                                                                                ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                         ;         ;
; addcore.inc                                                                                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                             ;         ;
; look_add.inc                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                            ;         ;
; alt_stratix_add_sub.inc                                                                                        ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                 ;         ;
; db/add_sub_dkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_dkh.tdf                                                   ;         ;
; db/add_sub_j9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_j9h.tdf                                                   ;         ;
; db/add_sub_hkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_hkh.tdf                                                   ;         ;
; altshift.tdf                                                                                                   ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                                            ;         ;
; db/add_sub_n9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_n9h.tdf                                                   ;         ;
; db/add_sub_fkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_fkh.tdf                                                   ;         ;
; db/add_sub_gkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_gkh.tdf                                                   ;         ;
; db/add_sub_m9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_m9h.tdf                                                   ;         ;
; db/add_sub_bkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_bkh.tdf                                                   ;         ;
; db/add_sub_ckh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_ckh.tdf                                                   ;         ;
; db/add_sub_i9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_i9h.tdf                                                   ;         ;
; db/add_sub_ikh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_ikh.tdf                                                   ;         ;
; db/add_sub_l9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_l9h.tdf                                                   ;         ;
; db/add_sub_jkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_jkh.tdf                                                   ;         ;
; db/add_sub_kkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_kkh.tdf                                                   ;         ;
; db/add_sub_o9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_o9h.tdf                                                   ;         ;
; db/add_sub_lkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_lkh.tdf                                                   ;         ;
; db/add_sub_p9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_p9h.tdf                                                   ;         ;
; db/add_sub_mkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_mkh.tdf                                                   ;         ;
; db/add_sub_h9h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_h9h.tdf                                                   ;         ;
; db/add_sub_nkh.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_nkh.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/fft_fifo_ctrl.v                                                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/fft_fifo_ctrl.v                                                      ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/data_modulus.v                                                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/data_modulus.v                                                       ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/sqrt.v                                                        ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/firpga/par/ipcore/sqrt.v                                                        ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft.v                                                         ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft.v                                                         ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/fft_pack_fft_131.vhd                              ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/fft_pack_fft_131.vhd                              ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_math_pkg_fft_131.vhd                    ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_lib_pkg_fft_131.vhd                     ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd     ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd       ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ; yes             ; Encrypted Altera IP File     ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/audio_in_fifo.v                                               ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/firpga/par/ipcore/audio_in_fifo.v                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/fft_top.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/fft_top.v                                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/audio/lcd_fifo_ctrl.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/audio/lcd_fifo_ctrl.v                                                ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/lcd_display.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/lcd_display.v                                                        ;         ;
; C:/Users/Administrator/Desktop/firpga/rtl/lcd/lcd_top.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/firpga/rtl/lcd/lcd_top.v                                                        ;         ;
; C:/Users/Administrator/Desktop/firpga/par/ipcore/fifo.v                                                        ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/firpga/par/ipcore/fifo.v                                                        ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                              ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                              ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                       ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                       ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                            ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                          ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                          ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dcfifo_8gj1.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dcfifo_8gj1.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/a_graycounter_r57.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/a_graycounter_r57.tdf                                             ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/a_graycounter_njc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/a_graycounter_njc.tdf                                             ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_oj31.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_oj31.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_gkd.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_gkd.tdf                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_fd9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_fd9.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_hkd.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_hkd.tdf                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_gd9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_gd9.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_d66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_d66.tdf                                                      ;         ;
; asj_fft_sglstream_fft_131.vhd                                                                                  ; yes             ; Encrypted Altera IP File     ; asj_fft_sglstream_fft_131.vhd                                                                                  ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                              ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                              ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                           ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                           ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                            ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                            ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/scfifo_udh1.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/scfifo_udh1.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/a_dpfifo_no81.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/a_dpfifo_no81.tdf                                                 ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_ssf1.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_ssf1.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_gs8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cmpr_gs8.tdf                                                      ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/cntr_tnb.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_tnb.tdf                                                      ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/cntr_ao7.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_ao7.tdf                                                      ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/cntr_unb.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/cntr_unb.tdf                                                      ;         ;
; asj_fft_m_k_counter_fft_131.vhd                                                                                ; yes             ; Encrypted Altera IP File     ; asj_fft_m_k_counter_fft_131.vhd                                                                                ;         ;
; asj_fft_tdl_bit_rst_fft_131.vhd                                                                                ; yes             ; Encrypted Altera IP File     ; asj_fft_tdl_bit_rst_fft_131.vhd                                                                                ;         ;
; asj_fft_wrengen_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_wrengen_fft_131.vhd                                                                                    ;         ;
; asj_fft_in_write_sgl_fft_131.vhd                                                                               ; yes             ; Encrypted Altera IP File     ; asj_fft_in_write_sgl_fft_131.vhd                                                                               ;         ;
; asj_fft_cnt_ctrl_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_cnt_ctrl_fft_131.vhd                                                                                   ;         ;
; asj_fft_4dp_ram_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_4dp_ram_fft_131.vhd                                                                                    ;         ;
; asj_fft_data_ram_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_data_ram_fft_131.vhd                                                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_aku3.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_aku3.tdf                                               ;         ;
; asj_fft_dataadgen_fft_131.vhd                                                                                  ; yes             ; Encrypted Altera IP File     ; asj_fft_dataadgen_fft_131.vhd                                                                                  ;         ;
; asj_fft_cxb_addr_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_cxb_addr_fft_131.vhd                                                                                   ;         ;
; asj_fft_wrswgen_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_wrswgen_fft_131.vhd                                                                                    ;         ;
; asj_fft_cxb_data_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_cxb_data_fft_131.vhd                                                                                   ;         ;
; asj_fft_cxb_data_r_fft_131.vhd                                                                                 ; yes             ; Encrypted Altera IP File     ; asj_fft_cxb_data_r_fft_131.vhd                                                                                 ;         ;
; asj_fft_dft_bfp_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_dft_bfp_fft_131.vhd                                                                                    ;         ;
; asj_fft_pround_fft_131.vhd                                                                                     ; yes             ; Encrypted Altera IP File     ; asj_fft_pround_fft_131.vhd                                                                                     ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_onj.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_onj.tdf                                                   ;         ;
; asj_fft_tdl_bit_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_tdl_bit_fft_131.vhd                                                                                    ;         ;
; asj_fft_bfp_o_fft_131.vhd                                                                                      ; yes             ; Encrypted Altera IP File     ; asj_fft_bfp_o_fft_131.vhd                                                                                      ;         ;
; asj_fft_bfp_i_fft_131.vhd                                                                                      ; yes             ; Encrypted Altera IP File     ; asj_fft_bfp_i_fft_131.vhd                                                                                      ;         ;
; asj_fft_cmult_std_fft_131.vhd                                                                                  ; yes             ; Encrypted Altera IP File     ; asj_fft_cmult_std_fft_131.vhd                                                                                  ;         ;
; asj_fft_mult_add_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_mult_add_fft_131.vhd                                                                                   ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altmult_add.tdf                                         ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altmult_add.tdf                                         ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                    ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                    ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                     ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                     ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/mult_add_khq2.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/mult_add_khq2.tdf                                                 ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/ded_mult_8591.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/ded_mult_8591.tdf                                                 ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_a3c.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_a3c.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/mult_add_jgq2.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/mult_add_jgq2.tdf                                                 ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_lnj.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_lnj.tdf                                                   ;         ;
; asj_fft_tdl_fft_131.vhd                                                                                        ; yes             ; Encrypted Altera IP File     ; asj_fft_tdl_fft_131.vhd                                                                                        ;         ;
; asj_fft_bfp_ctrl_fft_131.vhd                                                                                   ; yes             ; Encrypted Altera IP File     ; asj_fft_bfp_ctrl_fft_131.vhd                                                                                   ;         ;
; asj_fft_twadgen_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_twadgen_fft_131.vhd                                                                                    ;         ;
; asj_fft_3dp_rom_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_3dp_rom_fft_131.vhd                                                                                    ;         ;
; twid_rom_fft_131.vhd                                                                                           ; yes             ; Encrypted Altera IP File     ; twid_rom_fft_131.vhd                                                                                           ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_4191.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_4191.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_5191.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_5191.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_6191.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_6191.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_v091.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_v091.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_0191.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_0191.tdf                                               ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_1191.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/altsyncram_1191.tdf                                               ;         ;
; asj_fft_lpprdadr2gen_fft_131.vhd                                                                               ; yes             ; Encrypted Altera IP File     ; asj_fft_lpprdadr2gen_fft_131.vhd                                                                               ;         ;
; asj_fft_tdl_rst_fft_131.vhd                                                                                    ; yes             ; Encrypted Altera IP File     ; asj_fft_tdl_rst_fft_131.vhd                                                                                    ;         ;
; asj_fft_lpp_serial_r2_fft_131.vhd                                                                              ; yes             ; Encrypted Altera IP File     ; asj_fft_lpp_serial_r2_fft_131.vhd                                                                              ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_14k.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_14k.tdf                                                   ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                                             ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                                             ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_vqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_vqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_uqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_uqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_tqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_tqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_sqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_sqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_rqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_rqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_qqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_qqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_pqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_pqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_oqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_oqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_nqc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_nqc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_fpc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_fpc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_epc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_epc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_dpc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_dpc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_cpc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_cpc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_bpc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_bpc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_apc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_apc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_8pc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/add_sub_8pc.tdf                                                   ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                                             ; yes             ; Megafunction                 ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                                             ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dcfifo_4sk1.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dcfifo_4sk1.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/a_gray2bin_sgb.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/a_gray2bin_sgb.tdf                                                ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_3dc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_3dc.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_ed9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_ed9.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_ikd.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_ikd.tdf                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_hd9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_hd9.tdf                                                   ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_jkd.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/alt_synch_pipe_jkd.tdf                                            ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_id9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/dffpipe_id9.tdf                                                   ;         ;
; d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd                                              ; yes             ; Encrypted Megafunction       ; d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd                                              ;         ;
; C:/Users/Administrator/Desktop/firpga/par/db/mult_7dt.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/firpga/par/db/mult_7dt.tdf                                                      ;         ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 6,547         ;
;                                             ;               ;
; Total combinational functions               ; 4725          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1481          ;
;     -- 3 input functions                    ; 2613          ;
;     -- <=2 input functions                  ; 631           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2279          ;
;     -- arithmetic mode                      ; 2446          ;
;                                             ;               ;
; Total registers                             ; 2441          ;
;     -- Dedicated logic registers            ; 2441          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 10            ;
; Total memory bits                           ; 14848         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 1160          ;
; Total fan-out                               ; 24758         ;
; Average fan-out                             ; 3.39          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fftpga                                                                                                 ; 4725 (2)          ; 2441 (0)     ; 14848       ; 0            ; 0       ; 0         ; 10   ; 0            ; |fftpga                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |fir_filter_mat:u_fir_filter_mat|                                                                    ; 3718 (1048)       ; 546 (546)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 75 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_j9h:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_dkh:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_hkh:auto_generated|                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult10|                                                                                 ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 101 (46)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_o9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_kkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_lkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult11|                                                                                 ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 126 (65)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_p9h:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_jkh:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_mkh:auto_generated|                                                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult12|                                                                                 ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 118 (59)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_h9h:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_bkh:auto_generated|                                                          ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_nkh:auto_generated|                                                       ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_nkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult13|                                                                                 ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 83 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_h9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_bkh:auto_generated|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_nkh:auto_generated|                                                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_nkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult14|                                                                                 ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 83 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_h9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_bkh:auto_generated|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_nkh:auto_generated|                                                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_nkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult15|                                                                                 ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 118 (59)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_h9h:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_bkh:auto_generated|                                                          ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_nkh:auto_generated|                                                       ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_nkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult16|                                                                                 ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 126 (65)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_p9h:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_jkh:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_mkh:auto_generated|                                                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult17|                                                                                 ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 101 (46)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_o9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_kkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_kkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_lkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult18|                                                                                 ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 100 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_m9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_gkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_bkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult19|                                                                                 ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 114 (59)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 78 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_j9h:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_dkh:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_hkh:auto_generated|                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult20|                                                                                 ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 85 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult21|                                                                                 ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 94 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult22|                                                                                 ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 93 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_m9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_gkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_bkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult23|                                                                                 ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 83 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_i9h:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_ckh:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_gkh:auto_generated|                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult24|                                                                                 ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 100 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_l9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_ikh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_jkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult25|                                                                                 ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 85 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_l9h:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_ikh:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_jkh:auto_generated|                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult26|                                                                                 ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 78 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_j9h:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_dkh:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_hkh:auto_generated|                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult27|                                                                                 ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27                                                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                                                           ; 75 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core                                                                                                                                                                                                                                                                    ; work         ;
;             |mpar_add:padder|                                                                           ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_j9h:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                               ; work         ;
;                   |add_sub_dkh:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                    ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                          ; work         ;
;                      |add_sub_hkh:auto_generated|                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 85 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_l9h:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_ikh:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_jkh:auto_generated|                                                       ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult3|                                                                                  ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 100 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_l9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_ikh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_jkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult4|                                                                                  ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 83 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_i9h:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_ckh:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_gkh:auto_generated|                                                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult5|                                                                                  ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 93 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_m9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_gkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_bkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult6|                                                                                  ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 94 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult7|                                                                                  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 85 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult8|                                                                                  ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 114 (59)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_n9h:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_hkh:auto_generated|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_fkh:auto_generated|                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult9|                                                                                  ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                           ; 100 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core                                                                                                                                                                                                                                                                     ; work         ;
;             |mpar_add:padder|                                                                           ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_m9h:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                     ; work         ;
;                |lpm_add_sub:adder[1]|                                                                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_gkh:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                     ; work         ;
;                |mpar_add:sub_par_add|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                           ; work         ;
;                      |add_sub_bkh:auto_generated|                                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |select:u_select|                                                                                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|select:u_select                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 672 (1)           ; 1670 (233)   ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 671 (0)           ; 1437 (0)     ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 671 (88)          ; 1437 (538)   ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_h124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 277 (3)           ; 599 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 232 (0)           ; 580 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 348 (348)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 232 (0)           ; 232 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 40 (40)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 180 (9)           ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_4ii:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 116 (116)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|                                                                          ; 195 (0)           ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl                                                                                                                                                                                                                                                                                                             ; work         ;
;       |audio_receive:u_audio_receive|                                                                   ; 43 (43)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                                                                                                                                                                                                                                                                               ; work         ;
;       |audio_send:u_audio_send|                                                                         ; 20 (20)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                                                                                                                                                                                                                                                                     ; work         ;
;       |wm8978_config:u_wm8978_config|                                                                   ; 132 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                                                                                                                                                                                                                                                                               ; work         ;
;          |i2c_dri:u_i2c_dri|                                                                            ; 84 (84)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                             ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|                                                                    ; 48 (48)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg                                                                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 116          ; 128          ; 116          ; 14848 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |fftpga|pll_clk:u_pll_clk ; C:/Users/Administrator/Desktop/firpga/par/ipcore/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state                                                                                        ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                        ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16..31]                           ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|wl[0,1]      ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15] ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|wr_flag              ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7..15]        ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_lrc_d0                                   ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                            ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr_rd ; Merged with wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16 ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16  ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_rd ; Stuck at GND due to stuck port data_in                                                                    ;
; Total Number of Removed Registers = 33                                                         ;                                                                                                           ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15] ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7] ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2441  ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 1282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1247  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                                                                                                 ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                                                                                             ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 15                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                     ;
; 32:1               ; 15 bits   ; 315 LEs       ; 180 LEs              ; 135 LEs                ; Yes        ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |fftpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |fftpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 6                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config ;
+----------------+----------------------------+--------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                   ;
+----------------+----------------------------+--------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                        ;
; WL             ; 010000                     ; Unsigned Binary                                        ;
; BIT_CTRL       ; 0                          ; Unsigned Binary                                        ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                        ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                        ;
+----------------+----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                                                      ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                     ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                                          ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                                          ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                                          ;
+----------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                      ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter_mat:u_fir_filter_mat ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; coeff1         ; 1111111101110010 ; Signed Binary                            ;
; coeff2         ; 1111111111101111 ; Signed Binary                            ;
; coeff3         ; 0000000011001001 ; Signed Binary                            ;
; coeff4         ; 0000001000000001 ; Signed Binary                            ;
; coeff5         ; 0000001011111110 ; Signed Binary                            ;
; coeff6         ; 0000001010001111 ; Signed Binary                            ;
; coeff7         ; 1111111110010011 ; Signed Binary                            ;
; coeff8         ; 1111101000001110 ; Signed Binary                            ;
; coeff9         ; 1111001111111111 ; Signed Binary                            ;
; coeff10        ; 1111000101000100 ; Signed Binary                            ;
; coeff11        ; 1111011001000101 ; Signed Binary                            ;
; coeff12        ; 0000010111001110 ; Signed Binary                            ;
; coeff13        ; 0001111100011110 ; Signed Binary                            ;
; coeff14        ; 0011110101000111 ; Signed Binary                            ;
; coeff15        ; 0101100001101010 ; Signed Binary                            ;
; coeff16        ; 0110100010000001 ; Signed Binary                            ;
; coeff17        ; 0110100010000001 ; Signed Binary                            ;
; coeff18        ; 0101100001101010 ; Signed Binary                            ;
; coeff19        ; 0011110101000111 ; Signed Binary                            ;
; coeff20        ; 0001111100011110 ; Signed Binary                            ;
; coeff21        ; 0000010111001110 ; Signed Binary                            ;
; coeff22        ; 1111011001000101 ; Signed Binary                            ;
; coeff23        ; 1111000101000100 ; Signed Binary                            ;
; coeff24        ; 1111001111111111 ; Signed Binary                            ;
; coeff25        ; 1111101000001110 ; Signed Binary                            ;
; coeff26        ; 1111111110010011 ; Signed Binary                            ;
; coeff27        ; 0000001010001111 ; Signed Binary                            ;
; coeff28        ; 0000001011111110 ; Signed Binary                            ;
; coeff29        ; 0000001000000001 ; Signed Binary                            ;
; coeff30        ; 0000000011001001 ; Signed Binary                            ;
; coeff31        ; 1111111111101111 ; Signed Binary                            ;
; coeff32        ; 1111111101110010 ; Signed Binary                            ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 116                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 116                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 57587                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 7778                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 369                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9            ; Untyped                         ;
; LPM_WIDTHP                                     ; 25           ; Untyped                         ;
; LPM_WIDTHR                                     ; 25           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 9            ; Untyped                         ;
; LPM_WIDTHP                                     ; 25           ; Untyped                         ;
; LPM_WIDTHR                                     ; 25           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                         ;
; LPM_WIDTHP                                     ; 29           ; Untyped                         ;
; LPM_WIDTHR                                     ; 29           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                         ;
; LPM_WIDTHP                                     ; 29           ; Untyped                         ;
; LPM_WIDTHR                                     ; 29           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                         ;
; LPM_WIDTHP                                     ; 29           ; Untyped                         ;
; LPM_WIDTHR                                     ; 29           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 8            ; Untyped                         ;
; LPM_WIDTHP                                     ; 24           ; Untyped                         ;
; LPM_WIDTHR                                     ; 24           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 11           ; Untyped                         ;
; LPM_WIDTHP                                     ; 27           ; Untyped                         ;
; LPM_WIDTHR                                     ; 27           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 11           ; Untyped                         ;
; LPM_WIDTHP                                     ; 27           ; Untyped                         ;
; LPM_WIDTHR                                     ; 27           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 12           ; Untyped                          ;
; LPM_WIDTHP                                     ; 28           ; Untyped                          ;
; LPM_WIDTHR                                     ; 28           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 14           ; Untyped                          ;
; LPM_WIDTHP                                     ; 30           ; Untyped                          ;
; LPM_WIDTHR                                     ; 30           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 16           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 15           ; Untyped                          ;
; LPM_WIDTHP                                     ; 31           ; Untyped                          ;
; LPM_WIDTHR                                     ; 31           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 15           ; Untyped                          ;
; LPM_WIDTHP                                     ; 31           ; Untyped                          ;
; LPM_WIDTHR                                     ; 31           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 12           ; Untyped                          ;
; LPM_WIDTHP                                     ; 28           ; Untyped                          ;
; LPM_WIDTHR                                     ; 28           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 14           ; Untyped                          ;
; LPM_WIDTHP                                     ; 30           ; Untyped                          ;
; LPM_WIDTHR                                     ; 30           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 13           ; Untyped                          ;
; LPM_WIDTHP                                     ; 29           ; Untyped                          ;
; LPM_WIDTHR                                     ; 29           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 8            ; Untyped                          ;
; LPM_WIDTHP                                     ; 24           ; Untyped                          ;
; LPM_WIDTHR                                     ; 24           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 11           ; Untyped                          ;
; LPM_WIDTHP                                     ; 27           ; Untyped                          ;
; LPM_WIDTHR                                     ; 27           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 11           ; Untyped                          ;
; LPM_WIDTHP                                     ; 27           ; Untyped                          ;
; LPM_WIDTHR                                     ; 27           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                          ;
; LPM_WIDTHP                                     ; 25           ; Untyped                          ;
; LPM_WIDTHR                                     ; 25           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 9            ; Untyped                          ;
; LPM_WIDTHP                                     ; 25           ; Untyped                          ;
; LPM_WIDTHR                                     ; 25           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 28                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 9                                               ;
;     -- LPM_WIDTHP                     ; 25                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 9                                               ;
;     -- LPM_WIDTHP                     ; 25                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 12                                              ;
;     -- LPM_WIDTHP                     ; 28                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 8                                               ;
;     -- LPM_WIDTHP                     ; 24                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 11                                              ;
;     -- LPM_WIDTHP                     ; 27                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 11                                              ;
;     -- LPM_WIDTHP                     ; 27                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult22 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 12                                              ;
;     -- LPM_WIDTHP                     ; 28                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 14                                              ;
;     -- LPM_WIDTHP                     ; 30                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 12                                              ;
;     -- LPM_WIDTHP                     ; 28                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 15                                              ;
;     -- LPM_WIDTHP                     ; 31                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 15                                              ;
;     -- LPM_WIDTHP                     ; 31                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 12                                              ;
;     -- LPM_WIDTHP                     ; 28                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 14                                              ;
;     -- LPM_WIDTHP                     ; 30                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 13                                              ;
;     -- LPM_WIDTHP                     ; 29                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 8                                               ;
;     -- LPM_WIDTHP                     ; 24                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult24 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 11                                              ;
;     -- LPM_WIDTHP                     ; 27                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult25 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 11                                              ;
;     -- LPM_WIDTHP                     ; 27                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult26 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 9                                               ;
;     -- LPM_WIDTHP                     ; 25                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult27 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 9                                               ;
;     -- LPM_WIDTHP                     ; 25                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter_mat:u_fir_filter_mat"                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; filter_out[17..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_addr   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i2c_addr[15..8]" will be connected to GND. ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i2c_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl"                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "adc_data[31..16]" have no fanouts                      ;
; dac_data ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dac_data[31..16]" will be connected to GND. ;
; tx_done  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 116                 ; 116              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                        ; Details                                                                                                                                             ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                          ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                          ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|clk_enable         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                          ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[17] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[18] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[19] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[20] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[21] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[22] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[23] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[24] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[25] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[26] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[27] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[28] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[29] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[30] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[31] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|delay_pipeline[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; fir_filter_mat:u_fir_filter_mat|filter_in[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                     ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_in[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[0]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[0]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[10]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[10]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[11]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[11]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[12]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[12]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[13]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[13]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[14]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[14]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[15]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[15]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[16]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[16]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[17]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[17]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[18]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[18]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[19]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[19]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[1]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[1]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[20]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[20]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[21]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[21]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[22]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[22]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[23]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[23]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[24]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[24]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[25]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[25]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[26]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[26]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[27]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[27]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[28]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[28]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[29]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[29]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[2]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[2]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[30]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[30]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[31]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[31]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[32]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[32]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[32]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[32]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[33]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[33]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[33]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[33]                                      ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[3]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[3]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[4]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[4]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[5]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[5]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[6]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[6]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[7]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[7]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[8]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[8]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[9]                                       ; N/A                                                                                                                                                 ;
; fir_filter_mat:u_fir_filter_mat|filter_out[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fir_filter_mat:u_fir_filter_mat|output_register[9]                                       ; N/A                                                                                                                                                 ;
; pll_clk:u_pll_clk|c0                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                 ;
; pll_clk:u_pll_clk|c0                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                 ;
; sys_clk                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                  ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[0]~0                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[0]~0                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[10]~1                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[10]~1                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[11]~2                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[11]~2                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[12]~3                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[12]~3                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[13]~4                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[13]~4                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[14]~5                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[14]~5                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[15]~6                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[15]~6                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[1]~7                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[1]~7                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[24]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[25]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[26]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[27]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[28]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[29]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[2]~8                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[2]~8                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[30]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[31]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[3]~9                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[3]~9                                                      ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[4]~10                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[4]~10                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[5]~11                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[5]~11                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[6]~12                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[6]~12                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[7]~13                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[7]~13                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[8]~14                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[8]~14                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[9]~15                                                     ; N/A                                                                                                                                                 ;
; wm8978_ctrl:u_wm8978_ctrl|dac_data[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; select:u_select|audio_data_out[9]~15                                                     ; N/A                                                                                                                                                 ;
+----------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Oct 13 11:01:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fftpga -c fftpga
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/fir_filter_mat.v
    Info (12023): Found entity 1: fir_filter_mat
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/wm8978_ctrl.v
    Info (12023): Found entity 1: wm8978_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/wm8978_config.v
    Info (12023): Found entity 1: wm8978_config
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/i2c_reg_cfg.v
    Info (12023): Found entity 1: i2c_reg_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/audio_speak.v
    Info (12023): Found entity 1: audio_speak
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/audio_send.v
    Info (12023): Found entity 1: audio_send
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/audio/audio_receive.v
    Info (12023): Found entity 1: audio_receive
Warning (10275): Verilog HDL Module Instantiation warning at fftpga.v(74): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/fftpga.v
    Info (12023): Found entity 1: fftpga
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/fir_filter.v
    Info (12023): Found entity 1: fir_filter
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/firpga/rtl/select.v
    Info (12023): Found entity 1: select
Info (12127): Elaborating entity "fftpga" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "wm8978_ctrl" for hierarchy "wm8978_ctrl:u_wm8978_ctrl"
Info (12128): Elaborating entity "wm8978_config" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"
Info (12128): Elaborating entity "i2c_reg_cfg" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(83): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "audio_receive" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive"
Info (12128): Elaborating entity "audio_send" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send"
Info (12128): Elaborating entity "fir_filter_mat" for hierarchy "fir_filter_mat:u_fir_filter_mat"
Info (12128): Elaborating entity "select" for hierarchy "select:u_select"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h124.tdf
    Info (12023): Found entity 1: altsyncram_h124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 28 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult21"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult22"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult10"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult11"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult12"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult14"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult13"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult16"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult15"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult19"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult20"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult23"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult24"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult25"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult26"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fir_filter_mat:u_fir_filter_mat|Mult27"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info (12023): Found entity 1: add_sub_dkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf
    Info (12023): Found entity 1: add_sub_j9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n9h.tdf
    Info (12023): Found entity 1: add_sub_n9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult21"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf
    Info (12023): Found entity 1: add_sub_m9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf
    Info (12023): Found entity 1: add_sub_l9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf
    Info (12023): Found entity 1: add_sub_jkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kkh.tdf
    Info (12023): Found entity 1: add_sub_kkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o9h.tdf
    Info (12023): Found entity 1: add_sub_o9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkh.tdf
    Info (12023): Found entity 1: add_sub_lkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult10"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf
    Info (12023): Found entity 1: add_sub_p9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkh.tdf
    Info (12023): Found entity 1: add_sub_mkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult11"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nkh.tdf
    Info (12023): Found entity 1: add_sub_nkh
Info (12131): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12|altshift:external_latency_ffs", which is child of megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult12"
Info (12130): Elaborated megafunction instantiation "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14"
Info (12133): Instantiated megafunction "fir_filter_mat:u_fir_filter_mat|lpm_mult:Mult14" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/firpga/par/output_files/fftpga.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 170 of its 234 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6711 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 6579 logic cells
    Info (21064): Implemented 116 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Wed Oct 13 11:01:44 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/firpga/par/output_files/fftpga.map.smsg.


