initial
assume (= [$formal$sodor5_lb_unified_bmc.v:163$205_CHECK] #b0)
assume (= [$formal$sodor5_lb_unified_bmc.v:163$205_EN] #b0)
assume (= [counter] #b0000)
assume (= [init] #b1)
assume (= [model1.copy_alu_op1] #b00000000000000000000000000000000)
assume (= [model1.copy_alu_op2] #b00000000000000000000000000000000)
assume (= [model1.copy_dec_wbaddr] #b00000)
assume (= [model1.copy_dmem_req_bits_addr] #b00000000000000000000000000000000)
assume (= [model1.copy_dmem_req_bits_data] #b00000000000000000000000000000000)
assume (= [model1.copy_dmem_req_valid] #b0)
assume (= [model1.copy_funct3] #b000)
assume (= [model1.copy_imm] #b00000000000000000000000000000000)
assume (= [model1.copy_imm_sbtype_sext] #b00000000000000000000000000000000)
assume (= [model1.copy_imm_stype_sext] #b00000000000000000000000000000000)
assume (= [model1.copy_lb_table_addr] #b00000000000000000000000000000000)
assume (= [model1.copy_lb_table_data] #b00000000000000000000000000000000)
assume (= [model1.copy_lb_table_valid] #b0)
assume (= [model1.copy_reg_rd_data_in] #b00000000000000000000000000000000)
assume (= [model1.copy_reg_rs1_addr_in] #b00000)
assume (= [model1.copy_reg_rs2_addr_in] #b00000)
assume (= [model1.dec_reg_inst] #b00000000000000000000000000000000)
assume (= [model1.dec_reg_pc] #b00000000000000000000000000000000)
assume (= [model1.dmem.cycle_counter] #b0000)
assume (= [model1.dmem.dmem_resp_bits_data] #b00000000000000000000000000000000)
assume (= [model1.dmem.dmem_resp_valid] #b0)
assume (= [model1.exe_reg_inst] #b00000000000000000000000000000000)
assume (= [model1.exe_reg_pc] #b00000000000000000000000000000000)
assume (= [model1.exe_reg_rs2_data_out] #b00000000000000000000000000000000)
assume (= [model1.exe_reg_wbaddr] #b00000)
assume (= [model1.if_reg_pc] #b00000000000000000000000000000000)
assume (= [model1.instr_queue[0]] #b00000000000000000000000000000000)
assume (= [model1.instr_queue[1]] #b00000000000000000000000000000000)
assume (= [model1.instr_queue[2]] #b00000000000000000000000000000000)
assume (= [model1.instr_queue[3]] #b00000000000000000000000000000000)
assume (= [model1.instr_queue_valid[0]] #b0)
assume (= [model1.lb_table_addr] #b00000000000000000000000000000000)
assume (= [model1.lb_table_data] #b00000000000000000000000000000000)
assume (= [model1.lb_table_valid] #b0)
assume (= [model1.mem_reg_alu_out] #b00000000000000000000000000000000)
assume (= [model1.mem_reg_inst] #b00000000000000000000000000000000)
assume (= [model1.mem_reg_pc] #b00000000000000000000000000000000)
assume (= [model1.mem_reg_wbaddr] #b00000)
assume (= [model1.pc] #b00000000000000000000000000000000)
assume (= [model1.reg_rd_addr_in] #b00000)
assume (= [model1.reg_rs1_data_out] #b00000000000000000000000000000000)
assume (= [model1.reg_rs2_data_out] #b00000000000000000000000000000000)
assume (= [model1.regfile[0]] #b00000000000000000000000000000000)
assume (= [model1.regfile[10]] #b00000000000000000000000000000000)
assume (= [model1.regfile[11]] #b00000000000000000000000000000000)
assume (= [model1.regfile[12]] #b00000000000000000000000000000000)
assume (= [model1.regfile[13]] #b00000000000000000000000000000000)
assume (= [model1.regfile[14]] #b00000000000000000000000000000000)
assume (= [model1.regfile[15]] #b00000000000000000000000000000000)
assume (= [model1.regfile[16]] #b00000000000000000000000000000000)
assume (= [model1.regfile[17]] #b00000000000000000000000000000000)
assume (= [model1.regfile[18]] #b00000000000000000000000000000000)
assume (= [model1.regfile[19]] #b00000000000000000000000000000000)
assume (= [model1.regfile[1]] #b00000000000000000000000000000000)
assume (= [model1.regfile[20]] #b00000000000000000000000000000000)
assume (= [model1.regfile[21]] #b00000000000000000000000000000000)
assume (= [model1.regfile[22]] #b00000000000000000000000000000000)
assume (= [model1.regfile[23]] #b00000000000000000000000000000000)
assume (= [model1.regfile[24]] #b00000000000000000000000000000000)
assume (= [model1.regfile[25]] #b11111111111111111111111111111111)
assume (= [model1.regfile[26]] #b11111111111111111111111111111111)
assume (= [model1.regfile[27]] #b11111111111111111111111111111111)
assume (= [model1.regfile[28]] #b00000000000000000000000000000000)
assume (= [model1.regfile[29]] #b00000000000000000000000000000000)
assume (= [model1.regfile[2]] #b00000000000000000000000000000000)
assume (= [model1.regfile[30]] #b00000000000000000000000000000000)
assume (= [model1.regfile[31]] #b00000000000000000000000000000000)
assume (= [model1.regfile[3]] #b00000000000000000000000000000000)
assume (= [model1.regfile[4]] #b00000000000000000000000000000000)
assume (= [model1.regfile[5]] #b00000000000000000000000000000000)
assume (= [model1.regfile[6]] #b00000000000000000000000000000000)
assume (= [model1.regfile[7]] #b00000000000000000000000000000000)
assume (= [model1.regfile[8]] #b00000000000000000000000000000000)
assume (= [model1.regfile[9]] #b00000000000000000000000000000000)
assume (= [model1.signal__branch_decision] #b0)
assume (= [model2.copy_alu_op1] #b00000000000000000000000000000000)
assume (= [model2.copy_alu_op2] #b00000000000000000000000000000000)
assume (= [model2.copy_dec_wbaddr] #b00000)
assume (= [model2.copy_dmem_req_bits_addr] #b00000000000000000000000000000000)
assume (= [model2.copy_dmem_req_bits_data] #b00000000000000000000000000000000)
assume (= [model2.copy_dmem_req_valid] #b0)
assume (= [model2.copy_funct3] #b000)
assume (= [model2.copy_imm] #b00000000000000000000000000000000)
assume (= [model2.copy_imm_sbtype_sext] #b00000000000000000000000000000000)
assume (= [model2.copy_imm_stype_sext] #b00000000000000000000000000000000)
assume (= [model2.copy_lb_table_addr] #b00000000000000000000000000000000)
assume (= [model2.copy_lb_table_data] #b00000000000000000000000000000000)
assume (= [model2.copy_lb_table_valid] #b0)
assume (= [model2.copy_reg_rd_data_in] #b00000000000000000000000000000000)
assume (= [model2.copy_reg_rs1_addr_in] #b00000)
assume (= [model2.copy_reg_rs2_addr_in] #b00000)
assume (= [model2.dec_reg_inst] #b00000000000000000000000000000000)
assume (= [model2.dec_reg_pc] #b00000000000000000000000000000000)
assume (= [model2.dmem.cycle_counter] #b0000)
assume (= [model2.dmem.dmem_resp_bits_data] #b00000000000000000000000000000000)
assume (= [model2.dmem.dmem_resp_valid] #b0)
assume (= [model2.exe_reg_inst] #b00000000000000000000000000000000)
assume (= [model2.exe_reg_pc] #b00000000000000000000000000000000)
assume (= [model2.exe_reg_rs2_data_out] #b00000000000000000000000000000000)
assume (= [model2.exe_reg_wbaddr] #b00000)
assume (= [model2.if_reg_pc] #b00000000000000000000000000000000)
assume (= [model2.instr_queue[0]] #b00000000000000000000000000000000)
assume (= [model2.instr_queue[1]] #b00000000000000000000000000000000)
assume (= [model2.instr_queue[2]] #b00000000000000000000000000000000)
assume (= [model2.instr_queue[3]] #b00000000000000000000000000000000)
assume (= [model2.instr_queue_valid[0]] #b0)
assume (= [model2.lb_table_addr] #b00000000000000000000000000000000)
assume (= [model2.lb_table_data] #b00000000000000000000000000000000)
assume (= [model2.lb_table_valid] #b0)
assume (= [model2.mem_reg_alu_out] #b00000000000000000000000000000000)
assume (= [model2.mem_reg_inst] #b00000000000000000000000000000000)
assume (= [model2.mem_reg_pc] #b00000000000000000000000000000000)
assume (= [model2.mem_reg_wbaddr] #b00000)
assume (= [model2.pc] #b00000000000000000000000000000000)
assume (= [model2.reg_rd_addr_in] #b00000)
assume (= [model2.reg_rs1_data_out] #b00000000000000000000000000000000)
assume (= [model2.reg_rs2_data_out] #b00000000000000000000000000000000)
assume (= [model2.regfile[0]] #b00000000000000000000000000000000)
assume (= [model2.regfile[10]] #b00000000000000000000000000000000)
assume (= [model2.regfile[11]] #b00000000000000000000000000000000)
assume (= [model2.regfile[12]] #b00000000000000000000000000000000)
assume (= [model2.regfile[13]] #b00000000000000000000000000000000)
assume (= [model2.regfile[14]] #b00000000000000000000000000000000)
assume (= [model2.regfile[15]] #b00000000000000000000000000000000)
assume (= [model2.regfile[16]] #b00000000000000000000000000000000)
assume (= [model2.regfile[17]] #b00000000000000000000000000000000)
assume (= [model2.regfile[18]] #b00000000000000000000000000000000)
assume (= [model2.regfile[19]] #b00000000000000000000000000000000)
assume (= [model2.regfile[1]] #b00000000000000000000000000000000)
assume (= [model2.regfile[20]] #b00000000000000000000000000000000)
assume (= [model2.regfile[21]] #b00000000000000000000000000000000)
assume (= [model2.regfile[22]] #b00000000000000000000000000000000)
assume (= [model2.regfile[23]] #b00000000000000000000000000000000)
assume (= [model2.regfile[24]] #b00000000000000000000000000000000)
assume (= [model2.regfile[25]] #b11111111111111111111111111111111)
assume (= [model2.regfile[26]] #b11111111111111111111111111111111)
assume (= [model2.regfile[27]] #b11111111111111111111111111111111)
assume (= [model2.regfile[28]] #b00000000000000000000000000000000)
assume (= [model2.regfile[29]] #b00000000000000000000000000000000)
assume (= [model2.regfile[2]] #b00000000000000000000000000000000)
assume (= [model2.regfile[30]] #b00000000000000000000000000000000)
assume (= [model2.regfile[31]] #b00000000000000000000000000000000)
assume (= [model2.regfile[3]] #b00000000000000000000000000000000)
assume (= [model2.regfile[4]] #b00000000000000000000000000000000)
assume (= [model2.regfile[5]] #b00000000000000000000000000000000)
assume (= [model2.regfile[6]] #b00000000000000000000000000000000)
assume (= [model2.regfile[7]] #b00000000000000000000000000000000)
assume (= [model2.regfile[8]] #b00000000000000000000000000000000)
assume (= [model2.regfile[9]] #b00000000000000000000000000000000)
assume (= [model2.signal__branch_decision] #b0)
assume (= [reset] #b1)
assume (= (select [model1.dmem.mem] #b0000) #b00000000000000000000000000000000)
assume (= (select [model1.dmem.mem] #b1111) #b00000000000000000000000000000000)
assume (= (select [model2.dmem.mem] #b0000) #b00000000000000000000000000000000)
assume (= (select [model2.dmem.mem] #b1111) #b00000000000000000000000000000000)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)
