// Seed: 3474826543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_5 = -1;
endmodule
module module_1 (
    input tri0 id_0
);
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  tri id_3;
  assign id_3 = -1;
  localparam id_4 = 1;
endmodule
program module_2 #(
    parameter id_2 = 32'd30
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout reg id_3;
  output wire _id_2;
  output reg id_1;
  assign id_3 = -1'h0 == id_5;
  wire [1 'b0 : -1  -  1] id_6, id_7;
  always @(-1)
    if (1) id_1 = id_7;
    else id_3 <= id_7;
  logic id_8[id_2 : -1] = id_5;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5
  );
endprogram
