// Seed: 1045388059
module module_0 #(
    parameter id_2 = 32'd58
);
  wire id_1;
  parameter id_2 = 1;
  wire [-  id_2 : -1] id_3;
  tri [1 : id_2] id_4;
  assign id_4 = id_2 + -1;
  tri id_5 = 1;
  parameter id_6 = -1;
  wire id_7;
  ;
  wire [1 : id_2] id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd34
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [id_1 : (  id_1  )] id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  logic [1  ==  id_1 : -1 'h0] id_5;
  buf primCall (id_2, id_4);
endmodule
