#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 14 10:19:32 2022
# Process ID: 6504
# Current directory: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8840 D:\WHUT\SocCompetition\ov5640x2_udp_ddr3_hdmi\ov5640x2_udp_ddr3_hdmi.xpr
# Log file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/vivado.log
# Journal file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.xpr
update_compile_order -fileset sources_1
file mkdir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/ip_checksum_tb.v w ]
add_files -fileset sim_1 D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/ip_checksum_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ip_checksum_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ip_checksum_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/crc32_d8_tb.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/eth_upd_tx_gmii_tb.v}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top crc32_d8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source crc32_d8_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top eth_udp_tx_gmii_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source eth_udp_tx_gmii_tb.tcl
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/image_stitche_x_tb.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo2mig_axi_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v
file delete -force D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top image_stitche_x_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source image_stitche_x_tb.tcl
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/div_encoder_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dvi_encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source dvi_encoder_tb.tcl
run all
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/DVP_Capture_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DVP_Capture_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source DVP_Capture_tb.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top image_stitche_x_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
