{
  "totalCount" : 5413,
  "totalCountFiltered" : 5413,
  "duration" : 736,
  "indexDuration" : 392,
  "requestDuration" : 580,
  "searchUid" : "734f14ca-f749-476e-bb68-36a364e94d84",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-tu7l7ftyzfpeo64xkeqa752ake",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItdHU3bDdmdHl6ZnBlbzY0eGtlcWE3NTJha2U=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
    "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
    "firstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 540,
    "percentScore" : 52.28936,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A64 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "BxðYxre7ctziAPVJ",
        "urihash" : "BxðYxre7ctziAPVJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "systransactionid" : 924303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750600000,
        "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8cef7d10f7540e0b9e3",
        "transactionid" : 924303,
        "title" : "Arm A-profile A64 Instruction Set Architecture ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1658750600000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750600743025076,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750581841,
        "syssize" : 201,
        "sysdate" : 1658750600000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750600000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658750600743025076,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A64 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
    },
    "childResults" : [ {
      "title" : "CSINV: Conditional Select Invert.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. ... CSINV: Conditional Select Invert. ... Armv8-AArmv9-AA64",
      "firstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 540,
      "percentScore" : 52.28936,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CSINV: Conditional Select Invert. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "CeyQZuOmKb5Sd5p1",
        "urihash" : "CeyQZuOmKb5Sd5p1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "cond ; registers ; instruction ; CSINV ; o2 ; op ; CSETM ; CINV ; asynchronous exceptions ; Operational information ; nif ConditionHolds ; Assembler Symbols ; bitwise inversion ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318608000,
        "permanentid" : "2a15bcee41474c67ff9488d09b0edff14bafa98b4fc88634b59422a0478a",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d2f7d10f7540e0ba50",
        "transactionid" : 909543,
        "title" : "CSINV: Conditional Select Invert. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318608000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318608007782214,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 2210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318556831,
        "syssize" : 2210,
        "sysdate" : 1656318608000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318608000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318608007782214,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
        "syscollection" : "default"
      },
      "Title" : "CSINV: Conditional Select Invert.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CSINV--Conditional-Select-Invert-",
      "Excerpt" : "<Xm> Is the 64-bit name of the second general-purpose source register, encoded in the \\\"Rm\\\" field ... The values of the NZCV flags. ... CSINV: Conditional Select Invert. ... Armv8-AArmv9-AA64",
      "FirstSentences" : "CSINV Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the ..."
    }, {
      "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "firstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 540,
      "percentScore" : 52.28936,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "eQoñaWSHaNcQvkoP",
        "urihash" : "eQoñaWSHaNcQvkoP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "subsequent use ; stack pointer ; general-purpose register ; AUTDB ; upper ; authentication ; modifier ; nif ; Assembler Symbols ; Translation fault ; HavePACExt ; instruction",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318607000,
        "permanentid" : "65c9d721e5b0e9e70ba4f7047bfdc66a80f2165551927abe2c39e55aea75",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d0f7d10f7540e0b9fa",
        "transactionid" : 909543,
        "title" : "AUTDB, AUTDZB: Authenticate Data address, using key B. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318607484879500,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 1559,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318557171,
        "syssize" : 1559,
        "sysdate" : 1656318607000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318607484879500,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
        "syscollection" : "default"
      },
      "Title" : "AUTDB, AUTDZB: Authenticate Data address, using key B.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-",
      "Excerpt" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data ... The modifier is: In the general-purpose register or stack pointer that is specified ... <Xn|SP>",
      "FirstSentences" : "AUTDB, AUTDZB Authenticate Data address, using key B. This instruction authenticates a data address, using a modifier and key B. The address is in the general-purpose register that is specified by ..."
    }, {
      "title" : "CPYFP, CPYFM, CPYFE: Memory Copy Forward-only.",
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "excerpt" : "Operation CheckMOPSEnabled();\\n\\ninteger N = MaxBlockSizeCopiedBytes();\\nbits(64) toaddress ... if nzcv<1> == '0' then \\/\\/ PSTATE.C\\n ... boolean wrong_option = TRUE;\\n ... Armv8-AArmv9-AA64",
      "firstSentences" : "CPYFP, CPYFM, CPYFE Memory Copy Forward-only. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 540,
      "percentScore" : 52.28936,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A64 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A64 Instruction Set Architecture ",
          "document_number" : "ddi0602",
          "document_version" : "2022-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5204997",
          "sysurihash" : "BxðYxre7ctziAPVJ",
          "urihash" : "BxðYxre7ctziAPVJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "systransactionid" : 924303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1648740259000,
          "topparentid" : 5204997,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648748750000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1658750600000,
          "permanentid" : "b178f5996b1a2acc2bfec16d88384cecd8efffbf5dfe2f252b27fbd96d0c",
          "syslanguage" : [ "English" ],
          "itemid" : "6245e8cef7d10f7540e0b9e3",
          "transactionid" : 924303,
          "title" : "Arm A-profile A64 Instruction Set Architecture ",
          "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
          "date" : 1658750600000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
          "document_id" : "ddi0602:2022-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1658750600743025076,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658750581841,
          "syssize" : 201,
          "sysdate" : 1658750600000,
          "haslayout" : "1",
          "topparent" : "5204997",
          "label_version" : "2022-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5204997,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658750600000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0602/2022-03/?lang=en",
          "modified" : 1649930485000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658750600743025076,
          "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A64 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8- ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A64 Instruction Set Architecture Armv8-AArmv9 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CPYFP, CPYFM, CPYFE: Memory Copy Forward-only. ",
        "document_number" : "ddi0602",
        "document_version" : "2022-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5204997",
        "sysurihash" : "f1n1obJGqDPYd3ðG",
        "urihash" : "f1n1obJGqDPYd3ðG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
        "systransactionid" : 909543,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648740259000,
        "topparentid" : 5204997,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648748750000,
        "sysconcepts" : "memory ; instructions ; CPYFM ; CPYFE ; prologue ; epilogue ; CPYFP ; lowest address ; general-purpose register ; Portable software ; architecture ; optimization ; preconditioning",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "attachmentparentid" : 5204997,
        "parentitem" : "6245e8cef7d10f7540e0b9e3",
        "concepts" : "memory ; instructions ; CPYFM ; CPYFE ; prologue ; epilogue ; CPYFP ; lowest address ; general-purpose register ; Portable software ; architecture ; optimization ; preconditioning",
        "documenttype" : "html",
        "isattachment" : "5204997",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1656318607000,
        "permanentid" : "060aafb72d0ed57e937fd6ec7211ea54d0952b024a4f357e64c4256a191e",
        "syslanguage" : [ "English" ],
        "itemid" : "6245e8d1f7d10f7540e0ba29",
        "transactionid" : 909543,
        "title" : "CPYFP, CPYFM, CPYFE: Memory Copy Forward-only. ",
        "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
        "date" : 1656318607000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
        "document_id" : "ddi0602:2022-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1656318607248827896,
        "sysisattachment" : "5204997",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5204997,
        "size" : 10539,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656318557065,
        "syssize" : 10539,
        "sysdate" : 1656318607000,
        "haslayout" : "1",
        "topparent" : "5204997",
        "label_version" : "2022-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5204997,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656318607000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0602/2022-03/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-?lang=en",
        "modified" : 1649930485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656318607248827896,
        "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
        "syscollection" : "default"
      },
      "Title" : "CPYFP, CPYFM, CPYFE: Memory Copy Forward-only.",
      "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYFP--CPYFM--CPYFE--Memory-Copy-Forward-only-",
      "Excerpt" : "Operation CheckMOPSEnabled();\\n\\ninteger N = MaxBlockSizeCopiedBytes();\\nbits(64) toaddress ... if nzcv<1> == '0' then \\/\\/ PSTATE.C\\n ... boolean wrong_option = TRUE;\\n ... Armv8-AArmv9-AA64",
      "FirstSentences" : "CPYFP, CPYFM, CPYFE Memory Copy Forward-only. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
      "document_number" : "ddi0602",
      "document_version" : "2022-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5204997",
      "sysurihash" : "xhQi9S7w99RylNeu",
      "urihash" : "xhQi9S7w99RylNeu",
      "sysuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "systransactionid" : 909543,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1648740259000,
      "topparentid" : 5204997,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648748750000,
      "sysconcepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 5204997,
      "parentitem" : "6245e8cef7d10f7540e0b9e3",
      "concepts" : "memory ; instructions ; epilogue ; prologue ; highest address ; general-purpose register ; backward direction ; saturation ; algorithms ; Portable software ; architecture ; 0x007FFFFFFFFFFFFF ; optimization ; preconditioning ; succession",
      "documenttype" : "html",
      "isattachment" : "5204997",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1656318608000,
      "permanentid" : "036ec39bcc8cdde89392718820100908bf130d09c3c960729e72902b221c",
      "syslanguage" : [ "English" ],
      "itemid" : "6245e8d1f7d10f7540e0ba3b",
      "transactionid" : 909543,
      "title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal. ",
      "products" : [ "CPU Architecture", "A-profile", "Armv9-A", "Armv8-A", "SVE", "Neon Intrinsics", "A64" ],
      "date" : 1656318608000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8", "Armv9", "AArch64" ],
      "document_id" : "ddi0602:2022-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1656318608052182263,
      "sysisattachment" : "5204997",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5204997,
      "size" : 14551,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318556937,
      "syssize" : 14551,
      "sysdate" : 1656318608000,
      "haslayout" : "1",
      "topparent" : "5204997",
      "label_version" : "2022-03",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5204997,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A64 Instruction Set Architecture.",
      "wordcount" : 271,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318608000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
      "modified" : 1649930485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318608052182263,
      "uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
      "syscollection" : "default"
    },
    "Title" : "CPYPRN, CPYMRN, CPYERN: Memory Copy, reads non-temporal.",
    "Uri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0602/2022-03/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0602/2022-03/en/Base-Instructions/CPYPRN--CPYMRN--CPYERN--Memory-Copy--reads-non-temporal-",
    "Excerpt" : "Xs holds the highest address that the copy is copied from -Xn+1. ... At the end of the instruction: the value of Xn is written back with 0. the value of ... toaddress = toaddress + cpysize;\\n",
    "FirstSentences" : "CPYPRN, CPYMRN, CPYERN Memory Copy, reads non-temporal. These instructions perform a memory copy. The prologue, main, and epilogue instructions are expected to be run in succession and to appear ..."
  }, {
    "title" : "AMU counters",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "firstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "7MsoI86n8tFkaJX3",
        "urihash" : "7MsoI86n8tFkaJX3",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
        "syslanguage" : [ "English" ],
        "itemid" : "623914858804d00769e9e1c2",
        "transactionid" : 863682,
        "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880811839744,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 5055,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 325,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880811839744,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "firstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "xQGRbnZTuG6Z0Pgi",
        "urihash" : "xQGRbnZTuG6Z0Pgi",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "PMU events ; common architectural ; counters ; PMCEID0 ; assignments ; Figure D4 ; cycle ; Bus",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "18455da4320743222218abefc4f53caadf2800f5249c941e0c9c62e7dd23",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e314",
        "transactionid" : 851333,
        "title" : "PMCEID0, Performance Monitors Common Event Identification Register 0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048751146412,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 4011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026371,
        "syssize" : 4011,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 177,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048751146412,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
        "syscollection" : "default"
      },
      "Title" : "PMCEID0, Performance Monitors Common Event Identification Register 0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch32-PMU-registers/PMCEID0--Performance-Monitors-Common-Event-Identification-Register-0",
      "Excerpt" : "[30] CHAIN Chain. ... [15] UNALIGNED_LDST_RETIRED Instruction architecturally executed, condition check pass - unaligned ... [5] L1D_TLB_REFILL L1 Data TLB refill: 1 This event is implemented.",
      "FirstSentences" : "PMCEID0, Performance Monitors Common Event Identification Register 0 The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented. Bit field ..."
    }, {
      "title" : "ETM registers",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. ... TRCPDSR, Power Down Status Register. ... TRCPIDR0, ETM Peripheral Identification Register 0.",
      "firstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM registers ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "9QiAeIñTUSHgnJ1W",
        "urihash" : "9QiAeIñTUSHgnJ1W",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "Address Comparator Access Type ; register summary ; TRCACVRn ; TRCACATRn",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "a5537ffdecfb032486585d2bd093d64acdcac870b63d887f6120ef938546",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e354",
        "transactionid" : 851333,
        "title" : "ETM registers ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048739689694,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 3441,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026307,
        "syssize" : 3441,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/ETM-registers?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048739689694,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
        "syscollection" : "default"
      },
      "Title" : "ETM registers",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/ETM-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/ETM-registers",
      "Excerpt" : "TRCITCTRL, Trace Integration Mode Control register. ... TRCPDCR, Power Down Control Register. ... TRCPDSR, Power Down Status Register. ... TRCPIDR0, ETM Peripheral Identification Register 0.",
      "FirstSentences" : "ETM registers This chapter describes the Embedded Trace Macrocell (ETM) registers. It contains the following sections: ETM register summary. TRCACATRn, Address Comparator Access Type Registers 0-7."
    }, {
      "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "firstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "Cmlwñmwwh9VsððqG",
        "urihash" : "Cmlwñmwwh9VsððqG",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "systransactionid" : 851333,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "EL0 ; AMCNTENCLR1 ; Figure D8 ; activity monitor ; RO RO ; EL2 ; EL1 ; EL3 ; Security states ; Usage constraints ; configuration notes ; assignments RAZ ; interface ; AMEVCNTR1 ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647908048000,
        "permanentid" : "f099db750afb1143e71bf8e77868fbcb22f51cb8a97cffa2353009a2062f",
        "syslanguage" : [ "English" ],
        "itemid" : "623914898804d00769e9e33b",
        "transactionid" : 851333,
        "title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1647908048000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647908048693699691,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 2047,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647908026353,
        "syssize" : 2047,
        "sysdate" : 1647908048000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647908048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647908048693699691,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
        "syscollection" : "default"
      },
      "Title" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-registers/AArch64-AMU-registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1--EL0",
      "Excerpt" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 ... Bit field descriptions AMCNTENCLR1_EL0 is a 32-bit register. ... When it is written, it has no effect.",
      "FirstSentences" : "AMCNTENCLR1_EL0, Activity Monitors Count Enable Clear Register 1, EL0 AMCNTENCLR1_EL0 disables the control bits for the auxiliary activity monitor counters, AMEVCNTR1<0-2>_EL0. Bit field ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMU counters ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "iOduEV8nvF9FðMoz",
      "urihash" : "iOduEV8nvF9FðMoz",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "systransactionid" : 851333,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092307,
      "parentitem" : "623914858804d00769e9e1c2",
      "concepts" : "counters ; clock ; power domain ; Cold reset ; core ; evtCount ; AMEVTYPER1 ; instruction ; indication",
      "documenttype" : "html",
      "isattachment" : "5092307",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647908048000,
      "permanentid" : "8c208b0b18cd4962083f368faccd8d3c36cfb2b018d14ada249a97e35bd6",
      "syslanguage" : [ "English" ],
      "itemid" : "623914888804d00769e9e2ed",
      "transactionid" : 851333,
      "title" : "AMU counters ",
      "products" : [ "Cortex-X1" ],
      "date" : 1647908048000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647908048760782809,
      "sysisattachment" : "5092307",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092307,
      "size" : 636,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647908026416,
      "syssize" : 636,
      "sysdate" : 1647908048000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647908048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647908048760782809,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
      "syscollection" : "default"
    },
    "Title" : "AMU counters",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Activity-Monitor-Unit/AMU-counters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Activity-Monitor-Unit/AMU-counters",
    "Excerpt" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when ... There is no support for overflow status indication or interrupts. ... AMU counters ProcessorsCortex-A",
    "FirstSentences" : "AMU counters All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts. Any change in clock frequency, ..."
  }, {
    "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "TSDOcc0eqZtKKLqa",
        "urihash" : "TSDOcc0eqZtKKLqa",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146838000,
        "permanentid" : "e1efe6dacea24a80443f9fda142592e72ab62a285b4d514648ffa5be5b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c4",
        "transactionid" : 864221,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146838184687106,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 2788,
        "sysdate" : 1649146838000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146838184687106,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "CRY54lkGj7OSNelQ",
        "urihash" : "CRY54lkGj7OSNelQ",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; registers ; cores ; UNDEFINED exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146786000,
        "permanentid" : "ede41f1edc59fc533036593b962878f13f797d23de4e68c4fe00fba28587",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c2",
        "transactionid" : 864220,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146786874551264,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 540,
        "sysdate" : 1649146786000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146786874551264,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex -X1 cores present in a cluster. This signal is ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. ... It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. ... All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "r0jcC2vsVyx9u6e2",
        "urihash" : "r0jcC2vsVyx9u6e2",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "a02256537f5f2a8f33f450080272e7ae23af2b3bafec65abef39643771c8",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c0",
        "transactionid" : 864220,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784543218158,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 407,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 407,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Register-descriptions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784543218158,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions",
      "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. ... It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "cldMo8rqQT6HQi76",
      "urihash" : "cldMo8rqQT6HQi76",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146838000,
      "permanentid" : "3229dfd7ef71e059617fcc10eb5663579ce43abc043784f685e0405e7c3d",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c5",
      "transactionid" : 864221,
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146838000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146838521508577,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 2108,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 2108,
      "sysdate" : 1649146838000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146838521508577,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
    "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
    "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
  }, {
    "title" : "TRCSTATR, Status Register",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCSTATR--Status-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "excerpt" : "TRCSTATR, Status Register The TRCSTATR indicates the ETM trace unit status. ... Bit field descriptions The TRCSTATR is a 32-bit register. ... Figure 1. ... 1 The programmers model is stable.",
    "firstSentences" : "TRCSTATR, Status Register The TRCSTATR indicates the ETM trace unit status. Bit field descriptions The TRCSTATR is a 32-bit register. Figure 1. TRCSTATR bit assignments RES0, [31:2] res0 Reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "EDPIDR1, External Debug Peripheral Identification Register 1",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "excerpt" : "EDPIDR1, External Debug Peripheral Identification Register 1 The EDPIDR1 provides ... Bit field descriptions The EDPIDR1 is a 32-bit register. ... Figure 1. ... DES_0, [7:4] 0xB Arm Limited.",
      "firstSentences" : "EDPIDR1, External Debug Peripheral Identification Register 1 The EDPIDR1 provides information to identify an external debug component. Bit field descriptions The EDPIDR1 is a 32-bit register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "EDPIDR1, External Debug Peripheral Identification Register 1 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "uP17CDJoP6GvMQA2",
        "urihash" : "uP17CDJoP6GvMQA2",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "EDPIDR1 ; nibble ; Arm Limited ; res0 ; ID code ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "EDPIDR1 ; nibble ; Arm Limited ; res0 ; ID code ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853516000,
        "permanentid" : "06a17105e35499ad186e1915117d2e944af71d1a16f2fae8edf2aa85aba8",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13eec0",
        "transactionid" : 869225,
        "title" : "EDPIDR1, External Debug Peripheral Identification Register 1 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853516094829802,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497962,
        "syssize" : 731,
        "sysdate" : 1649853516000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853516094829802,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
        "syscollection" : "default"
      },
      "Title" : "EDPIDR1, External Debug Peripheral Identification Register 1",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/Memory-mapped-Debug-registers/EDPIDR1--External-Debug-Peripheral-Identification-Register-1",
      "Excerpt" : "EDPIDR1, External Debug Peripheral Identification Register 1 The EDPIDR1 provides ... Bit field descriptions The EDPIDR1 is a 32-bit register. ... Figure 1. ... DES_0, [7:4] 0xB Arm Limited.",
      "FirstSentences" : "EDPIDR1, External Debug Peripheral Identification Register 1 The EDPIDR1 provides information to identify an external debug component. Bit field descriptions The EDPIDR1 is a 32-bit register."
    }, {
      "title" : "External aborts",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "excerpt" : "External aborts External aborts are defined as those that occur in the memory system rather than those that the Memory ... Normally, external memory aborts are rare. ... External aborts A76AE",
      "firstSentences" : "External aborts External aborts are defined as those that occur in the memory system rather than those that the Memory Management Unit (MMU) detects. Normally, external memory aborts are rare.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External aborts ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "rmlhLO7eUv6eLD1c",
        "urihash" : "rmlhLO7eUv6eLD1c",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "memory ; multiple ; MMU ; translation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "memory ; multiple ; MMU ; translation",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853516000,
        "permanentid" : "08ff0a3c330ee599c828cb85541436dbac3f1dad9e884879d52838e4e6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b8caabfd7b3c13ed7b",
        "transactionid" : 869225,
        "title" : "External aborts ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853516089909795,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497883,
        "syssize" : 731,
        "sysdate" : 1649853516000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853516089909795,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
        "syscollection" : "default"
      },
      "Title" : "External aborts",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Functional-description/Memory-Management-Unit/Specific-behaviors-on-aborts-and-memory-attributes/External-aborts",
      "Excerpt" : "External aborts External aborts are defined as those that occur in the memory system rather than those that the Memory ... Normally, external memory aborts are rare. ... External aborts A76AE",
      "FirstSentences" : "External aborts External aborts are defined as those that occur in the memory system rather than those that the Memory Management Unit (MMU) detects. Normally, external memory aborts are rare."
    }, {
      "title" : "TRCVMIDCVR0, VMID Comparator Value Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "excerpt" : "TRCVMIDCVR0, VMID Comparator Value Register 0 The TRCVMIDCVR0 contains a VMID value. ... Bit field descriptions Figure 1. ... TRCVMIDCVR0 bit assignments RES0, [63:32] res0 Reserved.",
      "firstSentences" : "TRCVMIDCVR0, VMID Comparator Value Register 0 The TRCVMIDCVR0 contains a VMID value. Bit field descriptions Figure 1. TRCVMIDCVR0 bit assignments RES0, [63:32] res0 Reserved. VALUE, [31:0] The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCVMIDCVR0, VMID Comparator Value Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "eixubBV49fTEtHNX",
        "urihash" : "eixubBV49fTEtHNX",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "interface ; res0 ; TRCVMIDCVR0 ; trace unit ; Usage constraints ; VMID",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "interface ; res0 ; TRCVMIDCVR0 ; trace unit ; Usage constraints ; VMID",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853516000,
        "permanentid" : "8868ba8592dc2cd2ffb38076659da5bc5fa1f33a89f22ac912cecb92d4da",
        "syslanguage" : [ "English" ],
        "itemid" : "625030becaabfd7b3c13ef8e",
        "transactionid" : 869225,
        "title" : "TRCVMIDCVR0, VMID Comparator Value Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853516000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853516092389662,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497962,
        "syssize" : 500,
        "sysdate" : 1649853516000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853516000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853516092389662,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCVMIDCVR0, VMID Comparator Value Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCVMIDCVR0--VMID-Comparator-Value-Register-0",
      "Excerpt" : "TRCVMIDCVR0, VMID Comparator Value Register 0 The TRCVMIDCVR0 contains a VMID value. ... Bit field descriptions Figure 1. ... TRCVMIDCVR0 bit assignments RES0, [63:32] res0 Reserved.",
      "FirstSentences" : "TRCVMIDCVR0, VMID Comparator Value Register 0 The TRCVMIDCVR0 contains a VMID value. Bit field descriptions Figure 1. TRCVMIDCVR0 bit assignments RES0, [63:32] res0 Reserved. VALUE, [31:0] The ..."
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCSTATR, Status Register ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "2HcclYEB5Icq4TðO",
      "urihash" : "2HcclYEB5Icq4TðO",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "trace unit ; programmers model ; idle ; res0 ; registers ; Specification ETMv4 ; interface ; Arm",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "trace unit ; programmers model ; idle ; res0 ; registers ; Specification ETMv4 ; interface ; Arm",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853516000,
      "permanentid" : "194688eda879026040397c1bb982a5f94ca505ade389fffaa701c2ead929",
      "syslanguage" : [ "English" ],
      "itemid" : "625030becaabfd7b3c13ef87",
      "transactionid" : 869225,
      "title" : "TRCSTATR, Status Register ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853516000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853516121567335,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 730,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCSTATR--Status-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853497962,
      "syssize" : 730,
      "sysdate" : 1649853516000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCSTATR--Status-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Debug-registers/ETM-registers/TRCSTATR--Status-Register?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853516121567335,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
      "syscollection" : "default"
    },
    "Title" : "TRCSTATR, Status Register",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCSTATR--Status-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCSTATR--Status-Register",
    "Excerpt" : "TRCSTATR, Status Register The TRCSTATR indicates the ETM trace unit status. ... Bit field descriptions The TRCSTATR is a 32-bit register. ... Figure 1. ... 1 The programmers model is stable.",
    "FirstSentences" : "TRCSTATR, Status Register The TRCSTATR indicates the ETM trace unit status. Bit field descriptions The TRCSTATR is a 32-bit register. Figure 1. TRCSTATR bit assignments RES0, [31:2] res0 Reserved."
  }, {
    "title" : "ACPI for Arm Components 1.1",
    "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. ... All rights reserved. ... Release information ... Page 3 of 23 ... Date ... Changes",
    "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for Arm Components 1.1",
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "printableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "clickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Arm Components 1.1 ",
        "document_number" : "den0093",
        "document_version" : "1-1",
        "content_type" : "Architecture Document",
        "systopparent" : "4837490",
        "sysurihash" : "k7v4etYZScKI5ZGM",
        "urihash" : "k7v4etYZScKI5ZGM",
        "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1636675200000,
        "topparentid" : 4837490,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636724236000,
        "sysconcepts" : "Platform Design ; Arm Components ; ACPI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "concepts" : "Platform Design ; Arm Components ; ACPI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "d69d6177bc9282f6b4e963be37fac3b1f8e21f4861727aa45c72fad9dae9",
        "syslanguage" : [ "English" ],
        "itemid" : "618e6e0c83e60c5c768e26f7",
        "transactionid" : 861242,
        "title" : "ACPI for Arm Components 1.1 ",
        "products" : [ "ACPI" ],
        "date" : 1648716718000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0093:1-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716718834690145,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716684743,
        "syssize" : 159,
        "sysdate" : 1648716718000,
        "haslayout" : "1",
        "topparent" : "4837490",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837490,
        "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0093/1-1/?lang=en",
        "modified" : 1647450303000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716718834690145,
        "uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Arm Components 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0093/1-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en",
      "Excerpt" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Arm Components 1.1 ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Arm Components 1.1 ",
      "document_number" : "den0093",
      "document_version" : "1-1",
      "content_type" : "Architecture Document",
      "systopparent" : "4837490",
      "sysurihash" : "e28wðbjxpXnbfYo4",
      "urihash" : "e28wðbjxpXnbfYo4",
      "sysuri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1636675200000,
      "topparentid" : 4837490,
      "numberofpages" : 23,
      "sysconcepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4837490,
      "parentitem" : "618e6e0c83e60c5c768e26f7",
      "concepts" : "ACPI ; interfaces ; Arm Limited ; intellectual property ; Licensee ; Generic UART ; device objects ; Subsidiaries ; operating systems ; export laws ; third parties ; licences granted ; specifications ; identifiers ; English Law ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4837490",
      "sysindexeddate" : 1648716719000,
      "permanentid" : "68847a3a153c2cd5d7653a49e812bdda2d39e3ddc39db98f4282a4617e27",
      "syslanguage" : [ "English" ],
      "itemid" : "618e6e0c83e60c5c768e26f9",
      "transactionid" : 861242,
      "title" : "ACPI for Arm Components 1.1 ",
      "date" : 1648716719000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0093:1-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716719119022328,
      "sysisattachment" : "4837490",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4837490,
      "size" : 287997,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716685812,
      "syssize" : 287997,
      "sysdate" : 1648716719000,
      "topparent" : "4837490",
      "label_version" : "1.1",
      "systopparentid" : 4837490,
      "content_description" : "This document provides guidance for describing system components implemented or licensed by Arm and their properties, for use with the Advanced Configuration and Power Interface (ACPI) specification.",
      "wordcount" : 955,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716719000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716719119022328,
      "uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Arm Components 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/618e6e0c83e60c5c768e26f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0093/1-1/en/pdf/DEN0093_ACPI_ARM_1_1.pdf",
    "Excerpt" : "8 ... 10 ... 11 ... 12 ... 13 ... 16 ... 21 ... DEN0093 ... 1.1 ... Copyright © 2020,2021 Arm Limited. ... All rights reserved. ... Release information ... Page 3 of 23 ... Date ... Changes",
    "FirstSentences" : "ACPI for Arm Components 1.1 Platform Design Document Non-conﬁdential Copyright © 2020,2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0093 Contents Release information"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, ... as of 18 February 2022",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-04",
        "content_type" : "Architecture Document",
        "systopparent" : "5280241",
        "sysurihash" : "3gigZMSTjoeLXgxO",
        "urihash" : "3gigZMSTjoeLXgxO",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "systransactionid" : 912189,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280241,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655130662000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656955697000,
        "permanentid" : "6590592b3ea56e7110eff370cc991b381cc3aa13219529e4f0d3be7d19aa",
        "syslanguage" : [ "English" ],
        "itemid" : "62a74a2631ea212bb662340a",
        "transactionid" : 912189,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1656955697000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656955697636524863,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656955673000,
        "syssize" : 257,
        "sysdate" : 1656955697000,
        "haslayout" : "1",
        "topparent" : "5280241",
        "label_version" : "H.a-04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280241,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656955697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-04/?lang=en",
        "modified" : 1655130662000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656955697636524863,
        "uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-04",
      "content_type" : "Architecture Document",
      "systopparent" : "5280241",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "HqWLHVJneS049ewn",
      "urihash" : "HqWLHVJneS049ewn",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 909545,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280241,
      "numberofpages" : 85,
      "sysconcepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5280241,
      "parentitem" : "62a74a2631ea212bb662340a",
      "concepts" : "instructions ; translations ; Allocation tags ; reads ; equivalent changes ; exceptions ; subsection ; translation regime ; Performance Monitors ; Exception level ; messaged signaled ; Security state ; profiling buffer ; physical address ; registers ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5280241",
      "sysindexeddate" : 1656318714000,
      "permanentid" : "141810fcd5496009ed7d970753e86156c57bccb2f7847e382a20bc20c75e",
      "syslanguage" : [ "English" ],
      "itemid" : "62a74a2631ea212bb662340c",
      "transactionid" : 909545,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1656318714000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656318714442653009,
      "sysisattachment" : "5280241",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280241,
      "size" : 632054,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656318677011,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 632054,
      "sysdate" : 1656318714000,
      "topparent" : "5280241",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-04",
      "systopparentid" : 5280241,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656318714000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656318714442653009,
      "uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a74a2631ea212bb662340c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-04/en/pdf/102105_ArmARM_H_a_known_issues_04.pdf",
    "Excerpt" : "Non-Conﬁdential ... Proprietary Notice ... as of 18 December 2020 ... as of 7 January 2022 ... Known Issues in Arm® Architecture Reference Manual, Issue H.a, ... as of 18 February 2022",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 04 102105_H. ..."
  }, {
    "title" : "DRTM Architecture for Arm",
    "uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
    "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DRTM Architecture for Arm",
      "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "firstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DRTM Architecture for Arm",
        "uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
        "firstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "DRTM Architecture for Arm ",
          "document_number" : "den0113",
          "document_version" : "a",
          "content_type" : "Architecture Document",
          "systopparent" : "5052321",
          "sysurihash" : "LFiC00SrUKT6ñ3Hð",
          "urihash" : "LFiC00SrUKT6ñ3Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
          "systransactionid" : 861237,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1644969600000,
          "topparentid" : 5052321,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1645088667000,
          "sysconcepts" : "Architecture",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
          "concepts" : "Architecture",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648716516000,
          "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
          "syslanguage" : [ "English" ],
          "itemid" : "620e0f9b0ca305732a3a5dcb",
          "transactionid" : 861237,
          "title" : "DRTM Architecture for Arm ",
          "products" : [ "Software Standards", "Software standard", "SW standards" ],
          "date" : 1648716516000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0113:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1648716516339803842,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716494040,
          "syssize" : 144,
          "sysdate" : 1648716516000,
          "haslayout" : "1",
          "topparent" : "5052321",
          "label_version" : "a",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5052321,
          "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716516000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0113/a/?lang=en",
          "modified" : 1645088667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716516339803842,
          "uri" : "https://developer.arm.com/documentation/den0113/a/en",
          "syscollection" : "default"
        },
        "Title" : "DRTM Architecture for Arm",
        "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
        "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
        "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DRTM Architecture for Arm ",
        "document_number" : "den0113",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5052321",
        "sysauthor" : "Microsoft Office User",
        "sysurihash" : "34QXg40Dlkbf9KVL",
        "urihash" : "34QXg40Dlkbf9KVL",
        "sysuri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "systransactionid" : 861237,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1644969600000,
        "topparentid" : 5052321,
        "numberofpages" : 81,
        "sysconcepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "attachmentparentid" : 5052321,
        "parentitem" : "620e0f9b0ca305732a3a5dcb",
        "concepts" : "dynamic launch ; measurements ; architecture ; DMA protections ; boot PE ; security ; DLME ; implementations ; hardware-backed implementation ; responsibilities ; DCE preamble ; firmware ; non-host platforms ; specifications ; privilege levels ; DCE",
        "documenttype" : "pdf",
        "isattachment" : "5052321",
        "sysindexeddate" : 1648716516000,
        "permanentid" : "e26f61ee8b13b614bc59831c2d9f4637694c90f1ea802a1168981e6709db",
        "syslanguage" : [ "English" ],
        "itemid" : "620e0f9b0ca305732a3a5dcd",
        "transactionid" : 861237,
        "title" : "DRTM Architecture for Arm ",
        "date" : 1648716516000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0113:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648716516236975732,
        "sysisattachment" : "5052321",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5052321,
        "size" : 940279,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716495386,
        "syssize" : 940279,
        "sysdate" : 1648716516000,
        "topparent" : "5052321",
        "author" : "Microsoft Office User",
        "label_version" : "a",
        "systopparentid" : 5052321,
        "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
        "wordcount" : 1784,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716516000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716516236975732,
        "uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
        "syscollection" : "default"
      },
      "Title" : "DRTM Architecture for Arm",
      "Uri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/620e0f9b0ca305732a3a5dcd",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en/pdf/DEN0113_DRTM_beta0.pdf",
      "Excerpt" : "D-CRTM and DCE ... DLME ... Devices and Non-Host Platforms ... DRTM on Arm ... 2.4.2 ... Overview ... DRTM SMC Functions ... Firmware and Hardware-backed Implementations ... 2.5.1 ... 2.5.2",
      "FirstSentences" : "Document number: Release Quality: Issue Number: Confidentiality: Date of Issue: ARM DEN 0113 BETA 0 Non-confidential February 3, 2022 DRTM Architecture for Arm © Copyright Arm Limited 2022. All ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DRTM Architecture for Arm ",
      "document_number" : "den0113",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5052321",
      "sysurihash" : "LFiC00SrUKT6ñ3Hð",
      "urihash" : "LFiC00SrUKT6ñ3Hð",
      "sysuri" : "https://developer.arm.com/documentation/den0113/a/en",
      "systransactionid" : 861237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1644969600000,
      "topparentid" : 5052321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1645088667000,
      "sysconcepts" : "Architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "concepts" : "Architecture",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648716516000,
      "permanentid" : "f99351499f74eede499c59ce7ef505eb398d6acc2a6c8e9daf28e9eb4cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "620e0f9b0ca305732a3a5dcb",
      "transactionid" : 861237,
      "title" : "DRTM Architecture for Arm ",
      "products" : [ "Software Standards", "Software standard", "SW standards" ],
      "date" : 1648716516000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0113:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648716516339803842,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 144,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716494040,
      "syssize" : 144,
      "sysdate" : 1648716516000,
      "haslayout" : "1",
      "topparent" : "5052321",
      "label_version" : "a",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5052321,
      "content_description" : "This document defines the Dynamic Root of Trust for Measurement (DRTM) architecture for Arm.  DRTM is a mechanism to improve boot security.  It allows a system in a potentially unknown or untrusted state to boot a target image (such as an OS kernel) into a known and trusted state.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716516000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/den0113/a/?lang=en",
      "modified" : 1645088667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716516339803842,
      "uri" : "https://developer.arm.com/documentation/den0113/a/en",
      "syscollection" : "default"
    },
    "Title" : "DRTM Architecture for Arm",
    "Uri" : "https://developer.arm.com/documentation/den0113/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/den0113/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/den0113/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0113/a/en",
    "Excerpt" : "DRTM Architecture for Arm This document is only available in a PDF version. ... Click Download to view. ... DRTM Architecture for Arm Software Standards",
    "FirstSentences" : "DRTM Architecture for Arm This document is only available in a PDF version. Click Download to view. DRTM Architecture for Arm Software Standards"
  }, {
    "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "document_number" : "den0065",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "5044378",
        "sysurihash" : "hf01vPavLñvA2fE1",
        "urihash" : "hf01vPavLñvA2fE1",
        "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1633392000000,
        "topparentid" : 5044378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633439404000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151163000,
        "permanentid" : "588fa13a16d814ef4096f8e47a2a35dadb8863909548c76c87cd96a9a6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "615c4eacac265639eac51ca0",
        "transactionid" : 864310,
        "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "products" : [ "ACPI" ],
        "date" : 1649151163000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0065:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151163478038230,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150963301,
        "syssize" : 223,
        "sysdate" : 1649151163000,
        "haslayout" : "1",
        "topparent" : "5044378",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5044378,
        "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151163000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0065/1-0/?lang=en",
        "modified" : 1647450857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151163478038230,
        "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "Excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ..."
    },
    "childResults" : [ {
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "document_number" : "den0065",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "5044378",
        "sysurihash" : "hf01vPavLñvA2fE1",
        "urihash" : "hf01vPavLñvA2fE1",
        "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1633392000000,
        "topparentid" : 5044378,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633439404000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649151163000,
        "permanentid" : "588fa13a16d814ef4096f8e47a2a35dadb8863909548c76c87cd96a9a6f4",
        "syslanguage" : [ "English" ],
        "itemid" : "615c4eacac265639eac51ca0",
        "transactionid" : 864310,
        "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
        "products" : [ "ACPI" ],
        "date" : 1649151163000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0065:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151163478038230,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150963301,
        "syssize" : 223,
        "sysdate" : 1649151163000,
        "haslayout" : "1",
        "topparent" : "5044378",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5044378,
        "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151163000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0065/1-0/?lang=en",
        "modified" : 1647450857000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151163478038230,
        "uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
      "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0065/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en",
      "Excerpt" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring Platform Design Document This document is only available in a PDF version. Click Download to view. ACPI for Memory System Resource ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "document_number" : "den0065",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "5044378",
      "sysurihash" : "Ht4ICQñiS8TemYap",
      "urihash" : "Ht4ICQñiS8TemYap",
      "sysuri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1633392000000,
      "topparentid" : 5044378,
      "numberofpages" : 38,
      "sysconcepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5044378,
      "parentitem" : "615c4eacac265639eac51ca0",
      "concepts" : "monitoring ; capabilities ; controllers ; identifiers ; linked device ; proximity domains ; power management ; Locator fields ; processor container ; intellectual property ; Licensee ; MPAM ; Subsidiaries ; affinity type ; memory requests ; export laws",
      "documenttype" : "pdf",
      "isattachment" : "5044378",
      "sysindexeddate" : 1649151168000,
      "permanentid" : "5e66725824052989023337a462f836c3342c3ca3856f1b6865a38e08af02",
      "syslanguage" : [ "English" ],
      "itemid" : "615c4eacac265639eac51ca2",
      "transactionid" : 864310,
      "title" : "ACPI for Memory System Resource Partitioning and Monitoring ",
      "date" : 1649151168000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0065:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151168896890468,
      "sysisattachment" : "5044378",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5044378,
      "size" : 566920,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150964555,
      "syssize" : 566920,
      "sysdate" : 1649151168000,
      "topparent" : "5044378",
      "label_version" : "1.0",
      "systopparentid" : 5044378,
      "content_description" : "This document describes the specification for the ACPI description of the Arm Memory System-Resource Partitioning and Monitoring feature, MPAM.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151168000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151168896890468,
      "uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for Memory System Resource Partitioning and Monitoring",
    "Uri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/615c4eacac265639eac51ca2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0065/1-0/en/pdf/DEN0065A_MPAM_ACPI_1.0.pdf",
    "Excerpt" : "3.1.7 ... 3.1.9 ... Notations Prerequisites ... The ACPI description of the CPU topology ... The ACPI MPAM table ... The L1 caches ... L2 caches on PE1 and PE2 ... L3 cache on cluster C_1",
    "FirstSentences" : "ACPI for Memory System Resource Partitioning and Monitoring 1.0 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0065"
  }, {
    "title" : "Arm SystemReady Requirements Specification v1.3",
    "uri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6282157f01bad27bf74ce376",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "excerpt" : "Date ... All rights reserved. ... CONTENTS ... 3 ... INTRODUCTION ... ARM SYSTEMREADY PROGRAM ... 2.1 SystemReady SR certification ... 2.1.2 ... 2.2 SystemReady ES certification ... 2.4.2",
    "firstSentences" : "Arm SystemReady Requirements Specification v1.3 Copyright © 2020-2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0109D Arm SystemReady Requirements Specification",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm SystemReady Requirements Specification v1.3",
      "uri" : "https://developer.arm.com/documentation/den0109/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0109/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en",
      "excerpt" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. Click Download to view. Arm SystemReady Requirements Specification v1.3 SystemReady",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm SystemReady Requirements Specification v1.3 ",
        "document_number" : "den0109",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5253416",
        "sysurihash" : "mñurBLccbm1q1EEo",
        "urihash" : "mñurBLccbm1q1EEo",
        "sysuri" : "https://developer.arm.com/documentation/den0109/d/en",
        "systransactionid" : 888179,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1652227200000,
        "topparentid" : 5253416,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652692349000,
        "sysconcepts" : "Specification v1",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542569d71f0e06cc73f82b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "Specification v1",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652692421000,
        "permanentid" : "b49a0b097d7b2ba8314a0bfba49b57e59daa5a18d0f6f2fa8d7865e8e810",
        "syslanguage" : [ "English" ],
        "itemid" : "6282157d01bad27bf74ce374",
        "transactionid" : 888179,
        "title" : "Arm SystemReady Requirements Specification v1.3 ",
        "products" : [ "SystemReady SR", "SystemReady ES", "SystemReady LS", "SystemReady IR" ],
        "date" : 1652692421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0109:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652692421590114529,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652692360621,
        "syssize" : 181,
        "sysdate" : 1652692421000,
        "haslayout" : "1",
        "topparent" : "5253416",
        "label_version" : "1.3 (D)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5253416,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the requirements for the Arm SystemReady certification program.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady LS", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR", "Architectures|System Architecture|SystemReady|SystemReady LS" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652692421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0109/d/?lang=en",
        "modified" : 1652692349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652692421590114529,
        "uri" : "https://developer.arm.com/documentation/den0109/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm SystemReady Requirements Specification v1.3",
      "Uri" : "https://developer.arm.com/documentation/den0109/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0109/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en",
      "Excerpt" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. Click Download to view. Arm SystemReady Requirements Specification v1.3 SystemReady"
    },
    "childResults" : [ {
      "title" : "Arm SystemReady Requirements Specification v1.3",
      "uri" : "https://developer.arm.com/documentation/den0109/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0109/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en",
      "excerpt" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. Click Download to view. Arm SystemReady Requirements Specification v1.3 SystemReady",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm SystemReady Requirements Specification v1.3 ",
        "document_number" : "den0109",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5253416",
        "sysurihash" : "mñurBLccbm1q1EEo",
        "urihash" : "mñurBLccbm1q1EEo",
        "sysuri" : "https://developer.arm.com/documentation/den0109/d/en",
        "systransactionid" : 888179,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1652227200000,
        "topparentid" : 5253416,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1652692349000,
        "sysconcepts" : "Specification v1",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542569d71f0e06cc73f82b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "Specification v1",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652692421000,
        "permanentid" : "b49a0b097d7b2ba8314a0bfba49b57e59daa5a18d0f6f2fa8d7865e8e810",
        "syslanguage" : [ "English" ],
        "itemid" : "6282157d01bad27bf74ce374",
        "transactionid" : 888179,
        "title" : "Arm SystemReady Requirements Specification v1.3 ",
        "products" : [ "SystemReady SR", "SystemReady ES", "SystemReady LS", "SystemReady IR" ],
        "date" : 1652692421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0109:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652692421590114529,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652692360621,
        "syssize" : 181,
        "sysdate" : 1652692421000,
        "haslayout" : "1",
        "topparent" : "5253416",
        "label_version" : "1.3 (D)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5253416,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the requirements for the Arm SystemReady certification program.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady LS", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR", "Architectures|System Architecture|SystemReady|SystemReady LS" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652692421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0109/d/?lang=en",
        "modified" : 1652692349000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652692421590114529,
        "uri" : "https://developer.arm.com/documentation/den0109/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm SystemReady Requirements Specification v1.3",
      "Uri" : "https://developer.arm.com/documentation/den0109/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0109/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0109/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en",
      "Excerpt" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm SystemReady Requirements Specification v1.3 This document is only available in a PDF version. Click Download to view. Arm SystemReady Requirements Specification v1.3 SystemReady"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm SystemReady Requirements Specification v1.3 ",
      "document_number" : "den0109",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5253416",
      "sysauthor" : "Dong Wei",
      "sysurihash" : "YPbYxo4CðMaCrGeh",
      "urihash" : "YPbYxo4CðMaCrGeh",
      "sysuri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
      "keywords" : "Sever, Boot, UEFI, ACPI, PSCI",
      "systransactionid" : 888179,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1652227200000,
      "topparentid" : 5253416,
      "numberofpages" : 15,
      "sysconcepts" : "boot logs ; specifications ; installation ; Arm SystemReady ; operating systems ; intellectual property ; Licensee ; VMware ESXi-Arm ; certified devices ; subsidiaries ; UEFI interfaces ; supplements ; English Law ; termination ; certification ; SystemReady",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542538d71f0e06cc73f828", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542569d71f0e06cc73f82b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
      "attachmentparentid" : 5253416,
      "parentitem" : "6282157d01bad27bf74ce374",
      "concepts" : "boot logs ; specifications ; installation ; Arm SystemReady ; operating systems ; intellectual property ; Licensee ; VMware ESXi-Arm ; certified devices ; subsidiaries ; UEFI interfaces ; supplements ; English Law ; termination ; certification ; SystemReady",
      "documenttype" : "pdf",
      "isattachment" : "5253416",
      "sysindexeddate" : 1652692422000,
      "permanentid" : "855c30140ac0fecf11589400177f798b7ed2f2a01b561b62fd9634b19469",
      "syslanguage" : [ "English" ],
      "itemid" : "6282157f01bad27bf74ce376",
      "transactionid" : 888179,
      "title" : "Arm SystemReady Requirements Specification v1.3 ",
      "date" : 1652692422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0109:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "audience" : [ "Application Developers", "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652692422822079065,
      "sysisattachment" : "5253416",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5253416,
      "size" : 1063930,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6282157f01bad27bf74ce376",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652692363748,
      "syssize" : 1063930,
      "sysdate" : 1652692422000,
      "topparent" : "5253416",
      "author" : "Dong Wei",
      "label_version" : "1.3 (D)",
      "systopparentid" : 5253416,
      "content_description" : "This specification describes the requirements for the Arm SystemReady certification program.",
      "wordcount" : 803,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady LS", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady SR", "Architectures|System Architecture|SystemReady|SystemReady ES", "Architectures|System Architecture|SystemReady|SystemReady IR", "Architectures|System Architecture|SystemReady|SystemReady LS" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652692422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6282157f01bad27bf74ce376",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652692422822079065,
      "uri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm SystemReady Requirements Specification v1.3",
    "Uri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6282157f01bad27bf74ce376",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0109/d/en/pdf/DEN0109ArmSystemReadyRequirementsSpecification_v1.3.pdf",
    "Excerpt" : "Date ... All rights reserved. ... CONTENTS ... 3 ... INTRODUCTION ... ARM SYSTEMREADY PROGRAM ... 2.1 SystemReady SR certification ... 2.1.2 ... 2.2 SystemReady ES certification ... 2.4.2",
    "FirstSentences" : "Arm SystemReady Requirements Specification v1.3 Copyright © 2020-2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0109D Arm SystemReady Requirements Specification"
  }, {
    "title" : "ARM Functional Fixed Hardware Specification (FFH)",
    "uri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a846adb334256d9ea8b53a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "excerpt" : "A.2 ... APPENDIX B SYSTEMS ... 22 ... Controlling Processor Performance through CPPC ... B.2.1 Performance Capabilities/Thresholds B.2.2 Performance Controls ... C.1 ... Page 2 of 27 ... 6",
    "firstSentences" : "Arm® Functional Fixed Hardware Specification Platform Design Document Non-Confidential BETA This is an engineering draft of the specification. It is meant to obtain feedback from Arm partners and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Functional Fixed Hardware Specification (FFH)",
      "uri" : "https://developer.arm.com/documentation/den0048/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0048/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en",
      "excerpt" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. ... Click Download to view. ... ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "firstSentences" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. Click Download to view. ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Functional Fixed Hardware Specification (FFH) ",
        "document_number" : "den0048",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5280286",
        "sysurihash" : "8D24xPrzqvxmRLsT",
        "urihash" : "8D24xPrzqvxmRLsT",
        "sysuri" : "https://developer.arm.com/documentation/den0048/c/en",
        "systransactionid" : 902925,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1655164800000,
        "topparentid" : 5280286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655195309000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655195360000,
        "permanentid" : "b3609b6a768e4140454347e5e66eae2110ee0b608241f0b677e3d98e110d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a846adb334256d9ea8b538",
        "transactionid" : 902925,
        "title" : "ARM Functional Fixed Hardware Specification (FFH) ",
        "products" : [ "ACPI" ],
        "date" : 1655195360000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Operating system" ],
        "document_id" : "den0048:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1655195360006388702,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655195344640,
        "syssize" : 178,
        "sysdate" : 1655195360000,
        "haslayout" : "1",
        "topparent" : "5280286",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280286,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document provides the specification for Arm reserved uses of Functional Fixed Hardware for ACPI-based systems.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655195360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0048/c/?lang=en",
        "modified" : 1655195309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655195360006388702,
        "uri" : "https://developer.arm.com/documentation/den0048/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Functional Fixed Hardware Specification (FFH)",
      "Uri" : "https://developer.arm.com/documentation/den0048/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0048/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en",
      "Excerpt" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. ... Click Download to view. ... ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "FirstSentences" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. Click Download to view. ARM Functional Fixed Hardware Specification (FFH) ACPI"
    },
    "childResults" : [ {
      "title" : "ARM Functional Fixed Hardware Specification (FFH)",
      "uri" : "https://developer.arm.com/documentation/den0048/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0048/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en",
      "excerpt" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. ... Click Download to view. ... ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "firstSentences" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. Click Download to view. ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Functional Fixed Hardware Specification (FFH) ",
        "document_number" : "den0048",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5280286",
        "sysurihash" : "8D24xPrzqvxmRLsT",
        "urihash" : "8D24xPrzqvxmRLsT",
        "sysuri" : "https://developer.arm.com/documentation/den0048/c/en",
        "systransactionid" : 902925,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1655164800000,
        "topparentid" : 5280286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655195309000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655195360000,
        "permanentid" : "b3609b6a768e4140454347e5e66eae2110ee0b608241f0b677e3d98e110d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a846adb334256d9ea8b538",
        "transactionid" : 902925,
        "title" : "ARM Functional Fixed Hardware Specification (FFH) ",
        "products" : [ "ACPI" ],
        "date" : 1655195360000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Operating system" ],
        "document_id" : "den0048:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1655195360006388702,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655195344640,
        "syssize" : 178,
        "sysdate" : 1655195360000,
        "haslayout" : "1",
        "topparent" : "5280286",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280286,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document provides the specification for Arm reserved uses of Functional Fixed Hardware for ACPI-based systems.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655195360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0048/c/?lang=en",
        "modified" : 1655195309000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655195360006388702,
        "uri" : "https://developer.arm.com/documentation/den0048/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Functional Fixed Hardware Specification (FFH)",
      "Uri" : "https://developer.arm.com/documentation/den0048/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0048/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0048/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en",
      "Excerpt" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. ... Click Download to view. ... ARM Functional Fixed Hardware Specification (FFH) ACPI",
      "FirstSentences" : "ARM Functional Fixed Hardware Specification (FFH) This document is only available in a PDF version. Click Download to view. ARM Functional Fixed Hardware Specification (FFH) ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Functional Fixed Hardware Specification (FFH) ",
      "document_number" : "den0048",
      "document_version" : "c",
      "content_type" : "Architecture Document",
      "systopparent" : "5280286",
      "sysauthor" : "Souvik.Chakravarty@arm.com;Charles.Garcia-Tobin@arm.com",
      "sysurihash" : "NMñGzKVmbjtEcltC",
      "urihash" : "NMñGzKVmbjtEcltC",
      "sysuri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
      "systransactionid" : 902925,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655164800000,
      "topparentid" : 5280286,
      "numberofpages" : 27,
      "sysconcepts" : "entry methods ; registers ; cores ; Initiated mode ; operation regions ; arm ; feedback ; LPI states ; licences ; counter registers ; intellectual property ; Licensee ; subsidiaries ; processor driver ; export laws ; English Law",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5280286,
      "parentitem" : "62a846adb334256d9ea8b538",
      "concepts" : "entry methods ; registers ; cores ; Initiated mode ; operation regions ; arm ; feedback ; LPI states ; licences ; counter registers ; intellectual property ; Licensee ; subsidiaries ; processor driver ; export laws ; English Law",
      "documenttype" : "pdf",
      "isattachment" : "5280286",
      "sysindexeddate" : 1655195360000,
      "permanentid" : "6d970e0897e30689d983b5bf754fd91bc9af8d352d882d193291056f5b19",
      "syslanguage" : [ "English" ],
      "itemid" : "62a846adb334256d9ea8b53a",
      "transactionid" : 902925,
      "title" : "ARM Functional Fixed Hardware Specification (FFH) ",
      "date" : 1655195360000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0048:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1655195360534472475,
      "sysisattachment" : "5280286",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280286,
      "size" : 648257,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a846adb334256d9ea8b53a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655195346696,
      "syssize" : 648257,
      "sysdate" : 1655195360000,
      "topparent" : "5280286",
      "author" : "Souvik.Chakravarty@arm.com;Charles.Garcia-Tobin@arm.com",
      "label_version" : "1.2",
      "systopparentid" : 5280286,
      "content_description" : "This document provides the specification for Arm reserved uses of Functional Fixed Hardware for ACPI-based systems.",
      "wordcount" : 1156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655195360000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a846adb334256d9ea8b53a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655195360534472475,
      "uri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Functional Fixed Hardware Specification (FFH)",
    "Uri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a846adb334256d9ea8b53a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0048/c/en/pdf/DEN0048C_ARM_FFH_Specification_v1.2_BETA.pdf",
    "Excerpt" : "A.2 ... APPENDIX B SYSTEMS ... 22 ... Controlling Processor Performance through CPPC ... B.2.1 Performance Capabilities/Thresholds B.2.2 Performance Controls ... C.1 ... Page 2 of 27 ... 6",
    "FirstSentences" : "Arm® Functional Fixed Hardware Specification Platform Design Document Non-Confidential BETA This is an engineering draft of the specification. It is meant to obtain feedback from Arm partners and ..."
  }, {
    "title" : "Armv8-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "firstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view. ... Armv8-M Architecture Reference Manual Armv8M",
      "firstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-M Architecture Reference Manual ",
        "document_number" : "ddi0553",
        "document_version" : "br",
        "content_type" : "Architecture Document",
        "systopparent" : "4956617",
        "sysurihash" : "vNzIEC76eywLUULi",
        "urihash" : "vNzIEC76eywLUULi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "systransactionid" : 902450,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639958400000,
        "topparentid" : 4956617,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640008030000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655119633000,
        "permanentid" : "c44afd164115ff6a9682e48f0ea74211f49a4affac11d5ad709af27a6038",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0895eb691546d37bd2b9c",
        "transactionid" : 902450,
        "title" : "Armv8-M Architecture Reference Manual ",
        "products" : [ "Armv8-M" ],
        "date" : 1655119633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0553:br:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1655119633037240516,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655119448297,
        "syssize" : 156,
        "sysdate" : 1655119633000,
        "haslayout" : "1",
        "topparent" : "4956617",
        "label_version" : "B.r",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956617,
        "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655119633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0553/br/?lang=en",
        "modified" : 1647859726000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655119633037240516,
        "uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0553/br/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en",
      "Excerpt" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. ... Click Download to view. ... Armv8-M Architecture Reference Manual Armv8M",
      "FirstSentences" : "Armv8-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv8-M Architecture Reference Manual Armv8M"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-M Architecture Reference Manual ",
      "document_number" : "ddi0553",
      "document_version" : "br",
      "content_type" : "Architecture Document",
      "systopparent" : "4956617",
      "sysurihash" : "F9ðNEMO5LmPpEbN8",
      "urihash" : "F9ðNEMO5LmPpEbN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639958400000,
      "topparentid" : 4956617,
      "numberofpages" : 2147,
      "sysconcepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4956617,
      "parentitem" : "61c0895eb691546d37bd2b9c",
      "concepts" : "instructions ; asynchronous exceptions ; execution ; architecture Armv8 ; Arm Limited ; registers ; destination registers ; exceptions ; extension requirements ; onward ; timing invariance ; PE ; immediate ; Security states ; memory ; source registers",
      "documenttype" : "pdf",
      "isattachment" : "4956617",
      "sysindexeddate" : 1649085348000,
      "permanentid" : "f7fc299c2461aa098a9d874239f4baba9c84c0e3db23cfa1a61019c20ec6",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0895eb691546d37bd2b9e",
      "transactionid" : 863773,
      "title" : "Armv8-M Architecture Reference Manual ",
      "date" : 1649085346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0553:br:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Software Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649085346777658648,
      "sysisattachment" : "4956617",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956617,
      "size" : 12578842,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085222414,
      "syssize" : 12578842,
      "sysdate" : 1649085346000,
      "topparent" : "4956617",
      "label_version" : "B.r",
      "systopparentid" : 4956617,
      "content_description" : "This manual documents the microcontroller profile of version 8 of the Arm Architecture, the Armv8-M architecture profile.",
      "wordcount" : 12944,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085348000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085346777658648,
      "uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61c0895eb691546d37bd2b9e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0553/br/en/pdf/DDI0553B_r_armv8m_arm.pdf",
    "Excerpt" : "Custom Datapath Extension material ... Eleventh EAC release ... Tenth EAC release ... Eighth release of the v8.0-M manual with integrated v8.1-M material ... Ninth EAC release ... 14/12/2018",
    "FirstSentences" : "Arm v8-M Architecture Reference Manual Copyright © 2015 - 2021 Arm Limited or its afﬁliates. All rights reserved. DDI0553B.r ID17122021 Release information DDI0553B.r ID17122021 Date 17/12/2021 30 ..."
  }, {
    "title" : "PSA Cryptography API 1.1",
    "uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "excerpt" : "2.6.7 ... 3.1 ... Suitable for constrained devices ... Network Security (TLS) Secure Storage ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning",
    "firstSentences" : "Document number: Release Quality: Issue Number: Conﬁdentiality: Date of Issue: IHI 0086 Final 0 Non-conﬁdential 10/02/2022 PSA Cryptography API 1.1 Copyright © 2018-2022, Arm Limited. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PSA Cryptography API 1.1",
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "firstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PSA Cryptography API 1.1 ",
        "document_number" : "ihi0086",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5213908",
        "sysurihash" : "0AYd0CAñLx5GPbSj",
        "urihash" : "0AYd0CAñLx5GPbSj",
        "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649030400000,
        "topparentid" : 5213908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649080470000,
        "sysconcepts" : "Cryptography API",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Cryptography API",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080567000,
        "permanentid" : "0abd10015c7723fda595751e4f190d103cedfcf482f1376972c507f637fc",
        "syslanguage" : [ "English" ],
        "itemid" : "624af896b059dc5ff9a8fbd8",
        "transactionid" : 863676,
        "title" : "PSA Cryptography API 1.1 ",
        "products" : [ "Platform security" ],
        "date" : 1649080567000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Platform Security Architecture (PSA)" ],
        "document_id" : "ihi0086:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080567718016098,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080502320,
        "syssize" : 141,
        "sysdate" : 1649080567000,
        "haslayout" : "1",
        "topparent" : "5213908",
        "label_version" : "1.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5213908,
        "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0086/b/?lang=en",
        "modified" : 1649080470000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080567718016098,
        "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "syscollection" : "default"
      },
      "Title" : "PSA Cryptography API 1.1",
      "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "Excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "FirstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security"
    },
    "childResults" : [ {
      "title" : "PSA Cryptography API 1.1",
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "firstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PSA Cryptography API 1.1 ",
        "document_number" : "ihi0086",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5213908",
        "sysurihash" : "0AYd0CAñLx5GPbSj",
        "urihash" : "0AYd0CAñLx5GPbSj",
        "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649030400000,
        "topparentid" : 5213908,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649080470000,
        "sysconcepts" : "Cryptography API",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Cryptography API",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080567000,
        "permanentid" : "0abd10015c7723fda595751e4f190d103cedfcf482f1376972c507f637fc",
        "syslanguage" : [ "English" ],
        "itemid" : "624af896b059dc5ff9a8fbd8",
        "transactionid" : 863676,
        "title" : "PSA Cryptography API 1.1 ",
        "products" : [ "Platform security" ],
        "date" : 1649080567000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Platform Security Architecture (PSA)" ],
        "document_id" : "ihi0086:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080567718016098,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 141,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080502320,
        "syssize" : 141,
        "sysdate" : 1649080567000,
        "haslayout" : "1",
        "topparent" : "5213908",
        "label_version" : "1.1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5213908,
        "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0086/b/?lang=en",
        "modified" : 1649080470000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080567718016098,
        "uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
        "syscollection" : "default"
      },
      "Title" : "PSA Cryptography API 1.1",
      "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0086/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en",
      "Excerpt" : "PSA Cryptography API 1.1 This document is only available in a PDF version. ... Click Download to view. ... PSA Cryptography API 1.1 Platform security",
      "FirstSentences" : "PSA Cryptography API 1.1 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.1 Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PSA Cryptography API 1.1 ",
      "document_number" : "ihi0086",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5213908",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "zLñOxBmZñ5Q7KbCI",
      "urihash" : "zLñOxBmZñ5Q7KbCI",
      "sysuri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
      "systransactionid" : 863676,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649030400000,
      "topparentid" : 5213908,
      "numberofpages" : 318,
      "sysconcepts" : "algorithms ; implementations ; psa ; calls topsa ; initializing ; applications ; key types ; callingpsa ; cryptoprocessors ; alg ; encryption ; documentation ; functionspsa ; keys ; API ; macros",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5213908,
      "parentitem" : "624af896b059dc5ff9a8fbd8",
      "concepts" : "algorithms ; implementations ; psa ; calls topsa ; initializing ; applications ; key types ; callingpsa ; cryptoprocessors ; alg ; encryption ; documentation ; functionspsa ; keys ; API ; macros",
      "documenttype" : "pdf",
      "isattachment" : "5213908",
      "sysindexeddate" : 1649080569000,
      "permanentid" : "c6b73cb7c0ba05d36c69de78a185ad1093d2e89a9d856ce27e7b4d1a96a6",
      "syslanguage" : [ "English" ],
      "itemid" : "624af896b059dc5ff9a8fbda",
      "transactionid" : 863676,
      "title" : "PSA Cryptography API 1.1 ",
      "date" : 1649080569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0086:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080569258715283,
      "sysisattachment" : "5213908",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5213908,
      "size" : 1432430,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080503612,
      "syssize" : 1432430,
      "sysdate" : 1649080569000,
      "topparent" : "5213908",
      "author" : "Arm Limited",
      "label_version" : "1.1.0",
      "systopparentid" : 5213908,
      "content_description" : "The cryptographic API described in this document is an important PSA component that provides a portable interface to cryptographic operations and key storage functionality on a wide range of hardware.",
      "wordcount" : 3762,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080569000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080569258715283,
      "uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "PSA Cryptography API 1.1",
    "Uri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624af896b059dc5ff9a8fbda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/b/en/pdf/IHI0086_PSA_Cryptography_API_1_1_0.pdf",
    "Excerpt" : "2.6.7 ... 3.1 ... Suitable for constrained devices ... Network Security (TLS) Secure Storage ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning",
    "FirstSentences" : "Document number: Release Quality: Issue Number: Conﬁdentiality: Date of Issue: IHI 0086 Final 0 Non-conﬁdential 10/02/2022 PSA Cryptography API 1.1 Copyright © 2018-2022, Arm Limited. All rights ..."
  }, {
    "title" : "Arm System Control and Management Interface",
    "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "firstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    },
    "childResults" : [ {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. ... Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm System Control and Management Interface ",
      "document_number" : "den0056",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "4921068",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "Nnðf3ñ0DjyVqdmzH",
      "urihash" : "Nnðf3ñ0DjyVqdmzH",
      "sysuri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "systransactionid" : 917829,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1647302400000,
      "topparentid" : 4921068,
      "numberofpages" : 171,
      "sysconcepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4921068,
      "parentitem" : "6231acfc8804d00769e9db67",
      "concepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "documenttype" : "pdf",
      "isattachment" : "4921068",
      "sysindexeddate" : 1657643455000,
      "permanentid" : "21242904768aebc1a9270e34828c14709b687dff317b6eaf1bdcc8cd866b",
      "syslanguage" : [ "English" ],
      "itemid" : "6231acfc8804d00769e9db69",
      "transactionid" : 917829,
      "title" : "Arm System Control and Management Interface ",
      "date" : 1657643454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0056:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643454894954758,
      "sysisattachment" : "4921068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4921068,
      "size" : 1808753,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643448724,
      "syssize" : 1808753,
      "sysdate" : 1657643454000,
      "topparent" : "4921068",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "3.1",
      "systopparentid" : 4921068,
      "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
      "wordcount" : 2196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643455000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643454894954758,
      "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm System Control and Management Interface",
    "Uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "Excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "FirstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ..."
  }, {
    "title" : "Arm Firmware Framework for Arm A-profile",
    "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    },
    "childResults" : [ {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. ... Click Download to view. ... Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for Arm A-profile ",
      "document_number" : "den0077",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5229444",
      "sysurihash" : "LRcu0Mmñu0dH76ug",
      "urihash" : "LRcu0Mmñu0dH76ug",
      "sysuri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "systransactionid" : 917824,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649203200000,
      "topparentid" : 5229444,
      "numberofpages" : 344,
      "sysconcepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5229444,
      "parentitem" : "624d5f51dc9d4f0e74a54e5d",
      "concepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "documenttype" : "pdf",
      "isattachment" : "5229444",
      "sysindexeddate" : 1657643198000,
      "permanentid" : "6d1c2d6a7092e7f9d599fc57e599df467b9ef23d0f64a45ee08d2bd188c7",
      "syslanguage" : [ "English" ],
      "itemid" : "624d5f52dc9d4f0e74a54e5f",
      "transactionid" : 917824,
      "title" : "Arm Firmware Framework for Arm A-profile ",
      "date" : 1657643197000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0077:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657643197758467762,
      "sysisattachment" : "5229444",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5229444,
      "size" : 7033952,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643194462,
      "syssize" : 7033952,
      "sysdate" : 1657643197000,
      "topparent" : "5229444",
      "label_version" : "1.1 EAC0",
      "systopparentid" : 5229444,
      "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
      "wordcount" : 2729,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643197758467762,
      "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for Arm A-profile",
    "Uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "Excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 909991,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656405334000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 909991,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1656405333000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656405333986714503,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656405321073,
        "syssize" : 195,
        "sysdate" : 1656405333000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656405334000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656405333986714503,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 460,
      "percentScore" : 48.260895,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 909991,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1656405334000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 909991,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1656405333000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1656405333986714503,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656405321073,
        "syssize" : 195,
        "sysdate" : 1656405333000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656405334000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656405333986714503,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. ... Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 460,
    "percentScore" : 48.260895,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 940608,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660214864000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 940608,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660214864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660214864564688951,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660214846095,
        "syssize" : 241,
        "sysdate" : 1660214864000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660214864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660214864564688951,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Direct access to internal memories",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/Direct-access-to-internal-memories?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "excerpt" : "Direct access to internal memories The Cortex\\u00AE-R82 processor provides a mechanism to read the ... This functionality enables direct reading of cache RAMs by software and can be useful ...",
    "firstSentences" : "Direct access to internal memories The Cortex\\u00AE-R82 processor provides a mechanism to read the internal memories that are used by the L1 and L2 caches and LLRAM Coherency Unit (LCU) duplicate ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "Instructions implemented by the L1 memory system",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "excerpt" : "The Cortex\\u00AE-R82 processor can perform atomics on the LLRAM port assuming that no ... Non-temporal loads Non-temporal loads indicate to the caches that the data is likely to be used for ...",
      "firstSentences" : "Instructions implemented by the L1 memory system This section describes the instructions implemented by the L1 memory system. Atomic instructions The Cortex\\u00AE-R82 processor supports the atomic ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Instructions implemented by the L1 memory system ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "C9QbVxDusñRM9wWñ",
        "urihash" : "C9QbVxDusñRM9wWñ",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "R82 processor ; data cache ; atomics ; memory ; u00AE ; Cortex ; targeting ; manager ; non-temporal loads ; Unaligned Non-cacheable ; unique state ; allocation ; load-acquire ; higher priority",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "R82 processor ; data cache ; atomics ; memory ; u00AE ; Cortex ; targeting ; manager ; non-temporal loads ; Unaligned Non-cacheable ; unique state ; allocation ; load-acquire ; higher priority",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "e8b58562f8a0ab5222646ed3d1e825c569729a4213d819e85b9ca9c71bc5",
        "syslanguage" : [ "English" ],
        "itemid" : "622892048804d00769e9be38",
        "transactionid" : 902374,
        "title" : "Instructions implemented by the L1 memory system ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089536822962,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 5945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064917,
        "syssize" : 5945,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 272,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089536822962,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
        "syscollection" : "default"
      },
      "Title" : "Instructions implemented by the L1 memory system",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/L1-memory-system/L1-data-memory-system/Instructions-implemented-by-the-L1-memory-system",
      "Excerpt" : "The Cortex\\u00AE-R82 processor can perform atomics on the LLRAM port assuming that no ... Non-temporal loads Non-temporal loads indicate to the caches that the data is likely to be used for ...",
      "FirstSentences" : "Instructions implemented by the L1 memory system This section describes the instructions implemented by the L1 memory system. Atomic instructions The Cortex\\u00AE-R82 processor supports the atomic ..."
    }, {
      "title" : "GIC CPU interface register summary",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/GIC-CPU-interface/GIC-CPU-interface-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "excerpt" : "GIC CPU interface register summary The register summary tables provide an overview of all the relevant ... You can find the register summary table for the Cortex\\u00AE-R82 processor Generic ...",
      "firstSentences" : "GIC CPU interface register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor Generic ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GIC CPU interface register summary ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "RFðxfXC1EYkqzhsm",
        "urihash" : "RFðxfXC1EYkqzhsm",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "register summary ; CPU interface ; GIC ; processor Generic ; Controller ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "register summary ; CPU interface ; GIC ; processor Generic ; Controller ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "ccd68440cbb6824e048237c03faf250e4b304b4910c7eb02b800360ed006",
        "syslanguage" : [ "English" ],
        "itemid" : "622892058804d00769e9be97",
        "transactionid" : 902374,
        "title" : "GIC CPU interface register summary ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089535354674,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 361,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/GIC-CPU-interface/GIC-CPU-interface-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064980,
        "syssize" : 361,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/GIC-CPU-interface/GIC-CPU-interface-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/GIC-CPU-interface/GIC-CPU-interface-register-summary?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089535354674,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
        "syscollection" : "default"
      },
      "Title" : "GIC CPU interface register summary",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/GIC-CPU-interface/GIC-CPU-interface-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/GIC-CPU-interface/GIC-CPU-interface-register-summary",
      "Excerpt" : "GIC CPU interface register summary The register summary tables provide an overview of all the relevant ... You can find the register summary table for the Cortex\\u00AE-R82 processor Generic ...",
      "FirstSentences" : "GIC CPU interface register summary The register summary tables provide an overview of all the relevant registers. You can find the register summary table for the Cortex\\u00AE-R82 processor Generic ..."
    }, {
      "title" : "MPU",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MPU ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "0rcZ8aUhYqlñkuNf",
        "urihash" : "0rcZ8aUhYqlñkuNf",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "translation regime ; accesses ; MPU ; permissions ; memory ; R82 processor ; EL2 ; transactions ; virtualization ; program flow ; pipelined operation ; stages of protection ; hypervisor",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116090000,
        "permanentid" : "9e561b24de9effcb14516f2c24e7f972d9745afcffd9eab5c6d7d17c9f4b",
        "syslanguage" : [ "English" ],
        "itemid" : "622892058804d00769e9be82",
        "transactionid" : 902374,
        "title" : "MPU ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089529816414,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 2696,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116064964,
        "syssize" : 2696,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/Memory-management/MPU?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089529816414,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
        "syscollection" : "default"
      },
      "Title" : "MPU",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-management/MPU?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-management/MPU",
      "Excerpt" : "These transactions are known as speculative transactions until the pipeline completes execution of the corresponding instruction. ... MPU ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "MPU Each core within the Cortex\\u00AE-R82 processor has two programmable Memory Protection Units (MPUs), controlled from EL1 and EL2. Each MPU supports a 40-bit physical address range that allows ..."
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Direct access to internal memories ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "QnETolWRhFQG8tXP",
      "urihash" : "QnETolWRhFQG8tXP",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "internal memories ; caches ; coherency ; L1 ; R82 processor ; investigating ; functionality ; LCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "internal memories ; caches ; coherency ; L1 ; R82 processor ; investigating ; functionality ; LCU",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116090000,
      "permanentid" : "f374f8ceae80a69941da1db053e8f147b28f4678a837e7a917e8dee92c01",
      "syslanguage" : [ "English" ],
      "itemid" : "622892058804d00769e9be72",
      "transactionid" : 902374,
      "title" : "Direct access to internal memories ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089542478379,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 540,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/Direct-access-to-internal-memories?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064933,
      "syssize" : 540,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 57,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/Direct-access-to-internal-memories?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-system/Direct-access-to-internal-memories?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089542478379,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
      "syscollection" : "default"
    },
    "Title" : "Direct access to internal memories",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/Direct-access-to-internal-memories?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/Direct-access-to-internal-memories",
    "Excerpt" : "Direct access to internal memories The Cortex\\u00AE-R82 processor provides a mechanism to read the ... This functionality enables direct reading of cache RAMs by software and can be useful ...",
    "FirstSentences" : "Direct access to internal memories The Cortex\\u00AE-R82 processor provides a mechanism to read the internal memories that are used by the L1 and L2 caches and LLRAM Coherency Unit (LCU) duplicate ..."
  }, {
    "title" : "AMCIDR2, Activity Monitors Component Identification Register 2",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "excerpt" : "AMCIDR2, Activity Monitors Component Identification Register 2 Provides information to identify an activity monitors ... For more information, see 'About the Component identification scheme'.",
    "firstSentences" : "AMCIDR2, Activity Monitors Component Identification Register 2 Provides information to identify an activity monitors component. For more information, see 'About the Component identification scheme'.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqðgHybbNddSTIq",
        "urihash" : "5LqðgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067881000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 965660,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880994952748,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837213,
        "syssize" : 4961,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880994952748,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER13, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 Provides information on the ... Configurations This register is available in all configurations. ... The value read back is UNKNOWN.",
      "firstSentences" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR13_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "z7mZF10es8cYKT56",
        "urihash" : "z7mZF10es8cYKT56",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "monitor event ; register ; Reset ; configurations ; AMEVTYPER13 ; AMEVCNTR1 ; RAZ Reserved ; See individual ; Component AMU",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "monitor event ; register ; Reset ; configurations ; AMEVTYPER13 ; AMEVCNTR1 ; RAZ Reserved ; See individual ; Component AMU",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067874000,
        "permanentid" : "5e4765c1e2b68ff0507eea5d534d40f761bc807a496c58eae637211636a4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ea2506b46a5c32556",
        "transactionid" : 965660,
        "title" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067874000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067874171802574,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836838,
        "syssize" : 1280,
        "sysdate" : 1663067874000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067874171802574,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER13, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMEVTYPER13--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 Provides information on the ... Configurations This register is available in all configurations. ... The value read back is UNKNOWN.",
      "FirstSentences" : "AMEVTYPER13, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR13_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMIIDR, Activity Monitors Implementation Identification Register",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "excerpt" : "Revision This field distinguishes minor revisions of the product. ... For an Arm implementation, this field reads as 0x43B. ... AMIIDR, Activity Monitors Implementation Identification Register ...",
      "firstSentences" : "AMIIDR, Activity Monitors Implementation Identification Register Defines the implementer and revisions of the AMU. Configurations This register is available in all configurations. Attributes Width ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMIIDR, Activity Monitors Implementation Identification Register ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "IFKkPWbdRNSk1p9o",
        "urihash" : "IFKkPWbdRNSk1p9o",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "configurations ; matches AMIIDR ; variants ; AMPIDR3 ; r0p0 ; JEP106 identity ; minor revisions",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "configurations ; matches AMIIDR ; variants ; AMPIDR3 ; r0p0 ; JEP106 identity ; minor revisions",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067874000,
        "permanentid" : "c91114e43536b38aea800c4c70efdf906adbf78ad6256d51b85b7ad1f6c6",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19ea2506b46a5c32559",
        "transactionid" : 965660,
        "title" : "AMIIDR, Activity Monitors Implementation Identification Register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067874000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067874129541987,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836838,
        "syssize" : 1639,
        "sysdate" : 1663067874000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067874129541987,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
        "syscollection" : "default"
      },
      "Title" : "AMIIDR, Activity Monitors Implementation Identification Register",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMIIDR--Activity-Monitors-Implementation-Identification-Register",
      "Excerpt" : "Revision This field distinguishes minor revisions of the product. ... For an Arm implementation, this field reads as 0x43B. ... AMIIDR, Activity Monitors Implementation Identification Register ...",
      "FirstSentences" : "AMIIDR, Activity Monitors Implementation Identification Register Defines the implementer and revisions of the AMU. Configurations This register is available in all configurations. Attributes Width ..."
    }, {
      "title" : "EDDEVID, External Debug Device ID register 0",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "excerpt" : "EDDEVID, External Debug Device ID register 0 Provides extra information for external debuggers ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ... [23:8]",
      "firstSentences" : "EDDEVID, External Debug Device ID register 0 Provides extra information for external debuggers about features of the debug implementation. Configurations If ARMv8.3-DoPD is implemented, this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 965660,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1663067881000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 965660,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1663067880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1663067880994952748,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663067837213,
          "syssize" : 4961,
          "sysdate" : 1663067880000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663067881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663067880994952748,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "EDDEVID, External Debug Device ID register 0 ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "4jCsðwðohuKBV27L",
        "urihash" : "4jCsðwðohuKBV27L",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "power domain ; registers ; DoPD ; ARMv8 ; features ; eddevid ; Sample-based Profiling ; support using ; See individual ; extra information ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "power domain ; registers ; DoPD ; ARMv8 ; features ; eddevid ; Sample-based Profiling ; support using ; See individual ; extra information ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067874000,
        "permanentid" : "b8a80db3c8ffc3baf3f626c26afea158a0f83982d86714fa80d2f52af0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b19da2506b46a5c32543",
        "transactionid" : 965660,
        "title" : "EDDEVID, External Debug Device ID register 0 ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067874000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067874086489242,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067836838,
        "syssize" : 1159,
        "sysdate" : 1663067874000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067874086489242,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
        "syscollection" : "default"
      },
      "Title" : "EDDEVID, External Debug Device ID register 0",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-debug-register-summary/EDDEVID--External-Debug-Device-ID-register-0",
      "Excerpt" : "EDDEVID, External Debug Device ID register 0 Provides extra information for external debuggers ... Configurations If ARMv8.3-DoPD is implemented, this register is in the Core power ... [23:8]",
      "FirstSentences" : "EDDEVID, External Debug Device ID register 0 Provides extra information for external debuggers about features of the debug implementation. Configurations If ARMv8.3-DoPD is implemented, this ..."
    } ],
    "totalNumberOfChildResults" : 397,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMCIDR2, Activity Monitors Component Identification Register 2 ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "1R2RlgOiLZAiLñET",
      "urihash" : "1R2RlgOiLZAiLñET",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
      "systransactionid" : 965660,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "register ; configurations ; See individual ; Component AMU ; assignments ; amcidr2 ; Reset",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "register ; configurations ; See individual ; Component AMU ; assignments ; amcidr2 ; Reset",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067874000,
      "permanentid" : "b92cc27e0ce45e9cdf9e1d0954226dac900325667bf706d18a8cfeb41564",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b19ea2506b46a5c32563",
      "transactionid" : 965660,
      "title" : "AMCIDR2, Activity Monitors Component Identification Register 2 ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067874000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067874209583096,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 681,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067836854,
      "syssize" : 681,
      "sysdate" : 1663067874000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067874209583096,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
      "syscollection" : "default"
    },
    "Title" : "AMCIDR2, Activity Monitors Component Identification Register 2",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/External-registers/External-activity-monitors-register-summary/AMCIDR2--Activity-Monitors-Component-Identification-Register-2",
    "Excerpt" : "AMCIDR2, Activity Monitors Component Identification Register 2 Provides information to identify an activity monitors ... For more information, see 'About the Component identification scheme'.",
    "FirstSentences" : "AMCIDR2, Activity Monitors Component Identification Register 2 Provides information to identify an activity monitors component. For more information, see 'About the Component identification scheme'."
  }, {
    "title" : "Arm Performance Libraries Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "firstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Performance Libraries Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Performance Libraries Reference Guide ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "XiUw3q1TX2Esj9Hc",
        "urihash" : "XiUw3q1TX2Esj9Hc",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492704000,
        "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49c9dfaf015c2b76d096",
        "transactionid" : 893956,
        "title" : "Arm Performance Libraries Reference Guide ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492704000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492704345667832,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492579084,
        "syssize" : 5518,
        "sysdate" : 1653492704000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492704345667832,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Performance Libraries Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
    },
    "childResults" : [ {
      "title" : "cposvxx",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "excerpt" : "AF is COMPLEX AF is an array, dimension (LDAF,N). ... LDAF >= max(1,N). ... EQUED is an input argument if FACT = 'F'; otherwise, it is an output argument. ... S Input and output parameter.",
      "firstSentences" : "cposvxx CPOSVXX uses the Cholesky factorization A = U**T*U or A = L*L**T\\r\\n to compute the solution to a complex system of linear equations\\r\\n A * X = B, where A is an N-by-N Hermitian positive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 893956,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653492704000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 893956,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1653492704000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653492704345667832,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653492579084,
          "syssize" : 5518,
          "sysdate" : 1653492704000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653492704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653492704345667832,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "cposvxx ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "CPOaiK8QjyHHoqap",
        "urihash" : "CPOaiK8QjyHHoqap",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "error bounds ; factorizations ; output parameter ; lower triangular ; powers of the radix ; equilibration ; componentwise relative ; PARAMS array ; machine precision ; reciprocal Skeel ; precisions ; algorithm ; double-precision ; right-hand ; see dposvxx ; Related Information",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "error bounds ; factorizations ; output parameter ; lower triangular ; powers of the radix ; equilibration ; componentwise relative ; PARAMS array ; machine precision ; reciprocal Skeel ; precisions ; algorithm ; double-precision ; right-hand ; see dposvxx ; Related Information",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492681000,
        "permanentid" : "14df39928ef8081a091ed977f39968d3243e3458405a3551549c09c08a23",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49dfdfaf015c2b76d368",
        "transactionid" : 893956,
        "title" : "cposvxx ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492681823826624,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 16620,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492575238,
        "syssize" : 16620,
        "sysdate" : 1653492681000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 458,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492681823826624,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
        "syscollection" : "default"
      },
      "Title" : "cposvxx",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--linear-equation-solving-routines/cposvxx",
      "Excerpt" : "AF is COMPLEX AF is an array, dimension (LDAF,N). ... LDAF >= max(1,N). ... EQUED is an input argument if FACT = 'F'; otherwise, it is an output argument. ... S Input and output parameter.",
      "FirstSentences" : "cposvxx CPOSVXX uses the Cholesky factorization A = U**T*U or A = L*L**T\\r\\n to compute the solution to a complex system of linear equations\\r\\n A * X = B, where A is an N-by-N Hermitian positive ..."
    }, {
      "title" : "sgelss",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "excerpt" : "LDB is INTEGER The leading dimension of the array B. LDB >= max(1,max(M,N)). ... S Output parameter. ... RCOND Input parameter. ... WORK is REAL WORK is an array, dimension (MAX(1,LWORK)).",
      "firstSentences" : "sgelss sgelss computes the minimum norm solution to a real linear least squares problem: Minimize 2-norm(| b - A*x |). using the singular value decomposition (SVD) of A. A is an M-by-N matrix ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 893956,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653492704000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 893956,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1653492704000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653492704345667832,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653492579084,
          "syssize" : 5518,
          "sysdate" : 1653492704000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653492704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653492704345667832,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "sgelss ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "CkWzDt7zo0vmckeP",
        "urihash" : "CkWzDt7zo0vmckeP",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "solution matrix ; LWORK ; WORK array ; entry ; singular ; rank ; routine ; Related Information ; bidiagonal form ; Output parameter ; error message ; workspace query ; residual sum-of-squares ; stored rowwise ; Fortran specification ; single call",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "solution matrix ; LWORK ; WORK array ; entry ; singular ; rank ; routine ; Related Information ; bidiagonal form ; Output parameter ; error message ; workspace query ; residual sum-of-squares ; stored rowwise ; Fortran specification ; single call",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492681000,
        "permanentid" : "f81814f6054154202ca243e919ce2b162971b6284b85c327b12337a4e138",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49dedfaf015c2b76d33f",
        "transactionid" : 893956,
        "title" : "sgelss ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492681877128574,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 3703,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492575363,
        "syssize" : 3703,
        "sysdate" : 1653492681000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492681877128574,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
        "syscollection" : "default"
      },
      "Title" : "sgelss",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--least-squares-routines/sgelss",
      "Excerpt" : "LDB is INTEGER The leading dimension of the array B. LDB >= max(1,max(M,N)). ... S Output parameter. ... RCOND Input parameter. ... WORK is REAL WORK is an array, dimension (MAX(1,LWORK)).",
      "FirstSentences" : "sgelss sgelss computes the minimum norm solution to a real linear least squares problem: Minimize 2-norm(| b - A*x |). using the singular value decomposition (SVD) of A. A is an M-by-N matrix ..."
    }, {
      "title" : "zunm2r",
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "printableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "clickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "excerpt" : "A Input parameter. ... (N) if SIDE = 'L', (M) if SIDE = 'R' INFO Output parameter. ... INFO is INTEGER = 0: successful exit < 0: if INFO = -i, the i-th argument had an illegal value Related ...",
      "firstSentences" : "zunm2r zunm2r overwrites the general complex m-by-n matrix C with Q * C if SIDE = 'L' and TRANS = 'N', or\\r\\n\\r\\nQ**H* C if SIDE = 'L' and TRANS = 'C', or\\r\\n\\r\\nC * Q if SIDE = 'R' and TRANS = 'N ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Performance Libraries Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "printableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "clickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Performance Libraries Reference Guide ",
          "document_number" : "101004",
          "document_version" : "2202",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5269417",
          "sysurihash" : "XiUw3q1TX2Esj9Hc",
          "urihash" : "XiUw3q1TX2Esj9Hc",
          "sysuri" : "https://developer.arm.com/documentation/101004/2202/en",
          "systransactionid" : 893956,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653436800000,
          "topparentid" : 5269417,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653492169000,
          "sysconcepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "arm ; written agreement ; export laws ; provisions ; industry ; developer ; English ; inclusive communities ; Web Address ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653492704000,
          "permanentid" : "7b83c861f0e3ad6256ffaa567e033af5069ede8d38c8ff948c3a232f18db",
          "syslanguage" : [ "English" ],
          "itemid" : "628e49c9dfaf015c2b76d096",
          "transactionid" : 893956,
          "title" : "Arm Performance Libraries Reference Guide ",
          "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1653492704000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "101004:2202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653492704345667832,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5518,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653492579084,
          "syssize" : 5518,
          "sysdate" : 1653492704000,
          "haslayout" : "1",
          "topparent" : "5269417",
          "label_version" : "22.0.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5269417,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653492704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101004/2202/?lang=en",
          "modified" : 1653492169000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653492704345667832,
          "uri" : "https://developer.arm.com/documentation/101004/2202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Performance Libraries Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101004/2202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en",
        "ClickUri" : "https://developer.arm.com/documentation/101004/2202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm Performance Libraries Reference Guide Release Information Issue Date Confidentiality Change 1900-00 2nd November 2018 Non-Confidential Update for Arm Performance Libraries version 19.0 1910-00 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "zunm2r ",
        "document_number" : "101004",
        "document_version" : "2202",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5269417",
        "sysurihash" : "GmyEñfBlHCYxTñ9P",
        "urihash" : "GmyEñfBlHCYxTñ9P",
        "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
        "systransactionid" : 893956,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653436800000,
        "topparentid" : 5269417,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653492169000,
        "sysconcepts" : "Input parameter ; elementary reflector ; LDA ; array ; TAU ; dimension ; scalar ; exit",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5269417,
        "parentitem" : "628e49c9dfaf015c2b76d096",
        "concepts" : "Input parameter ; elementary reflector ; LDA ; array ; TAU ; dimension ; scalar ; exit",
        "documenttype" : "html",
        "isattachment" : "5269417",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653492681000,
        "permanentid" : "487e0bd83f59828efba13bf4716a90992facdaa2346ce1af45bd820452e9",
        "syslanguage" : [ "English" ],
        "itemid" : "628e49f1dfaf015c2b76d9fd",
        "transactionid" : 893956,
        "title" : "zunm2r ",
        "products" : [ "Arm compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653492681000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "101004:2202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653492681867993272,
        "sysisattachment" : "5269417",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5269417,
        "size" : 2798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653492576208,
        "syssize" : 2798,
        "sysdate" : 1653492681000,
        "haslayout" : "1",
        "topparent" : "5269417",
        "label_version" : "22.0.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5269417,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653492681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r?lang=en",
        "modified" : 1653492169000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653492681867993272,
        "uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
        "syscollection" : "default"
      },
      "Title" : "zunm2r",
      "Uri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "ClickUri" : "https://developer.arm.com/documentation/101004/2202/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/LAPACK-Linear-Algebra-Package/LAPACK--auxiliary-routines/zunm2r",
      "Excerpt" : "A Input parameter. ... (N) if SIDE = 'L', (M) if SIDE = 'R' INFO Output parameter. ... INFO is INTEGER = 0: successful exit < 0: if INFO = -i, the i-th argument had an illegal value Related ...",
      "FirstSentences" : "zunm2r zunm2r overwrites the general complex m-by-n matrix C with Q * C if SIDE = 'L' and TRANS = 'N', or\\r\\n\\r\\nQ**H* C if SIDE = 'L' and TRANS = 'C', or\\r\\n\\r\\nC * Q if SIDE = 'R' and TRANS = 'N ..."
    } ],
    "totalNumberOfChildResults" : 5067,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Performance Libraries Reference Guide ",
      "document_number" : "101004",
      "document_version" : "2202",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5269417",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "Mn687UFyLHXTñtð1",
      "urihash" : "Mn687UFyLHXTñtð1",
      "sysuri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "keywords" : "Arm Performance Libraries",
      "systransactionid" : 893956,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1653436800000,
      "topparentid" : 5269417,
      "sysconcepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5269417,
      "parentitem" : "628e49c9dfaf015c2b76d096",
      "concepts" : "Related Information ; precisions ; routinezggsvp3 ; workspace query ; interfaces ; theWORK array ; error bounds ; factorizations ; output parameter ; lower triangular ; entry ; upper triangular ; equilibration ; speci cation ; factored form ; system of equations",
      "documenttype" : "pdf",
      "isattachment" : "5269417",
      "sysindexeddate" : 1653492726000,
      "permanentid" : "c928b176cd8224f45bb1983716be5e6b10dd4361f9dc5345c3729101d7ea",
      "syslanguage" : [ "English" ],
      "itemid" : "628e4a15dfaf015c2b76e5af",
      "transactionid" : 893956,
      "title" : "Arm Performance Libraries Reference Guide ",
      "subject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "date" : 1653492724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101004:2202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653492724867848860,
      "sysisattachment" : "5269417",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5269417,
      "size" : 23182268,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653492625119,
      "syssubject" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm v8-A-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "syssize" : 23182268,
      "sysdate" : 1653492724000,
      "topparent" : "5269417",
      "author" : "Arm Limited",
      "label_version" : "22.0.2",
      "systopparentid" : 5269417,
      "content_description" : "Arm Performance Libraries is a set of numerical routines that are tuned specifically for Arm-based processors. The routines, which are available using both the Fortran and C interfaces, include: BLAS, LAPACK, FFT, Sparse, libamath, and libastring. This guide documents the supported routines.",
      "wordcount" : 11039,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653492726000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653492724867848860,
      "uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Performance Libraries Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/628e4a15dfaf015c2b76e5af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101004/2202/en/pdf/arm_performance_libraries_reference_101004_2202_00_en.pdf",
    "Excerpt" : "Date ... 2 ... 2018 ... 8 March 2019 ... 24 May 2019 ... 30 August 2019 ... 29 ... 23 April 2020 ... November ... 25 June 2020 ... 4 ... 2020 ... 30 March 2021 ... September ... 24 August 2021",
    "FirstSentences" : "Arm Performance Libraries Reference Guide Document Number 101004_2202_00 Version 22.0.2 Copyright © 2015-2022 Arm Limited (or its affiliates). All rights reserved. 101004_2202_00_en Release ..."
  }, {
    "title" : "GITS_PIDR2, Peripheral ID2 Register",
    "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "excerpt" : "GITS_PIDR2, Peripheral ID2 Register This register returns byte[2] of the peripheral ID. ... The GITS_PIDR2 register is part of the set of ITS peripheral identification registers.",
    "firstSentences" : "GITS_PIDR2, Peripheral ID2 Register This register returns byte[2] of the peripheral ID. The GITS_PIDR2 register is part of the set of ITS peripheral identification registers. Configurations This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "GRMt3BvB1tnoy5dI",
        "urihash" : "GRMt3BvB1tnoy5dI",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862647000,
        "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ec31ea212bb6623249",
        "transactionid" : 900915,
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862647000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862647548060389,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5009,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862618026,
        "syssize" : 5009,
        "sysdate" : 1654862647000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862647548060389,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
    },
    "childResults" : [ {
      "title" : "GICR_CLASSR, Class Register",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "excerpt" : "GICR_CLASSR, Class Register This register specifies which class of 1 of N interrupt the CPU ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "GICR_CLASSR, Class Register This register specifies which class of 1 of N interrupt the CPU accepts. Configurations This register is available in all configurations. Attributes Width 32-bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GICR_CLASSR, Class Register ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "r7OVVYp2SIw6fDPO",
        "urihash" : "r7OVVYp2SIw6fDPO",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "register ; configurations ; Usage constraints ; address offset ; LPIs summary ; See Redistributor ; Functional group ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "register ; configurations ; Usage constraints ; address offset ; LPIs summary ; See Redistributor ; Functional group ; reset",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862638000,
        "permanentid" : "2d999b4089b15aba33427b684822e2ad63dcc9eaad08605057f71b7bb19f",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332f031ea212bb66232f4",
        "transactionid" : 900915,
        "title" : "GICR_CLASSR, Class Register ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862638000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862638318561786,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617698,
        "syssize" : 738,
        "sysdate" : 1654862638000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862638000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862638318561786,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
        "syscollection" : "default"
      },
      "Title" : "GICR_CLASSR, Class Register",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CLASSR--Class-Register",
      "Excerpt" : "GICR_CLASSR, Class Register This register specifies which class of 1 of N interrupt the CPU ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "GICR_CLASSR, Class Register This register specifies which class of 1 of N interrupt the CPU accepts. Configurations This register is available in all configurations. Attributes Width 32-bit ..."
    }, {
      "title" : "GICR_CTLR, Redistributor Control Register",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "excerpt" : "GICR_CTLR, Redistributor Control Register This register controls the operation of a ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "GICR_CTLR, Redistributor Control Register This register controls the operation of a Redistributor, and enables the signaling of LPIs by the Redistributor to the connected core. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GICR_CTLR, Redistributor Control Register ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "fxñFðdñGC8fO9d06",
        "urihash" : "fxñFðdñGC8fO9d06",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "usage constraints ; See Redistributor ; LPIs ; register ; control ; GICR ; configurations ; LPI support ; longer accesses ; EnableLPIs ; Distributor ; address offset ; connected core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "usage constraints ; See Redistributor ; LPIs ; register ; control ; GICR ; configurations ; LPI support ; longer accesses ; EnableLPIs ; Distributor ; address offset ; connected core",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862638000,
        "permanentid" : "59e1464cd8a1e083e234c9c2c9f7c5bd70221d60e3d7e754e843c0f5719f",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332ef31ea212bb66232ec",
        "transactionid" : 900915,
        "title" : "GICR_CTLR, Redistributor Control Register ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862638000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862638272831220,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 1897,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617698,
        "syssize" : 1897,
        "sysdate" : 1654862638000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862638000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862638272831220,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "GICR_CTLR, Redistributor Control Register",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-CTLR--Redistributor-Control-Register",
      "Excerpt" : "GICR_CTLR, Redistributor Control Register This register controls the operation of a ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "GICR_CTLR, Redistributor Control Register This register controls the operation of a Redistributor, and enables the signaling of LPIs by the Redistributor to the connected core. Configurations This ..."
    }, {
      "title" : "GICR_FCTLR, Function Control Register",
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "excerpt" : "GICR_FCTLR, Function Control Register This register controls the scrubbing of all RAMs in the ... Configurations This register is available in all configurations. ... Bit descriptions Table 1.",
      "firstSentences" : "GICR_FCTLR, Function Control Register This register controls the scrubbing of all RAMs in the associated Redistributor. Configurations This register is available in all configurations. Attributes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "printableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "clickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101516",
          "document_version" : "r2p1",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5277361",
          "sysurihash" : "GRMt3BvB1tnoy5dI",
          "urihash" : "GRMt3BvB1tnoy5dI",
          "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "systransactionid" : 900915,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1654819200000,
          "topparentid" : 5277361,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1654862572000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654862647000,
          "permanentid" : "0d8fee04113999588d8d2505f3f57f8c495a24f609248e9635cdabc7ee2d",
          "syslanguage" : [ "English" ],
          "itemid" : "62a332ec31ea212bb6623249",
          "transactionid" : 900915,
          "title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-700" ],
          "date" : 1654862647000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
          "document_id" : "101516:r2p1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1654862647548060389,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5009,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654862618026,
          "syssize" : 5009,
          "sysdate" : 1654862647000,
          "haslayout" : "1",
          "topparent" : "5277361",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277361,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
          "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
          "wordcount" : 331,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654862647000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101516/r2p1/?lang=en",
          "modified" : 1654862572000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1654862647548060389,
          "uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-700 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-700 Generic Interrupt Controller Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 October 2019 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "GICR_FCTLR, Function Control Register ",
        "document_number" : "101516",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277361",
        "sysurihash" : "D8bRp3kdkRv8r0n0",
        "urihash" : "D8bRp3kdkRv8r0n0",
        "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
        "systransactionid" : 900915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1654819200000,
        "topparentid" : 5277361,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654862572000,
        "sysconcepts" : "clock gating ; CGO ; register ; configurations ; scrub ; Usage constraints ; address offset ; LPIs summary ; See Redistributor ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
        "attachmentparentid" : 5277361,
        "parentitem" : "62a332ec31ea212bb6623249",
        "concepts" : "clock gating ; CGO ; register ; configurations ; scrub ; Usage constraints ; address offset ; LPIs summary ; See Redistributor ; assignments",
        "documenttype" : "html",
        "isattachment" : "5277361",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654862638000,
        "permanentid" : "7f10a0fce48386ca04ef350eb4633a1a8f902df9bae6334edf85f01e62a9",
        "syslanguage" : [ "English" ],
        "itemid" : "62a332f031ea212bb66232f2",
        "transactionid" : 900915,
        "title" : "GICR_FCTLR, Function Control Register ",
        "products" : [ "CoreLink GIC-700" ],
        "date" : 1654862638000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
        "document_id" : "101516:r2p1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1654862638226913020,
        "sysisattachment" : "5277361",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5277361,
        "size" : 1139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654862617698,
        "syssize" : 1139,
        "sysdate" : 1654862638000,
        "haslayout" : "1",
        "topparent" : "5277361",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277361,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
        "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654862638000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register?lang=en",
        "modified" : 1654862572000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654862638226913020,
        "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "GICR_FCTLR, Function Control Register",
      "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/Redistributor-registers-for-control-and-physical-LPIs-summary/GICR-FCTLR--Function-Control-Register",
      "Excerpt" : "GICR_FCTLR, Function Control Register This register controls the scrubbing of all RAMs in the ... Configurations This register is available in all configurations. ... Bit descriptions Table 1.",
      "FirstSentences" : "GICR_FCTLR, Function Control Register This register controls the scrubbing of all RAMs in the associated Redistributor. Configurations This register is available in all configurations. Attributes ..."
    } ],
    "totalNumberOfChildResults" : 246,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GITS_PIDR2, Peripheral ID2 Register ",
      "document_number" : "101516",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277361",
      "sysurihash" : "XstHqYð8IrGzc0Gi",
      "urihash" : "XstHqYð8IrGzc0Gi",
      "sysuri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
      "systransactionid" : 900915,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1654819200000,
      "topparentid" : 5277361,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654862572000,
      "sysconcepts" : "usage constraints ; registers ; configurations ; PIDR2 ; GITS ; address offset ; Functional group ; peripheral identification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00f57d1ce214ec8dc9c5" ],
      "attachmentparentid" : 5277361,
      "parentitem" : "62a332ec31ea212bb6623249",
      "concepts" : "usage constraints ; registers ; configurations ; PIDR2 ; GITS ; address offset ; Functional group ; peripheral identification",
      "documenttype" : "html",
      "isattachment" : "5277361",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1654862638000,
      "permanentid" : "27360af001ca08a2c8a49c832d3480a83d3402b726fb9f53dd9f674f4b19",
      "syslanguage" : [ "English" ],
      "itemid" : "62a332f031ea212bb6623314",
      "transactionid" : 900915,
      "title" : "GITS_PIDR2, Peripheral ID2 Register ",
      "products" : [ "CoreLink GIC-700" ],
      "date" : 1654862638000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "System Controllers",
      "navigationhierarchiestopics" : [ "Total Compute", "Server-class, Cloud" ],
      "document_id" : "101516:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1654862638364839702,
      "sysisattachment" : "5277361",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277361,
      "size" : 951,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654862617729,
      "syssize" : 951,
      "sysdate" : 1654862638000,
      "haslayout" : "1",
      "topparent" : "5277361",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277361,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "Gaming, graphics and VR" ],
      "content_description" : "This content describes the GIC-700 which is a generic interrupt controller that handles interrupts from peripherals to the cores and between cores. The GIC-700 supports a distributed microarchitecture containing several individual blocks that are used to provide a flexible GIC implementation.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-700" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654862638000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101516/r2p1/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register?lang=en",
      "modified" : 1654862572000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654862638364839702,
      "uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
      "syscollection" : "default"
    },
    "Title" : "GITS_PIDR2, Peripheral ID2 Register",
    "Uri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101516/r2p1/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101516/r2p1/en/Programmers-model/ITS-control-register-summary/GITS-PIDR2--Peripheral-ID2-Register",
    "Excerpt" : "GITS_PIDR2, Peripheral ID2 Register This register returns byte[2] of the peripheral ID. ... The GITS_PIDR2 register is part of the set of ITS peripheral identification registers.",
    "FirstSentences" : "GITS_PIDR2, Peripheral ID2 Register This register returns byte[2] of the peripheral ID. The GITS_PIDR2 register is part of the set of ITS peripheral identification registers. Configurations This ..."
  }, {
    "title" : "Porting to 64-bit Arm",
    "uri" : "https://developer.arm.com/documentation/102902/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102902/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
    "excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. ... Click Download to view. ... Porting to 64-bit Arm 64-bitPorting",
    "firstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Porting to 64-bit Arm",
      "uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "excerpt" : "The A64 instruction set, defined in AArch64, has been designed from the ground up as a ... What you’ll find. ... However, it is expected to be included in all but a very few parts targeted at ...",
      "firstSentences" : "Porting to 64-bit Arm – White Paper Chris Shore, Arm July 2014 Introduction Why 64-bit? It seems that is a question with many answers! For some, it will be the need to address more than 4GB of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Porting to 64-bit Arm",
        "uri" : "https://developer.arm.com/documentation/102902/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102902/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
        "excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. ... Click Download to view. ... Porting to 64-bit Arm 64-bitPorting",
        "firstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Porting to 64-bit Arm ",
          "document_number" : "102902",
          "document_version" : "0100",
          "content_type" : "White Paper",
          "systopparent" : "5113195",
          "sysurihash" : "tRdQ6ffh7xVobfs6",
          "urihash" : "tRdQ6ffh7xVobfs6",
          "sysuri" : "https://developer.arm.com/documentation/102902/0100/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1648080000000,
          "topparentid" : 5113195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648127826000,
          "sysconcepts" : "Porting",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "Porting",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649145871000,
          "permanentid" : "fdf0e375042f67acb57eb264cf4539f73931544615fea95690a59763ca9c",
          "syslanguage" : [ "English" ],
          "itemid" : "623c6f523b9f553dde8fd8ec",
          "transactionid" : 864202,
          "title" : "Porting to 64-bit Arm ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android", "64-bit", "AArch64", "Armv8", "Porting" ],
          "document_id" : "102902:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145871313331515,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 131,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145637202,
          "syssize" : 131,
          "sysdate" : 1649145871000,
          "haslayout" : "1",
          "topparent" : "5113195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5113195,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145871000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102902/0100/?lang=en",
          "modified" : 1648127826000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145871313331515,
          "uri" : "https://developer.arm.com/documentation/102902/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Porting to 64-bit Arm",
        "Uri" : "https://developer.arm.com/documentation/102902/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
        "Excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. ... Click Download to view. ... Porting to 64-bit Arm 64-bitPorting",
        "FirstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Porting to 64-bit Arm ",
        "document_number" : "102902",
        "document_version" : "0100",
        "content_type" : "White Paper",
        "systopparent" : "5113195",
        "sysauthor" : "Chris Shore",
        "sysurihash" : "ñxðgeðfcCBazhDWI",
        "urihash" : "ñxðgeðfcCBazhDWI",
        "sysuri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1648080000000,
        "topparentid" : 5113195,
        "numberofpages" : 19,
        "sysconcepts" : "registers ; alignment ; data processing ; memory ; operating systems ; physical addressing ; Arm architectures ; ARMv7 ; stores ; exceptions ; execution state ; Advanced SIMD ; coprocessors ; applications ; flexibility ; interfaces",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5113195,
        "parentitem" : "623c6f523b9f553dde8fd8ec",
        "concepts" : "registers ; alignment ; data processing ; memory ; operating systems ; physical addressing ; Arm architectures ; ARMv7 ; stores ; exceptions ; execution state ; Advanced SIMD ; coprocessors ; applications ; flexibility ; interfaces",
        "documenttype" : "pdf",
        "isattachment" : "5113195",
        "sysindexeddate" : 1649145871000,
        "permanentid" : "8a7a37cf842e87ae733cfb6411f2a9c2c81f5a50eafbcf2d8e543984e916",
        "syslanguage" : [ "English" ],
        "itemid" : "623c6f533b9f553dde8fd8ee",
        "transactionid" : 864202,
        "title" : "Porting to 64-bit Arm ",
        "date" : 1649145871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102902:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145871067803632,
        "sysisattachment" : "5113195",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 5113195,
        "size" : 614641,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145638461,
        "syssize" : 614641,
        "sysdate" : 1649145871000,
        "topparent" : "5113195",
        "author" : "Chris Shore",
        "label_version" : "1.0",
        "systopparentid" : 5113195,
        "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
        "wordcount" : 1137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145871000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145871067803632,
        "uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
        "syscollection" : "default"
      },
      "Title" : "Porting to 64-bit Arm",
      "Uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "Excerpt" : "The A64 instruction set, defined in AArch64, has been designed from the ground up as a ... What you’ll find. ... However, it is expected to be included in all but a very few parts targeted at ...",
      "FirstSentences" : "Porting to 64-bit Arm – White Paper Chris Shore, Arm July 2014 Introduction Why 64-bit? It seems that is a question with many answers! For some, it will be the need to address more than 4GB of ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Porting to 64-bit Arm ",
      "document_number" : "102902",
      "document_version" : "0100",
      "content_type" : "White Paper",
      "systopparent" : "5113195",
      "sysurihash" : "tRdQ6ffh7xVobfs6",
      "urihash" : "tRdQ6ffh7xVobfs6",
      "sysuri" : "https://developer.arm.com/documentation/102902/0100/en",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648080000000,
      "topparentid" : 5113195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648127826000,
      "sysconcepts" : "Porting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "Porting",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649145871000,
      "permanentid" : "fdf0e375042f67acb57eb264cf4539f73931544615fea95690a59763ca9c",
      "syslanguage" : [ "English" ],
      "itemid" : "623c6f523b9f553dde8fd8ec",
      "transactionid" : 864202,
      "title" : "Porting to 64-bit Arm ",
      "products" : [ "Armv8-A" ],
      "date" : 1649145871000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Android", "64-bit", "AArch64", "Armv8", "Porting" ],
      "document_id" : "102902:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145871313331515,
      "navigationhierarchiescontenttype" : "White Paper",
      "size" : 131,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145637202,
      "syssize" : 131,
      "sysdate" : 1649145871000,
      "haslayout" : "1",
      "topparent" : "5113195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5113195,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
      "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145871000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102902/0100/?lang=en",
      "modified" : 1648127826000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145871313331515,
      "uri" : "https://developer.arm.com/documentation/102902/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Porting to 64-bit Arm",
    "Uri" : "https://developer.arm.com/documentation/102902/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
    "Excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. ... Click Download to view. ... Porting to 64-bit Arm 64-bitPorting",
    "FirstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting"
  }, {
    "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "to0OUnhA0gcrgPiF",
        "urihash" : "to0OUnhA0gcrgPiF",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720834000,
        "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e49965f7d118e3f6171",
        "transactionid" : 861325,
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720834828964477,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 4506,
        "sysdate" : 1648720834000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 304,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720834828964477,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
    },
    "childResults" : [ {
      "title" : "DMAC interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "firstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "cyd6OcJLjrkeeqew",
        "urihash" : "cyd6OcJLjrkeeqew",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "interfaces ; DMAC ; DMA ; AXI5 manager ; configuration registers ; clock ; reset ; input ports ; external engine ; manipulation ; TrustZone support ; global Non-secure ; own separate ; activity ongoing ; quiescence capability ; low-power integration",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "8366fd04c12aeb78df9018f74b04f74d0f47e29afe6c0ad0118f309eebe9",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6182",
        "transactionid" : 861325,
        "title" : "DMAC interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835509183332,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 2527,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 2527,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835509183332,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
        "syscollection" : "default"
      },
      "Title" : "DMAC interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces",
      "Excerpt" : "The Q-Channel interface provides quiescence capability for the clock and the P-Channel interface allows power ... Interrupts are level-based signals. ... DMAC interfaces CoreLink DMA-350",
      "FirstSentences" : "DMAC interfaces This section contains an overview of the CoreLink DMA-350 interfaces. Clock and reset The DMA-350 is aimed to be placed in a single clock and reset domain. APB subordinate ..."
    }, {
      "title" : "AXI5 manager interfaces",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "firstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI5 manager interfaces ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "L8tZ91ðXð9URqMDY",
        "urihash" : "L8tZ91ðXð9URqMDY",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "manager interfaces ; DMAC ; signaling ; DMA ; present ; transactions ; Wakeup ; supports ; issuing capability ; configuration parameter ; easier connection ; extra complete ; Shareability ; Cacheability",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "ce82f394e50393f8284f9157b873dc4095c86ce7fd29be3f34b6edbacb83",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6188",
        "transactionid" : 861325,
        "title" : "AXI5 manager interfaces ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835265416904,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 3315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 3315,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835265416904,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AXI5 manager interfaces",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/AXI5-manager-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/AXI5-manager-interfaces",
      "Excerpt" : "Table 1. ... The WDATA does not overtake the AW control information as it adds complexity to the arbitration logic. ... AXI5 manager interfaces CoreLink DMA-350",
      "FirstSentences" : "AXI5 manager interfaces The DMAC is an AXI5 manager that complies with AMBA AXI5 protocol with a reduced set of AXI5 features. For details on the protocol, see AMBA\\u00AE AXI and ACE Protocol ..."
    }, {
      "title" : "APB subordinate interface",
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "printableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "clickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "firstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "document_number" : "102482",
          "document_version" : "0000",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5049562",
          "sysurihash" : "to0OUnhA0gcrgPiF",
          "urihash" : "to0OUnhA0gcrgPiF",
          "sysuri" : "https://developer.arm.com/documentation/102482/0000/en",
          "systransactionid" : 861325,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642118400000,
          "topparentid" : 5049562,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1644330569000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; express ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720834000,
          "permanentid" : "84ce2d18dbf396f23e76a0e7cde66a48312a1b30da2633daa727aedbbf3c",
          "syslanguage" : [ "English" ],
          "itemid" : "62027e49965f7d118e3f6171",
          "transactionid" : 861325,
          "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-350" ],
          "date" : 1648720834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102482:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
          "audience" : [ "Hardware Engineers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1648720834828964477,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4506,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720826309,
          "syssize" : 4506,
          "sysdate" : 1648720834000,
          "haslayout" : "1",
          "topparent" : "5049562",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5049562,
          "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
          "wordcount" : 304,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
          "document_revision" : "0000-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102482/0000/?lang=en",
          "modified" : 1645010684000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720834828964477,
          "uri" : "https://developer.arm.com/documentation/102482/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102482/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102482/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm\\u00AE welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 DMA-350 Controller Technical Reference Manual Revision: r0p0 Release information Issue Date Confidentiality Change 0000-01 6 July 2021 Confidential Initial release 0000-02 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB subordinate interface ",
        "document_number" : "102482",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5049562",
        "sysurihash" : "3e2ZQðSSlh3d0BLz",
        "urihash" : "3e2ZQðSSlh3d0BLz",
        "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "systransactionid" : 861325,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642118400000,
        "topparentid" : 5049562,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644330569000,
        "sysconcepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
        "attachmentparentid" : 5049562,
        "parentitem" : "62027e49965f7d118e3f6171",
        "concepts" : "APB4 ; accesses ; interface ; signaling ; security ; pwakeup ; DMAC ; debugger ; Non-secure mode ; causing side-effects ; request mechanism ; faster clock ; u2019b1111",
        "documenttype" : "html",
        "isattachment" : "5049562",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720835000,
        "permanentid" : "9c1293fd946455c2e8c285c76697c9e2a81ea02f33efa39d52ff0319c821",
        "syslanguage" : [ "English" ],
        "itemid" : "62027e4a965f7d118e3f6184",
        "transactionid" : 861325,
        "title" : "APB subordinate interface ",
        "products" : [ "CoreLink DMA-350" ],
        "date" : 1648720835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102482:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648720835266939514,
        "sysisattachment" : "5049562",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5049562,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720826309,
        "syssize" : 1486,
        "sysdate" : 1648720835000,
        "haslayout" : "1",
        "topparent" : "5049562",
        "label_version" : "0000",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049562,
        "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
        "document_revision" : "0000-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
        "modified" : 1645010684000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720835266939514,
        "uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
        "syscollection" : "default"
      },
      "Title" : "APB subordinate interface",
      "Uri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "ClickUri" : "https://developer.arm.com/documentation/102482/0000/DMAC-interfaces/APB-subordinate-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/DMAC-interfaces/APB-subordinate-interface",
      "Excerpt" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal ... The DMA-350 supports AMBA APB Protocol Specification. ... APB subordinate interface CoreLink DMA-350",
      "FirstSentences" : "APB subordinate interface The APB4 subordinate interface is for accessing the internal configuration registers of the DMA-350. The DMA-350 supports AMBA APB Protocol Specification. For more ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "document_number" : "102482",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5049562",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "7VWivHnaGcYd4gpd",
      "urihash" : "7VWivHnaGcYd4gpd",
      "sysuri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "keywords" : "c5e69d8, hardware, dma controller, dmac, dma-350",
      "systransactionid" : 861325,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642118400000,
      "topparentid" : 5049562,
      "numberofpages" : 187,
      "sysconcepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634|61fc1b8c64f5eb34d83f5beb" ],
      "attachmentparentid" : 5049562,
      "parentitem" : "62027e49965f7d118e3f6171",
      "concepts" : "registers ; DMAC ; usage constraints ; transfers ; channels ; destination ; trigger inputs ; interfaces ; configurations ; commands ; stream interface ; DMA ; transactions ; accesses ; addressing ; DMA channels",
      "documenttype" : "pdf",
      "isattachment" : "5049562",
      "sysindexeddate" : 1648720838000,
      "permanentid" : "b8df1cf63ddb7434adecd93c5642403437b3b108dd7b58060ee9c970bbc7",
      "syslanguage" : [ "English" ],
      "itemid" : "62027e4d965f7d118e3f624d",
      "transactionid" : 861325,
      "title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual ",
      "subject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "date" : 1648720838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102482:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648720838016072069,
      "sysisattachment" : "5049562",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5049562,
      "size" : 1544177,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720829467,
      "syssubject" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "syssize" : 1544177,
      "sysdate" : 1648720838000,
      "topparent" : "5049562",
      "author" : "Arm Ltd.",
      "label_version" : "0000",
      "systopparentid" : 5049562,
      "content_description" : "This is the Technical Reference Manual for the CoreLink Direct Memory Access 350 Controller.",
      "wordcount" : 2783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers|CoreLink DMA-350" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720838000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720838016072069,
      "uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink DMA-350 Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62027e4d965f7d118e3f624d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102482/0000/en/pdf/arm_corelink_dma-350_controller_technical_reference_manual_102482_0000_02_en.pdf",
    "Excerpt" : "Date ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Arm® CoreLink™ DMA-350 Controller Revision: r0p0 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102482_0000_02_en Arm ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. ... Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. ... Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KPð",
        "urihash" : "dWs7JvfU2UOp3KPð",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. ... Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. ... Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZñcZ2bMOðbWCcMj4",
      "urihash" : "ZñcZ2bMOðbWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ..."
  }, {
    "title" : "Where can I get the CMSIS libraries for Ethos-U65 integration?",
    "uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004996/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Where can I get the CMSIS libraries for Ethos-U65 integration? ",
      "document_number" : "ka004996",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5064862",
      "sysurihash" : "EqQOEX3yHDZgsuOR",
      "urihash" : "EqQOEX3yHDZgsuOR",
      "sysuri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1646142888000,
      "topparentid" : 5064862,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646142919000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717546000,
      "permanentid" : "89dbbcbf7a3ecaeb269e84b725054958e883d8d3d657b7451ac7747215a4",
      "syslanguage" : [ "English" ],
      "itemid" : "621e25c7e6f58973271ea5d5",
      "transactionid" : 861258,
      "title" : "Where can I get the CMSIS libraries for Ethos-U65 integration? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648717546000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004996:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717546497536617,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717543709,
      "syssize" : 63,
      "sysdate" : 1648717546000,
      "haslayout" : "1",
      "topparent" : "5064862",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5064862,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717546000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004996/1-0/?lang=en",
      "modified" : 1646142919000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717546497536617,
      "uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Where can I get the CMSIS libraries for Ethos-U65 integration?",
    "Uri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004996/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004996/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004996/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "document_number" : "ka004757",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4798768",
      "sysurihash" : "3llASernTTHTzðIg",
      "urihash" : "3llASernTTHTzðIg",
      "sysuri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634812333000,
      "topparentid" : 4798768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634812394000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "7ded32b43634cfb7777dd03c8334846ce0399eb9d4d12e24377adeabbb5b",
      "syslanguage" : [ "English" ],
      "itemid" : "617141eaac265639eac59664",
      "transactionid" : 861257,
      "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717505000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004757:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505581911812,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717504175,
      "syssize" : 63,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4798768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4798768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004757/1-0/?lang=en",
      "modified" : 1634812394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505581911812,
      "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "Uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I fix an enumeration type mismatch error?",
    "uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004914/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I fix an enumeration type mismatch error? ",
      "document_number" : "ka004914",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4857669",
      "sysurihash" : "ydaTnUj21IEyQpYB",
      "urihash" : "ydaTnUj21IEyQpYB",
      "sysuri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637873976000,
      "topparentid" : 4857669,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637874030000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717488000,
      "permanentid" : "55452cf4b8cb2c3535dffe15a71b2ffda4ee20a35c711c953fffeda4bb24",
      "syslanguage" : [ "English" ],
      "itemid" : "619ff96e83e60c5c768e4128",
      "transactionid" : 861257,
      "title" : "How can I fix an enumeration type mismatch error? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717488000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004914:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717488323591775,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717464495,
      "syssize" : 63,
      "sysdate" : 1648717488000,
      "haslayout" : "1",
      "topparent" : "4857669",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857669,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717488000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004914/1-0/?lang=en",
      "modified" : 1637874030000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717488323591775,
      "uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I fix an enumeration type mismatch error?",
    "Uri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004914/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004914/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004914/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I use the integration kit provided in Ethos-U65?",
    "uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005001/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I use the integration kit provided in Ethos-U65? ",
      "document_number" : "ka005001",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5071326",
      "sysurihash" : "f85qcXkeYbs1X6lx",
      "urihash" : "f85qcXkeYbs1X6lx",
      "sysuri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1646384361000,
      "topparentid" : 5071326,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646384425000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716587000,
      "permanentid" : "aef7a68f5475d6bcdb2a677c3663c578b9242b0ec4070d33153f18bb5a55",
      "syslanguage" : [ "English" ],
      "itemid" : "6221d529e6f58973271ea60b",
      "transactionid" : 861239,
      "title" : "How can I use the integration kit provided in Ethos-U65? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648716587000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005001:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716587751749297,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716577301,
      "syssize" : 63,
      "sysdate" : 1648716587000,
      "haslayout" : "1",
      "topparent" : "5071326",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5071326,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716587000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005001/1-0/?lang=en",
      "modified" : 1646384425000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716587751749297,
      "uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I use the integration kit provided in Ethos-U65?",
    "Uri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005001/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005001/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005001/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Ethos-U55 support out of order transactions?",
    "uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005012/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does Ethos-U55 support out of order transactions? ",
      "document_number" : "ka005012",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5087198",
      "sysurihash" : "Hu4gBQjPjñKWNS9w",
      "urihash" : "Hu4gBQjPjñKWNS9w",
      "sysuri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1647294477000,
      "topparentid" : 5087198,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647294504000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716586000,
      "permanentid" : "5d7f44f1129f3a49106563aad7ca2864ace65b21490065ea9f7cf903d494",
      "syslanguage" : [ "English" ],
      "itemid" : "622fb8288804d00769e9db32",
      "transactionid" : 861239,
      "title" : "Does Ethos-U55 support out of order transactions? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1648716586000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005012:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716586079072516,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716569677,
      "syssize" : 63,
      "sysdate" : 1648716586000,
      "haslayout" : "1",
      "topparent" : "5087198",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5087198,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716586000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005012/1-0/?lang=en",
      "modified" : 1647294504000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716586079072516,
      "uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Ethos-U55 support out of order transactions?",
    "Uri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005012/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005012/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005012/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to render TM201 with newer SoC-600/SoC-600M versions?",
    "uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004705/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to render TM201 with newer SoC-600/SoC-600M versions? ",
      "document_number" : "ka004705",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4881158",
      "sysurihash" : "pnpyQihJlLrsDiwy",
      "urihash" : "pnpyQihJlLrsDiwy",
      "sysuri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
      "systransactionid" : 861239,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637572731000,
      "topparentid" : 4881158,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637572754000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716585000,
      "permanentid" : "0529079cbb883a296f8300fa29ada791c1977843fb7988fbaa1d56b64d5e",
      "syslanguage" : [ "English" ],
      "itemid" : "619b6092f45f0b1fbf3a8d64",
      "transactionid" : 861239,
      "title" : "How to render TM201 with newer SoC-600/SoC-600M versions? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648716585000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004705:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716585512705675,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716580679,
      "syssize" : 63,
      "sysdate" : 1648716585000,
      "haslayout" : "1",
      "topparent" : "4881158",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4881158,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716585000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004705/1-0/?lang=en",
      "modified" : 1637572754000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716585512705675,
      "uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to render TM201 with newer SoC-600/SoC-600M versions?",
    "Uri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004705/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004705/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004705/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Additional product entitlements with a SoC-600 license",
    "uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004921/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Additional product entitlements with a SoC-600 license ",
      "document_number" : "ka004921",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4873500",
      "sysurihash" : "feUInðAF62VRqXfo",
      "urihash" : "feUInðAF62VRqXfo",
      "sysuri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
      "systransactionid" : 861237,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1638281283000,
      "topparentid" : 4873500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1638281388000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716520000,
      "permanentid" : "9e1fe286f27770415b4101f1122308827d8d2f558b7c714fcb614d909b9c",
      "syslanguage" : [ "English" ],
      "itemid" : "61a630acf45f0b1fbf3a9e0a",
      "transactionid" : 861237,
      "title" : "Additional product entitlements with a SoC-600 license ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648716520000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004921:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716520534044971,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716502339,
      "syssize" : 63,
      "sysdate" : 1648716520000,
      "haslayout" : "1",
      "topparent" : "4873500",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4873500,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716520000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004921/1-0/?lang=en",
      "modified" : 1638281388000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716520534044971,
      "uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Additional product entitlements with a SoC-600 license",
    "Uri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004921/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004921/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004921/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can an external system know about the occurrence of an ECC error?",
    "uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004754/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can an external system know about the occurrence of an ECC error? ",
      "document_number" : "ka004754",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949013",
      "sysurihash" : "86U7aDh1N8zgn8iñ",
      "urihash" : "86U7aDh1N8zgn8iñ",
      "sysuri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
      "systransactionid" : 863723,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634572172000,
      "topparentid" : 4949013,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634572209000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649082890000,
      "permanentid" : "4725d289172b02c2e5d67518edc7bddc709b8f917f85f53901726cc7cf08",
      "syslanguage" : [ "English" ],
      "itemid" : "616d97b1ac265639eac5942d",
      "transactionid" : 863723,
      "title" : "How can an external system know about the occurrence of an ECC error? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649082890000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004754:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082890908207188,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082774154,
      "syssize" : 63,
      "sysdate" : 1649082890000,
      "haslayout" : "1",
      "topparent" : "4949013",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949013,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082890000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004754/1-0/?lang=en",
      "modified" : 1634572209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082890908207188,
      "uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can an external system know about the occurrence of an ECC error?",
    "Uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004754/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to fix an armclang:error while compiling the integration kit?",
    "uri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005031/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005031/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to fix an armclang:error while compiling the integration kit? ",
      "document_number" : "ka005031",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5156048",
      "sysurihash" : "jðP8AñqA9xPf37H7",
      "urihash" : "jðP8AñqA9xPf37H7",
      "sysuri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
      "systransactionid" : 864246,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1648558767000,
      "topparentid" : 5156048,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648558810000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148102000,
      "permanentid" : "0d4982340764e99343317d182750d1fc0e25695256438376721a4539bc99",
      "syslanguage" : [ "English" ],
      "itemid" : "624302da3b9f553dde8fd998",
      "transactionid" : 864246,
      "title" : "How to fix an armclang:error while compiling the integration kit? ",
      "products" : [ "Ethos-U65", "ML006" ],
      "date" : 1649148100000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005031:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148100454784678,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005031/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147882938,
      "syssize" : 63,
      "sysdate" : 1649148100000,
      "haslayout" : "1",
      "topparent" : "5156048",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5156048,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148102000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005031/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005031/1-0/?lang=en",
      "modified" : 1648558810000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148100454784678,
      "uri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to fix an armclang:error while compiling the integration kit?",
    "Uri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005031/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005031/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005031/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Ethos-U55 has only one single clock, so what are these sync_flop and syncn implementation needed for?",
    "uri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005016/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005016/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Ethos-U55 has only one single clock, so what are these sync_flop and syncn implementation needed for? ",
      "document_number" : "ka005016",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5089359",
      "sysurihash" : "muMN0kE9eðaLKDNJ",
      "urihash" : "muMN0kE9eðaLKDNJ",
      "sysuri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
      "systransactionid" : 864310,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1647519280000,
      "topparentid" : 5089359,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647519313000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151140000,
      "permanentid" : "3fe2b601a33770aa0a43091eff0700718a3367f49dff215a7c4a7b31ba91",
      "syslanguage" : [ "English" ],
      "itemid" : "623326518804d00769e9dba2",
      "transactionid" : 864310,
      "title" : "Ethos-U55 has only one single clock, so what are these sync_flop and syncn implementation needed for? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1649151140000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005016:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151140078561374,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005016/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151008873,
      "syssize" : 63,
      "sysdate" : 1649151140000,
      "haslayout" : "1",
      "topparent" : "5089359",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5089359,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151140000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005016/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005016/1-0/?lang=en",
      "modified" : 1647519313000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151140078561374,
      "uri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Ethos-U55 has only one single clock, so what are these sync_flop and syncn implementation needed for?",
    "Uri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005016/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005016/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005016/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "document_number" : "ka004743",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4791084",
      "sysurihash" : "gñLRROriYgHNQtv5",
      "urihash" : "gñLRROriYgHNQtv5",
      "sysuri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "systransactionid" : 864304,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1633776097000,
      "topparentid" : 4791084,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633776129000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b4", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba084cd74e712c449720e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150905000,
      "permanentid" : "8c6eeb68371a8b356fa92f9c420113afbac5556d59a2918e391c1da0cc37",
      "syslanguage" : [ "English" ],
      "itemid" : "61617201e4f35d248467bc20",
      "transactionid" : 864304,
      "title" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "products" : [ "Ethos-N37", "Ethos-N57", "Ethos-N77", "Ethos-N78", "ML001", "ML001-PRU", "ML001-TRM", "ML002", "ML002-PRU", "ML002-TRM", "ML003", "ML003-PRU", "ML003-TRM", "ML007", "ML008" ],
      "date" : 1649150905000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004743:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150905838760576,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150782088,
      "syssize" : 63,
      "sysdate" : 1649150905000,
      "haslayout" : "1",
      "topparent" : "4791084",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4791084,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N37", "Ethos NPUs|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "Machine Learning|Ethos-N|Ethos-N57", "Ethos NPUs|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "Machine Learning|Ethos-N|Ethos-N77", "Ethos NPUs|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Machine Learning|Ethos-N|Ethos-N NPU Static Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150905000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004743/1-0/?lang=en",
      "modified" : 1633776129000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150905838760576,
      "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "Uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Is there a performance difference between INT8 and UINT8?",
    "uri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005078/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005078/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Is there a performance difference between INT8 and UINT8? ",
      "document_number" : "ka005078",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5250175",
      "sysurihash" : "jKW96Uoð7tExTo3U",
      "urihash" : "jKW96Uoð7tExTo3U",
      "sysuri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
      "systransactionid" : 885553,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652269761000,
      "topparentid" : 5250175,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652269819000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652269833000,
      "permanentid" : "1f43bd4925870b3d5d4c8bc39be2efe0971b14122ad1a6aa03cde79fd047",
      "syslanguage" : [ "English" ],
      "itemid" : "627ba2fbad18e323faf45439",
      "transactionid" : 885553,
      "title" : "Is there a performance difference between INT8 and UINT8? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1652269833000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005078:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652269833839995330,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005078/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652269824689,
      "syssize" : 63,
      "sysdate" : 1652269833000,
      "haslayout" : "1",
      "topparent" : "5250175",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5250175,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652269833000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005078/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005078/1-0/?lang=en",
      "modified" : 1652269819000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652269833839995330,
      "uri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is there a performance difference between INT8 and UINT8?",
    "Uri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005078/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005078/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005078/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Related information",
    "uri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "printableUri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "clickUri" : "https://developer.arm.com/documentation/102476/0100/Related-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "excerpt" : "Related information Here are some resources that relate to the content in this guide: Arm architecture ... and HPC Linux user space software tooling: Arm Linux Compiler, Arm Performance ...",
    "firstSentences" : "Related information Here are some resources that relate to the content in this guide: Arm architecture exploration tools Arm Architecture Reference Manual Supplement \\u2013 The Scalable Vector ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introduction to SVE",
      "uri" : "https://developer.arm.com/documentation/102476/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102476/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
      "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction to SVE ",
        "document_number" : "102476",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "5277346",
        "sysurihash" : "TrvYun7WFMvgBTðs",
        "urihash" : "TrvYun7WFMvgBTðs",
        "sysuri" : "https://developer.arm.com/documentation/102476/0100/en",
        "systransactionid" : 921827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642464000000,
        "topparentid" : 5277346,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658324641000,
        "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1658324677000,
        "permanentid" : "db9ee0754b7247507f6fd673274f7770a8a76796ab31299e221e053e7813",
        "syslanguage" : [ "English" ],
        "itemid" : "62d806a1b334256d9ea8fc28",
        "transactionid" : 921827,
        "title" : "Introduction to SVE ",
        "products" : [ "SVE" ],
        "date" : 1658324677000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102476:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658324677424663233,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658324654310,
        "syssize" : 4298,
        "sysdate" : 1658324677000,
        "haslayout" : "1",
        "topparent" : "5277346",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277346,
        "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
        "wordcount" : 294,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658324677000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102476/0100/?lang=en",
        "modified" : 1658324641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658324677424663233,
        "uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Introduction to SVE",
      "Uri" : "https://developer.arm.com/documentation/102476/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
      "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "SVE architecture fundamentals",
      "uri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "printableUri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "clickUri" : "https://developer.arm.com/documentation/102476/0100/SVE-architecture-fundamentals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "excerpt" : "For example: WHILEL0 P0.S, x8, x9 \\/\\/ Generate a predicate in P0 that starting from ... Neon does not allow speculative load. ... Commonly, RDFFR instructions are used to read the FFR status.",
      "firstSentences" : "SVE architecture fundamentals This section introduces the basic architecture features of SVE. SVE is based on a set of scalable vectors. SVE adds the following registers: 32 scalable vector ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction to SVE",
        "uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction to SVE ",
          "document_number" : "102476",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "5277346",
          "sysurihash" : "TrvYun7WFMvgBTðs",
          "urihash" : "TrvYun7WFMvgBTðs",
          "sysuri" : "https://developer.arm.com/documentation/102476/0100/en",
          "systransactionid" : 921827,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642464000000,
          "topparentid" : 5277346,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658324641000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658324677000,
          "permanentid" : "db9ee0754b7247507f6fd673274f7770a8a76796ab31299e221e053e7813",
          "syslanguage" : [ "English" ],
          "itemid" : "62d806a1b334256d9ea8fc28",
          "transactionid" : 921827,
          "title" : "Introduction to SVE ",
          "products" : [ "SVE" ],
          "date" : 1658324677000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102476:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658324677424663233,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658324654310,
          "syssize" : 4298,
          "sysdate" : 1658324677000,
          "haslayout" : "1",
          "topparent" : "5277346",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277346,
          "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658324677000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102476/0100/?lang=en",
          "modified" : 1658324641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658324677424663233,
          "uri" : "https://developer.arm.com/documentation/102476/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction to SVE",
        "Uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE architecture fundamentals ",
        "document_number" : "102476",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "5277346",
        "sysurihash" : "juNGñ8TsuMIrcCTa",
        "urihash" : "juNGñ8TsuMIrcCTa",
        "sysuri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
        "systransactionid" : 921827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642464000000,
        "topparentid" : 5277346,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658324641000,
        "sysconcepts" : "predicate registers ; scalable vectors ; SVE ; z0 ; p0 ; architecture features ; p15 ; z31 ; inactive elements ; exception levels ; instructions ; management ; floating-point ; iterations ; scatter-store ; Gather-load",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "attachmentparentid" : 5277346,
        "parentitem" : "62d806a1b334256d9ea8fc28",
        "concepts" : "predicate registers ; scalable vectors ; SVE ; z0 ; p0 ; architecture features ; p15 ; z31 ; inactive elements ; exception levels ; instructions ; management ; floating-point ; iterations ; scatter-store ; Gather-load",
        "documenttype" : "html",
        "isattachment" : "5277346",
        "sysindexeddate" : 1658324678000,
        "permanentid" : "6bb3a238d6a36979c7190c64ee61507000bdf83a3f1d68e38b27143f563e",
        "syslanguage" : [ "English" ],
        "itemid" : "62d806a1b334256d9ea8fc2c",
        "transactionid" : 921827,
        "title" : "SVE architecture fundamentals ",
        "products" : [ "SVE" ],
        "date" : 1658324678000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102476:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658324678614072092,
        "sysisattachment" : "5277346",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5277346,
        "size" : 10531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102476/0100/SVE-architecture-fundamentals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658324654310,
        "syssize" : 10531,
        "sysdate" : 1658324678000,
        "haslayout" : "1",
        "topparent" : "5277346",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277346,
        "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
        "wordcount" : 452,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658324678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/SVE-architecture-fundamentals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102476/0100/SVE-architecture-fundamentals?lang=en",
        "modified" : 1658324641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658324678614072092,
        "uri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
        "syscollection" : "default"
      },
      "Title" : "SVE architecture fundamentals",
      "Uri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "ClickUri" : "https://developer.arm.com/documentation/102476/0100/SVE-architecture-fundamentals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/SVE-architecture-fundamentals",
      "Excerpt" : "For example: WHILEL0 P0.S, x8, x9 \\/\\/ Generate a predicate in P0 that starting from ... Neon does not allow speculative load. ... Commonly, RDFFR instructions are used to read the FFR status.",
      "FirstSentences" : "SVE architecture fundamentals This section introduces the basic architecture features of SVE. SVE is based on a set of scalable vectors. SVE adds the following registers: 32 scalable vector ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102476/0100/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge The following questions will help you test your knowledge. ... Which scalable vectors are introduced in SVE? ... How many bits can SVE vectors have?",
      "firstSentences" : "Check your knowledge The following questions will help you test your knowledge. Which scalable vectors are introduced in SVE? SVE introduces Z0- Z31 vectors, P0-P15 predicate registers, and an FFR ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction to SVE",
        "uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction to SVE ",
          "document_number" : "102476",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "5277346",
          "sysurihash" : "TrvYun7WFMvgBTðs",
          "urihash" : "TrvYun7WFMvgBTðs",
          "sysuri" : "https://developer.arm.com/documentation/102476/0100/en",
          "systransactionid" : 921827,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642464000000,
          "topparentid" : 5277346,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658324641000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658324677000,
          "permanentid" : "db9ee0754b7247507f6fd673274f7770a8a76796ab31299e221e053e7813",
          "syslanguage" : [ "English" ],
          "itemid" : "62d806a1b334256d9ea8fc28",
          "transactionid" : 921827,
          "title" : "Introduction to SVE ",
          "products" : [ "SVE" ],
          "date" : 1658324677000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102476:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658324677424663233,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658324654310,
          "syssize" : 4298,
          "sysdate" : 1658324677000,
          "haslayout" : "1",
          "topparent" : "5277346",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277346,
          "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658324677000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102476/0100/?lang=en",
          "modified" : 1658324641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658324677424663233,
          "uri" : "https://developer.arm.com/documentation/102476/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction to SVE",
        "Uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102476",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "5277346",
        "sysurihash" : "GPFL21ahJ6zs8zKV",
        "urihash" : "GPFL21ahJ6zs8zKV",
        "sysuri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
        "systransactionid" : 921827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642464000000,
        "topparentid" : 5277346,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658324641000,
        "sysconcepts" : "SVE ; vectorization ; predicate registers ; Neon ; Z31 ; Z0 ; targets ; binary works ; vector-length agnostic ; instruction set",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "attachmentparentid" : 5277346,
        "parentitem" : "62d806a1b334256d9ea8fc28",
        "concepts" : "SVE ; vectorization ; predicate registers ; Neon ; Z31 ; Z0 ; targets ; binary works ; vector-length agnostic ; instruction set",
        "documenttype" : "html",
        "isattachment" : "5277346",
        "sysindexeddate" : 1658324678000,
        "permanentid" : "9bf83b30fba0095cf0f6436f8f1130beccb5dcf87f595a2ec8e282eccc31",
        "syslanguage" : [ "English" ],
        "itemid" : "62d806a1b334256d9ea8fc2e",
        "transactionid" : 921827,
        "title" : "Check your knowledge ",
        "products" : [ "SVE" ],
        "date" : 1658324678000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102476:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658324678410926746,
        "sysisattachment" : "5277346",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5277346,
        "size" : 940,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102476/0100/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658324654310,
        "syssize" : 940,
        "sysdate" : 1658324678000,
        "haslayout" : "1",
        "topparent" : "5277346",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277346,
        "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
        "wordcount" : 95,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658324678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102476/0100/Check-your-knowledge?lang=en",
        "modified" : 1658324641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658324678410926746,
        "uri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102476/0100/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge The following questions will help you test your knowledge. ... Which scalable vectors are introduced in SVE? ... How many bits can SVE vectors have?",
      "FirstSentences" : "Check your knowledge The following questions will help you test your knowledge. Which scalable vectors are introduced in SVE? SVE introduces Z0- Z31 vectors, P0-P15 predicate registers, and an FFR ..."
    }, {
      "title" : "Introducing SVE",
      "uri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "printableUri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "clickUri" : "https://developer.arm.com/documentation/102476/0100/Introducing-SVE?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "excerpt" : "Introducing SVE This section introduces the Scalable Vector Extension (SVE) of the Arm AArch64 ... Following the development of the Neon architecture extension, which has a fixed 128-bit ...",
      "firstSentences" : "Introducing SVE This section introduces the Scalable Vector Extension (SVE) of the Arm AArch64 architecture. Following the development of the Neon architecture extension, which has a fixed 128-bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introduction to SVE",
        "uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introduction to SVE ",
          "document_number" : "102476",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "5277346",
          "sysurihash" : "TrvYun7WFMvgBTðs",
          "urihash" : "TrvYun7WFMvgBTðs",
          "sysuri" : "https://developer.arm.com/documentation/102476/0100/en",
          "systransactionid" : 921827,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1642464000000,
          "topparentid" : 5277346,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1658324641000,
          "sysconcepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
          "concepts" : "documentation ; arm ; express ; Non-Confidential ; Confidentiality ; patents ; implementations ; export laws ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658324677000,
          "permanentid" : "db9ee0754b7247507f6fd673274f7770a8a76796ab31299e221e053e7813",
          "syslanguage" : [ "English" ],
          "itemid" : "62d806a1b334256d9ea8fc28",
          "transactionid" : 921827,
          "title" : "Introduction to SVE ",
          "products" : [ "SVE" ],
          "date" : 1658324677000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102476:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658324677424663233,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658324654310,
          "syssize" : 4298,
          "sysdate" : 1658324677000,
          "haslayout" : "1",
          "topparent" : "5277346",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5277346,
          "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
          "document_revision" : "0100-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658324677000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102476/0100/?lang=en",
          "modified" : 1658324641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658324677424663233,
          "uri" : "https://developer.arm.com/documentation/102476/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Introduction to SVE",
        "Uri" : "https://developer.arm.com/documentation/102476/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102476/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en",
        "Excerpt" : "Copyright \\u00A9 2022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Introduction to SVE Version 1.0 Release information Issue Date Confidentiality Change 0100-01 18 January 2022 Non-Confidential Initial release This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introducing SVE ",
        "document_number" : "102476",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "5277346",
        "sysurihash" : "j1Nnsq5i6xbv8UAY",
        "urihash" : "j1Nnsq5i6xbv8UAY",
        "sysuri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
        "systransactionid" : 921827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1642464000000,
        "topparentid" : 5277346,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1658324641000,
        "sysconcepts" : "SVE ; vectorization ; instruction set ; extension ; implementations ; architecture ; Neon ; features ; data parallelism ; scatter-store Speculative ; predication Gather-load ; Machine Learning ; Performance Computing ; design guarantees ; recompile the code",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
        "attachmentparentid" : 5277346,
        "parentitem" : "62d806a1b334256d9ea8fc28",
        "concepts" : "SVE ; vectorization ; instruction set ; extension ; implementations ; architecture ; Neon ; features ; data parallelism ; scatter-store Speculative ; predication Gather-load ; Machine Learning ; Performance Computing ; design guarantees ; recompile the code",
        "documenttype" : "html",
        "isattachment" : "5277346",
        "sysindexeddate" : 1658324678000,
        "permanentid" : "8f66ab9ee1138c07e71372b35c6af04c8b2d901ae2800c0884795f898c4c",
        "syslanguage" : [ "English" ],
        "itemid" : "62d806a1b334256d9ea8fc2b",
        "transactionid" : 921827,
        "title" : "Introducing SVE ",
        "products" : [ "SVE" ],
        "date" : 1658324678000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102476:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658324678362319563,
        "sysisattachment" : "5277346",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 5277346,
        "size" : 1365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102476/0100/Introducing-SVE?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658324654310,
        "syssize" : 1365,
        "sysdate" : 1658324678000,
        "haslayout" : "1",
        "topparent" : "5277346",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277346,
        "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
        "document_revision" : "0100-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658324678000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/Introducing-SVE?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102476/0100/Introducing-SVE?lang=en",
        "modified" : 1658324641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658324678362319563,
        "uri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
        "syscollection" : "default"
      },
      "Title" : "Introducing SVE",
      "Uri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "ClickUri" : "https://developer.arm.com/documentation/102476/0100/Introducing-SVE?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Introducing-SVE",
      "Excerpt" : "Introducing SVE This section introduces the Scalable Vector Extension (SVE) of the Arm AArch64 ... Following the development of the Neon architecture extension, which has a fixed 128-bit ...",
      "FirstSentences" : "Introducing SVE This section introduces the Scalable Vector Extension (SVE) of the Arm AArch64 architecture. Following the development of the Neon architecture extension, which has a fixed 128-bit ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Related information ",
      "document_number" : "102476",
      "document_version" : "0100",
      "content_type" : "Tutorial",
      "systopparent" : "5277346",
      "sysurihash" : "lSxNPC7QNolLgd94",
      "urihash" : "lSxNPC7QNolLgd94",
      "sysuri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
      "systransactionid" : 921827,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1642464000000,
      "topparentid" : 5277346,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658324641000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb" ],
      "attachmentparentid" : 5277346,
      "parentitem" : "62d806a1b334256d9ea8fc28",
      "documenttype" : "html",
      "isattachment" : "5277346",
      "sysindexeddate" : 1658324678000,
      "permanentid" : "33f9deae46af1062d50469bb537ff838405ef61a8465d2a15f9be86d84b5",
      "syslanguage" : [ "English" ],
      "itemid" : "62d806a1b334256d9ea8fc2f",
      "transactionid" : 921827,
      "title" : "Related information ",
      "products" : [ "SVE" ],
      "date" : 1658324678000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102476:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658324678674377025,
      "sysisattachment" : "5277346",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 5277346,
      "size" : 936,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102476/0100/Related-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658324654310,
      "syssize" : 936,
      "sysdate" : 1658324678000,
      "haslayout" : "1",
      "topparent" : "5277346",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277346,
      "content_description" : "In this guide, you can learn about the concept and main features of SVE, the application domains of SVE, and how SVE compares to Neon.",
      "wordcount" : 87,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE" ],
      "document_revision" : "0100-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658324678000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102476/0100/Related-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102476/0100/Related-information?lang=en",
      "modified" : 1658324641000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658324678674377025,
      "uri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
      "syscollection" : "default"
    },
    "Title" : "Related information",
    "Uri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "PrintableUri" : "https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "ClickUri" : "https://developer.arm.com/documentation/102476/0100/Related-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102476/0100/en/Related-information",
    "Excerpt" : "Related information Here are some resources that relate to the content in this guide: Arm architecture ... and HPC Linux user space software tooling: Arm Linux Compiler, Arm Performance ...",
    "FirstSentences" : "Related information Here are some resources that relate to the content in this guide: Arm architecture exploration tools Arm Architecture Reference Manual Supplement \\u2013 The Scalable Vector ..."
  }, {
    "title" : "What is the state of the NPU after an IRQ occurs?",
    "uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004749/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the state of the NPU after an IRQ occurs? ",
      "document_number" : "ka004749",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4796801",
      "sysurihash" : "97w90gñRñcn6fHo8",
      "urihash" : "97w90gñRñcn6fHo8",
      "sysuri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
      "systransactionid" : 863766,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634556575000,
      "topparentid" : 4796801,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634556608000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084973000,
      "permanentid" : "92274c08f96dd36847ea78e4cb6bbd47ffe3f356a99428a0bf3199c1a452",
      "syslanguage" : [ "English" ],
      "itemid" : "616d5ac0ac265639eac5941c",
      "transactionid" : 863766,
      "title" : "What is the state of the NPU after an IRQ occurs? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649084973000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004749:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084973706616008,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084868527,
      "syssize" : 63,
      "sysdate" : 1649084973000,
      "haslayout" : "1",
      "topparent" : "4796801",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796801,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084973000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004749/1-0/?lang=en",
      "modified" : 1634556608000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084973706616008,
      "uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the state of the NPU after an IRQ occurs?",
    "Uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004749/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How many of the 8 regions are actually used by vela and the driver?",
    "uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005086/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How many of the 8 regions are actually used by vela and the driver? ",
      "document_number" : "ka005086",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262772",
      "sysurihash" : "JQyG3aF9dL57cSDc",
      "urihash" : "JQyG3aF9dL57cSDc",
      "sysuri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876494000,
      "topparentid" : 5262772,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876560000,
      "permanentid" : "1705308119a686ce1661ca3d795d3f4a1bf7621c74faba1a7d4f9b31ea34",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa39a",
      "transactionid" : 889622,
      "title" : "How many of the 8 regions are actually used by vela and the driver? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876560000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005086:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876560303263550,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876551848,
      "syssize" : 63,
      "sysdate" : 1652876560000,
      "haslayout" : "1",
      "topparent" : "5262772",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262772,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876560000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005086/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876560303263550,
      "uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How many of the 8 regions are actually used by vela and the driver?",
    "Uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005086/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can you describe the use of the regions by the Ethos-U55?",
    "uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005085/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can you describe the use of the regions by the Ethos-U55? ",
      "document_number" : "ka005085",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262771",
      "sysurihash" : "AZrsF2vpkFP6EDYK",
      "urihash" : "AZrsF2vpkFP6EDYK",
      "sysuri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876501000,
      "topparentid" : 5262771,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876537000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876560000,
      "permanentid" : "875659ba2415cfee9a285d1812566f3ff6031a321ea87a69be29943ca319",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4f9f7d9d84d9a3aa393",
      "transactionid" : 889622,
      "title" : "Can you describe the use of the regions by the Ethos-U55? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005085:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559769566931,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876554842,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262771",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262771,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876560000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005085/1-0/?lang=en",
      "modified" : 1652876537000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559769566931,
      "uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you describe the use of the regions by the Ethos-U55?",
    "Uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005085/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "I would like to understand what are the formats supported by the NPU?",
    "uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005081/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "I would like to understand what are the formats supported by the NPU? ",
      "document_number" : "ka005081",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262770",
      "sysurihash" : "GtxwZQ4CKP8waOpE",
      "urihash" : "GtxwZQ4CKP8waOpE",
      "sysuri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876512000,
      "topparentid" : 5262770,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b4", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba084cd74e712c449720e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876559000,
      "permanentid" : "5a8b0779db37ea3c304f77fced2d4a9c4d4e53c2f243f3dafe4d041937a0",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa398",
      "transactionid" : 889622,
      "title" : "I would like to understand what are the formats supported by the NPU? ",
      "products" : [ "Ethos-N37", "Ethos-N57", "Ethos-N77", "Ethos-N78", "Ethos-U55", "Ethos-U65", "ML001", "ML001-PRU", "ML001-TRM", "ML002", "ML002-PRU", "ML002-TRM", "ML003", "ML003-PRU", "ML003-TRM", "ML004", "ML005", "ML006", "ML007", "ML008" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005081:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559532016677,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876548238,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262770",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262770,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N37", "Ethos NPUs|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "Machine Learning|Ethos-N|Ethos-N57", "Ethos NPUs|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "Machine Learning|Ethos-N|Ethos-N77", "Ethos NPUs|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model", "Machine Learning|Ethos-N|Ethos-N NPU Static Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876559000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005081/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559532016677,
      "uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "I would like to understand what are the formats supported by the NPU?",
    "Uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005081/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Is it possible to have power control per core in Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005080/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Is it possible to have power control per core in Ethos-N78? ",
      "document_number" : "ka005080",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262769",
      "sysurihash" : "XjzskJrKlhsXDaBd",
      "urihash" : "XjzskJrKlhsXDaBd",
      "sysuri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876488000,
      "topparentid" : 5262769,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876559000,
      "permanentid" : "9746b19cd8f0ddae1679780b0627480e3907ce9d4952e59f6138ec246eee",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa396",
      "transactionid" : 889622,
      "title" : "Is it possible to have power control per core in Ethos-N78? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005080:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559436111571,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876558022,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262769",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262769,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876559000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005080/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559436111571,
      "uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it possible to have power control per core in Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005080/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Ethos-U55 need a MSC to access TrustZone system bus?",
    "uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005082/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does Ethos-U55 need a MSC to access TrustZone system bus? ",
      "document_number" : "ka005082",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262768",
      "sysurihash" : "RgIfZnðEA5FxhS8m",
      "urihash" : "RgIfZnðEA5FxhS8m",
      "sysuri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876508000,
      "topparentid" : 5262768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876537000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876558000,
      "permanentid" : "dbcea0b8831ab3df07bc0c165559aa818bc1915952b237d50c334308fde8",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4f9f7d9d84d9a3aa392",
      "transactionid" : 889622,
      "title" : "Does Ethos-U55 need a MSC to access TrustZone system bus? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876558000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005082:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876558841237110,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876544233,
      "syssize" : 63,
      "sysdate" : 1652876558000,
      "haslayout" : "1",
      "topparent" : "5262768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876558000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005082/1-0/?lang=en",
      "modified" : 1652876537000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876558841237110,
      "uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Ethos-U55 need a MSC to access TrustZone system bus?",
    "Uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005082/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I dump Flamegraphs on Mali Android devices",
    "uri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004918/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004918/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I dump Flamegraphs on Mali Android devices ",
      "document_number" : "ka004918",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4965139",
      "sysurihash" : "tl9cumYzsja3qkaf",
      "urihash" : "tl9cumYzsja3qkaf",
      "sysuri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
      "systransactionid" : 960652,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1648794227000,
      "topparentid" : 4965139,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648794321000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "documenttype" : "html",
      "sysindexeddate" : 1662538291000,
      "permanentid" : "389078dab48d7382e47c5a2b99f3939e8c8ec4c7c45f8cda28dcd69cbd14",
      "syslanguage" : [ "English" ],
      "itemid" : "62469ad1f7d10f7540e0c057",
      "transactionid" : 960652,
      "title" : "How do I dump Flamegraphs on Mali Android devices ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "GX570", "GX9040504", "GX9040508", "Mali-450 GPU", "Mali-470 GPU", "Mali-G31 GPU", "Mali-G310", "Mali-G51 GPU", "Mali-G510", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G71 GPU", "Mali-G710", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "VX9180020", "VX9190001", "VX9200006", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1662538291000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004918:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662538291503857669,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004918/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662538279683,
      "syssize" : 63,
      "sysdate" : 1662538291000,
      "haslayout" : "1",
      "topparent" : "4965139",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4965139,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662538291000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004918/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004918/1-0/?lang=en",
      "modified" : 1648794321000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662538291503857669,
      "uri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I dump Flamegraphs on Mali Android devices",
    "Uri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004918/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004918/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004918/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I dump shader code on Linux?",
    "uri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005053/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005053/1-0/en",
    "excerpt" : "Article ID: KA005053 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost ... Summary I want to dump shader code when running tests or applications. ... KBA",
    "firstSentences" : "Article ID: KA005053 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I dump shader code on Linux? ",
      "document_number" : "ka005053",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5236753",
      "sysurihash" : "2tiñYNXyIoK19lZd",
      "urihash" : "2tiñYNXyIoK19lZd",
      "sysuri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
      "systransactionid" : 960652,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650786292000,
      "topparentid" : 5236753,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1650786326000,
      "sysconcepts" : "Answer Mali ; dumping root ; environment variable ; shader code ; cmpbe ; subdirectories ; dumpdir ; thread-safe sequence ; Linux platform ; configuration ; applications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "concepts" : "Answer Mali ; dumping root ; environment variable ; shader code ; cmpbe ; subdirectories ; dumpdir ; thread-safe sequence ; Linux platform ; configuration ; applications",
      "documenttype" : "html",
      "sysindexeddate" : 1662538289000,
      "permanentid" : "187ca4ed6c71501d349e1e3288a6e58f1d1447209e2a3b26eab1a279ebd9",
      "syslanguage" : [ "English" ],
      "itemid" : "6265001656a5ac32aee63ae1",
      "transactionid" : 960652,
      "title" : "How do I dump shader code on Linux? ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "Bifrost Android OpenGL ES", "Bifrost Linux OpenGL ES", "GX570", "GX9040504", "GX9040508", "Mali-450 GPU", "Mali-470 GPU", "Mali-G31 GPU", "Mali-G310", "Mali-G51 GPU", "Mali-G510", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G71 GPU", "Mali-G710", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "VX9180020", "VX9190001", "VX9200006", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1662538289000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005053:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662538289631181092,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1871,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005053/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662538282749,
      "syssize" : 1871,
      "sysdate" : 1662538289000,
      "haslayout" : "1",
      "topparent" : "5236753",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5236753,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 162,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662538289000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005053/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005053/1-0/?lang=en",
      "modified" : 1650786326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662538289631181092,
      "uri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I dump shader code on Linux?",
    "Uri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005053/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005053/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005053/1-0/en",
    "Excerpt" : "Article ID: KA005053 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost ... Summary I want to dump shader code when running tests or applications. ... KBA",
    "FirstSentences" : "Article ID: KA005053 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ..."
  }, {
    "title" : "How do I dump the EGLImage?",
    "uri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004859/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004859/1-0/en",
    "excerpt" : "Article ID: KA004859 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, ... Summary The Arm Graphics Analyzer is a tool to trace OpenGL ES calls. ... How do I dump the EGLImage?",
    "firstSentences" : "Article ID: KA004859 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I dump the EGLImage? ",
      "document_number" : "ka004859",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5044380",
      "sysurihash" : "Io26Bk7KC5MBDFWI",
      "urihash" : "Io26Bk7KC5MBDFWI",
      "sysuri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
      "systransactionid" : 960652,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1633923384000,
      "topparentid" : 5044380,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633923433000,
      "sysconcepts" : "API sequence ; new framebuffer ; eglImage ; glReadPixels ; glEGLImageTargetTexture2DOES ; nglEGLImageTargetTexture2DOES ; u202Ftexture ; nglBindTexture ; nglGenTextures ; u202FeglCreateImageKHR ; client buffer ; pixels parameter ; color attachment ; Programming Interface ; nglGetIntegerv ; u202Fbinding",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf4447d1ce214ec8dc9bb", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3237d1ce214ec8dc9ba", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf2747d1ce214ec8dc9b8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60acf3087d1ce214ec8dc9b9" ],
      "concepts" : "API sequence ; new framebuffer ; eglImage ; glReadPixels ; glEGLImageTargetTexture2DOES ; nglEGLImageTargetTexture2DOES ; u202Ftexture ; nglBindTexture ; nglGenTextures ; u202FeglCreateImageKHR ; client buffer ; pixels parameter ; color attachment ; Programming Interface ; nglGetIntegerv ; u202Fbinding",
      "documenttype" : "html",
      "sysindexeddate" : 1662538289000,
      "permanentid" : "0c34fbb3411353a56ea20e117b8a4735e008b07be0c216f118c1b500faa9",
      "syslanguage" : [ "English" ],
      "itemid" : "6163b169e4f35d248467bc23",
      "transactionid" : 960652,
      "title" : "How do I dump the EGLImage? ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "GX570", "GX9040504", "GX9040508", "Mali-450 GPU", "Mali-470 GPU", "Mali-G31 GPU", "Mali-G310", "Mali-G51 GPU", "Mali-G510", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G71 GPU", "Mali-G710", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "VX9180020", "VX9190001", "VX9200006", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1662538289000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004859:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662538289569705181,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3020,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004859/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662538274087,
      "syssize" : 3020,
      "sysdate" : 1662538289000,
      "haslayout" : "1",
      "topparent" : "5044380",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5044380,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G710", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G610", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G510 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G310 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662538289000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004859/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004859/1-0/?lang=en",
      "modified" : 1633923433000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662538289569705181,
      "uri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I dump the EGLImage?",
    "Uri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004859/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004859/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004859/1-0/en",
    "Excerpt" : "Article ID: KA004859 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, ... Summary The Arm Graphics Analyzer is a tool to trace OpenGL ES calls. ... How do I dump the EGLImage?",
    "FirstSentences" : "Article ID: KA004859 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ..."
  }, {
    "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "document_number" : "ka005107",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277384",
      "sysurihash" : "AwI6fVñef8JDWl8I",
      "urihash" : "AwI6fVñef8JDWl8I",
      "sysuri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "systransactionid" : 900355,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1654776694000,
      "topparentid" : 5277384,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654776757000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1654776830000,
      "permanentid" : "d04d9b63bd542acacc487e0c200d9f62e9d1977557c043c09ecc1910d561",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1e3b531ea212bb66231c3",
      "transactionid" : 900355,
      "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1654776830000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005107:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654776830414741420,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654776775498,
      "syssize" : 63,
      "sysdate" : 1654776830000,
      "haslayout" : "1",
      "topparent" : "5277384",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277384,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654776830000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005107/1-0/?lang=en",
      "modified" : 1654776757000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654776830414741420,
      "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "Uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Fast Models Model Trace Interface Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
    "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
    "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
    "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
    "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 330,
    "percentScore" : 40.876476,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
      "firstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 330,
      "percentScore" : 40.876476,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Fast Models Model Trace Interface Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
        "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
        "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Fast Models Model Trace Interface Reference Manual ",
          "document_number" : "dui0819",
          "document_version" : "a",
          "content_type" : "Reference Guide",
          "systopparent" : "3684782",
          "sysurihash" : "HAU9MñZlJIccLfzS",
          "urihash" : "HAU9MñZlJIccLfzS",
          "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
          "systransactionid" : 932421,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655683200000,
          "topparentid" : 3684782,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1659537116000,
          "sysconcepts" : "using Doxygen",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
          "concepts" : "using Doxygen",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1659537173000,
          "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
          "syslanguage" : [ "English" ],
          "itemid" : "62ea86dc7c7cfd469f63e524",
          "transactionid" : 932421,
          "title" : "Fast Models Model Trace Interface Reference Manual ",
          "products" : [ "Fast Models" ],
          "date" : 1659537173000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
          "document_id" : "dui0819:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659537173437943395,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 353,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659537166534,
          "syssize" : 353,
          "sysdate" : 1659537173000,
          "haslayout" : "1",
          "topparent" : "3684782",
          "label_version" : "1.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3684782,
          "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
          "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
          "wordcount" : 37,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659537173000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0819/a/?lang=en",
          "modified" : 1659537116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1659537173437943395,
          "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
          "syscollection" : "default"
        },
        "Title" : "Fast Models Model Trace Interface Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
        "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
        "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "3rNagELN9dqcuVj8",
        "urihash" : "3rNagELN9dqcuVj8",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
        "systransactionid" : 932421,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "numberofpages" : 61,
        "sysconcepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "attachmentparentid" : 3684782,
        "parentitem" : "62ea86dc7c7cfd469f63e524",
        "concepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
        "documenttype" : "pdf",
        "isattachment" : "3684782",
        "sysindexeddate" : 1659537175000,
        "permanentid" : "d1a42fe2ccebdf76f7917b7845daf7a019c7010277c85af3f7160c7a7295",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e526",
        "transactionid" : 932421,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "date" : 1659537175000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0819:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537175460373278,
        "sysisattachment" : "3684782",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 3684782,
        "size" : 1154344,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537168765,
        "syssize" : 1154344,
        "sysdate" : 1659537175000,
        "topparent" : "3684782",
        "label_version" : "1.1",
        "systopparentid" : 3684782,
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 868,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537175000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537175460373278,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "Excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
      "FirstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Fast Models Model Trace Interface Reference Manual ",
      "document_number" : "dui0819",
      "document_version" : "a",
      "content_type" : "Reference Guide",
      "systopparent" : "3684782",
      "sysurihash" : "HAU9MñZlJIccLfzS",
      "urihash" : "HAU9MñZlJIccLfzS",
      "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "systransactionid" : 932421,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655683200000,
      "topparentid" : 3684782,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1659537116000,
      "sysconcepts" : "using Doxygen",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "concepts" : "using Doxygen",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1659537173000,
      "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea86dc7c7cfd469f63e524",
      "transactionid" : 932421,
      "title" : "Fast Models Model Trace Interface Reference Manual ",
      "products" : [ "Fast Models" ],
      "date" : 1659537173000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
      "document_id" : "dui0819:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659537173437943395,
      "navigationhierarchiescontenttype" : "Reference Guide",
      "size" : 353,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659537166534,
      "syssize" : 353,
      "sysdate" : 1659537173000,
      "haslayout" : "1",
      "topparent" : "3684782",
      "label_version" : "1.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3684782,
      "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
      "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
      "wordcount" : 37,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659537173000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0819/a/?lang=en",
      "modified" : 1659537116000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659537173437943395,
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "syscollection" : "default"
    },
    "Title" : "Fast Models Model Trace Interface Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
    "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
    "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
  }, {
    "title" : "Corstone-1000 IP descriptions",
    "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "excerpt" : "Corstone-1000 IP descriptions This chapter describes the IP products included in the Corstone-1000. ... Corstone-1000 IP descriptions Corstone-1000IoT",
    "firstSentences" : "Corstone-1000 IP descriptions This chapter describes the IP products included in the Corstone-1000. Corstone-1000 IP descriptions Corstone-1000IoT",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Corstone-1000 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/102360/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/102360/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
      "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Corstone-1000 Technical Overview ",
        "document_number" : "102360",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "4848588",
        "sysurihash" : "AehMciWYH0ñkLYZU",
        "urihash" : "AehMciWYH0ñkLYZU",
        "sysuri" : "https://developer.arm.com/documentation/102360/0000/en",
        "systransactionid" : 919149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655251200000,
        "topparentid" : 4848588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656337357000,
        "sysconcepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "concepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657811314000,
        "permanentid" : "2a34fbe43b9a09e39e74b2ba4382c8e0424df8d6a0f1466170bf4a0b8f84",
        "syslanguage" : [ "English" ],
        "itemid" : "62b9b3cd31ea212bb66242b1",
        "transactionid" : 919149,
        "title" : "Arm Corstone-1000 Technical Overview ",
        "products" : [ "Corstone-1000" ],
        "date" : 1657811314000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "102360:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657811314236401166,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 4542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657810868726,
        "syssize" : 4542,
        "sysdate" : 1657811314000,
        "haslayout" : "1",
        "topparent" : "4848588",
        "label_version" : "0000-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848588,
        "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
        "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
        "wordcount" : 306,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "0000-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657811314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102360/0000/?lang=en",
        "modified" : 1657810836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657811314236401166,
        "uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Corstone-1000 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/102360/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
      "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ..."
    },
    "childResults" : [ {
      "title" : "AXI Internal Memory Interface (BP140)",
      "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "printableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "clickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "excerpt" : "AXI Internal Memory Interface (BP140) This section gives an overview of the product and its features. ... For more information, see the AXI Internal Memory Interface (BP140) documentation set: ...",
      "firstSentences" : "AXI Internal Memory Interface (BP140) This section gives an overview of the product and its features. For more information, see the AXI Internal Memory Interface (BP140) documentation set: Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-1000 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-1000 Technical Overview ",
          "document_number" : "102360",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "4848588",
          "sysurihash" : "AehMciWYH0ñkLYZU",
          "urihash" : "AehMciWYH0ñkLYZU",
          "sysuri" : "https://developer.arm.com/documentation/102360/0000/en",
          "systransactionid" : 919149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655251200000,
          "topparentid" : 4848588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656337357000,
          "sysconcepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
          "concepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1657811314000,
          "permanentid" : "2a34fbe43b9a09e39e74b2ba4382c8e0424df8d6a0f1466170bf4a0b8f84",
          "syslanguage" : [ "English" ],
          "itemid" : "62b9b3cd31ea212bb66242b1",
          "transactionid" : 919149,
          "title" : "Arm Corstone-1000 Technical Overview ",
          "products" : [ "Corstone-1000" ],
          "date" : 1657811314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Architectures",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "102360:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1657811314236401166,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4542,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1657810868726,
          "syssize" : 4542,
          "sysdate" : 1657811314000,
          "haslayout" : "1",
          "topparent" : "4848588",
          "label_version" : "0000-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848588,
          "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
          "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "document_revision" : "0000-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1657811314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102360/0000/?lang=en",
          "modified" : 1657810836000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1657811314236401166,
          "uri" : "https://developer.arm.com/documentation/102360/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-1000 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Internal Memory Interface (BP140) ",
        "document_number" : "102360",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "4848588",
        "sysurihash" : "FU0mfiCACZLwCð5q",
        "urihash" : "FU0mfiCACZLwCð5q",
        "sysuri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
        "systransactionid" : 919149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655251200000,
        "topparentid" : 4848588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656337357000,
        "sysconcepts" : "Memory Interface ; overview of the product ; features ; BP140",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "attachmentparentid" : 4848588,
        "parentitem" : "62b9b3cd31ea212bb66242b1",
        "concepts" : "Memory Interface ; overview of the product ; features ; BP140",
        "documenttype" : "html",
        "isattachment" : "4848588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657811319000,
        "permanentid" : "d889328a03b0ab88a630e6d78a06fdaec0d5da4cad1dc922f5d0c0f02072",
        "syslanguage" : [ "English" ],
        "itemid" : "62b9b3ce31ea212bb66242e6",
        "transactionid" : 919149,
        "title" : "AXI Internal Memory Interface (BP140) ",
        "products" : [ "Corstone-1000" ],
        "date" : 1657811319000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "102360:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657811319333169195,
        "sysisattachment" : "4848588",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4848588,
        "size" : 424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657810868726,
        "syssize" : 424,
        "sysdate" : 1657811319000,
        "haslayout" : "1",
        "topparent" : "4848588",
        "label_version" : "0000-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848588,
        "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
        "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "0000-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657811319000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102360/0000/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-?lang=en",
        "modified" : 1657810836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657811319333169195,
        "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
        "syscollection" : "default"
      },
      "Title" : "AXI Internal Memory Interface (BP140)",
      "Uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "ClickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/AXI-Internal-Memory-Interface--BP140-",
      "Excerpt" : "AXI Internal Memory Interface (BP140) This section gives an overview of the product and its features. ... For more information, see the AXI Internal Memory Interface (BP140) documentation set: ...",
      "FirstSentences" : "AXI Internal Memory Interface (BP140) This section gives an overview of the product and its features. For more information, see the AXI Internal Memory Interface (BP140) documentation set: Arm ..."
    }, {
      "title" : "CoreLink SIE-300 AXI5 System IP for Embedded",
      "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "printableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "clickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "excerpt" : "CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded This section gives an overview of the product and its ... For more information, see the CoreLink\\u2122 SIE-300 documentation set: Arm\\u00AE ...",
      "firstSentences" : "CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded This section gives an overview of the product and its features. For more information, see the CoreLink\\u2122 SIE-300 documentation set: Arm\\u00AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-1000 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-1000 Technical Overview ",
          "document_number" : "102360",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "4848588",
          "sysurihash" : "AehMciWYH0ñkLYZU",
          "urihash" : "AehMciWYH0ñkLYZU",
          "sysuri" : "https://developer.arm.com/documentation/102360/0000/en",
          "systransactionid" : 919149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655251200000,
          "topparentid" : 4848588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656337357000,
          "sysconcepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
          "concepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1657811314000,
          "permanentid" : "2a34fbe43b9a09e39e74b2ba4382c8e0424df8d6a0f1466170bf4a0b8f84",
          "syslanguage" : [ "English" ],
          "itemid" : "62b9b3cd31ea212bb66242b1",
          "transactionid" : 919149,
          "title" : "Arm Corstone-1000 Technical Overview ",
          "products" : [ "Corstone-1000" ],
          "date" : 1657811314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Architectures",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "102360:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1657811314236401166,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4542,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1657810868726,
          "syssize" : 4542,
          "sysdate" : 1657811314000,
          "haslayout" : "1",
          "topparent" : "4848588",
          "label_version" : "0000-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848588,
          "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
          "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "document_revision" : "0000-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1657811314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102360/0000/?lang=en",
          "modified" : 1657810836000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1657811314236401166,
          "uri" : "https://developer.arm.com/documentation/102360/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-1000 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink SIE-300 AXI5 System IP for Embedded   ",
        "document_number" : "102360",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "4848588",
        "sysurihash" : "QOEFZaw7tkxDcqIL",
        "urihash" : "QOEFZaw7tkxDcqIL",
        "sysuri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
        "systransactionid" : 919149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655251200000,
        "topparentid" : 4848588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656337357000,
        "sysconcepts" : "System IP ; overview of the product ; features ; u2122 ; CoreLink",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "attachmentparentid" : 4848588,
        "parentitem" : "62b9b3cd31ea212bb66242b1",
        "concepts" : "System IP ; overview of the product ; features ; u2122 ; CoreLink",
        "documenttype" : "html",
        "isattachment" : "4848588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657811318000,
        "permanentid" : "436e22e9c5c9623066609ca78b0914467ed1abc16aa9543279cbad015909",
        "syslanguage" : [ "English" ],
        "itemid" : "62b9b3ce31ea212bb66242c7",
        "transactionid" : 919149,
        "title" : "CoreLink SIE-300 AXI5 System IP for Embedded   ",
        "products" : [ "Corstone-1000" ],
        "date" : 1657811318000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "102360:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657811318251210540,
        "sysisattachment" : "4848588",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4848588,
        "size" : 436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657810868726,
        "syssize" : 436,
        "sysdate" : 1657811318000,
        "haslayout" : "1",
        "topparent" : "4848588",
        "label_version" : "0000-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848588,
        "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
        "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "0000-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657811318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--?lang=en",
        "modified" : 1657810836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657811318251210540,
        "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
        "syscollection" : "default"
      },
      "Title" : "CoreLink SIE-300 AXI5 System IP for Embedded",
      "Uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "ClickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--",
      "Excerpt" : "CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded This section gives an overview of the product and its ... For more information, see the CoreLink\\u2122 SIE-300 documentation set: Arm\\u00AE ...",
      "FirstSentences" : "CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded This section gives an overview of the product and its features. For more information, see the CoreLink\\u2122 SIE-300 documentation set: Arm\\u00AE ..."
    }, {
      "title" : "About the SMC",
      "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "printableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "clickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "excerpt" : "Note Provided the write buffers (address or data) are not full, the SMC gives ... Poison bit locations DATA_WIDTH AXI poison bits Poison bits on the SRAM interface 32 wpoison[0] and rpoison[0] ...",
      "firstSentences" : "About the SMC The SRAM Memory Controller (SMC) is an AXI5 memory controller for static memory devices. The SMC has the following features: A single clock and reset domain. An AXI5 subordinate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Corstone-1000 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Corstone-1000 Technical Overview ",
          "document_number" : "102360",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "4848588",
          "sysurihash" : "AehMciWYH0ñkLYZU",
          "urihash" : "AehMciWYH0ñkLYZU",
          "sysuri" : "https://developer.arm.com/documentation/102360/0000/en",
          "systransactionid" : 919149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655251200000,
          "topparentid" : 4848588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656337357000,
          "sysconcepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
          "concepts" : "documentation ; arm ; patents ; Confidentiality ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1657811314000,
          "permanentid" : "2a34fbe43b9a09e39e74b2ba4382c8e0424df8d6a0f1466170bf4a0b8f84",
          "syslanguage" : [ "English" ],
          "itemid" : "62b9b3cd31ea212bb66242b1",
          "transactionid" : 919149,
          "title" : "Arm Corstone-1000 Technical Overview ",
          "products" : [ "Corstone-1000" ],
          "date" : 1657811314000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Architectures",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "102360:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1657811314236401166,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4542,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1657810868726,
          "syssize" : 4542,
          "sysdate" : 1657811314000,
          "haslayout" : "1",
          "topparent" : "4848588",
          "label_version" : "0000-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4848588,
          "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
          "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
          "document_revision" : "0000-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1657811314000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102360/0000/?lang=en",
          "modified" : 1657810836000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1657811314236401166,
          "uri" : "https://developer.arm.com/documentation/102360/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Corstone-1000 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/102360/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/102360/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en",
        "Excerpt" : "All rights reserved. ... Arm Limited. ... Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Corstone\\u2122-1000 Technical Overview Revision: r0p0 Release Information Issue Date Confidentiality Change 0000-01 15 April 2021 Non-Confidential First EAC release for r0p0 0000-02 15 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the SMC ",
        "document_number" : "102360",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "4848588",
        "sysurihash" : "Fu86LwD124SUOa3w",
        "urihash" : "Fu86LwD124SUOa3w",
        "sysuri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
        "systransactionid" : 919149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655251200000,
        "topparentid" : 4848588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656337357000,
        "sysconcepts" : "SRAM interface ; new transactions ; memory ; supports ; controller ; poison information ; TAG buffer ; arbitration ; quiescence ; round-robin algorithm ; access failure ; storage element ; burst request ; system livelock ; overwrites ; starvation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
        "attachmentparentid" : 4848588,
        "parentitem" : "62b9b3cd31ea212bb66242b1",
        "concepts" : "SRAM interface ; new transactions ; memory ; supports ; controller ; poison information ; TAG buffer ; arbitration ; quiescence ; round-robin algorithm ; access failure ; storage element ; burst request ; system livelock ; overwrites ; starvation",
        "documenttype" : "html",
        "isattachment" : "4848588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657811317000,
        "permanentid" : "4c66313bc363d58917a5c0f0a374881f758ca078cda2993e5e7c7460423c",
        "syslanguage" : [ "English" ],
        "itemid" : "62b9b3ce31ea212bb66242cc",
        "transactionid" : 919149,
        "title" : "About the SMC ",
        "products" : [ "Corstone-1000" ],
        "date" : 1657811317000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Architectures",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "102360:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657811317508506325,
        "sysisattachment" : "4848588",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4848588,
        "size" : 4388,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657810868726,
        "syssize" : 4388,
        "sysdate" : 1657811317000,
        "haslayout" : "1",
        "topparent" : "4848588",
        "label_version" : "0000-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4848588,
        "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
        "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
        "document_revision" : "0000-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657811317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC?lang=en",
        "modified" : 1657810836000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657811317508506325,
        "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
        "syscollection" : "default"
      },
      "Title" : "About the SMC",
      "Uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "ClickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions/CoreLink-SIE-300-AXI5-System-IP-for-Embedded--/About-the-SMC",
      "Excerpt" : "Note Provided the write buffers (address or data) are not full, the SMC gives ... Poison bit locations DATA_WIDTH AXI poison bits Poison bits on the SRAM interface 32 wpoison[0] and rpoison[0] ...",
      "FirstSentences" : "About the SMC The SRAM Memory Controller (SMC) is an AXI5 memory controller for static memory devices. The SMC has the following features: A single clock and reset domain. An AXI5 subordinate ..."
    } ],
    "totalNumberOfChildResults" : 42,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Corstone-1000 IP descriptions ",
      "document_number" : "102360",
      "document_version" : "0000",
      "content_type" : "Technical Overview",
      "systopparent" : "4848588",
      "sysurihash" : "vNjE0AJgmVdFSF8C",
      "urihash" : "vNjE0AJgmVdFSF8C",
      "sysuri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
      "systransactionid" : 919149,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1655251200000,
      "topparentid" : 4848588,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656337357000,
      "sysconcepts" : "IP ; Corstone",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|618145f896e354128839a0ab" ],
      "attachmentparentid" : 4848588,
      "parentitem" : "62b9b3cd31ea212bb66242b1",
      "concepts" : "IP ; Corstone",
      "documenttype" : "html",
      "isattachment" : "4848588",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1657811319000,
      "permanentid" : "890acc7515c3269893ad967c500bbd95d9fbf62323160858145957f348fd",
      "syslanguage" : [ "English" ],
      "itemid" : "62b9b3ce31ea212bb66242bc",
      "transactionid" : 919149,
      "title" : "Corstone-1000 IP descriptions ",
      "products" : [ "Corstone-1000" ],
      "date" : 1657811319000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "System Architectures",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "102360:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657811319617332658,
      "sysisattachment" : "4848588",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4848588,
      "size" : 146,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657810868726,
      "syssize" : 146,
      "sysdate" : 1657811319000,
      "haslayout" : "1",
      "topparent" : "4848588",
      "label_version" : "0000-03",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4848588,
      "navigationhierarchiescategories" : [ "IoT", "Processor products" ],
      "content_description" : "This Technical Overview is for Arm Corstone -1000 . It describes Corstone-1000 and gives a summary of the included products.",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone-1000" ],
      "document_revision" : "0000-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657811319000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102360/0000/Corstone-1000-IP-descriptions?lang=en",
      "modified" : 1657810836000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657811319617332658,
      "uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Corstone-1000 IP descriptions",
    "Uri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/102360/0000/Corstone-1000-IP-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102360/0000/en/Corstone-1000-IP-descriptions",
    "Excerpt" : "Corstone-1000 IP descriptions This chapter describes the IP products included in the Corstone-1000. ... Corstone-1000 IP descriptions Corstone-1000IoT",
    "FirstSentences" : "Corstone-1000 IP descriptions This chapter describes the IP products included in the Corstone-1000. Corstone-1000 IP descriptions Corstone-1000IoT"
  } ]
}