// Seed: 1045593645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  wire id_45;
  id_46(
      .id_0(), .id_1(1'h0), .id_2(id_16)
  );
  always @(negedge 1 + 1 or posedge 1) begin
    id_11 <= 1 + 1;
    id_2  <= id_32;
  end
  wire id_47;
  wire id_48;
  assign id_30 = 1;
  wire id_49, id_50;
  initial begin
    assert (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_4, posedge (1 == 1)) begin
    id_1 <= 1'b0;
  end
  module_0(
      id_3, id_1, id_6, id_2
  );
endmodule
