# Random-Verilog-Designs
This is just a collection of verilog designs and tbs. 
I have focused on the design process by following a certain predefined coding style.
