{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:38:24 2019 " "Info: Processing started: Wed Mar 27 14:38:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 53 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 53 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/installed software/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/installed software/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } } { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/" 0 { } { { 0 { 0 ""} 0 951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } { 448 176 248 464 "CLK" "" } { 608 176 248 624 "CLK" "" } { 928 176 248 944 "CLK" "" } { 768 176 248 784 "CLK" "" } { 728 -64 8 744 "CLK" "" } { 888 -64 8 904 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst18\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst33\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst34\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.633 ns register pin " "Info: Estimated most critical path is register to pin delay of 9.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\] 1 REG LAB_X12_Y5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y5; Fanout = 4; REG Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.740 ns) 3.049 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~25 2 COMB LAB_X9_Y6 1 " "Info: 2: + IC(2.309 ns) + CELL(0.740 ns) = 3.049 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~25'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.914 ns) 5.464 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28 3 COMB LAB_X10_Y4 1 " "Info: 3: + IC(1.501 ns) + CELL(0.914 ns) = 5.464 ns; Loc. = LAB_X10_Y4; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(2.322 ns) 9.633 ns Data\[13\] 4 PIN PIN_81 0 " "Info: 4: + IC(1.847 ns) + CELL(2.322 ns) = 9.633 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Data\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 41.27 % ) " "Info: Total cell delay = 3.976 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.657 ns ( 58.73 % ) " "Info: Total interconnect delay = 5.657 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Info: Average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info: Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "9 " "Info: Failed to route the following 9 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Data~14 " "Info: Signal \"Data~14\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~80 " "Info: Signal \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~80\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|enc_filter:inst|inst1 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|enc_filter:inst\|inst1" } } } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 80 272 336 160 "inst1" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst33\|enc_filter:inst\|inst8 " "Info: Signal \"encoder:inst33\|enc_filter:inst\|inst8\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst33|enc_filter:inst|inst8 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|enc_filter:inst\|inst8" } } } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 264 272 336 344 "inst8" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst18\|inst11~0 " "Info: Signal \"encoder:inst18\|inst11~0\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|inst11~0 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|inst11~0" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst18\|inst11 " "Info: Signal \"encoder:inst18\|inst11\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|inst11 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|inst11" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "74373b:inst1\|14 " "Info: Signal \"74373b:inst1\|14\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|14 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst34\|inst11 " "Info: Signal \"encoder:inst34\|inst11\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|inst11 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst34\|inst11" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst3\|enc_filter:inst\|inst2 " "Info: Signal \"encoder:inst3\|enc_filter:inst\|inst2\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst3|enc_filter:inst|inst2 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst3\|enc_filter:inst\|inst2" } } } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 80 360 424 160 "inst2" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\]~34 " "Info: Signal \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\]~34\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[11]~34 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[11\]~34" } } } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Failed to route the following %1!d! signal(s)" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "6 " "Info: Cannot fit design in device -- following 6 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 (X8_Y6, I4) " "Info: Routing resource R4 (X8_Y6, I4)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 (X9_Y6, I2) " "Info: Routing resource R4 (X9_Y6, I2)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 (X10_Y7, I5) " "Info: Routing resource R4 (X10_Y7, I5)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 (X6_Y6, I1) " "Info: Routing resource C4 (X6_Y6, I1)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB internal resource (X7_Y6, I1) " "Info: Routing resource LAB internal resource (X7_Y6, I1)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB internal resource (X12_Y6, I6) " "Info: Routing resource LAB internal resource (X12_Y6, I6)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/" "ROUTE" } }  } 0 0 "Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.633 ns register pin " "Info: Estimated most critical path is register to pin delay of 9.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\] 1 REG LAB_X12_Y5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y5; Fanout = 4; REG Node = 'encoder:inst34\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.740 ns) 3.049 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~25 2 COMB LAB_X9_Y6 1 " "Info: 2: + IC(2.309 ns) + CELL(0.740 ns) = 3.049 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~25'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.914 ns) 5.464 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28 3 COMB LAB_X10_Y4 1 " "Info: 3: + IC(1.501 ns) + CELL(0.914 ns) = 5.464 ns; Loc. = LAB_X10_Y4; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(2.322 ns) 9.633 ns Data\[13\] 4 PIN PIN_81 0 " "Info: 4: + IC(1.847 ns) + CELL(2.322 ns) = 9.633 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Data\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 41.27 % ) " "Info: Total cell delay = 3.976 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.657 ns ( 58.73 % ) " "Info: Total interconnect delay = 5.657 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { encoder:inst34|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~25 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Info: Average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info: Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "7 " "Info: Failed to route the following 7 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "dda_module:inst5\|test:inst11\|LessThan1~4 " "Info: Signal \"dda_module:inst5\|test:inst11\|LessThan1~4\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|enc_filter:inst|inst1 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst34\|enc_filter:inst\|inst1" } } } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 80 272 336 160 "inst1" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst35\|enc_filter:inst\|inst1 " "Info: Signal \"encoder:inst35\|enc_filter:inst\|inst1\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst35|enc_filter:inst|inst1 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst35\|enc_filter:inst\|inst1" } } } } { "enc_filter.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/enc_filter.bdf" { { 80 272 336 160 "inst1" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "74373b:inst1\|17 " "Info: Signal \"74373b:inst1\|17\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|17 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } } { "74373b.bdf" "" { Schematic "e:/installed software/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst34\|inst11 " "Info: Signal \"encoder:inst34\|inst11\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst34|inst11 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst34\|inst11" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst35\|inst11 " "Info: Signal \"encoder:inst35\|inst11\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst35|inst11 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst35\|inst11" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst18\|inst11 " "Info: Signal \"encoder:inst18\|inst11\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|inst11 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst18\|inst11" } } } } { "encoder.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/encoder.bdf" { { 280 216 280 328 "inst11" "" } } } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\]~45 " "Info: Signal \"encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\]~45\"" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[8]~45 } "NODE_NAME" } } { "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/installed software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[8\]~45" } } } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Signal \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Failed to route the following %1!d! signal(s)" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "7 " "Info: Cannot fit design in device -- following 7 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 (X3_Y4, I9) " "Info: Routing resource R4 (X3_Y4, I9)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 (X4_Y6, I4) " "Info: Routing resource R4 (X4_Y6, I4)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 (X6_Y3, I19) " "Info: Routing resource C4 (X6_Y3, I19)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 (X6_Y7, I4) " "Info: Routing resource C4 (X6_Y7, I4)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Local interconnect (X7_Y5, I24) " "Info: Routing resource LAB Local interconnect (X7_Y5, I24)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Local interconnect (X7_Y7, I20) " "Info: Routing resource LAB Local interconnect (X7_Y7, I20)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB internal resource (X7_Y6, I5) " "Info: Routing resource LAB internal resource (X7_Y6, I5)" {  } {  } 0 0 "Routing resource %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/" "ROUTE" } }  } 0 0 "Cannot fit design in device -- retrying with increased optimization, which can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "Info: The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 0 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.765 ns register pin " "Info: Estimated most critical path is register to pin delay of 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst18\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\] 1 REG LAB_X10_Y5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y5; Fanout = 4; REG Node = 'encoder:inst18\|encoder_module:inst1\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst18|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.740 ns) 3.099 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~27 2 COMB LAB_X12_Y3 1 " "Info: 2: + IC(2.359 ns) + CELL(0.740 ns) = 3.099 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~27'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { encoder:inst18|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.200 ns) 4.358 ns encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28 3 COMB LAB_X12_Y3 1 " "Info: 3: + IC(1.059 ns) + CELL(0.200 ns) = 4.358 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'encoder:inst33\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[13\]~28'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~27 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/installed software/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(2.322 ns) 9.765 ns Data\[13\] 4 PIN PIN_81 0 " "Info: 4: + IC(3.085 ns) + CELL(2.322 ns) = 9.765 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Data\[13\]'" {  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "D:/DH Bach Khoa/Luan van/Software_thesis_2019/HexapodThesis-CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 560 408 478 576 "Data\[15..0\]" "" } { 720 408 478 736 "Data\[15..0\]" "" } { 880 408 478 896 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 680 168 238 696 "Data\[15..0\]" "" } { 840 168 238 856 "Data\[15..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 400 408 470 416 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 33.41 % ) " "Info: Total cell delay = 3.262 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.503 ns ( 66.59 % ) " "Info: Total interconnect delay = 6.503 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/installed software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { encoder:inst18|encoder_module:inst1|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[13] encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~27 encoder:inst33|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~28 Data[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Info: Average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:38:35 2019 " "Info: Processing ended: Wed Mar 27 14:38:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
