# vsim -c top 
# Start time: 20:21:44 on May 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: design/normalize.sv(41): (vopt-2241) Connection width does not match width of port 'out'. The port definition is at: design/find_first_1.sv(1).
# ** Warning: verification/normalize_tb.sv(1): (vopt-2605) empty port name in port list.
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# INPUTS: Sig: 011010110101010001110111000. Exp:  38. Carryout: 0. OUTPUTS: Shift:  -1. Sig_Norm: 110101101010100011101110000.
# INPUTS: Sig: 101000011011011100101100110. Exp: 182. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 110100001101101110010110011.
# INPUTS: Sig: 001000011100000100011000110. Exp:  70. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 100100001110000010001100011.
# INPUTS: Sig: 011110100010000111101110010. Exp:  46. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 101111010001000011110111001.
# INPUTS: Sig: 010001101110100010001100111. Exp:  58. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 101000110111010001000110011.
# INPUTS: Sig: 110111110010001110001101010. Exp: 180. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 111011111001000111000110101.
# INPUTS: Sig: 001000101101111101001101111. Exp:  86. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 100100010110111110100110111.
# INPUTS: Sig: 100000110010011011000110101. Exp: 212. Carryout: 0. OUTPUTS: Shift:   0. Sig_Norm: 100000110010011011000110101.
# INPUTS: Sig: 100100111110100000010101110. Exp: 125. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 110010011111010000001010111.
# INPUTS: Sig: 010110011001011011111011011. Exp:   5. Carryout: 1. OUTPUTS: Shift:   1. Sig_Norm: 101011001100101101111101101.
# INPUTS: Sig: 000000011011000011011100011. Exp:  32. Carryout: 0. OUTPUTS: Shift:  -7. Sig_Norm: 110110000110111000110000000.
# INPUTS: Sig: 000000010100110010111100101. Exp:   5. Carryout: 0. OUTPUTS: Shift:  -7. Sig_Norm: 101001100101111001010000000.
# INPUTS: Sig: 000000001111000110100100101. Exp: 233. Carryout: 0. OUTPUTS: Shift:  -8. Sig_Norm: 111100011010010010100000000.
# INPUTS: Sig: 000000000000010010001011101. Exp: 138. Carryout: 0. OUTPUTS: Shift: -13. Sig_Norm: 100100010111010000000000000.
# INPUTS: Sig: 000000000010010000101011000. Exp: 139. Carryout: 0. OUTPUTS: Shift: -10. Sig_Norm: 100100001010110000000000000.
# INPUTS: Sig: 000000011111101000101010110. Exp: 201. Carryout: 0. OUTPUTS: Shift:  -7. Sig_Norm: 111111010001010101100000000.
# INPUTS: Sig: 000000011000111001010111001. Exp:  64. Carryout: 0. OUTPUTS: Shift:  -7. Sig_Norm: 110001110010101110010000000.
# INPUTS: Sig: 000000010111101011110000000. Exp:  14. Carryout: 0. OUTPUTS: Shift:  -7. Sig_Norm: 101111010111100000000000000.
# INPUTS: Sig: 000000001111100100011010100. Exp: 142. Carryout: 0. OUTPUTS: Shift:  -8. Sig_Norm: 111110010001101010000000000.
# INPUTS: Sig: 000000001100110010011000000. Exp: 151. Carryout: 0. OUTPUTS: Shift:  -8. Sig_Norm: 110011001001100000000000000.
# End time: 20:22:38 on May 23,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
