;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @123, 106
	MOV <-7, <-20
	MOV -7, <-20
	SUB @127, 106
	ADD 0, 100
	MOV -1, <-20
	SPL <127, 100
	SUB @127, 176
	ADD @127, 106
	SUB @127, 176
	MOV <-7, <-20
	MOV -7, <-20
	SUB -0, 2
	SUB -7, <-29
	SUB @121, 106
	MOV -7, <-20
	MOV <-7, <-20
	SUB #12, @10
	SUB @121, 106
	SUB @127, 176
	SUB @121, 106
	MOV -7, <-20
	SUB -7, <-29
	MOV -7, <-20
	CMP @-127, 100
	CMP @-127, 100
	SUB @0, @2
	SUB @121, 106
	MOV <-7, <-20
	SUB 10, 200
	MOV -7, <-20
	CMP -209, <-120
	MOV -1, <-20
	SUB 10, 200
	MOV -7, <-20
	SUB @127, 106
	SUB -7, <-29
	SUB -0, 2
	CMP -209, <-120
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
