{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525455822323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525455822323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 12:43:42 2018 " "Processing started: Fri May 04 12:43:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525455822323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525455822323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_c -c final_c " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_c -c final_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525455822323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525455822837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/triscrambsp18/triscrambsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/triscrambsp18/triscrambsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMBsp18 " "Found entity 1: TRISCRAMBsp18" {  } { { "../../TRISCRAMBsp18/TRISCRAMBsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/TRISCRAMBsp18/TRISCRAMBsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab1/adder_and/pre_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab1/adder_and/pre_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pre_lab " "Found entity 1: pre_lab" {  } { { "../Lab1/adder_AND/pre_lab.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab1/adder_AND/pre_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab2/ripple_carry_adder/ripple_carry_prelab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_prelab " "Found entity 1: ripple_carry_prelab" {  } { { "../Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ripple_carry_with_overflow/adder_with_overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ripple_carry_with_overflow/adder_with_overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_with_overflow " "Found entity 1: adder_with_overflow" {  } { { "../ripple_carry_with_overflow/adder_with_overflow.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ripple_carry_with_overflow/adder_with_overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab5/quad2_to_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab5/quad2_to_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quad2_to_1 " "Found entity 1: quad2_to_1" {  } { { "../Lab5/quad2_to_1.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab5/quad2_to_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/acc/acc/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/acc/acc/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../ACC/ACC/ACC.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ACC/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ir/pi_po_register_74175.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/ir/pi_po_register_74175.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pi_po_register_74175 " "Found entity 1: pi_po_register_74175" {  } { { "../IR/pi_po_register_74175.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/alu/alu_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/alu/alu_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_final " "Found entity 1: ALU_final" {  } { { "../ALU/ALU_final.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/triscramcsp18/triscramcsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/triscramcsp18/triscramcsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMCsp18 " "Found entity 1: TRISCRAMCsp18" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab4_0_f/lab4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab4_0_f/lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "../lab4_0_F/lab4_1.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab4_0_F/lab4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controlunit/controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controlunit/controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/4bit_counterup/4bitupcounter_74193/fourbitupcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/4bit_counterup/4bitupcounter_74193/fourbitupcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitUpCounter " "Found entity 1: FourBitUpCounter" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_c " "Found entity 1: final_c" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455822995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455822995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_c " "Elaborating entity \"final_c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525455823169 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lab4_1 redOutput2 " "Block or symbol \"lab4_1\" of instance \"redOutput2\" overlaps another block or symbol" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 368 2288 2464 480 "redOutput2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525455823172 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "c " "Converted elements in bus name \"c\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[4\] c4 " "Converted element name(s) from \"c\[4\]\" to \"c4\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 776 788 1256 "c\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[5\] c5 " "Converted element name(s) from \"c\[5\]\" to \"c5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 784 864 876 1264 "c\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[2\] c2 " "Converted element name(s) from \"c\[2\]\" to \"c2\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 910 3016 3028 1232 "c\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[3\] c3 " "Converted element name(s) from \"c\[3\]\" to \"c3\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 934 3000 3012 1232 "c\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[0\] c0 " "Converted element name(s) from \"c\[0\]\" to \"c0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 878 3032 3044 1232 "c\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16\] c16 " "Converted element name(s) from \"c\[16\]\" to \"c16\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1056 1016 1028 1270 "c\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[4\] c4 " "Converted element name(s) from \"c\[4\]\" to \"c4\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 950 2984 2996 1232 "c\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[5\] c5 " "Converted element name(s) from \"c\[5\]\" to \"c5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 952 2968 2980 1000 "c\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7\] c7 " "Converted element name(s) from \"c\[7\]\" to \"c7\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1006 2952 2964 1232 "c\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[8\] c8 " "Converted element name(s) from \"c\[8\]\" to \"c8\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1030 2936 2948 1232 "c\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[9\] c9 " "Converted element name(s) from \"c\[9\]\" to \"c9\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1000 2920 2932 1072 "c\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[10\] c10 " "Converted element name(s) from \"c\[10\]\" to \"c10\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1016 2904 2916 1105 "c\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[1\] c1 " "Converted element name(s) from \"c\[1\]\" to \"c1\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1096 2792 2808 1232 "c\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[7\] c7 " "Converted element name(s) from \"c\[7\]\" to \"c7\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1200 2448 2460 1264 "c\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[12\] c12 " "Converted element name(s) from \"c\[12\]\" to \"c12\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1032 2888 2900 1121 "c\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[13\] c13 " "Converted element name(s) from \"c\[13\]\" to \"c13\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1048 2872 2884 1144 "c\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[11\] c11 " "Converted element name(s) from \"c\[11\]\" to \"c11\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1064 2856 2868 1168 "c\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16\] c16 " "Converted element name(s) from \"c\[16\]\" to \"c16\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1080 2840 2852 1192 "c\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[9\] c9 " "Converted element name(s) from \"c\[9\]\" to \"c9\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1032 1432 1444 1264 "c\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[11\] c11 " "Converted element name(s) from \"c\[11\]\" to \"c11\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1184 1528 1544 1233 "c\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[8\] c8 " "Converted element name(s) from \"c\[8\]\" to \"c8\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1048 1376 1392 1232 "c\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[12\] c12 " "Converted element name(s) from \"c\[12\]\" to \"c12\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1208 2072 2084 1265 "c\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[1\] c1 " "Converted element name(s) from \"c\[1\]\" to \"c1\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1104 1184 1200 1232 "c\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[2\] c2 " "Converted element name(s) from \"c\[2\]\" to \"c2\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 936 1144 1160 1232 "c\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[0\] c0 " "Converted element name(s) from \"c\[0\]\" to \"c0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 952 1208 1226 1232 "c\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[16..0\] c16..0 " "Converted element name(s) from \"c\[16..0\]\" to \"c16..0\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1216 1224 1392 1232 "c\[16..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "c\[10\] c10 " "Converted element name(s) from \"c\[10\]\" to \"c10\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1136 1480 1496 1232 "c\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823172 ""}  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 776 788 1256 "c\[4\]" "" } { 784 864 876 1264 "c\[5\]" "" } { 910 3016 3028 1232 "c\[2\]" "" } { 934 3000 3012 1232 "c\[3\]" "" } { 878 3032 3044 1232 "c\[0\]" "" } { 1056 1016 1028 1270 "c\[16\]" "" } { 950 2984 2996 1232 "c\[4\]" "" } { 952 2968 2980 1000 "c\[5\]" "" } { 1006 2952 2964 1232 "c\[7\]" "" } { 1030 2936 2948 1232 "c\[8\]" "" } { 1000 2920 2932 1072 "c\[9\]" "" } { 1016 2904 2916 1105 "c\[10\]" "" } { 1096 2792 2808 1232 "c\[1\]" "" } { 1200 2448 2460 1264 "c\[7\]" "" } { 1032 2888 2900 1121 "c\[12\]" "" } { 1048 2872 2884 1144 "c\[13\]" "" } { 1064 2856 2868 1168 "c\[11\]" "" } { 1080 2840 2852 1192 "c\[16\]" "" } { 1032 1432 1444 1264 "c\[9\]" "" } { 1184 1528 1544 1233 "c\[11\]" "" } { 1048 1376 1392 1232 "c\[8\]" "" } { 1208 2072 2084 1265 "c\[12\]" "" } { 1104 1184 1200 1232 "c\[1\]" "" } { 936 1144 1160 1232 "c\[2\]" "" } { 952 1208 1226 1232 "c\[0\]" "" } { 1216 1224 1392 1232 "c\[16..0\]" "" } { 1136 1480 1496 1232 "c\[10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1525455823172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "final_c.bdf" "CU" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 2680 2776 1144 "CU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller ControlUnit:CU\|Controller:Controller_ " "Elaborating entity \"Controller\" for hierarchy \"ControlUnit:CU\|Controller:Controller_\"" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "Controller_" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { { 128 656 792 400 "Controller_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823199 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(11) " "Verilog HDL Case Statement warning at Controller.v(11): incomplete case statement has no default case item" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525455823207 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823208 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c0 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c0\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c3 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c3\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c4 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c4\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c5 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c5\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823209 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c7 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c7\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823210 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c8 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c8\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823210 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c9 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c9\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823210 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c10 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c10\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823210 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c11 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c11\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823210 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c12 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c12\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823211 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c13 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c13\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823211 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c16 Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"c16\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823211 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c16 Controller.v(10) " "Inferred latch for \"c16\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c13 Controller.v(10) " "Inferred latch for \"c13\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c12 Controller.v(10) " "Inferred latch for \"c12\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c11 Controller.v(10) " "Inferred latch for \"c11\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c10 Controller.v(10) " "Inferred latch for \"c10\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c9 Controller.v(10) " "Inferred latch for \"c9\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c8 Controller.v(10) " "Inferred latch for \"c8\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823213 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c7 Controller.v(10) " "Inferred latch for \"c7\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c5 Controller.v(10) " "Inferred latch for \"c5\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4 Controller.v(10) " "Inferred latch for \"c4\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c3 Controller.v(10) " "Inferred latch for \"c3\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2 Controller.v(10) " "Inferred latch for \"c2\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 Controller.v(10) " "Inferred latch for \"c1\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823214 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c0 Controller.v(10) " "Inferred latch for \"c0\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823215 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] Controller.v(10) " "Inferred latch for \"nextstate\[0\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823215 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] Controller.v(10) " "Inferred latch for \"nextstate\[1\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823215 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] Controller.v(10) " "Inferred latch for \"nextstate\[2\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823216 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] Controller.v(10) " "Inferred latch for \"nextstate\[3\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823216 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[4\] Controller.v(10) " "Inferred latch for \"nextstate\[4\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823216 "|final_c|ControlUnit:CU|Controller:Controller_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ControlUnit:CU\|ID:ID " "Elaborating entity \"ID\" for hierarchy \"ControlUnit:CU\|ID:ID\"" {  } { { "../finalC_ControlUnit/ControlUnit.bdf" "ID" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/ControlUnit.bdf" { { 128 464 592 368 "ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823329 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(5) " "Verilog HDL Case Statement warning at ID.v(5): incomplete case statement has no default case item" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525455823330 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823330 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823330 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823330 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823330 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT ID.v(4) " "Inferred latch for \"HLT\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN ID.v(4) " "Inferred latch for \"JPN\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ ID.v(4) " "Inferred latch for \"JPZ\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP ID.v(4) " "Inferred latch for \"JMP\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR ID.v(4) " "Inferred latch for \"CLR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC ID.v(4) " "Inferred latch for \"INC\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR ID.v(4) " "Inferred latch for \"XOR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB ID.v(4) " "Inferred latch for \"SUB\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD ID.v(4) " "Inferred latch for \"ADD\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA ID.v(4) " "Inferred latch for \"STA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823331 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA ID.v(4) " "Inferred latch for \"LDA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525455823332 "|final_c|ControlUnit:inst8|ID:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pi_po_register_74175 pi_po_register_74175:IR " "Elaborating entity \"pi_po_register_74175\" for hierarchy \"pi_po_register_74175:IR\"" {  } { { "final_c.bdf" "IR" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 856 2488 2608 1016 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 pi_po_register_74175:IR\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"pi_po_register_74175:IR\|74175:inst\"" {  } { { "../IR/pi_po_register_74175.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pi_po_register_74175:IR\|74175:inst " "Elaborated megafunction instantiation \"pi_po_register_74175:IR\|74175:inst\"" {  } { { "../IR/pi_po_register_74175.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/IR/pi_po_register_74175.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455823350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMCsp18 TRISCRAMCsp18:inst " "Elaborating entity \"TRISCRAMCsp18\" for hierarchy \"TRISCRAMCsp18:inst\"" {  } { { "final_c.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 736 904 1120 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "altsyncram_component" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMCsp18.hex " "Parameter \"init_file\" = \"TRISCRAMCsp18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823396 ""}  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525455823396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spc1 " "Found entity 1: altsyncram_spc1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/db/altsyncram_spc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525455823479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525455823479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spc1 TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated " "Elaborating entity \"altsyncram_spc1\" for hierarchy \"TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst5 " "Elaborating entity \"74157\" for hierarchy \"74157:inst5\"" {  } { { "final_c.bdf" "inst5" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 600 696 888 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst5 " "Elaborated megafunction instantiation \"74157:inst5\"" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 600 696 888 720 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455823507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitUpCounter FourBitUpCounter:inst10 " "Elaborating entity \"FourBitUpCounter\" for hierarchy \"FourBitUpCounter:inst10\"" {  } { { "final_c.bdf" "inst10" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 824 1240 1336 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 FourBitUpCounter:inst10\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"FourBitUpCounter:inst10\|74193:inst\"" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "inst" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { { 312 768 888 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FourBitUpCounter:inst10\|74193:inst " "Elaborated megafunction instantiation \"FourBitUpCounter:inst10\|74193:inst\"" {  } { { "../4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/4bit_counterUP/4bitUpCounter_74193/FourBitUpCounter.bdf" { { 312 768 888 472 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455823531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:ACC " "Elaborating entity \"ACC\" for hierarchy \"ACC:ACC\"" {  } { { "final_c.bdf" "ACC" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 840 1656 1816 1096 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_final ALU_final:inst19 " "Elaborating entity \"ALU_final\" for hierarchy \"ALU_final:inst19\"" {  } { { "final_c.bdf" "inst19" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 848 1904 2128 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823542 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ripple_carry_prelab adder_with_carry " "Block or symbol \"ripple_carry_prelab\" of instance \"adder_with_carry\" overlaps another block or symbol" {  } { { "../ALU/ALU_final.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { { 544 1144 1312 736 "adder_with_carry" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525455823543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_prelab ALU_final:inst19\|ripple_carry_prelab:adder_with_carry " "Elaborating entity \"ripple_carry_prelab\" for hierarchy \"ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\"" {  } { { "../ALU/ALU_final.bdf" "adder_with_carry" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/ALU/ALU_final.bdf" { { 544 1144 1312 736 "adder_with_carry" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_lab ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\|pre_lab:adder2 " "Elaborating entity \"pre_lab\" for hierarchy \"ALU_final:inst19\|ripple_carry_prelab:adder_with_carry\|pre_lab:adder2\"" {  } { { "../Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" "adder2" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/Lab2/ripple_carry_adder/ripple_carry_prelab.bdf" { { 392 1128 1224 488 "adder2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_1 lab4_1:greenOutput " "Elaborating entity \"lab4_1\" for hierarchy \"lab4_1:greenOutput\"" {  } { { "final_c.bdf" "greenOutput" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 336 2456 2632 448 "greenOutput" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455823546 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ControlUnit:CU\|Controller:Controller_\|c7 ControlUnit:CU\|Controller:Controller_\|c2 " "Duplicate LATCH primitive \"ControlUnit:CU\|Controller:Controller_\|c7\" merged with LATCH primitive \"ControlUnit:CU\|Controller:Controller_\|c2\"" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c0 " "Latch ControlUnit:CU\|Controller:Controller_\|c0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c5 " "Latch ControlUnit:CU\|Controller:Controller_\|c5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[3\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c4 " "Latch ControlUnit:CU\|Controller:Controller_\|c4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c2 " "Latch ControlUnit:CU\|Controller:Controller_\|c2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c16 " "Latch ControlUnit:CU\|Controller:Controller_\|c16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c11 " "Latch ControlUnit:CU\|Controller:Controller_\|c11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c12 " "Latch ControlUnit:CU\|Controller:Controller_\|c12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c10 " "Latch ControlUnit:CU\|Controller:Controller_\|c10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c9 " "Latch ControlUnit:CU\|Controller:Controller_\|c9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c8 " "Latch ControlUnit:CU\|Controller:Controller_\|c8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c3 " "Latch ControlUnit:CU\|Controller:Controller_\|c3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|c1 " "Latch ControlUnit:CU\|Controller:Controller_\|c1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[4\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[4\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[3\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|ID:ID\|STA " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|ID:ID\|STA" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[2\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|ID:ID\|STA " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|ID:ID\|STA" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[1\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|Controller:Controller_\|nextstate\[0\] " "Latch ControlUnit:CU\|Controller:Controller_\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:CU\|Controller:Controller_\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:CU\|Controller:Controller_\|state\[2\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|JMP " "Latch ControlUnit:CU\|ID:ID\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|ADD " "Latch ControlUnit:CU\|ID:ID\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|CLR " "Latch ControlUnit:CU\|ID:ID\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|INC " "Latch ControlUnit:CU\|ID:ID\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|STA " "Latch ControlUnit:CU\|ID:ID\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:CU\|ID:ID\|LDA " "Latch ControlUnit:CU\|ID:ID\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pi_po_register_74175:IR\|74175:inst\|16 " "Ports D and ENA on the latch are fed by the same signal pi_po_register_74175:IR\|74175:inst\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525455824056 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|26 ACC:ACC\|74193:inst\|26~_emulated ACC:ACC\|74193:inst\|26~1 " "Register \"ACC:ACC\|74193:inst\|26\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|26~_emulated\" and latch \"ACC:ACC\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|ACC:ACC|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|25 ACC:ACC\|74193:inst\|25~_emulated ACC:ACC\|74193:inst\|25~1 " "Register \"ACC:ACC\|74193:inst\|25\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|25~_emulated\" and latch \"ACC:ACC\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|ACC:ACC|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|24 ACC:ACC\|74193:inst\|24~_emulated ACC:ACC\|74193:inst\|24~1 " "Register \"ACC:ACC\|74193:inst\|24\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|24~_emulated\" and latch \"ACC:ACC\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|ACC:ACC|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:ACC\|74193:inst\|23 ACC:ACC\|74193:inst\|23~_emulated ACC:ACC\|74193:inst\|23~1 " "Register \"ACC:ACC\|74193:inst\|23\" is converted into an equivalent circuit using register \"ACC:ACC\|74193:inst\|23~_emulated\" and latch \"ACC:ACC\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|ACC:ACC|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|26 FourBitUpCounter:inst10\|74193:inst\|26~_emulated FourBitUpCounter:inst10\|74193:inst\|26~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|26\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|26~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|FourBitUpCounter:inst10|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|25 FourBitUpCounter:inst10\|74193:inst\|25~_emulated FourBitUpCounter:inst10\|74193:inst\|25~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|25\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|25~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|FourBitUpCounter:inst10|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|24 FourBitUpCounter:inst10\|74193:inst\|24~_emulated FourBitUpCounter:inst10\|74193:inst\|24~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|24\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|24~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|FourBitUpCounter:inst10|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitUpCounter:inst10\|74193:inst\|23 FourBitUpCounter:inst10\|74193:inst\|23~_emulated FourBitUpCounter:inst10\|74193:inst\|23~1 " "Register \"FourBitUpCounter:inst10\|74193:inst\|23\" is converted into an equivalent circuit using register \"FourBitUpCounter:inst10\|74193:inst\|23~_emulated\" and latch \"FourBitUpCounter:inst10\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525455824056 "|final_c|FourBitUpCounter:inst10|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525455824056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1136 3048 3224 1152 "c13" "" } { 1048 2872 2884 1144 "c\[13\]" "" } { 1216 1224 1392 1232 "c\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525455824119 "|final_c|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525455824119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525455824638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525455824638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525455824872 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525455824872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525455824872 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525455824872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525455824872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525455824919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 12:43:44 2018 " "Processing ended: Fri May 04 12:43:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525455824919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525455824919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525455824919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525455824919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525455826222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525455826222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 12:43:45 2018 " "Processing started: Fri May 04 12:43:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525455826222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525455826222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_c -c final_c " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_c -c final_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525455826222 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525455826300 ""}
{ "Info" "0" "" "Project  = final_c" {  } {  } 0 0 "Project  = final_c" 0 0 "Fitter" 0 0 1525455826300 ""}
{ "Info" "0" "" "Revision = final_c" {  } {  } 0 0 "Revision = final_c" 0 0 "Fitter" 0 0 1525455826300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525455826410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_c EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"final_c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525455826425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525455826457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525455826457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525455826551 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525455826566 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525455826960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525455826960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525455826960 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525455826960 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525455826960 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525455826960 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525455826960 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525455826960 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525455826960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 44 " "No exact pin location assignment(s) for 4 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c16 " "Pin c16 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c16 } } } { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1184 3048 3224 1200 "c16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525455827038 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c12 " "Pin c12 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c12 } } } { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1112 3048 3224 1128 "c12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525455827038 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c10 " "Pin c10 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c10 } } } { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1088 3048 3224 1104 "c10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525455827038 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c13 " "Pin c13 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c13 } } } { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 1136 3048 3224 1152 "c13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525455827038 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525455827038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1525455827164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_c.sdc " "Synopsys Design Constraints File file not found: 'final_c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525455827164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525455827164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|Controller_\|WideOr1~0  from: dataa  to: combout " "Cell: CU\|Controller_\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455827164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|ID\|WideOr1~0  from: dataa  to: combout " "Cell: CU\|ID\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455827164 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525455827164 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525455827164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:CU\|Controller:Controller_\|WideOr1~1  " "Automatically promoted node ControlUnit:CU\|Controller:Controller_\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c0 " "Destination node ControlUnit:CU\|Controller:Controller_\|c0" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c4 " "Destination node ControlUnit:CU\|Controller:Controller_\|c4" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c11 " "Destination node ControlUnit:CU\|Controller:Controller_\|c11" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c10 " "Destination node ControlUnit:CU\|Controller:Controller_\|c10" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c8 " "Destination node ControlUnit:CU\|Controller:Controller_\|c8" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:CU\|Controller:Controller_\|c1 " "Destination node ControlUnit:CU\|Controller:Controller_\|c1" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|c1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525455827180 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525455827180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:CU\|Controller:Controller_\|Mux5~2  " "Automatically promoted node ControlUnit:CU\|Controller:Controller_\|Mux5~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:CU|Controller:Controller_|Mux5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525455827180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMand  " "Automatically promoted node RAMand " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a0 " "Destination node TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_spc1.tdf" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/db/altsyncram_spc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMCsp18:inst|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a1 " "Destination node TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/db/altsyncram_spc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMCsp18:inst|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a2 " "Destination node TRISCRAMCsp18:inst\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_spc1.tdf" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/db/altsyncram_spc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAMCsp18:inst|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525455827180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525455827180 ""}  } { { "final_c.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/final_c.bdf" { { 824 800 864 872 "RAMand" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525455827180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525455827256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525455827256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525455827256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525455827271 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525455827271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525455827271 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 23 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525455827271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525455827271 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525455827271 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525455827287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525455828432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525455828588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525455828604 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525455829403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525455829403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525455829481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525455830358 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525455830358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525455831408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525455831408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525455831408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525455831408 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525455831424 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c5 0 " "Pin \"c5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c4 0 " "Pin \"c4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c16 0 " "Pin \"c16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c11 0 " "Pin \"c11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c12 0 " "Pin \"c12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c10 0 " "Pin \"c10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c9 0 " "Pin \"c9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c8 0 " "Pin \"c8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c7 0 " "Pin \"c7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0 0 " "Pin \"a0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b0 0 " "Pin \"b0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0 0 " "Pin \"d0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e0 0 " "Pin \"e0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0 0 " "Pin \"f0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g0 0 " "Pin \"g0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3 0 " "Pin \"d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f3 0 " "Pin \"f3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g3 0 " "Pin \"g3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c00 0 " "Pin \"c00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c22 0 " "Pin \"c22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c33 0 " "Pin \"c33\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c111 0 " "Pin \"c111\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c13 0 " "Pin \"c13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outc11 0 " "Pin \"outc11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525455831424 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525455831424 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525455831566 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525455831582 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525455831707 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525455831963 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525455831971 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525455832039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/output_files/final_c.fit.smsg " "Generated suppressed messages file C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/FinalC/output_files/final_c.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525455832126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525455832387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 12:43:52 2018 " "Processing ended: Fri May 04 12:43:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525455832387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525455832387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525455832387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525455832387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525455833373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525455833373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 12:43:53 2018 " "Processing started: Fri May 04 12:43:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525455833373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525455833373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_c -c final_c " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_c -c final_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525455833373 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525455834341 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525455834388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525455834904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 12:43:54 2018 " "Processing ended: Fri May 04 12:43:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525455834904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525455834904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525455834904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525455834904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525455835550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525455836057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 12:43:55 2018 " "Processing started: Fri May 04 12:43:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525455836057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525455836057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_c -c final_c " "Command: quartus_sta final_c -c final_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525455836057 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525455836150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525455836317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525455836348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525455836348 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525455836442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_c.sdc " "Synopsys Design Constraints File file not found: 'final_c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525455836473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74175:inst6\|13 74175:inst6\|13 " "create_clock -period 1.000 -name 74175:inst6\|13 74175:inst6\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|state\[0\] ControlUnit:CU\|Controller:Controller_\|state\[0\] " "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|state\[0\] ControlUnit:CU\|Controller:Controller_\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pi_po_register_74175:IR\|74175:inst\|13 pi_po_register_74175:IR\|74175:inst\|13 " "create_clock -period 1.000 -name pi_po_register_74175:IR\|74175:inst\|13 pi_po_register_74175:IR\|74175:inst\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c2 ControlUnit:CU\|Controller:Controller_\|c2 " "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c2 ControlUnit:CU\|Controller:Controller_\|c2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c12 ControlUnit:CU\|Controller:Controller_\|c12 " "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c12 ControlUnit:CU\|Controller:Controller_\|c12" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c9 ControlUnit:CU\|Controller:Controller_\|c9 " "create_clock -period 1.000 -name ControlUnit:CU\|Controller:Controller_\|c9 ControlUnit:CU\|Controller:Controller_\|c9" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|Controller_\|WideOr1~0  from: datab  to: combout " "Cell: CU\|Controller_\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|ID\|WideOr1~0  from: datac  to: combout " "Cell: CU\|ID\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836473 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1525455836473 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525455836489 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525455836505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525455836520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.880 " "Worst-case setup slack is -8.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.880       -31.710 ControlUnit:CU\|Controller:Controller_\|c12  " "   -8.880       -31.710 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.930       -47.494 ControlUnit:CU\|Controller:Controller_\|c2  " "   -6.930       -47.494 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.829       -25.999 ControlUnit:CU\|Controller:Controller_\|c9  " "   -6.829       -25.999 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443       -68.457 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "   -5.443       -68.457 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.996       -14.336 74175:inst6\|13  " "   -4.996       -14.336 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.244       -72.354 Clock  " "   -4.244       -72.354 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702       -12.263 pi_po_register_74175:IR\|74175:inst\|13  " "   -2.702       -12.263 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455836536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.285 " "Worst-case hold slack is -3.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.285       -27.712 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "   -3.285       -27.712 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016       -20.860 Clock  " "   -3.016       -20.860 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587        -1.384 74175:inst6\|13  " "   -0.587        -1.384 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433        -1.044 pi_po_register_74175:IR\|74175:inst\|13  " "   -0.433        -1.044 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636         0.000 ControlUnit:CU\|Controller:Controller_\|c9  " "    0.636         0.000 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710         0.000 ControlUnit:CU\|Controller:Controller_\|c12  " "    0.710         0.000 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254         0.000 ControlUnit:CU\|Controller:Controller_\|c2  " "    1.254         0.000 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455836551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.312 " "Worst-case recovery slack is -7.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.312       -27.725 ControlUnit:CU\|Controller:Controller_\|c9  " "   -7.312       -27.725 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.284       -22.756 ControlUnit:CU\|Controller:Controller_\|c2  " "   -6.284       -22.756 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.538       -15.676 74175:inst6\|13  " "   -5.538       -15.676 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455836567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.091 " "Worst-case removal slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.091 74175:inst6\|13  " "   -0.091        -0.091 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736         0.000 ControlUnit:CU\|Controller:Controller_\|c9  " "    0.736         0.000 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011         0.000 ControlUnit:CU\|Controller:Controller_\|c2  " "    2.011         0.000 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455836583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -147.931 Clock  " "   -2.064      -147.931 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686        -4.116 74175:inst6\|13  " "   -0.686        -4.116 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 ControlUnit:CU\|Controller:Controller_\|c2  " "   -0.611        -9.776 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 ControlUnit:CU\|Controller:Controller_\|c12  " "   -0.611        -4.888 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 ControlUnit:CU\|Controller:Controller_\|c9  " "   -0.611        -4.888 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "    0.500         0.000 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pi_po_register_74175:IR\|74175:inst\|13  " "    0.500         0.000 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455836598 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525455837538 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525455837538 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|Controller_\|WideOr1~0  from: datab  to: combout " "Cell: CU\|Controller_\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CU\|ID\|WideOr1~0  from: datac  to: combout " "Cell: CU\|ID\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1525455837554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525455837554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.462 " "Worst-case setup slack is -3.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.462       -11.066 ControlUnit:CU\|Controller:Controller_\|c12  " "   -3.462       -11.066 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855       -18.234 ControlUnit:CU\|Controller:Controller_\|c2  " "   -2.855       -18.234 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733        -9.004 ControlUnit:CU\|Controller:Controller_\|c9  " "   -2.733        -9.004 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393        -5.918 74175:inst6\|13  " "   -2.393        -5.918 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128       -21.440 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "   -2.128       -21.440 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474       -24.926 Clock  " "   -1.474       -24.926 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417        -1.210 pi_po_register_74175:IR\|74175:inst\|13  " "   -0.417        -1.210 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455837570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.959 " "Worst-case hold slack is -1.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959       -15.100 Clock  " "   -1.959       -15.100 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756       -16.078 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "   -1.756       -16.078 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179        -0.503 pi_po_register_74175:IR\|74175:inst\|13  " "   -0.179        -0.503 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077         0.000 ControlUnit:CU\|Controller:Controller_\|c9  " "    0.077         0.000 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 74175:inst6\|13  " "    0.098         0.000 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 ControlUnit:CU\|Controller:Controller_\|c12  " "    0.107         0.000 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 ControlUnit:CU\|Controller:Controller_\|c2  " "    0.392         0.000 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455837617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.071 " "Worst-case recovery slack is -3.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.071       -10.238 ControlUnit:CU\|Controller:Controller_\|c9  " "   -3.071       -10.238 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731        -6.861 74175:inst6\|13  " "   -2.731        -6.861 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720        -8.483 ControlUnit:CU\|Controller:Controller_\|c2  " "   -2.720        -8.483 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455837773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279         0.000 ControlUnit:CU\|Controller:Controller_\|c9  " "    0.279         0.000 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 74175:inst6\|13  " "    0.438         0.000 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727         0.000 ControlUnit:CU\|Controller:Controller_\|c2  " "    0.727         0.000 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455837797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -142.222 Clock  " "   -2.000      -142.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523        -3.138 74175:inst6\|13  " "   -0.523        -3.138 74175:inst6\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 ControlUnit:CU\|Controller:Controller_\|c2  " "   -0.500        -8.000 ControlUnit:CU\|Controller:Controller_\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 ControlUnit:CU\|Controller:Controller_\|c12  " "   -0.500        -4.000 ControlUnit:CU\|Controller:Controller_\|c12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 ControlUnit:CU\|Controller:Controller_\|c9  " "   -0.500        -4.000 ControlUnit:CU\|Controller:Controller_\|c9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ControlUnit:CU\|Controller:Controller_\|state\[0\]  " "    0.500         0.000 ControlUnit:CU\|Controller:Controller_\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pi_po_register_74175:IR\|74175:inst\|13  " "    0.500         0.000 pi_po_register_74175:IR\|74175:inst\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525455837813 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525455838777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525455838912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525455838912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525455839288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 12:43:59 2018 " "Processing ended: Fri May 04 12:43:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525455839288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525455839288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525455839288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525455839288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus II Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525455840094 ""}
