// Seed: 3841555622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  reg id_4 = id_2;
  assign id_4 = id_3;
  always @(1 == id_4 or posedge 1'h0) begin
    if (1'b0) id_2 <= id_2;
  end
endmodule
