# vhdAvalon_mm_interfaces
Avalon Memory map bus interfaces (slave, master dma read, master dma write)

**AVALON_SLAVE:** AVALON MM Slave interface

**FIFO:** Simple fifo - 8x32

**FIFO_INTER:** Enable to connect two synchronous fifos in serial.

**CDCFIFO8:** Clock domain crossing fifo - 8x32

**AVALON_WRITE_MASTER:** AVALON MM Master Interface (write DMA)

**AVALON_READ_MASTER:** AVALON MM Master Interface (read DMA)


