Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar 12 00:28:01 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                 1231        1.511        0.000                       0                  2193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.007        0.000                      0                 1231        1.511        0.000                       0                  1521  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_7.idx_ret_25/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[162]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.170ns (34.081%)  route 2.263ns (65.919%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.282 - 3.572 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.237ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.880ns (routing 1.130ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        2.150     3.291    dut_inst/clk_c
    SLICE_X101Y455       FDRE                                         r  dut_inst/ret_array_2_7.idx_ret_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y455       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.388 r  dut_inst/ret_array_2_7.idx_ret_25/Q
                         net (fo=60, routed)          0.468     3.856    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_o_o_60
    SLICE_X106Y453       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.972 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_o_o_s1_3/O
                         net (fo=2, routed)           0.071     4.043    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/un1_b_i_o_o_s1_3_2
    SLICE_X106Y453       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     4.220 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_4_tz[0]/O
                         net (fo=5, routed)           0.415     4.635    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_4_tz[0]
    SLICE_X105Y444       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     4.783 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_3_0[2]/O
                         net (fo=1, routed)           0.049     4.832    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_3_0[2]
    SLICE_X105Y444       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.932 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_2_1[2]/O
                         net (fo=1, routed)           0.106     5.038    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_2_1[2]
    SLICE_X105Y443       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.152 r  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv[2]/O
                         net (fo=2, routed)           0.427     5.579    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_112_0
    SLICE_X99Y450        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     5.617 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=2, routed)           0.160     5.777    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_111_0
    SLICE_X98Y450        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.893 r  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[2]/O
                         net (fo=2, routed)           0.374     6.267    dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/idx_34_0
    SLICE_X93Y450        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     6.383 r  dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=2, routed)           0.115     6.498    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_32_0
    SLICE_X93Y450        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     6.646 r  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.078     6.724    shift_reg_tap_o/idx_1[2]
    SLICE_X93Y450        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        1.880     6.282    shift_reg_tap_o/clk_c
    SLICE_X93Y450        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[162]/C
                         clock pessimism              0.457     6.739    
                         clock uncertainty           -0.035     6.704    
    SLICE_X93Y450        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.731    shift_reg_tap_o/sr_p.sr_1[162]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_7.idx_ret_25/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[162]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.170ns (34.081%)  route 2.263ns (65.919%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.282 - 3.572 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.150ns (routing 1.237ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.880ns (routing 1.130ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        2.150     3.291    dut_inst/clk_c
    SLICE_X101Y455       FDRE                                         r  dut_inst/ret_array_2_7.idx_ret_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y455       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.388 f  dut_inst/ret_array_2_7.idx_ret_25/Q
                         net (fo=60, routed)          0.468     3.856    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_o_o_60
    SLICE_X106Y453       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.972 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_o_o_s1_3/O
                         net (fo=2, routed)           0.071     4.043    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/un1_b_i_o_o_s1_3_2
    SLICE_X106Y453       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     4.220 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_4_tz[0]/O
                         net (fo=5, routed)           0.415     4.635    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_4_tz[0]
    SLICE_X105Y444       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     4.783 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_3_0[2]/O
                         net (fo=1, routed)           0.049     4.832    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_3_0[2]
    SLICE_X105Y444       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.932 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv_2_1[2]/O
                         net (fo=1, routed)           0.106     5.038    dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/idx_4_iv_2_1[2]
    SLICE_X105Y443       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.152 f  dut_inst/stage_g.7.pair_g.4.csn_cmp_inst/b_o_comb.idx_4_iv[2]/O
                         net (fo=2, routed)           0.427     5.579    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_112_0
    SLICE_X99Y450        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     5.617 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=2, routed)           0.160     5.777    dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/idx_111_0
    SLICE_X98Y450        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.893 f  dut_inst/stage_g.9.pair_g.3.csn_cmp_inst/b_o_comb.idx[2]/O
                         net (fo=2, routed)           0.374     6.267    dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/idx_34_0
    SLICE_X93Y450        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     6.383 f  dut_inst/stage_g.10.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=2, routed)           0.115     6.498    dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/idx_32_0
    SLICE_X93Y450        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     6.646 f  dut_inst/stage_g.11.pair_g.2.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.078     6.724    shift_reg_tap_o/idx_1[2]
    SLICE_X93Y450        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        1.880     6.282    shift_reg_tap_o/clk_c
    SLICE_X93Y450        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[162]/C
                         clock pessimism              0.457     6.739    
                         clock uncertainty           -0.035     6.704    
    SLICE_X93Y450        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.731    shift_reg_tap_o/sr_p.sr_1[162]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.964ns (28.072%)  route 2.470ns (71.928%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.311 - 3.572 ) 
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.237ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.130ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        2.163     3.304    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/clk_c
    SLICE_X102Y461       FDRE                                         r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y461       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.402 r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/Q
                         net (fo=55, routed)          0.575     3.977    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/un1_b_i_o_o_70
    SLICE_X108Y460       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.159 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/un1_b_i_o_o_s0_5/O
                         net (fo=7, routed)           0.642     4.801    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/un1_b_i_o_o_s0_5_3
    SLICE_X109Y448       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.950 r  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNII9EA6/O
                         net (fo=1, routed)           0.104     5.054    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/idx_4_iv_6[3]
    SLICE_X109Y448       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.094 r  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNINNOVA/O
                         net (fo=1, routed)           0.044     5.138    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/idx_4_iv_1_1[3]
    SLICE_X109Y448       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     5.236 r  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNIP08M31/O
                         net (fo=2, routed)           0.236     5.472    dut_inst/stage_g.8.pair_g.6.csn_cmp_inst/idx_4_iv_3_1_0_0
    SLICE_X107Y449       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     5.623 r  dut_inst/stage_g.8.pair_g.6.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=2, routed)           0.424     6.047    dut_inst/stage_g.9.pair_g.6.csn_cmp_inst/idx_109_0
    SLICE_X97Y450        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     6.195 r  dut_inst/stage_g.9.pair_g.6.csn_cmp_inst/a_o_comb.idx[3]/O
                         net (fo=4, routed)           0.368     6.563    dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/idx_89_0
    SLICE_X97Y461        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.661 r  dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.077     6.738    shift_reg_tap_o/idx_9_0_0
    SLICE_X97Y461        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        1.909     6.311    shift_reg_tap_o/clk_c
    SLICE_X97Y461        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[72]/C
                         clock pessimism              0.457     6.768    
                         clock uncertainty           -0.035     6.733    
    SLICE_X97Y461        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.760    shift_reg_tap_o/sr_p.sr_1[72]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.964ns (28.072%)  route 2.470ns (71.928%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.311 - 3.572 ) 
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.237ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.130ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        2.163     3.304    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/clk_c
    SLICE_X102Y461       FDRE                                         r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y461       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.402 f  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/ret_array_2_5.idx_ret_62_ret_0/Q
                         net (fo=55, routed)          0.575     3.977    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/un1_b_i_o_o_70
    SLICE_X108Y460       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.159 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/un1_b_i_o_o_s0_5/O
                         net (fo=7, routed)           0.642     4.801    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/un1_b_i_o_o_s0_5_3
    SLICE_X109Y448       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.950 f  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNII9EA6/O
                         net (fo=1, routed)           0.104     5.054    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/idx_4_iv_6[3]
    SLICE_X109Y448       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.094 f  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNINNOVA/O
                         net (fo=1, routed)           0.044     5.138    dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/idx_4_iv_1_1[3]
    SLICE_X109Y448       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     5.236 f  dut_inst/stage_g.7.pair_g.6.csn_cmp_inst/ret_array_2_5.idx_ret_2_RNIP08M31/O
                         net (fo=2, routed)           0.236     5.472    dut_inst/stage_g.8.pair_g.6.csn_cmp_inst/idx_4_iv_3_1_0_0
    SLICE_X107Y449       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     5.623 f  dut_inst/stage_g.8.pair_g.6.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=2, routed)           0.424     6.047    dut_inst/stage_g.9.pair_g.6.csn_cmp_inst/idx_109_0
    SLICE_X97Y450        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     6.195 f  dut_inst/stage_g.9.pair_g.6.csn_cmp_inst/a_o_comb.idx[3]/O
                         net (fo=4, routed)           0.368     6.563    dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/idx_89_0
    SLICE_X97Y461        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.661 f  dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/b_o_comb.idx[3]/O
                         net (fo=1, routed)           0.077     6.738    shift_reg_tap_o/idx_9_0_0
    SLICE_X97Y461        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        1.909     6.311    shift_reg_tap_o/clk_c
    SLICE_X97Y461        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[72]/C
                         clock pessimism              0.457     6.768    
                         clock uncertainty           -0.035     6.733    
    SLICE_X97Y461        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     6.760    shift_reg_tap_o/sr_p.sr_1[72]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_5.idx_ret_892/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[73]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.850ns (25.253%)  route 2.516ns (74.747%))
  Logic Levels:           8  (LUT3=2 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 6.287 - 3.572 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.237ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.885ns (routing 1.130ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        2.205     3.346    dut_inst/clk_c
    SLICE_X108Y463       FDRE                                         r  dut_inst/ret_array_2_5.idx_ret_892/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y463       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.442 r  dut_inst/ret_array_2_5.idx_ret_892/Q
                         net (fo=5, routed)           0.215     3.657    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_o_o_24
    SLICE_X109Y460       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.836 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=9, routed)           0.512     4.348    dut_inst/stage_g.2.pair_g.10.csn_cmp_inst/idx_33_3
    SLICE_X107Y455       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     4.388 r  dut_inst/stage_g.2.pair_g.10.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=15, routed)          0.425     4.813    dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/idx_16_3
    SLICE_X109Y444       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.851 r  dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/b_o_comb.idx_23[4]/O
                         net (fo=1, routed)           0.107     4.958    dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/N_3848
    SLICE_X109Y445       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.074 r  dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/ret_array_2_5.idx_ret_53_ret_RNIVQC4P/O
                         net (fo=1, routed)           0.300     5.374    dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/N_3900
    SLICE_X105Y447       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     5.413 r  dut_inst/stage_g.7.pair_g.8.csn_cmp_inst/ret_array_2_5.idx_ret_53_ret_RNI13NJJ1/O
                         net (fo=5, routed)           0.454     5.867    dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/idx_105_0
    SLICE_X98Y457        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     5.967 r  dut_inst/stage_g.9.pair_g.7.csn_cmp_inst/a_o_comb.idx[4]/O
                         net (fo=2, routed)           0.173     6.140    dut_inst/stage_g.10.pair_g.7.csn_cmp_inst/idx_118_0
    SLICE_X98Y456        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     6.203 r  dut_inst/stage_g.10.pair_g.7.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=2, routed)           0.267     6.470    dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/idx_99_2
    SLICE_X97Y450        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     6.649 r  dut_inst/stage_g.11.pair_g.6.csn_cmp_inst/b_o_comb.idx[4]/O
                         net (fo=1, routed)           0.063     6.712    shift_reg_tap_o/idx_8_0[4]
    SLICE_X97Y450        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1520, routed)        1.885     6.287    shift_reg_tap_o/clk_c
    SLICE_X97Y450        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[73]/C
                         clock pessimism              0.457     6.744    
                         clock uncertainty           -0.035     6.709    
    SLICE_X97Y450        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.736    shift_reg_tap_o/sr_p.sr_1[73]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X96Y471   dut_inst/ret_array_1_11.pt_ret_43[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X94Y467   dut_inst/ret_array_1_11.pt_ret_43[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X93Y467   dut_inst/ret_array_1_11.pt_ret_43[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X95Y468   dut_inst/ret_array_1_11.pt_ret_44[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y450  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/ret_array_2_5.idx_ret_532_ret_2/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X110Y447  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/ret_array_2_5.idx_ret_964_ret_15/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X109Y449  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/ret_array_2_5.idx_ret_964_ret_9/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y454  dut_inst/ret_array_2_15.idx_ret_38_rep_105/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y449  dut_inst/stage_g.0.pair_g.4.csn_cmp_inst/ret_array_2_5.idx_ret_1000_ret_13/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y467   dut_inst/ret_array_1_11.pt_ret_43[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X93Y467   dut_inst/ret_array_1_11.pt_ret_43[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X94Y467   dut_inst/ret_array_1_11.pt_ret_44[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X93Y467   dut_inst/ret_array_1_11.pt_ret_44[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y466   dut_inst/ret_array_1_11.pt_ret_45[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X92Y472          reducer_1/delay_block[1][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y458          reducer_1/delay_block[1][10]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y458          reducer_1/delay_block[1][11]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y445          reducer_1/delay_block[1][29]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y445          reducer_1/delay_block[1][33]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X93Y442          reducer_1/delay_block[1][51]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X91Y458          reducer_1/delay_block[1][11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y449          reducer_1/delay_block[1][13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X92Y449          reducer_1/delay_block[1][15]/C



