
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2549831 heartbeat IPC: 3.92183 cumulative IPC: 3.92183 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242346 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005871 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005871 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 71500447 heartbeat IPC: 0.157494 cumulative IPC: 0.157494 (Simulation time: 0 hr 1 min 33 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 134521040 heartbeat IPC: 0.158678 cumulative IPC: 0.158084 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 197495436 heartbeat IPC: 0.158795 cumulative IPC: 0.15832 (Simulation time: 0 hr 3 min 14 sec) 
Finished CPU 0 instructions: 30000004 cycles: 189489566 cumulative IPC: 0.15832 (Simulation time: 0 hr 3 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.15832 instructions: 30000004 cycles: 189489566
cpu0_DTLB TOTAL     ACCESS:    7997918  HIT:    6420155  MISS:    1577763
cpu0_DTLB LOAD      ACCESS:    7891363  HIT:    6313600  MISS:    1577763
cpu0_DTLB RFO       ACCESS:     106555  HIT:     106555  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74575 cycles
cpu0_ITLB TOTAL     ACCESS:    3217334  HIT:    3217334  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3217334  HIT:    3217334  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577763  HIT:    1575425  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577763  HIT:    1575425  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 221.805 cycles
cpu0_L1D TOTAL     ACCESS:    7358752  HIT:    4971724  MISS:    2387028
cpu0_L1D LOAD      ACCESS:    6490142  HIT:    4105292  MISS:    2384850
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     759340  HIT:     759340  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        160  MISS:       2178
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 128.52 cycles
cpu0_L2C TOTAL     ACCESS:    5548288  HIT:    1533778  MISS:    4014510
cpu0_L2C LOAD      ACCESS:    2384797  HIT:     757270  MISS:    1627527
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3161316  HIT:     774438  MISS:    2386878
cpu0_L2C TRANSLATION ACCESS:       2175  HIT:       2070  MISS:        105
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 69.7476 cycles
LLC TOTAL     ACCESS:    4014562  HIT:    1356462  MISS:    2658100
LLC LOAD      ACCESS:    1627509  HIT:     774209  MISS:     853300
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386948  HIT:     582175  MISS:    1804773
LLC TRANSLATION ACCESS:        105  HIT:         78  MISS:         27
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.4804 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      15264  ROW_BUFFER_MISS:     837101
 DBUS AVG_CONGESTED_CYCLE:    3.98617
 WQ ROW_BUFFER_HIT:       3850  ROW_BUFFER_MISS:    1042425  FULL:      10621


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6403
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

