
*** Running vivado
    with args -log UART_LED_Subsystem_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_LED_Subsystem_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_LED_Subsystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/IP_Integrator/lab/KCU105/vhdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chris/Vivado/2021.2/data/ip'.
Command: synth_design -top UART_LED_Subsystem_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9463
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2790.922 ; gain = 32.875 ; free physical = 3791 ; free virtual = 9953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_wrapper' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/hdl/UART_LED_Subsystem_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:93' bound to instance 'UART_LED_Subsystem_i' of component 'UART_LED_Subsystem' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/hdl/UART_LED_Subsystem_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:108]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_led_ctl_0_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_led_ctl_0_0_stub.vhdl:5' bound to instance 'led_ctl_0' of component 'UART_LED_Subsystem_led_ctl_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:172]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_led_ctl_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_led_ctl_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_meta_harden_1_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_1_0_stub.vhdl:5' bound to instance 'meta_harden_btn' of component 'UART_LED_Subsystem_meta_harden_1_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:181]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_meta_harden_1_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_meta_harden_2_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_2_0_stub.vhdl:5' bound to instance 'meta_harden_rst' of component 'UART_LED_Subsystem_meta_harden_2_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:188]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_meta_harden_2_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_2_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'uart_rx_i0_imp_TA7WJ' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:24]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_meta_harden_0_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_0_0_stub.vhdl:5' bound to instance 'meta_harden_0' of component 'UART_LED_Subsystem_meta_harden_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:65]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_meta_harden_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_meta_harden_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_uart_baud_gen_0_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_uart_baud_gen_0_0_stub.vhdl:5' bound to instance 'uart_baud_gen_0' of component 'UART_LED_Subsystem_uart_baud_gen_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:72]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_uart_baud_gen_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_uart_baud_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_uart_rx_ctl_0_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_uart_rx_ctl_0_0_stub.vhdl:5' bound to instance 'uart_rx_ctl_0' of component 'UART_LED_Subsystem_uart_rx_ctl_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:78]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_uart_rx_ctl_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_uart_rx_ctl_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_i0_imp_TA7WJ' (1#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:24]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_util_ds_buf_0_0' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'UART_LED_Subsystem_util_ds_buf_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:203]
INFO: [Synth 8-638] synthesizing module 'UART_LED_Subsystem_util_ds_buf_0_0' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/.Xil/Vivado-9434-chris-IdeaPad-5-Pro-14ACN6/realtime/UART_LED_Subsystem_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'UART_LED_Subsystem_xlconstant_0_1' declared at '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_xlconstant_0_1/synth/UART_LED_Subsystem_xlconstant_0_1.v:57' bound to instance 'xlconstant_0' of component 'UART_LED_Subsystem_xlconstant_0_1' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:209]
INFO: [Synth 8-6157] synthesizing module 'UART_LED_Subsystem_xlconstant_0_1' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_xlconstant_0_1/synth/UART_LED_Subsystem_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (2#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_LED_Subsystem_xlconstant_0_1' (3#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_xlconstant_0_1/synth/UART_LED_Subsystem_xlconstant_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'UART_LED_Subsystem' (4#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/synth/UART_LED_Subsystem.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'UART_LED_Subsystem_wrapper' (5#1) [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/hdl/UART_LED_Subsystem_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2836.891 ; gain = 78.844 ; free physical = 2883 ; free virtual = 9048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.703 ; gain = 96.656 ; free physical = 2877 ; free virtual = 9042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2854.703 ; gain = 96.656 ; free physical = 2877 ; free virtual = 9042
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.703 ; gain = 0.000 ; free physical = 2870 ; free virtual = 9035
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/led_ctl_0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0/UART_LED_Subsystem_led_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/led_ctl_0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_btn'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_btn'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_rst'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_2_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/meta_harden_rst'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/util_ds_buf_0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/util_ds_buf_0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0/UART_LED_Subsystem_uart_baud_gen_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_0_0/UART_LED_Subsystem_meta_harden_1_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0'
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0/UART_LED_Subsystem_uart_rx_ctl_0_0_in_context.xdc] for cell 'UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0'
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/IP_Integrator/support/uart_led.xdc]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/IP_Integrator/support/uart_led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/IP_Integrator/support/uart_led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_LED_Subsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_LED_Subsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.547 ; gain = 0.000 ; free physical = 3663 ; free virtual = 9839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.547 ; gain = 0.000 ; free physical = 3663 ; free virtual = 9839
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UART_LED_Subsystem_i/util_ds_buf_0' at clock pin 'IBUF_DS_P[0]' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.516 ; gain = 184.469 ; free physical = 3774 ; free virtual = 9950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.516 ; gain = 184.469 ; free physical = 3774 ; free virtual = 9950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n[0]. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n[0]. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p[0]. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p[0]. (constraint file  /home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.gen/sources_1/bd/UART_LED_Subsystem/ip/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0/UART_LED_Subsystem_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/led_ctl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/meta_harden_btn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/meta_harden_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/meta_harden_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_LED_Subsystem_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.516 ; gain = 184.469 ; free physical = 3774 ; free virtual = 9950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.516 ; gain = 184.469 ; free physical = 3773 ; free virtual = 9949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.516 ; gain = 184.469 ; free physical = 3771 ; free virtual = 9951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3007.969 ; gain = 249.922 ; free physical = 3518 ; free virtual = 9720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3007.969 ; gain = 249.922 ; free physical = 3518 ; free virtual = 9720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.000 ; gain = 268.953 ; free physical = 3516 ; free virtual = 9719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |UART_LED_Subsystem_led_ctl_0_0       |         1|
|2     |UART_LED_Subsystem_meta_harden_1_0   |         1|
|3     |UART_LED_Subsystem_meta_harden_2_0   |         1|
|4     |UART_LED_Subsystem_util_ds_buf_0_0   |         1|
|5     |UART_LED_Subsystem_meta_harden_0_0   |         1|
|6     |UART_LED_Subsystem_uart_baud_gen_0_0 |         1|
|7     |UART_LED_Subsystem_uart_rx_ctl_0_0   |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |UART_LED_Subsystem_led_ctl_0_0_bbox       |     1|
|2     |UART_LED_Subsystem_meta_harden_0_0_bbox   |     1|
|3     |UART_LED_Subsystem_meta_harden_1_0_bbox   |     1|
|4     |UART_LED_Subsystem_meta_harden_2_0_bbox   |     1|
|5     |UART_LED_Subsystem_uart_baud_gen_0_0_bbox |     1|
|6     |UART_LED_Subsystem_uart_rx_ctl_0_0_bbox   |     1|
|7     |UART_LED_Subsystem_util_ds_buf_0_0_bbox   |     1|
|8     |IBUF                                      |     3|
|9     |OBUF                                      |     8|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.938 ; gain = 274.891 ; free physical = 3523 ; free virtual = 9725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3032.938 ; gain = 187.078 ; free physical = 3542 ; free virtual = 9745
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3032.945 ; gain = 274.891 ; free physical = 3542 ; free virtual = 9745
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.844 ; gain = 0.000 ; free physical = 3634 ; free virtual = 9837
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.656 ; gain = 0.000 ; free physical = 3584 ; free virtual = 9786
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete, checksum: 18ca592a
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3065.656 ; gain = 315.613 ; free physical = 3778 ; free virtual = 9981
INFO: [Common 17-1381] The checkpoint '/home/chris/workspace/sp22-e520-lab-assignment7-ychen0223/part1/UART_LED_Subsystem.runs/synth_1/UART_LED_Subsystem_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_LED_Subsystem_wrapper_utilization_synth.rpt -pb UART_LED_Subsystem_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 16:25:59 2022...
