Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Wed Mar 24 20:18:12 2021
| Host             : Hoo running 64-bit major release  (build 9200)
| Command          : report_power -file IP2SOC_Top_power_routed.rpt -pb IP2SOC_Top_power_summary_routed.pb -rpx IP2SOC_Top_power_routed.rpx
| Design           : IP2SOC_Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.299 |
| Dynamic (W)              | 0.201 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        8 |       --- |             --- |
| Slice Logic              |     0.022 |     2488 |       --- |             --- |
|   LUT as Logic           |     0.020 |     1380 |     63400 |            2.18 |
|   LUT as Distributed RAM |     0.001 |      136 |     19000 |            0.72 |
|   Register               |    <0.001 |      503 |    126800 |            0.40 |
|   CARRY4                 |    <0.001 |       41 |     15850 |            0.26 |
|   F7/F8 Muxes            |    <0.001 |       77 |     63400 |            0.12 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     0.037 |     1807 |       --- |             --- |
| MMCM                     |     0.098 |        1 |         6 |           16.67 |
| I/O                      |     0.038 |       34 |       210 |           16.19 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.299 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.066 |      0.016 |
| Vccaux    |       1.800 |     0.074 |       0.056 |      0.018 |
| Vcco33    |       3.300 |     0.015 |       0.011 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------+-----------------+
| Clock                | Domain                         | Constraint (ns) |
+----------------------+--------------------------------+-----------------+
| clk                  | clk                            |            10.0 |
| clk_out2_clk_wiz_0   | clkwiz/inst/clk_out2_clk_wiz_0 |             7.7 |
| clk_out2_clk_wiz_0_1 | clkwiz/inst/clk_out2_clk_wiz_0 |             7.7 |
| clkfbout_clk_wiz_0   | clkwiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clkwiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk                            |            10.0 |
+----------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| IP2SOC_Top                   |     0.201 |
|   U_7SEG                     |     0.002 |
|   U_IM                       |     0.002 |
|     U0                       |     0.002 |
|   U_Multi                    |    <0.001 |
|   U_dmem                     |     0.002 |
|     RAM_reg_0_127_0_0        |    <0.001 |
|     RAM_reg_0_127_10_10      |    <0.001 |
|     RAM_reg_0_127_11_11      |    <0.001 |
|     RAM_reg_0_127_12_12      |    <0.001 |
|     RAM_reg_0_127_13_13      |    <0.001 |
|     RAM_reg_0_127_14_14      |    <0.001 |
|     RAM_reg_0_127_15_15      |    <0.001 |
|     RAM_reg_0_127_16_16      |    <0.001 |
|     RAM_reg_0_127_17_17      |    <0.001 |
|     RAM_reg_0_127_18_18      |    <0.001 |
|     RAM_reg_0_127_19_19      |    <0.001 |
|     RAM_reg_0_127_1_1        |    <0.001 |
|     RAM_reg_0_127_20_20      |    <0.001 |
|     RAM_reg_0_127_21_21      |    <0.001 |
|     RAM_reg_0_127_22_22      |    <0.001 |
|     RAM_reg_0_127_23_23      |    <0.001 |
|     RAM_reg_0_127_24_24      |    <0.001 |
|     RAM_reg_0_127_25_25      |    <0.001 |
|     RAM_reg_0_127_26_26      |    <0.001 |
|     RAM_reg_0_127_27_27      |    <0.001 |
|     RAM_reg_0_127_28_28      |    <0.001 |
|     RAM_reg_0_127_29_29      |    <0.001 |
|     RAM_reg_0_127_2_2        |    <0.001 |
|     RAM_reg_0_127_30_30      |    <0.001 |
|     RAM_reg_0_127_31_31      |    <0.001 |
|     RAM_reg_0_127_3_3        |    <0.001 |
|     RAM_reg_0_127_4_4        |    <0.001 |
|     RAM_reg_0_127_5_5        |    <0.001 |
|     RAM_reg_0_127_6_6        |    <0.001 |
|     RAM_reg_0_127_7_7        |    <0.001 |
|     RAM_reg_0_127_8_8        |    <0.001 |
|     RAM_reg_0_127_9_9        |    <0.001 |
|   U_xgriscv                  |     0.057 |
|     c                        |    <0.001 |
|     dp                       |     0.057 |
|       alu                    |    <0.001 |
|       cmp                    |    <0.001 |
|       im                     |    <0.001 |
|       pcadder1               |    <0.001 |
|       pcreg                  |     0.003 |
|       pr1E                   |    <0.001 |
|       pr1M                   |     0.007 |
|       pr1W                   |     0.001 |
|       pr2E                   |    <0.001 |
|       pr2M                   |    <0.001 |
|       pr2W                   |     0.009 |
|       pr3E                   |    <0.001 |
|       pr3M                   |    <0.001 |
|       pr3W                   |    <0.001 |
|       pr4E                   |     0.004 |
|       pr5E                   |     0.002 |
|       pr5M                   |    <0.001 |
|       pr6E                   |    <0.001 |
|       pr7E                   |    <0.001 |
|       pr8E                   |     0.004 |
|       prD                    |     0.009 |
|       regE                   |     0.008 |
|       regM                   |    <0.001 |
|       regW                   |    <0.001 |
|       rf                     |     0.003 |
|         rf_reg_r1_0_31_0_5   |    <0.001 |
|         rf_reg_r1_0_31_12_17 |    <0.001 |
|         rf_reg_r1_0_31_18_23 |    <0.001 |
|         rf_reg_r1_0_31_24_29 |    <0.001 |
|         rf_reg_r1_0_31_30_31 |    <0.001 |
|         rf_reg_r1_0_31_6_11  |    <0.001 |
|         rf_reg_r2_0_31_0_5   |    <0.001 |
|         rf_reg_r2_0_31_12_17 |    <0.001 |
|         rf_reg_r2_0_31_18_23 |    <0.001 |
|         rf_reg_r2_0_31_24_29 |    <0.001 |
|         rf_reg_r2_0_31_30_31 |    <0.001 |
|         rf_reg_r2_0_31_6_11  |    <0.001 |
|         rf_reg_r3_0_31_0_5   |    <0.001 |
|         rf_reg_r3_0_31_12_17 |    <0.001 |
|         rf_reg_r3_0_31_18_23 |    <0.001 |
|         rf_reg_r3_0_31_24_29 |    <0.001 |
|         rf_reg_r3_0_31_30_31 |    <0.001 |
|         rf_reg_r3_0_31_6_11  |    <0.001 |
|   clkwiz                     |     0.099 |
|     inst                     |     0.099 |
+------------------------------+-----------+


