

================================================================
== Vivado HLS Report for 'p_pad_zeros'
================================================================
* Date:           Tue Oct 30 18:51:20 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_generalized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   34|  2050|   34|  2050|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+-----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |   32|  2048|         2|          1|          1| 32 ~ 2048 |    yes   |
        +----------+-----+------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     75|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      24|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      24|    129|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_88_p2                      |     +    |      0|  0|  25|          18|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |tmp_s_fu_83_p2                    |   icmp   |      0|  0|  18|          19|          19|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  75|          41|          26|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |p_s_reg_68               |   9|          2|   18|         36|
    |stream_V_V_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         11|   21|         45|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |p_s_reg_68               |  18|   0|   18|          0|
    |tmp_s_reg_99             |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  _pad_zeros  | return value |
|AMT                |  in |   19|   ap_none  |      AMT     |    scalar    |
|stream_V_V_din     | out |   18|   ap_fifo  |  stream_V_V  |    pointer   |
|stream_V_V_full_n  |  in |    1|   ap_fifo  |  stream_V_V  |    pointer   |
|stream_V_V_write   | out |    1|   ap_fifo  |  stream_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

