Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:38:51 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (51.39,12.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0260      1.0500    0.0844      0.0844 f    (51.14,12.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0065
  U265/I (INVD1BWP16P90CPD)                                                                               0.0260      1.0700    0.0000      0.0844 f    (50.18,13.77)
  U265/ZN (INVD1BWP16P90CPD)                                                                              0.0200      1.0500    0.0216      0.1060 r    (50.26,13.78)
  n381 (net)                                                                           8      0.0043
  U418/A1 (NR2D1BWP16P90CPD)                                                                              0.0200      1.0700    0.0000      0.1060 r    (47.94,14.82)
  U418/ZN (NR2D1BWP16P90CPD)                                                                              0.0101      1.0500    0.0131      0.1191 f    (47.91,14.87)
  n212 (net)                                                                           2      0.0013
  U419/I (INVD1BWP16P90CPD)                                                                               0.0101      1.0700    0.0000      0.1191 f    (48.83,14.63)
  U419/ZN (INVD1BWP16P90CPD)                                                                              0.0070      1.0500    0.0088      0.1279 r    (48.91,14.64)
  n179 (net)                                                                           2      0.0012
  U420/A1 (NR2D1BWP16P90CPD)                                                                              0.0070      1.0700    0.0000      0.1279 r    (48.12,14.35)
  U420/ZN (NR2D1BWP16P90CPD)                                                                              0.0163      1.0500    0.0119      0.1399 f    (48.09,14.40)
  n207 (net)                                                                           4      0.0025
  U421/I (INVD1BWP16P90CPD)                                                                               0.0163      1.0700    0.0000      0.1399 f    (46.86,15.95)
  U421/ZN (INVD1BWP16P90CPD)                                                                              0.0138      1.0500    0.0150      0.1548 r    (46.94,15.96)
  n210 (net)                                                                           5      0.0029
  U479/B2 (IND3D1BWP16P90CPD)                                                                             0.0138      1.0700    0.0000      0.1548 r    (50.43,19.69)
  U479/ZN (IND3D1BWP16P90CPD)                                                                             0.0141      1.0500    0.0147      0.1696 f    (50.41,19.72)
  n460 (net)                                                                           1      0.0006
  U477/B (AOI21D1BWP16P90CPD)                                                                             0.0141      1.0700    0.0000      0.1696 f    (53.96,18.29)
  U477/ZN (AOI21D1BWP16P90CPD)                                                                            0.0164      1.0500    0.0165      0.1861 r    (53.97,18.23)
  n459 (net)                                                                           2      0.0012
  U266/A1 (IOA21D1BWP16P90CPD)                                                                            0.0164      1.0700    0.0000      0.1861 r    (54.83,17.27)
  U266/ZN (IOA21D1BWP16P90CPD)                                                                            0.0099      1.0500    0.0227      0.2088 r    (55.05,17.31)
  n455 (net)                                                                           1      0.0012
  U250/B (AOI31D2BWP16P90CPDULVT)                                                                         0.0099      1.0700    0.0000      0.2088 r    (56.61,14.32)
  U250/ZN (AOI31D2BWP16P90CPDULVT)                                                                        0.0112      1.0500    0.0051      0.2139 f    (56.38,14.40)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0006
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0112      1.0700    0.0000      0.2139 f    (56.73,11.04)     s, n
  data arrival time                                                                                                                         0.2139

  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (ideal)                                                                                                   0.0000      0.5500
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5500 f    (58.76,11.01)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5200
  duty cycle clock jitter                                                                                                      -0.0090      0.5110
  library setup time                                                                                                  1.0000   -0.0094      0.5016
  data required time                                                                                                                        0.5016
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5016
  data arrival time                                                                                                                        -0.2139
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2877



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0138      1.0500    0.0086      0.5086 f    (61.75,13.65)
  tdi (net)                                                                            3      0.0105
  U544/I (CKBD14BWP16P90CPDULVT)                                                                          0.0138      1.0700    0.0000      0.5086 f    (60.01,15.98)
  U544/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0221      1.0500    0.0239      0.5325 f    (60.92,15.98)
  dbg_datf_si[0] (net)                                                                 2      0.1007
  dbg_datf_si[0] (out)                                                                                    0.0221      1.0700    0.0000      0.5325 f    (61.75,16.05)
  data arrival time                                                                                                                         0.5325

  clock clock (rise edge)                                                                                                       1.1000      1.1000
  clock network delay (ideal)                                                                                                   0.0000      1.1000
  clock uncertainty                                                                                                            -0.0300      1.0700
  cycle clock jitter                                                                                                           -0.0070      1.0630
  output external delay                                                                                                        -0.5000      0.5630
  data required time                                                                                                                        0.5630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5630
  data arrival time                                                                                                                        -0.5325
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0305



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0073      1.0500    0.0032      0.5032 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0032
  U255/I (BUFFD1BWP16P90CPD)                                                                              0.0073      1.0700    0.0000      0.5032 r    (53.44,11.51)
  U255/Z (BUFFD1BWP16P90CPD)                                                                              0.0825      1.0500    0.0594      0.5626 r    (53.59,11.51)
  n372 (net)                                                                          20      0.0233
  i_img2_jtag_tap_tdo_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0825      1.0700    0.0000      0.5626 r    (57.65,10.98)     s, n
  data arrival time                                                                                                                         0.5626

  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (ideal)                                                                                                   0.0000      0.5500
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5500 f    (58.76,11.01)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5200
  duty cycle clock jitter                                                                                                      -0.0090      0.5110
  library setup time                                                                                                  1.0000    0.0057      0.5167
  data required time                                                                                                                        0.5167
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5167
  data arrival time                                                                                                                        -0.5626
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0459



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (ideal)                                                                                                   0.0000      0.5500

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      1.0700    0.0000      0.5500 f    (57.02,12.18)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0062      1.0500    0.0389      0.5889 r    (56.59,12.18)     s, n
  n399 (net)                                                                           1      0.0034
  U525/I (CKBD14BWP16P90CPDULVT)                                                                          0.0062      1.0700    0.0000      0.5889 r    (60.81,13.39)
  U525/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0215      1.0500    0.0216      0.6105 r    (61.71,13.39)
  tdo_enable (net)                                                                     1      0.1000
  tdo_enable (out)                                                                                        0.0215      1.0700    0.0000      0.6105 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6105

  clock clock (rise edge)                                                                                                       1.1000      1.1000
  clock network delay (ideal)                                                                                                   0.0000      1.1000
  clock uncertainty                                                                                                            -0.0300      1.0700
  duty cycle clock jitter                                                                                                      -0.0090      1.0610
  output external delay                                                                                                        -0.5000      0.5610
  data required time                                                                                                                        0.5610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5610
  data arrival time                                                                                                                        -0.6105
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0495


1
