***** THE INFORMATION FOR NODES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
SCHMATIC NODE NAME      LAYOUT NODE NAME
QB                      QB
T_I7_I4_NNG             16
Q                       Q
I0_OUT0                 4
CLK                     CLK
T_I6_QB                 15
T_I6_I4_NNG             14
I6_Q                    9
D                       D
GND                     GND

***** THE INFORMATION FOR DEVICES MATCHED BETWEEN SCHEMATIC AND LAYOUT *****
 Dev1 INV   QB T_I7_I4_NNG
:Dev1 INV   QB(QB) T_I7_I4_NNG(16)
 Dev2 INV   Q QB
:Dev2 INV   Q(Q) QB(QB)
 Dev3 INV   I0_OUT0 CLK
:Dev3 INV   I0_OUT0(4) CLK(CLK)
 Dev4 INV   I6_Q T_I6_QB
:Dev5 INV   I6_Q(9) T_I6_QB(15)
 Dev5 INV   T_I6_QB T_I6_I4_NNG
:Dev4 INV   T_I6_QB(15) T_I6_I4_NNG(14)
 Dev6 MOS NMOS MT_I7_I3 CLK, I6_Q, T_I7_I4_NNG
:Dev9 MOS NMOS MT_I7_I3 CLK(CLK), T_I7_I4_NNG(16), I6_Q(9)
 Dev7 MOS PMOS MT_I7_I0 CLK, Q, T_I7_I4_NNG
:Dev7 MOS PMOS MT_I7_I0 CLK(CLK), T_I7_I4_NNG(16), Q(Q)
 Dev8 MOS NMOS MT_I6_I3 I0_OUT0, D, T_I6_I4_NNG
:Dev6 MOS NMOS MT_I6_I3 I0_OUT0(4), T_I6_I4_NNG(14), D(D)
 Dev9 MOS PMOS MT_I6_I0 I0_OUT0, I6_Q, T_I6_I4_NNG
:Dev8 MOS PMOS MT_I6_I0 I0_OUT0(4), T_I6_I4_NNG(14), I6_Q(9)
