-------------------------------------------------------------------------------
-- Title      : tb_ft_parity_even
-- Project    : asylum-utils-pkg
-------------------------------------------------------------------------------
-- Description: Testbench dedicated to the parity-even algorithm.
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

library uvvm_util;
context uvvm_util.uvvm_util_context;

library asylum;
use asylum.ft_pkg.all;

entity tb_ft_parity_even is
end entity tb_ft_parity_even;

architecture sim of tb_ft_parity_even is

  constant C_SCOPE  : string := "TB_FT_PARITY_EVEN";
  constant DATA_VAL : std_logic_vector(3 downto 0) := "1010";

  signal data_i    : std_logic_vector(3 downto 0) := (others => '0');
  signal enc_o     : std_logic_vector(4 downto 0);
  signal dec_i     : std_logic_vector(4 downto 0);
  signal dec_o     : std_logic_vector(3 downto 0);
  signal det_o     : std_logic;
  signal corr_o    : std_logic;

  procedure check_status(
    constant msg              : in string;
    constant exp_detected     : in std_logic;
    constant exp_corrected    : in std_logic;
    constant actual_detected  : in std_logic;
    constant actual_corrected : in std_logic
  ) is
  begin
    log(ID_LOG_HDR, msg, C_SCOPE);
    check_value(actual_detected, exp_detected, ERROR, msg & " detect");
    check_value(actual_corrected, exp_corrected, ERROR, msg & " correct");
  end procedure check_status;

  procedure log_step(constant msg : in string) is
  begin
    log(ID_LOG_HDR, msg, C_SCOPE);
  end procedure log_step;

  procedure flip_bit(variable v : inout std_logic_vector; idx : in natural) is
  begin
    v(idx) := not v(idx);
  end procedure flip_bit;

begin

  enc_inst : ft_enc
    generic map (FT_ALGO => USE_PARITY_EVEN)
    port map (
      data_in  => data_i,
      data_out => enc_o
    );

  dec_inst : ft_dec
    generic map (FT_ALGO => USE_PARITY_EVEN)
    port map (
      data_in         => dec_i,
      data_out        => dec_o,
      error_detected  => det_o,
      error_corrected => corr_o
    );

  stim_proc : process is
    variable v_data : std_logic_vector(4 downto 0) := (others => '0');
    variable v_res  : integer;
  begin
    log(ID_LOG_HDR, "START: PARITY_EVEN algorithm", C_SCOPE);

    data_i <= DATA_VAL;
    wait for 1 ns;
    dec_i <= enc_o;
    wait for 1 ns;
    check_status("[ALGO PARITY_EVEN] no error", '0', '0', det_o, corr_o);
    assert dec_o = DATA_VAL report "PARITY_EVEN output mismatch without error" severity failure;

    for i in 0 to 4 loop
      v_data := enc_o;
      flip_bit(v_data, i);
      dec_i <= v_data;
      wait for 1 ns;
      check_status("[ALGO PARITY_EVEN] 1 error bit " & integer'image(i), '1', '0', det_o, corr_o);
    end loop;

    for i in 0 to 3 loop
      for j in i + 1 to 4 loop
        v_data := enc_o;
        flip_bit(v_data, i);
        flip_bit(v_data, j);
        dec_i <= v_data;
        wait for 1 ns;
        check_status("[ALGO PARITY_EVEN] 2 errors bits " & integer'image(i) & "," & integer'image(j), '0', '0', det_o, corr_o);
      end loop;
    end loop;

    for i in 0 to 2 loop
      for j in i + 1 to 3 loop
        for k in j + 1 to 4 loop
          v_data := enc_o;
          flip_bit(v_data, i);
          flip_bit(v_data, j);
          flip_bit(v_data, k);
          dec_i <= v_data;
          wait for 1 ns;
          check_status("[ALGO PARITY_EVEN] 3 errors bits " & integer'image(i) & "," & integer'image(j) & "," & integer'image(k), '1', '0', det_o, corr_o);
        end loop;
      end loop;
    end loop;

    log_step("[ALGO PARITY_EVEN] Size");
    for i in 1 to 100 loop
      v_res := i + 1;
      assert encoded_size(i, FT_PARITY_EVEN) = v_res report "Size missmatch for FT_PARITY_EVEN and len=" & integer'image(i) severity failure;
      assert decoded_size(v_res, FT_PARITY_EVEN) = i report "Decoded size missmatch for FT_PARITY_EVEN and len=" & integer'image(i) severity failure;
    end loop;

    log_step("PASS: PARITY_EVEN validated");
    wait;
  end process stim_proc;

end architecture sim;
