INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab5/lab5.srcs/sources_1/imports/Desktop/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
