
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003189                       # Number of seconds simulated
sim_ticks                                  3188806000                       # Number of ticks simulated
final_tick                                 3188806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55818                       # Simulator instruction rate (inst/s)
host_op_rate                                    91029                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59467919                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    53.62                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3333                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          16698413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50195590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66894004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     16698413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16698413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         16698413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50195590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66894004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3188694000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.413793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.772818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.445426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          250     26.94%     26.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          490     52.80%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      4.85%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      2.91%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      1.94%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.05%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.86%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.86%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          928                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 16698413.136452954262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50195590.449842348695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28104000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    103370500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33778.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41331.67                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     68980750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               131474500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20696.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39446.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2395                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     956703.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4219740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2227665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14508480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         184392000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             58755030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7379520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       772445760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       193811520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        214244280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1451992695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            455.340555                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3040430250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11019000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      78000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    842043000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    504706500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59038250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1693999250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2477580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1294095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9289140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         82361760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             31220610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2940000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       340622880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86802240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        520144380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1077187035                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            337.802624                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3112564000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4091000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      34840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2139581500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    226045500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37246750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    747001250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1525855                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1525855                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               876550                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19733                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3476                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          876550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             448188                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           428362                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        47188                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      626151                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      423824                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           472                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      390833                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           137                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3188807                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             471601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8673193                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1525855                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             467921                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2556237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  249804                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        121                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           471                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    390768                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 21170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3153397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.361446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.678710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1118386     35.47%     35.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   125901      3.99%     39.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    40903      1.30%     40.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84991      2.70%     43.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   127710      4.05%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60520      1.92%     49.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   104435      3.31%     52.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    73768      2.34%     55.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1416783     44.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3153397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.478503                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.719886                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   453103                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                933234                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1467451                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                174707                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 124902                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12329660                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 124902                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   566685                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  792092                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1953                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1485348                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                182417                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11598485                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25100                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15796                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    502                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  93161                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14734996                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              27665922                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16896305                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59066                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8627587                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    532968                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               770341                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              615280                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            107143                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            86061                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10158774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8598879                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            217270                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5277675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5788397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3153397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.726862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.844663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1409902     44.71%     44.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               98811      3.13%     47.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              156876      4.97%     52.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              176761      5.61%     58.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              264732      8.40%     66.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              159595      5.06%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              546094     17.32%     89.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              202442      6.42%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              138184      4.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3153397                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  517616     99.59%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    785      0.15%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   594      0.11%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               185      0.04%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              515      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             52171      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7425772     86.36%     86.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 199      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  395      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  819      0.01%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  966      0.01%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.01%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                230      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               608105      7.07%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              421326      4.90%     98.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45634      0.53%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41479      0.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8598879                       # Type of FU issued
system.cpu.iq.rate                           2.696582                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      519726                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060441                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           20906513                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15326438                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8209519                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181638                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110246                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86816                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8975302                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   91132                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45490                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       350938                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       306742                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 124902                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  669261                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 30890                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10158845                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9321                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                770341                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               615280                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    957                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29648                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            225                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          51676                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        94603                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               146279                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8389997                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                626125                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            208882                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1049946                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   880833                       # Number of branches executed
system.cpu.iew.exec_stores                     423821                       # Number of stores executed
system.cpu.iew.exec_rate                     2.631077                       # Inst execution rate
system.cpu.iew.wb_sent                        8341680                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8296335                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6087028                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8848249                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.601705                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.687936                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5277797                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            124765                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2391568                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.040991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.897876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1269169     53.07%     53.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       248378     10.39%     63.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       170712      7.14%     70.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       139742      5.84%     76.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        74492      3.11%     79.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53491      2.24%     81.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59966      2.51%     84.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58022      2.43%     86.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       317596     13.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2391568                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                317596                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12232938                       # The number of ROB reads
system.cpu.rob.rob_writes                    21086677                       # The number of ROB writes
system.cpu.timesIdled                             474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.065400                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.065400                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.938615                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.938615                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11309488                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6944725                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48305                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45446                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3993636                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3612053                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2967450                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.392722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              809506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55568                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.567845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.392722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7161688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7161688                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       475984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          475984                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       277954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         277954                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       753938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           753938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       753938                       # number of overall hits
system.cpu.dcache.overall_hits::total          753938                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        103743                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        30584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30584                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       134327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         134327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       134327                       # number of overall misses
system.cpu.dcache.overall_misses::total        134327                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2528884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2528884000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    885849999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    885849999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3414733999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3414733999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3414733999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3414733999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       579727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       579727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       888265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       888265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       888265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       888265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.178951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.178951                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.099126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.099126                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.151224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.151224                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.151224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.151224                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24376.430217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24376.430217                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28964.491205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28964.491205                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25421.054583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25421.054583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25421.054583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25421.054583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               234                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.970085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52536                       # number of writebacks
system.cpu.dcache.writebacks::total             52536                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77893                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77893                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          866                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        78759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        78759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78759                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25850                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29718                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        55568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55568                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55568                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    767904000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    767904000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    805314999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    805314999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1573218999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1573218999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1573218999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1573218999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.096319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.096319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.062558                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062558                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.062558                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062558                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29706.150870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29706.150870                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27098.559762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27098.559762                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28311.600184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28311.600184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28311.600184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28311.600184                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54544                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           699.385939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              390464                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            462.635071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   699.385939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.682994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.682994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          687                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            782380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           782380                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       389620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          389620                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       389620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           389620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       389620                       # number of overall hits
system.cpu.icache.overall_hits::total          389620                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1148                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1148                       # number of overall misses
system.cpu.icache.overall_misses::total          1148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115474999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115474999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    115474999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115474999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115474999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115474999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       390768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       390768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       390768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       390768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       390768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       390768                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002938                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002938                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100587.978223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100587.978223                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100587.978223                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100587.978223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100587.978223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100587.978223                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          304                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          304                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          304                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          844                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90235999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90235999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90235999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90235999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90235999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90235999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106914.690758                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106914.690758                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106914.690758                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106914.690758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106914.690758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106914.690758                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2745.302925                       # Cycle average of tags in use
system.l2.tags.total_refs                      111061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.321632                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       767.521081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1977.781844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083780                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3022                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    891821                       # Number of tag accesses
system.l2.tags.data_accesses                   891821                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        52536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52536                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             29045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29045                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         24022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24022                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53067                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53079                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               53067                       # number of overall hits
system.l2.overall_hits::total                   53079                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1577                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2501                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2501                       # number of overall misses
system.l2.overall_misses::total                  3333                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    109669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     109669000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87436000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87436000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    172166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    172166000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    281835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        369271000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87436000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    281835000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       369271000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        52536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         29969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        25599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55568                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55568                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56412                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.030832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030832                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.061604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061604                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.045008                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.045008                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059083                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118689.393939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118689.393939                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105091.346154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105091.346154                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109173.113507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109173.113507                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105091.346154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112688.924430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110792.379238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105091.346154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112688.924430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110792.379238                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1577                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3333                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3333                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     91189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     70796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    140626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    140626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     70796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    231815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    302611000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     70796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    231815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    302611000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.030832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.061604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061604                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.045008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.045008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059083                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98689.393939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98689.393939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85091.346154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85091.346154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89173.113507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89173.113507                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85091.346154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92688.924430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90792.379238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85091.346154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92688.924430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90792.379238                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2409                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3333                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3333000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17733250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       111064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        54658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3188806000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       165680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                167476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6918656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6979584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            56412                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  56403     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56412                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216352000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2532000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         166704000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
