{
  "design": {
    "design_info": {
      "boundary_crc": "0xAE875A0F1BECE399",
      "device": "xc7a100tcsg324-1",
      "name": "dut_packaging",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "packaging_0": ""
    },
    "interface_ports": {
      "fifo_write_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0"
      },
      "fifo_read_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0"
      }
    },
    "ports": {
      "errorCode_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dut_packaging_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "stateOut_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "packaging_0": {
        "vlnv": "user.org:user:packaging:3.0",
        "xci_name": "dut_packaging_packaging_0_0"
      }
    },
    "interface_nets": {
      "packaging_0_fifo_read": {
        "interface_ports": [
          "fifo_read_0",
          "packaging_0/fifo_read"
        ]
      },
      "packaging_0_fifo_write": {
        "interface_ports": [
          "fifo_write_0",
          "packaging_0/fifo_write"
        ]
      }
    },
    "nets": {
      "packaging_0_errorCode": {
        "ports": [
          "packaging_0/errorCode",
          "errorCode_0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "packaging_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "packaging_0/rst"
        ]
      },
      "packaging_0_stateOut": {
        "ports": [
          "packaging_0/stateOut",
          "stateOut_0"
        ]
      }
    }
  }
}