#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1da3f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dbb8c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1dc5c20 .functor NOT 1, L_0x1def330, C4<0>, C4<0>, C4<0>;
L_0x1def0c0 .functor XOR 1, L_0x1deef60, L_0x1def020, C4<0>, C4<0>;
L_0x1def220 .functor XOR 1, L_0x1def0c0, L_0x1def180, C4<0>, C4<0>;
v0x1debea0_0 .net *"_ivl_10", 0 0, L_0x1def180;  1 drivers
v0x1debfa0_0 .net *"_ivl_12", 0 0, L_0x1def220;  1 drivers
v0x1dec080_0 .net *"_ivl_2", 0 0, L_0x1deea90;  1 drivers
v0x1dec140_0 .net *"_ivl_4", 0 0, L_0x1deef60;  1 drivers
v0x1dec220_0 .net *"_ivl_6", 0 0, L_0x1def020;  1 drivers
v0x1dec350_0 .net *"_ivl_8", 0 0, L_0x1def0c0;  1 drivers
v0x1dec430_0 .net "a", 0 0, v0x1de9c90_0;  1 drivers
v0x1dec4d0_0 .net "b", 0 0, v0x1de9d30_0;  1 drivers
v0x1dec570_0 .net "c", 0 0, v0x1de9dd0_0;  1 drivers
v0x1dec610_0 .var "clk", 0 0;
v0x1dec6b0_0 .net "d", 0 0, v0x1de9f40_0;  1 drivers
v0x1dec750_0 .net "out_dut", 0 0, L_0x1deee00;  1 drivers
v0x1dec7f0_0 .net "out_ref", 0 0, L_0x1ded7c0;  1 drivers
v0x1dec890_0 .var/2u "stats1", 159 0;
v0x1dec930_0 .var/2u "strobe", 0 0;
v0x1dec9d0_0 .net "tb_match", 0 0, L_0x1def330;  1 drivers
v0x1deca90_0 .net "tb_mismatch", 0 0, L_0x1dc5c20;  1 drivers
v0x1decc60_0 .net "wavedrom_enable", 0 0, v0x1dea030_0;  1 drivers
v0x1decd00_0 .net "wavedrom_title", 511 0, v0x1dea0d0_0;  1 drivers
L_0x1deea90 .concat [ 1 0 0 0], L_0x1ded7c0;
L_0x1deef60 .concat [ 1 0 0 0], L_0x1ded7c0;
L_0x1def020 .concat [ 1 0 0 0], L_0x1deee00;
L_0x1def180 .concat [ 1 0 0 0], L_0x1ded7c0;
L_0x1def330 .cmp/eeq 1, L_0x1deea90, L_0x1def220;
S_0x1dbba50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1dbb8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1dbc360 .functor NOT 1, v0x1de9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc64e0 .functor NOT 1, v0x1de9d30_0, C4<0>, C4<0>, C4<0>;
L_0x1decf10 .functor AND 1, L_0x1dbc360, L_0x1dc64e0, C4<1>, C4<1>;
L_0x1decfb0 .functor NOT 1, v0x1de9f40_0, C4<0>, C4<0>, C4<0>;
L_0x1ded0e0 .functor NOT 1, v0x1de9c90_0, C4<0>, C4<0>, C4<0>;
L_0x1ded1e0 .functor AND 1, L_0x1decfb0, L_0x1ded0e0, C4<1>, C4<1>;
L_0x1ded2c0 .functor OR 1, L_0x1decf10, L_0x1ded1e0, C4<0>, C4<0>;
L_0x1ded380 .functor AND 1, v0x1de9c90_0, v0x1de9dd0_0, C4<1>, C4<1>;
L_0x1ded440 .functor AND 1, L_0x1ded380, v0x1de9f40_0, C4<1>, C4<1>;
L_0x1ded500 .functor OR 1, L_0x1ded2c0, L_0x1ded440, C4<0>, C4<0>;
L_0x1ded670 .functor AND 1, v0x1de9d30_0, v0x1de9dd0_0, C4<1>, C4<1>;
L_0x1ded6e0 .functor AND 1, L_0x1ded670, v0x1de9f40_0, C4<1>, C4<1>;
L_0x1ded7c0 .functor OR 1, L_0x1ded500, L_0x1ded6e0, C4<0>, C4<0>;
v0x1dc5e90_0 .net *"_ivl_0", 0 0, L_0x1dbc360;  1 drivers
v0x1dc5f30_0 .net *"_ivl_10", 0 0, L_0x1ded1e0;  1 drivers
v0x1de8480_0 .net *"_ivl_12", 0 0, L_0x1ded2c0;  1 drivers
v0x1de8540_0 .net *"_ivl_14", 0 0, L_0x1ded380;  1 drivers
v0x1de8620_0 .net *"_ivl_16", 0 0, L_0x1ded440;  1 drivers
v0x1de8750_0 .net *"_ivl_18", 0 0, L_0x1ded500;  1 drivers
v0x1de8830_0 .net *"_ivl_2", 0 0, L_0x1dc64e0;  1 drivers
v0x1de8910_0 .net *"_ivl_20", 0 0, L_0x1ded670;  1 drivers
v0x1de89f0_0 .net *"_ivl_22", 0 0, L_0x1ded6e0;  1 drivers
v0x1de8ad0_0 .net *"_ivl_4", 0 0, L_0x1decf10;  1 drivers
v0x1de8bb0_0 .net *"_ivl_6", 0 0, L_0x1decfb0;  1 drivers
v0x1de8c90_0 .net *"_ivl_8", 0 0, L_0x1ded0e0;  1 drivers
v0x1de8d70_0 .net "a", 0 0, v0x1de9c90_0;  alias, 1 drivers
v0x1de8e30_0 .net "b", 0 0, v0x1de9d30_0;  alias, 1 drivers
v0x1de8ef0_0 .net "c", 0 0, v0x1de9dd0_0;  alias, 1 drivers
v0x1de8fb0_0 .net "d", 0 0, v0x1de9f40_0;  alias, 1 drivers
v0x1de9070_0 .net "out", 0 0, L_0x1ded7c0;  alias, 1 drivers
S_0x1de91d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1dbb8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1de9c90_0 .var "a", 0 0;
v0x1de9d30_0 .var "b", 0 0;
v0x1de9dd0_0 .var "c", 0 0;
v0x1de9ea0_0 .net "clk", 0 0, v0x1dec610_0;  1 drivers
v0x1de9f40_0 .var "d", 0 0;
v0x1dea030_0 .var "wavedrom_enable", 0 0;
v0x1dea0d0_0 .var "wavedrom_title", 511 0;
S_0x1de9470 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1de91d0;
 .timescale -12 -12;
v0x1de96d0_0 .var/2s "count", 31 0;
E_0x1db67a0/0 .event negedge, v0x1de9ea0_0;
E_0x1db67a0/1 .event posedge, v0x1de9ea0_0;
E_0x1db67a0 .event/or E_0x1db67a0/0, E_0x1db67a0/1;
E_0x1db69f0 .event negedge, v0x1de9ea0_0;
E_0x1da09f0 .event posedge, v0x1de9ea0_0;
S_0x1de97d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1de91d0;
 .timescale -12 -12;
v0x1de99d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1de9ab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1de91d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dea230 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1dbb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ded920 .functor NOT 1, v0x1de9c90_0, C4<0>, C4<0>, C4<0>;
L_0x1ded990 .functor NOT 1, v0x1de9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1deda20 .functor AND 1, L_0x1ded920, L_0x1ded990, C4<1>, C4<1>;
L_0x1dedb30 .functor NOT 1, L_0x1deda20, C4<0>, C4<0>, C4<0>;
L_0x1dedc20 .functor AND 1, L_0x1dedb30, v0x1de9f40_0, C4<1>, C4<1>;
L_0x1dedce0 .functor NOT 1, v0x1de9c90_0, C4<0>, C4<0>, C4<0>;
L_0x1dedd90 .functor NOT 1, v0x1de9d30_0, C4<0>, C4<0>, C4<0>;
L_0x1dede00 .functor AND 1, L_0x1dedce0, L_0x1dedd90, C4<1>, C4<1>;
L_0x1dedf60 .functor AND 1, v0x1de9c90_0, v0x1de9dd0_0, C4<1>, C4<1>;
L_0x1dee1f0 .functor OR 1, L_0x1dede00, L_0x1dedf60, C4<0>, C4<0>;
L_0x1dee360 .functor NOT 1, v0x1de9c90_0, C4<0>, C4<0>, C4<0>;
L_0x1dee3d0 .functor AND 1, L_0x1dee360, v0x1de9d30_0, C4<1>, C4<1>;
L_0x1dee4b0 .functor NOT 1, v0x1de9f40_0, C4<0>, C4<0>, C4<0>;
L_0x1dee630 .functor AND 1, L_0x1dee3d0, L_0x1dee4b0, C4<1>, C4<1>;
L_0x1dee440 .functor NOT 1, v0x1de9dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dee7c0 .functor AND 1, v0x1de9c90_0, L_0x1dee440, C4<1>, C4<1>;
L_0x1dee910 .functor NOT 1, v0x1de9f40_0, C4<0>, C4<0>, C4<0>;
L_0x1dee980 .functor AND 1, L_0x1dee7c0, L_0x1dee910, C4<1>, C4<1>;
L_0x1deeb30 .functor OR 1, L_0x1dee630, L_0x1dee980, C4<0>, C4<0>;
L_0x1deec40 .functor OR 1, L_0x1dedc20, L_0x1dee1f0, C4<0>, C4<0>;
L_0x1deee00 .functor OR 1, L_0x1deec40, L_0x1deeb30, C4<0>, C4<0>;
v0x1dea520_0 .net *"_ivl_0", 0 0, L_0x1ded920;  1 drivers
v0x1dea600_0 .net *"_ivl_10", 0 0, L_0x1dedce0;  1 drivers
v0x1dea6e0_0 .net *"_ivl_12", 0 0, L_0x1dedd90;  1 drivers
v0x1dea7d0_0 .net *"_ivl_14", 0 0, L_0x1dede00;  1 drivers
v0x1dea8b0_0 .net *"_ivl_16", 0 0, L_0x1dedf60;  1 drivers
v0x1dea9e0_0 .net *"_ivl_2", 0 0, L_0x1ded990;  1 drivers
v0x1deaac0_0 .net *"_ivl_20", 0 0, L_0x1dee360;  1 drivers
v0x1deaba0_0 .net *"_ivl_22", 0 0, L_0x1dee3d0;  1 drivers
v0x1deac80_0 .net *"_ivl_24", 0 0, L_0x1dee4b0;  1 drivers
v0x1dead60_0 .net *"_ivl_26", 0 0, L_0x1dee630;  1 drivers
v0x1deae40_0 .net *"_ivl_28", 0 0, L_0x1dee440;  1 drivers
v0x1deaf20_0 .net *"_ivl_30", 0 0, L_0x1dee7c0;  1 drivers
v0x1deb000_0 .net *"_ivl_32", 0 0, L_0x1dee910;  1 drivers
v0x1deb0e0_0 .net *"_ivl_34", 0 0, L_0x1dee980;  1 drivers
v0x1deb1c0_0 .net *"_ivl_38", 0 0, L_0x1deec40;  1 drivers
v0x1deb2a0_0 .net *"_ivl_4", 0 0, L_0x1deda20;  1 drivers
v0x1deb380_0 .net *"_ivl_6", 0 0, L_0x1dedb30;  1 drivers
v0x1deb570_0 .net "a", 0 0, v0x1de9c90_0;  alias, 1 drivers
v0x1deb610_0 .net "b", 0 0, v0x1de9d30_0;  alias, 1 drivers
v0x1deb700_0 .net "c", 0 0, v0x1de9dd0_0;  alias, 1 drivers
v0x1deb7f0_0 .net "d", 0 0, v0x1de9f40_0;  alias, 1 drivers
v0x1deb8e0_0 .net "out", 0 0, L_0x1deee00;  alias, 1 drivers
v0x1deb9a0_0 .net "w1", 0 0, L_0x1dedc20;  1 drivers
v0x1deba60_0 .net "w2", 0 0, L_0x1dee1f0;  1 drivers
v0x1debb20_0 .net "w3", 0 0, L_0x1deeb30;  1 drivers
S_0x1debc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1dbb8c0;
 .timescale -12 -12;
E_0x1db6540 .event anyedge, v0x1dec930_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dec930_0;
    %nor/r;
    %assign/vec4 v0x1dec930_0, 0;
    %wait E_0x1db6540;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1de91d0;
T_3 ;
    %fork t_1, S_0x1de9470;
    %jmp t_0;
    .scope S_0x1de9470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1de96d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de9f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9d30_0, 0;
    %assign/vec4 v0x1de9c90_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da09f0;
    %load/vec4 v0x1de96d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1de96d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1de9f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9d30_0, 0;
    %assign/vec4 v0x1de9c90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1db69f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1de9ab0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1db67a0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1de9c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de9dd0_0, 0;
    %assign/vec4 v0x1de9f40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1de91d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1dbb8c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dec610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dec930_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1dbb8c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dec610_0;
    %inv;
    %store/vec4 v0x1dec610_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1dbb8c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1de9ea0_0, v0x1deca90_0, v0x1dec430_0, v0x1dec4d0_0, v0x1dec570_0, v0x1dec6b0_0, v0x1dec7f0_0, v0x1dec750_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1dbb8c0;
T_7 ;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1dbb8c0;
T_8 ;
    %wait E_0x1db67a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dec890_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dec890_0, 4, 32;
    %load/vec4 v0x1dec9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dec890_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dec890_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dec890_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dec7f0_0;
    %load/vec4 v0x1dec7f0_0;
    %load/vec4 v0x1dec750_0;
    %xor;
    %load/vec4 v0x1dec7f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dec890_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dec890_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dec890_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response11/top_module.sv";
