# DSD

// This is an assignment provided to us by Prof.Chintan.S.Patel.
// It is written in Verilog HDL and simulations are also provided with the code :)
