#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 30 10:44:05 2023
# Process ID: 10872
# Current directory: /home/sai/Desktop/Looping_Hardware-design/project_1
# Command line: vivado project_1.xpr
# Log file: /home/sai/Desktop/Looping_Hardware-design/project_1/vivado.log
# Journal file: /home/sai/Desktop/Looping_Hardware-design/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sai/Desktop/Looping_Hardware-design/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sai/Desktop/Looping_Hardware-design/hls_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_19.1/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/sai/Desktop/Looping_Hardware-design/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/sai/Desktop/Looping_Hardware-design/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 6666.191 ; gain = 291.109 ; free physical = 24788 ; free virtual = 61422
open_bd_design {/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/check_40G_sim.bd}
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_11
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_13
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_14
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_7
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_9
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_1
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_2
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_3
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_4
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_5
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_6
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_7
Adding component instance block -- xilinx.com:hls:epacket_gen:1.0 - epacket_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:hls:L1_Data_Gen:1.0 - L1_Data_Gen_0
Adding component instance block -- xilinx.com:hls:cplane_packetizer:1.0 - cplane_packetizer_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:hls:cplane_depacketizer:1.0 - cplane_depacketizer_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_10
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_12
Adding component instance block -- xilinx.com:ip:xxv_ethernet:3.0 - xxv_ethernet_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_8
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:hls:L1toORAN:1.0 - L1toORAN_0
Adding component instance block -- xilinx.com:hls:ecpri_demux:1.0 - ecpri_demux_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8
Adding component instance block -- xilinx.com:module_ref:tkeep_cleaner_FAPI:1.0 - tkeep_cleaner_FAPI_0
Adding component instance block -- xilinx.com:module_ref:tkeep_cleaner_FAPI:1.0 - tkeep_cleaner_FAPI_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_15
Adding component instance block -- xilinx.com:hls:Ethernet_demux:1.0 - Ethernet_demux_0
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
Adding component instance block -- xilinx.com:hls:uplane_depacketiser:1.0 - uplane_depacketiser_0
Adding component instance block -- xilinx.com:hls:Userplane_L1_Data_Gen:1.0 - Userplane_L1_Data_Gen_1
Adding component instance block -- xilinx.com:hls:eCpri_header_config:1.0 - eCpri_header_config_0
Adding component instance block -- xilinx.com:hls:l1tomplane:1.0 - l1tomplane_0
Adding component instance block -- xilinx.com:hls:mparam:1.0 - mparam_0
Adding component instance block -- xilinx.com:hls:Data_Gen:1.0 - Data_Gen_1
Adding component instance block -- xilinx.com:hls:uplane_packetiser:1.0 - uplane_packetiser_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_2
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /epacket_gen_0/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /L1_Data_Gen_0/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /cplane_packetizer_0/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /tkeep_cleaner_FAPI_0/reset_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /l1tomplane_0/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vio_1/probe_out0(undef) and /uplane_packetiser_0/ap_rst_n(rst)
Successfully read diagram <check_40G_sim> from BD file </home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/check_40G_sim.bd>
zynquplus
WARNING: [Boardtcl 53-1] No current board_part set.
ERROR: [Ip 78-125] Tcl Error in evaluating proc can_apply_rule : 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 08:28:48 2023...
