// Seed: 1727230884
`define pp_23 0
`timescale 1 ps / 1ps
`define pp_24 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  assign id_1 = id_4;
  tri0 id_5;
  assign id_5[1] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout id_22;
  output id_21;
  output id_20;
  input id_19;
  output id_18;
  inout id_17;
  input id_16;
  output id_15;
  input id_14;
  inout id_13;
  output id_12;
  input id_11;
  inout id_10;
  input id_9;
  input id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_18 = 1;
endmodule
`define pp_25 0
`define pp_26 0
`default_nettype wire
