/*
 * Copyright 2017, Data61
 * Commonwealth Scientific and Industrial Research Organisation (CSIRO)
 * ABN 41 687 119 230.
 *
 * This software may be distributed and modified according to the terms of
 * the BSD 2-Clause license. Note that NO WARRANTY is provided.
 * See "LICENSE_BSD2.txt" for details.
 *
 * @TAG(DATA61_BSD)
 */

/* disabled until someone makes it compile */

#include <platsupport/clock.h>
#include <platsupport/serial.h>
#include <utils/util.h>
#include <string.h>

#include "serial.h"
#include "mux.h"

#include "../../common.h"

/* TX FIFO IRQ threshold ratio {0..7}.
 * The absolute value depends on the FIFO size of the individual UART
 * A high value avoids underruns, but increases IRQ overhead */
#define FIFO_TXLVL_VAL   2

/* RX FIFO IRQ threshold ratio {0..7}.
 * The absolute value depends on the FIFO size of the individual UART
 * A low value avoids overruns, but increases IRQ overhead */
#define FIFO_RXLVL_VAL   2

/* Timeout on RX {0..15} */
#define RX_TIMEOUT_VAL   15 /* 8*(N + 1) frames */

#define ULCON       0x0000 /* line control */
#define UCON        0x0004 /* control */
#define UFCON       0x0008 /* fifo control */
#define UMCON       0x000C /* modem control */
#define UTRSTAT     0x0010 /* TX/RX status */
#define UERSTAT     0x0014 /* RX error status */
#define UFRSTAT     0x0018 /* FIFO status */
#define UMSTAT      0x001C /* modem status */
#define UTXH        0x0020 /* TX buffer */
#define URXH        0x0024 /* RX buffer */
#define UBRDIV      0x0028 /* baud rate divisor */
#define UFRACVAL    0x002C /* divisor fractional value */
#define UINTP       0x0030 /* interrupt pending */
#define UINTSP      0x0034 /* interrupt source pending */
#define UINTM       0x0038 /* interrupt mask */

/* UTRSTAT */
#define TRSTAT_RXTIMEOUT      BIT(3)
#define TRSTAT_TX_EMPTY       BIT(2)
#define TRSTAT_TXBUF_EMPTY    BIT(1)
#define TRSTAT_RXBUF_READY    BIT(0)

/* FRSTAT */
#define FRSTAT_TX_FULL        BIT(24)
#define FRSTAT_GET_TXFIFO(x)  (((x) >> 16) & 0xff)
#define FRSTAT_RXFIFO_ERR     BIT(9)
#define FRSTAT_RXFIFO_FULL    BIT(8)
#define FRSTAT_GET_RXFIFO(x)  (((x) >>  0) & 0xff)

/* UCON */
#define CON_MODE_DISABLE      0x0
#define CON_MODE_POLL         0x1
#define CON_MODE_DMA          0x2
#define CON_MODE_MASK         0x3
#define CON_TXMODE(x)         (CON_MODE_##x << 2)
#define CON_RXMODE(x)         (CON_MODE_##x << 0)
#define CON_RX_TIMEOUT(x)     (((x) & 0xf) << 12)
#define CON_RX_TIMEOUT_MASK   CON_RX_TIMEOUT(0xf)
#define CON_RX_TIMEOUT_EMPTY  BIT(11)
#define CON_TXIRQTYPE_LEVEL   BIT(9)
#define CON_RXIRQTYPE_LEVEL   BIT(8)
#define CON_RXTIMEOUT_ENABLE  BIT(7)
#define CON_RXERR_IRQ_EN      BIT(6)
/* FIFO control */
#define FIFO_EN               BIT(0)
#define FIFO_RX_RESET         BIT(1)
#define FIFO_TX_RESET         BIT(2)
#define FIFO_TXLVL(x)         ((x) << 8)
#define FIFO_TXLVL_MASK       FIFO_TXLVL(0x7)
#define FIFO_RXLVL(x)         ((x) << 4)
#define FIFO_RXLVL_MASK       FIFO_RXLVL(0x7)

/* INTP, INTSP, INTM */
#define INT_MODEM BIT(3)
#define INT_TX    BIT(2)
#define INT_ERR   BIT(1)
#define INT_RX    BIT(0)

#define REG_PTR(base, offset)  ((volatile uint32_t *)((char*)(base) + (offset)))

static const clk_t *clk;

enum mux_feature uart_mux[] = {
                                  [PS_SERIAL0] = MUX_UART0,
                                  [PS_SERIAL1] = MUX_UART1,
                                  [PS_SERIAL2] = MUX_UART2,
                                  [PS_SERIAL3] = MUX_UART3
                              };

static const int uart_irqs[][2] = {
    [PS_SERIAL0] = {EXYNOS_UART0_IRQ, -1},
    [PS_SERIAL1] = {EXYNOS_UART1_IRQ, -1},
    [PS_SERIAL2] = {EXYNOS_UART2_IRQ, -1},
    [PS_SERIAL3] = {EXYNOS_UART3_IRQ, -1}
};

static const uint32_t uart_paddr[] = {
    [PS_SERIAL0] = EXYNOS_UART0_PADDR,
    [PS_SERIAL1] = EXYNOS_UART1_PADDR,
    [PS_SERIAL2] = EXYNOS_UART2_PADDR,
    [PS_SERIAL3] = EXYNOS_UART3_PADDR
};

static const enum clk_id uart_clk[] = {
                                          [PS_SERIAL0] = CLK_UART0,
                                          [PS_SERIAL1] = CLK_UART1,
                                          [PS_SERIAL2] = CLK_UART2,
                                          [PS_SERIAL3] = CLK_UART3
                                      };

#define UART_DEFN(devid) {                     \
        .id      = PS_SERIAL##devid,           \
        .paddr   = EXYNOS_UART##devid##_PADDR, \
        .size    = BIT(12),                    \
        .irqs    = uart_irqs[devid],           \
        .init_fn = &uart_init                  \
    }

static const struct dev_defn dev_defn[] = {
    UART_DEFN(0),
    UART_DEFN(1),
    UART_DEFN(2),
    UART_DEFN(3),
};

static int
internal_uart_tx_busy(void* vaddr)
{
    return *REG_PTR(vaddr, UFRSTAT) & FRSTAT_TX_FULL;
}

static int
internal_uart_tx(void* vaddr, int c)
{
    *REG_PTR(vaddr, UTXH) = c;
}

static int
exynos_uart_putchar(ps_chardevice_t *d, int c)
{
    void* vaddr = d->vaddr;
    if (internal_uart_tx_busy(vaddr)) {
        /* abort: no room in FIFO */
        return -1;
    }

    if (c == '\n' && (d->flags & SERIAL_AUTO_CR)) {
        internal_uart_tx(vaddr, '\r');
        /* In this case, We should have checked that we had two free bytes in
         * the FIFO before we submitted the first char, however, the fifo size
         * would need to be considered and this differs between UARTs.
         * To keep things simple, we recognise that it is rare for a '\n' to
         * be sent when there is insufficient FIFO space and accept the
         * inefficiencies of spinning, waiting for space.
         */
        while (internal_uart_tx_busy(vaddr)) {
            continue;
        }
    }

    /* Write out the next character. */
    internal_uart_tx(vaddr, c);
    return c;
}

static int
uart_fill_fifo(ps_chardevice_t *d, const char* data, size_t len)
{
    int i;
    for (i = 0; i < len; i++) {
        if (exynos_uart_putchar(d, *data++) < 0) {
            return i;
        }
    }
    return len;
}

static void
uart_drain_tx_fifo(ps_chardevice_t *d)
{
    if (d->write_descriptor.data) {
        exynos_handle_tx_irq(d);
    }
}

static ssize_t
exynos_uart_write(ps_chardevice_t* d, const void* vdata, size_t count, chardev_callback_t wcb, void* token)
{
    const char* data = (const char*)vdata;
    int sent;

    /*
     * Try to further drain the TX FIFO before writing.
     * This is a slight optimisation to maximize the amount of
     * data we can write and possibly free up the write
     * descriptor (instead of returning failure).
     */
    uart_drain_tx_fifo(d);

    if (d->write_descriptor.data) {
        /* Transaction is already in progress */
        return -1;
    }
    /* Fill the FIFO */
    sent = uart_fill_fifo(d, data, count);
    if (wcb) {
        /* Register the callback */
        d->write_descriptor.callback = wcb;
        d->write_descriptor.token = token;
        d->write_descriptor.bytes_transfered = sent;
        d->write_descriptor.bytes_requested = count;
        d->write_descriptor.data = (void*)data + sent;
        /* Enable TX IRQ */
        *REG_PTR(d->vaddr, UINTP) = INT_TX;
        *REG_PTR(d->vaddr, UINTM) &= ~INT_TX;
    }
    return sent;
}

static void
uart_handle_tx_irq(ps_chardevice_t* d)
{
    int sent;
    int to_send;
    /* pipe more data onto the fifo */
    to_send = d->write_descriptor.bytes_requested - d->write_descriptor.bytes_transfered;
    sent = uart_fill_fifo(d, d->write_descriptor.data, to_send);
    d->write_descriptor.bytes_transfered += sent;
    d->write_descriptor.data += sent;

    /* Check if this transaction is complete */
    if (d->write_descriptor.bytes_transfered == d->write_descriptor.bytes_requested) {
        /* Shutdown IRQs */
        *REG_PTR(d->vaddr, UINTM) |= INT_TX;
        d->write_descriptor.data = NULL;
        /* Signal completion */
        d->write_descriptor.callback(d, CHARDEV_STAT_COMPLETE,
                                     d->write_descriptor.bytes_transfered,
                                     d->write_descriptor.token);
    }

    /* Clear the pending flag, ready for the next IRQ */
    *REG_PTR(d->vaddr, UINTP) = INT_TX;
}

static int
exynos_uart_getchar(ps_chardevice_t *d)
{
    if (*REG_PTR(d->vaddr, UTRSTAT) & TRSTAT_RXBUF_READY) {
        return *REG_PTR(d->vaddr, URXH);
    } else {
        return -1;
    }
}

static int
uart_read_fifo(ps_chardevice_t *d, char* data, size_t len)
{
    int i;
    for (i = 0; i < len; i++) {
        int c;
        c = exynos_uart_getchar(d);
        if (c < 0) {
            break;
        }
        *data++ = c;
    }
    /* Clear the pending flag */
    *REG_PTR(d->vaddr, UINTP) = INT_RX;
    return i;
}

static ssize_t
exynos_uart_read(ps_chardevice_t* d, void* vdata, size_t count, chardev_callback_t rcb, void* token)
{
    if (d->read_descriptor.data) {
        /* Transaction is already in progress */
        return -1;
    } else if (rcb) {
        /* We don't want to perform an actual read here as we want the ISR to catch
         * timeouts appropriately. Just register the callback and wait for the IRQ */
        d->read_descriptor.callback = rcb;
        d->read_descriptor.token = token;
        d->read_descriptor.bytes_transfered = 0;
        d->read_descriptor.bytes_requested = count;
        d->read_descriptor.data = (void*)vdata;
        /* Dont need to enable the RX IRQ because it is always enabled */
        return 0;
    } else {
        /* Read what we can into the buffer and return */
        return uart_read_fifo(d, (char*)vdata, count);
    }
}

static void
uart_handle_rx_irq(ps_chardevice_t* d)
{
    int timeout;
    uint32_t v;
    int read;
    int to_read;
    /* If a callback was not registered, simply return. User is expected
     * to read FIFO data with a call to 'read' */
    if (d->read_descriptor.data == NULL) {
        return;
    }
    /* Check for timeout */
    v = *REG_PTR(d->vaddr, UTRSTAT);
    timeout = v & TRSTAT_RXTIMEOUT;
    /* Clear timeout condition */
    *REG_PTR(d->vaddr, UTRSTAT) = v;
    /* Drain the RX FIFO */
    to_read = d->read_descriptor.bytes_requested - d->read_descriptor.bytes_transfered;
    read = uart_read_fifo(d, d->read_descriptor.data, to_read);
    if (read >= 0) {
        d->read_descriptor.bytes_transfered += read;
        d->read_descriptor.data += read;
    }

    /* Check if this transaction is complete */
    if (timeout || d->read_descriptor.bytes_transfered == d->read_descriptor.bytes_requested) {
        d->read_descriptor.data = NULL;
        /* Signal completion */
        d->read_descriptor.callback(d, CHARDEV_STAT_COMPLETE,
                                    d->read_descriptor.bytes_transfered,
                                    d->read_descriptor.token);
    }
    /* Clear the pending flag */
    *REG_PTR(d->vaddr, UINTP) = INT_RX;
}

static void uart_flush(ps_chardevice_t *d)
{
    while ( !(*REG_PTR(d->vaddr, UTRSTAT) & TRSTAT_TX_EMPTY) );
}

int exynos_check_irq(ps_chardevice_t *d)
{
    return *REG_PTR(d->vaddr, UINTP);
}

void exynos_handle_rx_irq(ps_chardevice_t *d)
{
    uint32_t sts;
    sts = *REG_PTR(d->vaddr, UINTP);
    if (sts & INT_RX) {
        sts &= ~INT_RX;
        uart_handle_rx_irq(d);
    }
}

void exynos_handle_tx_irq(ps_chardevice_t *d)
{
    uint32_t sts;
    sts = *REG_PTR(d->vaddr, UINTP);
    if (sts & INT_TX) {
        sts &= ~INT_TX;
        uart_handle_tx_irq(d);
    }
}

static void
uart_handle_irq(ps_chardevice_t *d)
{
    uint32_t sts;
    sts = *REG_PTR(d->vaddr, UINTP);
    if (sts & INT_TX) {
        sts &= ~INT_TX;
        uart_handle_tx_irq(d);
    }
    if (sts & INT_RX) {
        sts &= ~INT_RX;
        uart_handle_rx_irq(d);
    }
    if (sts) {
        ZF_LOGE("Unhandled IRQ (status 0x%x)\n", sts);
    }
}

#define BRDIV_BITS 16
static int uart_set_baud(const ps_chardevice_t *d, long bps)
{
    long div_val, sclk_uart;
    uint32_t brdiv, brfrac;

    sclk_uart = (clk == NULL) ? UART_DEFAULT_FIN : clk_get_freq(clk);
    div_val  = sclk_uart / bps - 16;
    /* Check if we need to scale down the clock */
    if (div_val / 16 >> BRDIV_BITS > 0) {
        assert(!"Not implemented");
        sclk_uart = 0;//clk_set_div(device_data_clk(d), div_val >> BRDIV_BITS);
        div_val  = sclk_uart / bps;
        /* Make sure that we have fixed the problem */
        if (div_val / 16 >> BRDIV_BITS > 0) {
            return -1;
        }
    }
    brfrac = div_val % 16;
    brdiv = (div_val / 16) & 0xffff;

    *REG_PTR(d->vaddr, UBRDIV) = brdiv;
    *REG_PTR(d->vaddr, UFRACVAL) = brfrac;
    return 0;
}

static int
uart_set_charsize(ps_chardevice_t* d, int char_size)
{
    uint32_t v;
    v = *REG_PTR(d->vaddr, ULCON);
    v &= ~(0x3 << 0);
    switch (char_size) {
    case 5:
        v |= (0x0 << 0);
        break;
    case 6:
        v |= (BIT(0));
        break;
    case 7:
        v |= (0x2 << 0);
        break;
    case 8:
        v |= (0x3 << 0);
        break;
    default :
        return -1;
    }
    *REG_PTR(d->vaddr, ULCON) = v;
    return 0;
}

static int
uart_set_stop(ps_chardevice_t *d, int stop_bits)
{
    uint32_t v;
    v = *REG_PTR(d->vaddr, ULCON);
    v &= ~(BIT(2));
    switch (stop_bits) {
    case 1:
        v |= (0x0 << 2);
        break;
    case 2:
        v |= (BIT(2));
        break;
    default :
        return -1;
    }
    *REG_PTR(d->vaddr, ULCON) = v;
    return 0;
}

static int
uart_set_parity(ps_chardevice_t *d, enum serial_parity parity)
{
    uint32_t v;
    v = *REG_PTR(d->vaddr, ULCON);
    v &= ~(0x7 << 3);
    switch (parity) {
    case PARITY_EVEN:
        v |= (0x5 << 3);
        break;
    case PARITY_ODD:
        v |= (0x4 << 3);
        break;
    case PARITY_NONE:
        v |= (0x0 << 3);
        break;
    default :
        return -1;
    }
    *REG_PTR(d->vaddr, ULCON) = v;
    return 0;
}

int
serial_configure(ps_chardevice_t *d, long bps, int char_size,
                 enum serial_parity parity, int stop_bits)
{
    return uart_set_baud(d, bps)
           || uart_set_parity(d, parity)
           || uart_set_charsize(d, char_size)
           || uart_set_stop(d, stop_bits);
}

static void
mux_uart_init(enum mux_feature feature, mux_sys_t* mux_sys)
{
    if (mux_sys_valid(mux_sys)) {
        if (mux_feature_enable(mux_sys, feature, MUX_DIR_NOT_A_GPIO)) {
            ZF_LOGE("Failed to initialise MUX for UART\n");
        }
    }
}

static void
chardevice_init(ps_chardevice_t* dev, void* vaddr, const int* irqs)
{
    assert(dev != NULL);
    memset(dev, 0, sizeof(*dev));
    dev->vaddr      = vaddr;
    dev->read       = &exynos_uart_read;
    dev->write      = &exynos_uart_write;
    dev->handle_irq = &uart_handle_irq;
    dev->irqs       = irqs;
    dev->flags      = SERIAL_AUTO_CR;
    /* TODO */
    dev->clk        = NULL;
}

int
exynos_serial_init(enum chardev_id id, void* vaddr, const mux_sys_t* mux_sys,
                   const clk_t* clk_src, ps_chardevice_t* dev)
{
    int v;
    uart_flush(dev);

    if (clk_src != NULL) {
        clk = clk_src;
    }

    /* Set character encoding */
    serial_configure(dev, 115200UL, 8, PARITY_NONE, 1);
    /* Set FIFO trigger levels */
    v = FIFO_EN;
    v |= FIFO_RXLVL(FIFO_RXLVL_VAL);
    v |= FIFO_TXLVL(FIFO_TXLVL_VAL);
    *REG_PTR(dev->vaddr, UFCON) = v;
    /* Configure TX/RX modes and enable TX/RX */
    v = CON_RX_TIMEOUT(RX_TIMEOUT_VAL) | CON_RXTIMEOUT_ENABLE;
    v |= (CON_TXMODE(POLL) | CON_RXMODE(POLL));
    v |= CON_TXIRQTYPE_LEVEL | CON_RXIRQTYPE_LEVEL;
    *REG_PTR(dev->vaddr, UCON) = v;
    /* Enable RX IRQ */
    *REG_PTR(dev->vaddr, UINTM) = ~INT_RX;
    *REG_PTR(dev->vaddr, UINTP) = INT_RX | INT_TX | INT_ERR | INT_MODEM;

    return 0;
}

static clk_t*
clk_init(enum clk_id clock_id, const ps_io_ops_t* ops)
{
    assert(ops != NULL);
    if (clock_sys_valid(&ops->clock_sys)) {
        return clk_get_clock(&ops->clock_sys, clock_id);
    }
    return NULL;
}

int
serial_init(enum chardev_id id, const ps_io_ops_t* ops,
            ps_chardevice_t* dev)
{
    void* vaddr;
    clk_t* clk;
    vaddr = ps_io_map(&ops->io_mapper, uart_paddr[id], BIT(12), 0, PS_MEM_NORMAL);
    if (vaddr == NULL) {
        return -1;
    }
    clk = clk_init(uart_clk[id], ops);
    mux_uart_init(uart_mux[id], (mux_sys_t*)&ops->mux_sys);
    chardevice_init(dev, vaddr, &uart_irqs[id][0]);
    dev->id = id;
    return exynos_serial_init(id, vaddr, &ops->mux_sys, clk, dev);
}

int
uart_init(const struct dev_defn* defn, const ps_io_ops_t* ops, ps_chardevice_t* dev)
{
    return serial_init(defn->id, (ps_io_ops_t*)ops, dev);
}

ps_chardevice_t*
ps_cdev_init(enum chardev_id id, const ps_io_ops_t* o, ps_chardevice_t* d)
{
    unsigned int i;
    for (i = 0; i < ARRAY_SIZE(dev_defn); i++) {
        if (dev_defn[i].id == id) {
            return (dev_defn[i].init_fn(dev_defn + i, o, d)) ? NULL : d;
        }
    }
    return NULL;
}

ps_chardevice_t*
ps_cdev_static_init(const ps_io_ops_t *o, ps_chardevice_t* d, void *params)
{

    if (params == NULL) {
        return NULL;
    }

    static_serial_params_t *serial_params = (static_serial_params_t*) params;
    clk_t* clk;

    enum clk_id clock_id = serial_params->clock_id;
    enum mux_feature uart_mux_feature = serial_params->uart_mux_feature;
    void* vaddr = serial_params->vaddr;
    if (vaddr == NULL) {
        return NULL;
    }
    clk = clk_init(clock_id, o);
    mux_uart_init(uart_mux_feature,(mux_sys_t*) &o->mux_sys);
    chardevice_init(d, vaddr, NULL);
    return exynos_serial_init(0, vaddr, &o->mux_sys, clk, d) ? NULL : d;
}
