Simulator report for DigitalWatch
Mon Jan 25 16:09:29 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|content
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 977 nodes    ;
; Simulation Coverage         ;      22.17 % ;
; Total Number of Transitions ; 1991180      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; ACEX1K       ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Functional       ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; DigitalWatch.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------+
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|content ;
+--------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      22.17 % ;
; Total nodes checked                                 ; 977          ;
; Total output ports checked                          ; 1033         ;
; Total output ports with complete 1/0-value coverage ; 229          ;
; Total output ports with no 1/0-value coverage       ; 797          ;
; Total output ports with no 1-value coverage         ; 800          ;
; Total output ports with no 0-value coverage         ; 801          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |DigitalWatch|clk_50Mhz                                                                         ; |DigitalWatch|clk_50Mhz                                                                              ; out              ;
; |DigitalWatch|key_start                                                                         ; |DigitalWatch|key_start                                                                              ; out              ;
; |DigitalWatch|key_pause                                                                         ; |DigitalWatch|key_pause                                                                              ; out              ;
; |DigitalWatch|key_Record                                                                        ; |DigitalWatch|key_Record                                                                             ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL~0                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL~0                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL~0                                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL~0                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL~0                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL~0                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL~0                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL~0                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL~0                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL~0                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL~0                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL~0                                             ; out0             ;
; |DigitalWatch|key_Control:Control|WideNor0                                                      ; |DigitalWatch|key_Control:Control|WideNor0                                                           ; out0             ;
; |DigitalWatch|key_Control:Control|Start_status.RESET                                            ; |DigitalWatch|key_Control:Control|Start_status.RESET                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|Start_status.STOP                                             ; |DigitalWatch|key_Control:Control|Start_status.STOP                                                  ; regout           ;
; |DigitalWatch|key_Control:Control|en__~0                                                        ; |DigitalWatch|key_Control:Control|en__~0                                                             ; out              ;
; |DigitalWatch|key_Control:Control|Read_Status~0                                                 ; |DigitalWatch|key_Control:Control|Read_Status~0                                                      ; out              ;
; |DigitalWatch|key_Control:Control|EN                                                            ; |DigitalWatch|key_Control:Control|EN                                                                 ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status.FINISHREAD                                        ; |DigitalWatch|key_Control:Control|Read_Status.FINISHREAD                                             ; regout           ;
; |DigitalWatch|key_Control:Control|Read_Status.READDATA                                          ; |DigitalWatch|key_Control:Control|Read_Status.READDATA                                               ; regout           ;
; |DigitalWatch|key_Control:Control|Read_Status.PREREAD                                           ; |DigitalWatch|key_Control:Control|Read_Status.PREREAD                                                ; regout           ;
; |DigitalWatch|key_Control:Control|disp_SEL                                                      ; |DigitalWatch|key_Control:Control|disp_SEL                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|WRSEL.01                                                      ; |DigitalWatch|key_Control:Control|WRSEL.01                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|WRSEL.00                                                      ; |DigitalWatch|key_Control:Control|WRSEL.00                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|Start_status.START                                            ; |DigitalWatch|key_Control:Control|Start_status.START                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|Read_Status~1                                                 ; |DigitalWatch|key_Control:Control|Read_Status~1                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status~2                                                ; |DigitalWatch|key_Control:Control|Write_Status~2                                                     ; out0             ;
; |DigitalWatch|key_Control:Control|WRSEL~0                                                       ; |DigitalWatch|key_Control:Control|WRSEL~0                                                            ; out0             ;
; |DigitalWatch|key_Control:Control|Start_status~0                                                ; |DigitalWatch|key_Control:Control|Start_status~0                                                     ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status~6                                                 ; |DigitalWatch|key_Control:Control|Read_Status~6                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status.READDATA~0                                        ; |DigitalWatch|key_Control:Control|Read_Status.READDATA~0                                             ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status.FINISHREAD~0                                      ; |DigitalWatch|key_Control:Control|Read_Status.FINISHREAD~0                                           ; out0             ;
; |DigitalWatch|key_Control:Control|Selector3~0                                                   ; |DigitalWatch|key_Control:Control|Selector3~0                                                        ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status~8                                                 ; |DigitalWatch|key_Control:Control|Read_Status~8                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status~7                                                ; |DigitalWatch|key_Control:Control|Write_Status~7                                                     ; out0             ;
; |DigitalWatch|key_Control:Control|Read_Status~9                                                 ; |DigitalWatch|key_Control:Control|Read_Status~9                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|WRSEL~4                                                       ; |DigitalWatch|key_Control:Control|WRSEL~4                                                            ; out0             ;
; |DigitalWatch|key_Control:Control|Start_status.STOP~0                                           ; |DigitalWatch|key_Control:Control|Start_status.STOP~0                                                ; out0             ;
; |DigitalWatch|key_Control:Control|Start_status.RESET~0                                          ; |DigitalWatch|key_Control:Control|Start_status.RESET~0                                               ; out0             ;
; |DigitalWatch|key_Control:Control|rst                                                           ; |DigitalWatch|key_Control:Control|rst                                                                ; out0             ;
; |DigitalWatch|key_Control:Control|Start_status~4                                                ; |DigitalWatch|key_Control:Control|Start_status~4                                                     ; out0             ;
; |DigitalWatch|clk_div:fdiv|cnt[0]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[0]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt~16                                                               ; |DigitalWatch|clk_div:fdiv|cnt~16                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~17                                                               ; |DigitalWatch|clk_div:fdiv|cnt~17                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~18                                                               ; |DigitalWatch|clk_div:fdiv|cnt~18                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~19                                                               ; |DigitalWatch|clk_div:fdiv|cnt~19                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~20                                                               ; |DigitalWatch|clk_div:fdiv|cnt~20                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~21                                                               ; |DigitalWatch|clk_div:fdiv|cnt~21                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~22                                                               ; |DigitalWatch|clk_div:fdiv|cnt~22                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~23                                                               ; |DigitalWatch|clk_div:fdiv|cnt~23                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~24                                                               ; |DigitalWatch|clk_div:fdiv|cnt~24                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~25                                                               ; |DigitalWatch|clk_div:fdiv|cnt~25                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~26                                                               ; |DigitalWatch|clk_div:fdiv|cnt~26                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~27                                                               ; |DigitalWatch|clk_div:fdiv|cnt~27                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~28                                                               ; |DigitalWatch|clk_div:fdiv|cnt~28                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~29                                                               ; |DigitalWatch|clk_div:fdiv|cnt~29                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~30                                                               ; |DigitalWatch|clk_div:fdiv|cnt~30                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~31                                                               ; |DigitalWatch|clk_div:fdiv|cnt~31                                                                    ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt[14]                                                              ; |DigitalWatch|clk_div:fdiv|cnt[14]                                                                   ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[13]                                                              ; |DigitalWatch|clk_div:fdiv|cnt[13]                                                                   ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[12]                                                              ; |DigitalWatch|clk_div:fdiv|cnt[12]                                                                   ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[11]                                                              ; |DigitalWatch|clk_div:fdiv|cnt[11]                                                                   ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[10]                                                              ; |DigitalWatch|clk_div:fdiv|cnt[10]                                                                   ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[9]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[9]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[8]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[8]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[7]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[7]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[6]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[6]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[5]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[5]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[4]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[4]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[3]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[3]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[2]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[2]                                                                    ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[1]                                                               ; |DigitalWatch|clk_div:fdiv|cnt[1]                                                                    ; regout           ;
; |DigitalWatch|key_Control:Control|Selector2~0                                                   ; |DigitalWatch|key_Control:Control|Selector2~0                                                        ; out0             ;
; |DigitalWatch|key_Control:Control|Selector3~1                                                   ; |DigitalWatch|key_Control:Control|Selector3~1                                                        ; out0             ;
; |DigitalWatch|key_Control:Control|Selector3~2                                                   ; |DigitalWatch|key_Control:Control|Selector3~2                                                        ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~0                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~0                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~1                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~1                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~2                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~2                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~3                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~3                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~4                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~4                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~5                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~5                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~6                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~6                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~7                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~7                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~8                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~8                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~9                                                          ; |DigitalWatch|clk_div:fdiv|LessThan0~9                                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~10                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~10                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~11                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~11                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~12                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~12                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~13                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~13                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~14                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~14                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~15                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~15                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~16                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~16                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~17                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~17                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~18                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~18                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~19                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~19                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~20                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~20                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~21                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~21                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~22                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~22                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~23                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~23                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~24                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~24                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~25                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~25                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~26                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~26                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~27                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~27                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~28                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~28                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~29                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~29                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~30                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~30                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~31                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~31                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~32                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~32                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|LessThan0~33                                                         ; |DigitalWatch|clk_div:fdiv|LessThan0~33                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[0]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[0]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[1]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[1]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[2]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[2]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[3]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[3]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[4]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[4]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[5]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[5]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[6]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[6]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[7]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[7]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[8]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[8]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[9]                                      ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[9]                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[10]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[10]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[11]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[11]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[12]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[12]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[13]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[13]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[14]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[14]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[15]                                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[15]                                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                   ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~0                                   ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~0                                        ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~3                                   ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~3                                        ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~18                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~18                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~19                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~19                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~20                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~20                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~21                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~21                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~22                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~22                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~23                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~23                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~24                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~24                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~25                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~25                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~26                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~26                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~27                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~27                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~28                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~28                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~29                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~30                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~31                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                    ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                     ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~52                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~52                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~53                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~53                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~54                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~54                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~55                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~55                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~56                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~56                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~57                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~57                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~58                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~58                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~59                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~59                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~60                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~60                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~61                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~61                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~62                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~62                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~63                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~63                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~64                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~64                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~65                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~65                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~83                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~83                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~84                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~84                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~85                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~85                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~86                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~86                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~87                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~87                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~88                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~88                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~89                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~89                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~90                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~90                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~91                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~91                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~92                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~92                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~93                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~93                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~94                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~94                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~95                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~95                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~96                                  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~96                                       ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~114                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~114                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~115                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~115                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~116                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~116                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~117                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~117                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~118                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~118                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~119                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~119                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~120                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~120                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~121                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~121                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~122                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~122                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~123                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~123                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~124                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~124                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~125                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~125                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~126                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~126                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~127                                 ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~127                                      ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |DigitalWatch|key_load                                                                                                ; |DigitalWatch|key_load                                                                                                     ; out              ;
; |DigitalWatch|disp_out[0]                                                                                             ; |DigitalWatch|disp_out[0]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[1]                                                                                             ; |DigitalWatch|disp_out[1]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[2]                                                                                             ; |DigitalWatch|disp_out[2]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[3]                                                                                             ; |DigitalWatch|disp_out[3]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[4]                                                                                             ; |DigitalWatch|disp_out[4]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[5]                                                                                             ; |DigitalWatch|disp_out[5]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[6]                                                                                             ; |DigitalWatch|disp_out[6]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[7]                                                                                             ; |DigitalWatch|disp_out[7]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[8]                                                                                             ; |DigitalWatch|disp_out[8]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[9]                                                                                             ; |DigitalWatch|disp_out[9]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[10]                                                                                            ; |DigitalWatch|disp_out[10]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[11]                                                                                            ; |DigitalWatch|disp_out[11]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[12]                                                                                            ; |DigitalWatch|disp_out[12]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[13]                                                                                            ; |DigitalWatch|disp_out[13]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[14]                                                                                            ; |DigitalWatch|disp_out[14]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[15]                                                                                            ; |DigitalWatch|disp_out[15]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[16]                                                                                            ; |DigitalWatch|disp_out[16]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[17]                                                                                            ; |DigitalWatch|disp_out[17]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[18]                                                                                            ; |DigitalWatch|disp_out[18]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[19]                                                                                            ; |DigitalWatch|disp_out[19]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[20]                                                                                            ; |DigitalWatch|disp_out[20]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[21]                                                                                            ; |DigitalWatch|disp_out[21]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[22]                                                                                            ; |DigitalWatch|disp_out[22]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[23]                                                                                            ; |DigitalWatch|disp_out[23]                                                                                                 ; pin_out          ;
; |DigitalWatch|smg_disp:disp|out[0]                                                                                    ; |DigitalWatch|smg_disp:disp|out[0]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[1]                                                                                    ; |DigitalWatch|smg_disp:disp|out[1]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[2]                                                                                    ; |DigitalWatch|smg_disp:disp|out[2]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[3]                                                                                    ; |DigitalWatch|smg_disp:disp|out[3]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[4]                                                                                    ; |DigitalWatch|smg_disp:disp|out[4]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[5]                                                                                    ; |DigitalWatch|smg_disp:disp|out[5]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[6]                                                                                    ; |DigitalWatch|smg_disp:disp|out[6]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[7]                                                                                    ; |DigitalWatch|smg_disp:disp|out[7]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[8]                                                                                    ; |DigitalWatch|smg_disp:disp|out[8]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[9]                                                                                    ; |DigitalWatch|smg_disp:disp|out[9]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[10]                                                                                   ; |DigitalWatch|smg_disp:disp|out[10]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[11]                                                                                   ; |DigitalWatch|smg_disp:disp|out[11]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[12]                                                                                   ; |DigitalWatch|smg_disp:disp|out[12]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[13]                                                                                   ; |DigitalWatch|smg_disp:disp|out[13]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[14]                                                                                   ; |DigitalWatch|smg_disp:disp|out[14]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[15]                                                                                   ; |DigitalWatch|smg_disp:disp|out[15]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[16]                                                                                   ; |DigitalWatch|smg_disp:disp|out[16]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[17]                                                                                   ; |DigitalWatch|smg_disp:disp|out[17]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[18]                                                                                   ; |DigitalWatch|smg_disp:disp|out[18]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[19]                                                                                   ; |DigitalWatch|smg_disp:disp|out[19]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[20]                                                                                   ; |DigitalWatch|smg_disp:disp|out[20]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[21]                                                                                   ; |DigitalWatch|smg_disp:disp|out[21]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[22]                                                                                   ; |DigitalWatch|smg_disp:disp|out[22]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[23]                                                                                   ; |DigitalWatch|smg_disp:disp|out[23]                                                                                        ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~1                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~1                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~2                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~2                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~3                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~3                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~4                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~4                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[2]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[2]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[1]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[1]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[0]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[0]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]~0                                                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL                                                                    ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL                                                                         ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~1                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~1                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~2                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~2                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~3                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~3                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~4                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~4                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[2]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[2]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[1]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[1]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[0]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[0]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]~0                                                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|key_Control:Control|WRSEL.10                                                                            ; |DigitalWatch|key_Control:Control|WRSEL.10                                                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status~1                                                                      ; |DigitalWatch|key_Control:Control|Write_Status~1                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[2]~1                                                                       ; |DigitalWatch|key_Control:Control|address_[2]~1                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|address_[2]~2                                                                       ; |DigitalWatch|key_Control:Control|address_[2]~2                                                                            ; regout           ;
; |DigitalWatch|key_Control:Control|wren_~0                                                                             ; |DigitalWatch|key_Control:Control|wren_~0                                                                                  ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE                                                            ; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE                                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|address_[2]                                                                         ; |DigitalWatch|key_Control:Control|address_[2]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]                                                                         ; |DigitalWatch|key_Control:Control|address_[1]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]~3                                                                       ; |DigitalWatch|key_Control:Control|address_[1]~3                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|address_[1]~4                                                                       ; |DigitalWatch|key_Control:Control|address_[1]~4                                                                            ; regout           ;
; |DigitalWatch|key_Control:Control|address_[0]~5                                                                       ; |DigitalWatch|key_Control:Control|address_[0]~5                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|address_[0]~6                                                                       ; |DigitalWatch|key_Control:Control|address_[0]~6                                                                            ; regout           ;
; |DigitalWatch|key_Control:Control|wren_                                                                               ; |DigitalWatch|key_Control:Control|wren_                                                                                    ; regout           ;
; |DigitalWatch|key_Control:Control|disp_out[23]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[23]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[22]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[22]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[21]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[21]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[20]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[20]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[19]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[19]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[18]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[18]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[17]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[17]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[16]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[16]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[15]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[15]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[14]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[14]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[13]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[13]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[12]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[12]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[11]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[11]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[10]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[10]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[9]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[9]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[8]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[8]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[7]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[7]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[6]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[6]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[5]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[5]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[4]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[4]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[3]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[3]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[2]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[2]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[1]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[1]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[0]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[0]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|address_[0]                                                                         ; |DigitalWatch|key_Control:Control|address_[0]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[0]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[0]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[0]~12                                                                      ; |DigitalWatch|key_Control:Control|address_[0]~12                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[1]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[1]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]~13                                                                      ; |DigitalWatch|key_Control:Control|address_[1]~13                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[2]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[2]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[2]~14                                                                      ; |DigitalWatch|key_Control:Control|address_[2]~14                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA                                                              ; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA                                                                   ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE                                                             ; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE                                                                  ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status.PREWRITE                                                               ; |DigitalWatch|key_Control:Control|Write_Status.PREWRITE                                                                    ; regout           ;
; |DigitalWatch|key_Control:Control|address[2]                                                                          ; |DigitalWatch|key_Control:Control|address[2]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|address[1]                                                                          ; |DigitalWatch|key_Control:Control|address[1]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|address[0]                                                                          ; |DigitalWatch|key_Control:Control|address[0]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|wren_~2                                                                             ; |DigitalWatch|key_Control:Control|wren_~2                                                                                  ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE~0                                                           ; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE~0                                                                ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA~0                                                            ; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA~0                                                                 ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE~0                                                          ; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE~0                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~0                                                                         ; |DigitalWatch|key_Control:Control|Selector1~0                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status~8                                                                      ; |DigitalWatch|key_Control:Control|Write_Status~8                                                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|cnt~0                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~0                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~1                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~1                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~2                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~2                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~3                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~3                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~4                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~4                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~5                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~5                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~6                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~6                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~7                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~7                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~8                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~8                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~9                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~9                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~10                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~10                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~11                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~11                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~12                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~12                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~13                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~13                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~14                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~14                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~15                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~15                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|clk_out                                                                                    ; |DigitalWatch|clk_div:fdiv|clk_out                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[31]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[31]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[30]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[30]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[29]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[29]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[28]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[28]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[27]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[27]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[26]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[26]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[25]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[25]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[24]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[24]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[23]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[23]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[22]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[22]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[21]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[21]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[20]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[20]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[19]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[19]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[18]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[18]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[17]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[17]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[16]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[16]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[15]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[15]                                                                                         ; regout           ;
; |DigitalWatch|key_Control:Control|Selector0~0                                                                         ; |DigitalWatch|key_Control:Control|Selector0~0                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector0~1                                                                         ; |DigitalWatch|key_Control:Control|Selector0~1                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~1                                                                         ; |DigitalWatch|key_Control:Control|Selector1~1                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~2                                                                         ; |DigitalWatch|key_Control:Control|Selector1~2                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector2~1                                                                         ; |DigitalWatch|key_Control:Control|Selector2~1                                                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|Equal0~0                                                                ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|Equal0~0                                                                     ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|Equal0~0                                                                ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|Equal0~0                                                                     ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[16]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[16]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[17]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[17]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[18]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[18]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[19]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[19]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[20]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[20]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[21]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[21]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[22]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[22]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[23]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[23]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[24]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[24]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[25]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[25]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[26]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[26]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[27]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[27]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[28]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[28]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[29]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[29]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[30]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[30]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[31]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[31]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                             ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                                  ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~1                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~1                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~2                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~2                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                                            ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                                                 ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[30]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[30]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[29]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[29]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[28]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[28]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[27]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[27]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[26]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[26]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[25]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[25]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[24]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[24]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[23]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[23]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[22]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[22]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[21]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[21]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[20]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[20]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[19]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[19]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[18]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[18]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[17]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[17]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[16]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[16]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[15]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[15]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[14]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[14]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[13]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[13]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[12]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[12]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[11]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[11]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[10]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[10]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[9]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[9]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[8]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[8]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~4                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~4                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~5                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~5                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~6                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~6                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~7                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~7                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~8                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~8                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~9                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~9                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~10                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~10                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~11                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~11                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~12                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~12                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~13                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~13                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~14                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~14                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~15                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~15                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~16                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~16                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~17                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~17                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~18                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~18                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~19                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~19                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~20                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~20                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~21                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~21                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~22                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~22                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~23                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~23                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~24                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~24                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~25                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~25                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~26                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~26                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~27                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~27                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~28                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~28                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~29                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~29                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~30                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~30                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~31                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~31                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~32                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~32                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~33                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~33                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~34                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~34                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~35                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~35                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~36                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~36                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~37                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~37                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~38                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~38                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~39                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~39                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~40                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~40                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~41                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~41                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~42                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~42                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~43                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~43                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~44                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~44                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~45                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~45                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~46                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~46                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~47                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~47                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~48                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~48                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~49                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~49                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~50                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~50                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~51                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~51                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~66                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~66                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~67                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~67                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~68                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~68                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~69                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~69                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~70                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~70                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~71                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~71                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~72                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~72                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~73                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~73                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~74                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~74                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~75                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~75                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~76                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~76                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~77                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~77                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~78                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~78                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~79                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~79                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~80                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~80                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~81                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~81                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~82                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~82                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~97                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~97                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~98                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~98                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~99                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~99                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~100                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~100                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~101                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~101                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~102                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~102                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~103                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~103                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~104                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~104                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~105                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~105                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~106                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~106                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~107                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~107                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~108                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~108                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~109                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~109                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~110                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~110                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~111                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~111                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~112                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~112                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~113                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~113                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT                       ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[1]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[1]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[2]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[2]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[3]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[3]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~0                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~0                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~1                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~1                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~2                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~2                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~3                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~3                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~5                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~5                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~6                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~6                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~7                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~7                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~9                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~9                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~10                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~10                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~11                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~11                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~13                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~13                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~14                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~14                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~15                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~15                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~17                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~17                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~18                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~18                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~19                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~19                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[0]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[0]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[1]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[1]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[2]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[2]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~0                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~0                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~1                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~1                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~2                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~2                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~3                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~3                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~5                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~5                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~6                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~6                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~8                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~8                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~9                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~9                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~11                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~11                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~12                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~12                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~14                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~14                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~15                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~15                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][23]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][23]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][22]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][22]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][21]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][21]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][20]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][20]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][19]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][19]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][18]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][18]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][17]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][17]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][16]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][16]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][15]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][15]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][14]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][14]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][13]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][13]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][12]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][12]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][11]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][11]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][10]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][10]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][9]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][9]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][8]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][8]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][7]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][7]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][6]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][6]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][5]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][5]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][4]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][4]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][3]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][3]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][2]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][2]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][1]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][1]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][0]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][0]                                                               ; dataout          ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                           ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |DigitalWatch|key_load                                                                                                ; |DigitalWatch|key_load                                                                                                     ; out              ;
; |DigitalWatch|disp_out[0]                                                                                             ; |DigitalWatch|disp_out[0]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[1]                                                                                             ; |DigitalWatch|disp_out[1]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[2]                                                                                             ; |DigitalWatch|disp_out[2]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[3]                                                                                             ; |DigitalWatch|disp_out[3]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[4]                                                                                             ; |DigitalWatch|disp_out[4]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[5]                                                                                             ; |DigitalWatch|disp_out[5]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[6]                                                                                             ; |DigitalWatch|disp_out[6]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[7]                                                                                             ; |DigitalWatch|disp_out[7]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[8]                                                                                             ; |DigitalWatch|disp_out[8]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[9]                                                                                             ; |DigitalWatch|disp_out[9]                                                                                                  ; pin_out          ;
; |DigitalWatch|disp_out[10]                                                                                            ; |DigitalWatch|disp_out[10]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[11]                                                                                            ; |DigitalWatch|disp_out[11]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[12]                                                                                            ; |DigitalWatch|disp_out[12]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[13]                                                                                            ; |DigitalWatch|disp_out[13]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[14]                                                                                            ; |DigitalWatch|disp_out[14]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[15]                                                                                            ; |DigitalWatch|disp_out[15]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[16]                                                                                            ; |DigitalWatch|disp_out[16]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[17]                                                                                            ; |DigitalWatch|disp_out[17]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[18]                                                                                            ; |DigitalWatch|disp_out[18]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[19]                                                                                            ; |DigitalWatch|disp_out[19]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[20]                                                                                            ; |DigitalWatch|disp_out[20]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[21]                                                                                            ; |DigitalWatch|disp_out[21]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[22]                                                                                            ; |DigitalWatch|disp_out[22]                                                                                                 ; pin_out          ;
; |DigitalWatch|disp_out[23]                                                                                            ; |DigitalWatch|disp_out[23]                                                                                                 ; pin_out          ;
; |DigitalWatch|smg_disp:disp|out[0]                                                                                    ; |DigitalWatch|smg_disp:disp|out[0]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[1]                                                                                    ; |DigitalWatch|smg_disp:disp|out[1]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[2]                                                                                    ; |DigitalWatch|smg_disp:disp|out[2]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[3]                                                                                    ; |DigitalWatch|smg_disp:disp|out[3]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[4]                                                                                    ; |DigitalWatch|smg_disp:disp|out[4]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[5]                                                                                    ; |DigitalWatch|smg_disp:disp|out[5]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[6]                                                                                    ; |DigitalWatch|smg_disp:disp|out[6]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[7]                                                                                    ; |DigitalWatch|smg_disp:disp|out[7]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[8]                                                                                    ; |DigitalWatch|smg_disp:disp|out[8]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[9]                                                                                    ; |DigitalWatch|smg_disp:disp|out[9]                                                                                         ; regout           ;
; |DigitalWatch|smg_disp:disp|out[10]                                                                                   ; |DigitalWatch|smg_disp:disp|out[10]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[11]                                                                                   ; |DigitalWatch|smg_disp:disp|out[11]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[12]                                                                                   ; |DigitalWatch|smg_disp:disp|out[12]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[13]                                                                                   ; |DigitalWatch|smg_disp:disp|out[13]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[14]                                                                                   ; |DigitalWatch|smg_disp:disp|out[14]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[15]                                                                                   ; |DigitalWatch|smg_disp:disp|out[15]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[16]                                                                                   ; |DigitalWatch|smg_disp:disp|out[16]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[17]                                                                                   ; |DigitalWatch|smg_disp:disp|out[17]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[18]                                                                                   ; |DigitalWatch|smg_disp:disp|out[18]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[19]                                                                                   ; |DigitalWatch|smg_disp:disp|out[19]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[20]                                                                                   ; |DigitalWatch|smg_disp:disp|out[20]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[21]                                                                                   ; |DigitalWatch|smg_disp:disp|out[21]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[22]                                                                                   ; |DigitalWatch|smg_disp:disp|out[22]                                                                                        ; regout           ;
; |DigitalWatch|smg_disp:disp|out[23]                                                                                   ; |DigitalWatch|smg_disp:disp|out[23]                                                                                        ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~1                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~1                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~2                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~2                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~3                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~3                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~4                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat~4                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[2]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[2]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[1]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[1]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[0]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[0]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]~0                                                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|out_dat[3]~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL                                                                    ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|FULL                                                                         ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~1                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~1                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~2                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~2                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~3                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~3                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~4                                                               ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat~4                                                                    ; out              ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[2]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[2]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[1]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[1]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[0]                                                              ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[0]                                                                   ; regout           ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]~0                                                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|out_dat[3]~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL                                                                ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|FULL                                                                     ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~1                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~1                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~2                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~2                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~3                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~3                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~4                                                           ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat~4                                                                ; out              ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[2]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[2]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[1]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[1]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[0]                                                          ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[0]                                                               ; regout           ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]~0                                                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|out_dat[3]~0                                                             ; out0             ;
; |DigitalWatch|key_Control:Control|WRSEL.10                                                                            ; |DigitalWatch|key_Control:Control|WRSEL.10                                                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status~1                                                                      ; |DigitalWatch|key_Control:Control|Write_Status~1                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[2]~1                                                                       ; |DigitalWatch|key_Control:Control|address_[2]~1                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|wren_~0                                                                             ; |DigitalWatch|key_Control:Control|wren_~0                                                                                  ; out0             ;
; |DigitalWatch|key_Control:Control|en__                                                                                ; |DigitalWatch|key_Control:Control|en__                                                                                     ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE                                                            ; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE                                                                 ; regout           ;
; |DigitalWatch|key_Control:Control|address_[2]                                                                         ; |DigitalWatch|key_Control:Control|address_[2]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]                                                                         ; |DigitalWatch|key_Control:Control|address_[1]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]~3                                                                       ; |DigitalWatch|key_Control:Control|address_[1]~3                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|address_[0]~5                                                                       ; |DigitalWatch|key_Control:Control|address_[0]~5                                                                            ; out              ;
; |DigitalWatch|key_Control:Control|address_[0]~7                                                                       ; |DigitalWatch|key_Control:Control|address_[0]~7                                                                            ; regout           ;
; |DigitalWatch|key_Control:Control|wren_                                                                               ; |DigitalWatch|key_Control:Control|wren_                                                                                    ; regout           ;
; |DigitalWatch|key_Control:Control|address_[2]~9                                                                       ; |DigitalWatch|key_Control:Control|address_[2]~9                                                                            ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]~10                                                                      ; |DigitalWatch|key_Control:Control|address_[1]~10                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|disp_out[23]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[23]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[22]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[22]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[21]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[21]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[20]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[20]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[19]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[19]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[18]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[18]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[17]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[17]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[16]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[16]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[15]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[15]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[14]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[14]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[13]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[13]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[12]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[12]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[11]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[11]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[10]                                                                        ; |DigitalWatch|key_Control:Control|disp_out[10]                                                                             ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[9]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[9]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[8]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[8]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[7]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[7]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[6]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[6]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[5]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[5]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[4]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[4]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[3]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[3]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[2]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[2]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[1]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[1]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|disp_out[0]                                                                         ; |DigitalWatch|key_Control:Control|disp_out[0]                                                                              ; out              ;
; |DigitalWatch|key_Control:Control|address_[0]                                                                         ; |DigitalWatch|key_Control:Control|address_[0]                                                                              ; regout           ;
; |DigitalWatch|key_Control:Control|address_[0]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[0]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[0]~12                                                                      ; |DigitalWatch|key_Control:Control|address_[0]~12                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[1]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[1]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[1]~13                                                                      ; |DigitalWatch|key_Control:Control|address_[1]~13                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|address_[2]~en                                                                      ; |DigitalWatch|key_Control:Control|address_[2]~en                                                                           ; regout           ;
; |DigitalWatch|key_Control:Control|address_[2]~14                                                                      ; |DigitalWatch|key_Control:Control|address_[2]~14                                                                           ; out              ;
; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA                                                              ; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA                                                                   ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE                                                             ; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE                                                                  ; regout           ;
; |DigitalWatch|key_Control:Control|Write_Status.PREWRITE                                                               ; |DigitalWatch|key_Control:Control|Write_Status.PREWRITE                                                                    ; regout           ;
; |DigitalWatch|key_Control:Control|address[2]                                                                          ; |DigitalWatch|key_Control:Control|address[2]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|address[1]                                                                          ; |DigitalWatch|key_Control:Control|address[1]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|address[0]                                                                          ; |DigitalWatch|key_Control:Control|address[0]                                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|wren_~2                                                                             ; |DigitalWatch|key_Control:Control|wren_~2                                                                                  ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE~0                                                           ; |DigitalWatch|key_Control:Control|Write_Status.STARTWRITE~0                                                                ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA~0                                                            ; |DigitalWatch|key_Control:Control|Write_Status.WRITEDATA~0                                                                 ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE~0                                                          ; |DigitalWatch|key_Control:Control|Write_Status.FINISHWRITE~0                                                               ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~0                                                                         ; |DigitalWatch|key_Control:Control|Selector1~0                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Write_Status~8                                                                      ; |DigitalWatch|key_Control:Control|Write_Status~8                                                                           ; out0             ;
; |DigitalWatch|clk_div:fdiv|cnt~0                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~0                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~1                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~1                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~2                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~2                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~3                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~3                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~4                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~4                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~5                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~5                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~6                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~6                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~7                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~7                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~8                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~8                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~9                                                                                      ; |DigitalWatch|clk_div:fdiv|cnt~9                                                                                           ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~10                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~10                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~11                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~11                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~12                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~12                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~13                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~13                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~14                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~14                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|cnt~15                                                                                     ; |DigitalWatch|clk_div:fdiv|cnt~15                                                                                          ; out              ;
; |DigitalWatch|clk_div:fdiv|clk_out                                                                                    ; |DigitalWatch|clk_div:fdiv|clk_out                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[31]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[31]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[30]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[30]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[29]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[29]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[28]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[28]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[27]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[27]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[26]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[26]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[25]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[25]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[24]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[24]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[23]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[23]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[22]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[22]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[21]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[21]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[20]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[20]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[19]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[19]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[18]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[18]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[17]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[17]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[16]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[16]                                                                                         ; regout           ;
; |DigitalWatch|clk_div:fdiv|cnt[15]                                                                                    ; |DigitalWatch|clk_div:fdiv|cnt[15]                                                                                         ; regout           ;
; |DigitalWatch|key_Control:Control|Selector0~0                                                                         ; |DigitalWatch|key_Control:Control|Selector0~0                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector0~1                                                                         ; |DigitalWatch|key_Control:Control|Selector0~1                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~1                                                                         ; |DigitalWatch|key_Control:Control|Selector1~1                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector1~2                                                                         ; |DigitalWatch|key_Control:Control|Selector1~2                                                                              ; out0             ;
; |DigitalWatch|key_Control:Control|Selector2~1                                                                         ; |DigitalWatch|key_Control:Control|Selector2~1                                                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|Equal0~0                                                                ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|Equal0~0                                                                     ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|Equal0~0                                                                ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|Equal0~0                                                                     ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|Equal0~0                                                            ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|Equal0~0                                                                 ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[16]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[16]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[17]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[17]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[18]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[18]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[19]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[19]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[20]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[20]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[21]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[21]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[22]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[22]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[23]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[23]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[24]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[24]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[25]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[25]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[26]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[26]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[27]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[27]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[28]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[28]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[29]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[29]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[30]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[30]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[31]                                                           ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|result_node[31]                                                                ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                             ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                                  ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~1                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~1                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~2                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~2                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                                            ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]~1                                                 ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[31]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[30]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[30]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[29]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[29]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[28]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[28]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[27]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[27]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[26]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[26]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[25]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[25]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[24]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[24]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[23]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[23]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[22]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[22]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[21]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[21]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[20]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[20]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[19]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[19]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[18]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[18]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[17]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[17]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[16]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[16]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[15]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[15]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[14]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[14]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[13]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[13]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[12]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[12]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[11]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[11]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[10]                                              ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[10]                                                   ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[9]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[9]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[8]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[8]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                               ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                                    ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]~1                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]~2                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]~3                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]~4                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]~5                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]~6                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]~7                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]~8                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]~9                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]~10                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]~11                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]~12                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]~13                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]~14                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]~15                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~16                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~17                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[31]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[30]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[29]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[28]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[27]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[26]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[25]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[24]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[23]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[22]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[21]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[20]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[19]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[18]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[17]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                                          ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                                               ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~4                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~4                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~5                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~5                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~6                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~6                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~7                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~7                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~8                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~8                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~9                                                         ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~9                                                              ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~10                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~10                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~11                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~11                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~12                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~12                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~13                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~13                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~14                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~14                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~15                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~15                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~16                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~16                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~17                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~17                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~18                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~18                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~19                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~19                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~20                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~20                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~21                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~21                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~22                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~22                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~23                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~23                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~24                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~24                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~25                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~25                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~26                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~26                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~27                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~27                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~28                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~28                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~29                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~29                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~30                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~30                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~31                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~31                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~32                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~32                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~33                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~33                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~34                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~34                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~35                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~35                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~36                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~36                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~37                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~37                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~38                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~38                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~39                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~39                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~40                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~40                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~41                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~41                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~42                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~42                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~43                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~43                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~44                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~44                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~45                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~45                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~46                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~46                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~47                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~47                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~48                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~48                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~49                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~49                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~50                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~50                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~51                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~51                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~66                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~66                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~67                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~67                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~68                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~68                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~69                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~69                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~70                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~70                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~71                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~71                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~72                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~72                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~73                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~73                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~74                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~74                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~75                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~75                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~76                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~76                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~77                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~77                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~78                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~78                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~79                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~79                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~80                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~80                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~81                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~81                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~82                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~82                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~97                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~97                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~98                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~98                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~99                                                        ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~99                                                             ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~100                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~100                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~101                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~101                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~102                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~102                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~103                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~103                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~104                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~104                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~105                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~105                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~106                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~106                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~107                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~107                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~108                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~108                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~109                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~109                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~110                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~110                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~111                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~111                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~112                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~112                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~113                                                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|_~113                                                            ; out0             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[31]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[30]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[29]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT                       ; cout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]                            ; sout             ;
; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]                       ; |DigitalWatch|clk_div:fdiv|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT                       ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[1]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[1]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[2]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[2]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[3]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|result_node[3]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~0                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~0                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~1                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~1                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~2                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~2                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~3                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~3                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[4]~1                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~2                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~3                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~4                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~5                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~5                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~6                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~6                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~7                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~7                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~9                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~9                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~10                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~10                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~11                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~11                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~13                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~13                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~14                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~14                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~15                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~15                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~17                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~17                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~18                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~18                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~19                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|_~19                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[0]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[0]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[1]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[1]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[2]                                                     ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|result_node[2]                                                          ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~0                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~0                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~1                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~1                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~2                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~2                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~3                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~3                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                                      ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                                           ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                        ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                             ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                    ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                         ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~5                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~5                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~6                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~6                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~8                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~8                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~9                                                  ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~9                                                       ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~11                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~11                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~12                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~12                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~14                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~14                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~15                                                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|_~15                                                      ; out0             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                      ; sout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT                 ; cout             ;
; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |DigitalWatch|key_Control:Control|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                     ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |DigitalWatch|watch_cnt:cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                         ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |DigitalWatch|watch_cnt:cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][23]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][23]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][22]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][22]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][21]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][21]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][20]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][20]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][19]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][19]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][18]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][18]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][17]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][17]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][16]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][16]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][15]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][15]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][14]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][14]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][13]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][13]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][12]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][12]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][11]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][11]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][10]                                                         ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][10]                                                              ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][9]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][9]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][8]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][8]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][7]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][7]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][6]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][6]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][5]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][5]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][4]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][4]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][3]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][3]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][2]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][2]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][1]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][1]                                                               ; dataout          ;
; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][0]                                                          ; |DigitalWatch|ram_1port:ram|altdpram:mem_rtl_0|segment[0][0]                                                               ; dataout          ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Jan 25 16:09:13 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch
Info: Using vector source file "C:/Users/Sontao/OneDrive/EDA/DigitalWatch/DigitalWatch.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      22.17 %
Info: Number of transitions in simulation is 1991180
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Mon Jan 25 16:09:29 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


