Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 26 22:24:31 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_guess_number_control_sets_placed.rpt
| Design       : test_guess_number
| Device       : xc7a100ti
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              63 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry6            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry1            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry2            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry3[3]_i_1_n_0 | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry5            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry4            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | U_GUESS_NUMBER/numTry7            | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | load_number                       | RST_IBUF         |                4 |              8 |
|  CLK_IBUF_BUFG | load_guess                        | RST_IBUF         |                5 |             12 |
|  CLK_IBUF_BUFG |                                   | RST_IBUF         |               19 |             63 |
+----------------+-----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     7 |
| 8      |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


