#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000244502fdf50 .scope module, "Test" "Test" 2 2;
 .timescale -9 -9;
v00000244502fbe20_0 .var "Clk", 0 0;
v00000244502fe270_0 .var "D", 0 0;
v00000244502fe310_0 .net "Q1", 3 0, v00000244502f84b0_0;  1 drivers
S_00000244502fe0e0 .scope module, "test1" "Question1" 2 7, 3 1 0, S_00000244502fdf50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 4 "Q1";
v00000244501e3290_0 .net "Clk", 0 0, v00000244502fbe20_0;  1 drivers
v00000244501e2c10_0 .net "D", 0 0, v00000244502fe270_0;  1 drivers
v00000244502f84b0_0 .var "Q1", 3 0;
v00000244502fbd80_0 .var/i "i", 31 0;
E_00000244502f8f60 .event posedge, v00000244501e3290_0;
    .scope S_00000244502fe0e0;
T_0 ;
    %wait E_00000244502f8f60;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000244502fbd80_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000244502fbd80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000244502f84b0_0;
    %load/vec4 v00000244502fbd80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v00000244502fbd80_0;
    %store/vec4 v00000244502f84b0_0, 4, 1;
    %load/vec4 v00000244502fbd80_0;
    %subi 1, 0, 32;
    %store/vec4 v00000244502fbd80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v00000244501e2c10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000244502f84b0_0, 4, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_00000244502fdf50;
T_1 ;
T_1.0 ;
    %load/vec4 v00000244502fbe20_0;
    %nor/r;
    %store/vec4 v00000244502fbe20_0, 0, 1;
    %delay 100, 0;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000244502fdf50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244502fbe20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 400, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 400, 0;
    %load/vec4 v00000244502fe270_0;
    %nor/r;
    %store/vec4 v00000244502fe270_0, 0, 1;
    %delay 400, 0;
    %end;
    .thread T_2;
    .scope S_00000244502fdf50;
T_3 ;
    %vpi_call 2 36 "$display", "Starting Testbench" {0 0 0};
    %delay 2200, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000244502fdf50;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench1.sv";
    ".\question1.sv";
