/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Vout_1 */
#define Vout_1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Vout_1__0__MASK 0x80u
#define Vout_1__0__PC CYREG_PRT3_PC7
#define Vout_1__0__PORT 3u
#define Vout_1__0__SHIFT 7u
#define Vout_1__AG CYREG_PRT3_AG
#define Vout_1__AMUX CYREG_PRT3_AMUX
#define Vout_1__BIE CYREG_PRT3_BIE
#define Vout_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vout_1__BYP CYREG_PRT3_BYP
#define Vout_1__CTL CYREG_PRT3_CTL
#define Vout_1__DM0 CYREG_PRT3_DM0
#define Vout_1__DM1 CYREG_PRT3_DM1
#define Vout_1__DM2 CYREG_PRT3_DM2
#define Vout_1__DR CYREG_PRT3_DR
#define Vout_1__INP_DIS CYREG_PRT3_INP_DIS
#define Vout_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vout_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vout_1__LCD_EN CYREG_PRT3_LCD_EN
#define Vout_1__MASK 0x80u
#define Vout_1__PORT 3u
#define Vout_1__PRT CYREG_PRT3_PRT
#define Vout_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vout_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vout_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vout_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vout_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vout_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vout_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vout_1__PS CYREG_PRT3_PS
#define Vout_1__SHIFT 7u
#define Vout_1__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x00u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x01u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x01u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x01u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x02u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x02u

/* Rx_SBUS */
#define Rx_SBUS__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Rx_SBUS__0__MASK 0x40u
#define Rx_SBUS__0__PC CYREG_PRT1_PC6
#define Rx_SBUS__0__PORT 1u
#define Rx_SBUS__0__SHIFT 6u
#define Rx_SBUS__AG CYREG_PRT1_AG
#define Rx_SBUS__AMUX CYREG_PRT1_AMUX
#define Rx_SBUS__BIE CYREG_PRT1_BIE
#define Rx_SBUS__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_SBUS__BYP CYREG_PRT1_BYP
#define Rx_SBUS__CTL CYREG_PRT1_CTL
#define Rx_SBUS__DM0 CYREG_PRT1_DM0
#define Rx_SBUS__DM1 CYREG_PRT1_DM1
#define Rx_SBUS__DM2 CYREG_PRT1_DM2
#define Rx_SBUS__DR CYREG_PRT1_DR
#define Rx_SBUS__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_SBUS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_SBUS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_SBUS__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_SBUS__MASK 0x40u
#define Rx_SBUS__PORT 1u
#define Rx_SBUS__PRT CYREG_PRT1_PRT
#define Rx_SBUS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_SBUS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_SBUS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_SBUS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_SBUS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_SBUS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_SBUS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_SBUS__PS CYREG_PRT1_PS
#define Rx_SBUS__SHIFT 6u
#define Rx_SBUS__SLW CYREG_PRT1_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Throttle */
#define Throttle_viDAC8__CR0 CYREG_DAC3_CR0
#define Throttle_viDAC8__CR1 CYREG_DAC3_CR1
#define Throttle_viDAC8__D CYREG_DAC3_D
#define Throttle_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Throttle_viDAC8__PM_ACT_MSK 0x08u
#define Throttle_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Throttle_viDAC8__PM_STBY_MSK 0x08u
#define Throttle_viDAC8__STROBE CYREG_DAC3_STROBE
#define Throttle_viDAC8__SW0 CYREG_DAC3_SW0
#define Throttle_viDAC8__SW2 CYREG_DAC3_SW2
#define Throttle_viDAC8__SW3 CYREG_DAC3_SW3
#define Throttle_viDAC8__SW4 CYREG_DAC3_SW4
#define Throttle_viDAC8__TR CYREG_DAC3_TR
#define Throttle_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Throttle_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Throttle_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Throttle_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Throttle_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Throttle_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Throttle_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Throttle_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Throttle_viDAC8__TST CYREG_DAC3_TST

/* Brake_PWM */
#define Brake_PWM__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Brake_PWM__0__MASK 0x01u
#define Brake_PWM__0__PC CYREG_PRT2_PC0
#define Brake_PWM__0__PORT 2u
#define Brake_PWM__0__SHIFT 0u
#define Brake_PWM__AG CYREG_PRT2_AG
#define Brake_PWM__AMUX CYREG_PRT2_AMUX
#define Brake_PWM__BIE CYREG_PRT2_BIE
#define Brake_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Brake_PWM__BYP CYREG_PRT2_BYP
#define Brake_PWM__CTL CYREG_PRT2_CTL
#define Brake_PWM__DM0 CYREG_PRT2_DM0
#define Brake_PWM__DM1 CYREG_PRT2_DM1
#define Brake_PWM__DM2 CYREG_PRT2_DM2
#define Brake_PWM__DR CYREG_PRT2_DR
#define Brake_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Brake_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Brake_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Brake_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Brake_PWM__MASK 0x01u
#define Brake_PWM__PORT 2u
#define Brake_PWM__PRT CYREG_PRT2_PRT
#define Brake_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Brake_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Brake_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Brake_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Brake_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Brake_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Brake_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Brake_PWM__PS CYREG_PRT2_PS
#define Brake_PWM__SHIFT 0u
#define Brake_PWM__SLW CYREG_PRT2_SLW

/* PWM_Brake */
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Brake_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_Brake_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Brake_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWM_Brake_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Brake_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Brake_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Brake_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Brake_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Brake_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_Brake_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1

/* PWM_Steer */
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define PWM_Steer_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Steer_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PWM_Steer_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Steer_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Steer_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Steer_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Steer_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Steer_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define PWM_Steer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_Steer_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* SBUS_UART */
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SBUS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SBUS_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define SBUS_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define SBUS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SBUS_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define SBUS_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define SBUS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SBUS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SBUS_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define SBUS_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define SBUS_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SBUS_UART_BUART_sRX_RxSts__2__MASK 0x04u
#define SBUS_UART_BUART_sRX_RxSts__2__POS 2
#define SBUS_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define SBUS_UART_BUART_sRX_RxSts__3__POS 3
#define SBUS_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define SBUS_UART_BUART_sRX_RxSts__4__POS 4
#define SBUS_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define SBUS_UART_BUART_sRX_RxSts__5__POS 5
#define SBUS_UART_BUART_sRX_RxSts__MASK 0x3Cu
#define SBUS_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define SBUS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SBUS_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST

/* Steering_PWM */
#define Steering_PWM__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Steering_PWM__0__MASK 0x04u
#define Steering_PWM__0__PC CYREG_PRT2_PC2
#define Steering_PWM__0__PORT 2u
#define Steering_PWM__0__SHIFT 2u
#define Steering_PWM__AG CYREG_PRT2_AG
#define Steering_PWM__AMUX CYREG_PRT2_AMUX
#define Steering_PWM__BIE CYREG_PRT2_BIE
#define Steering_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Steering_PWM__BYP CYREG_PRT2_BYP
#define Steering_PWM__CTL CYREG_PRT2_CTL
#define Steering_PWM__DM0 CYREG_PRT2_DM0
#define Steering_PWM__DM1 CYREG_PRT2_DM1
#define Steering_PWM__DM2 CYREG_PRT2_DM2
#define Steering_PWM__DR CYREG_PRT2_DR
#define Steering_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Steering_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Steering_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Steering_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Steering_PWM__MASK 0x04u
#define Steering_PWM__PORT 2u
#define Steering_PWM__PRT CYREG_PRT2_PRT
#define Steering_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Steering_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Steering_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Steering_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Steering_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Steering_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Steering_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Steering_PWM__PS CYREG_PRT2_PS
#define Steering_PWM__SHIFT 2u
#define Steering_PWM__SLW CYREG_PRT2_SLW

/* Handle_Encoder */
#define Handle_Encoder_A__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Handle_Encoder_A__0__MASK 0x80u
#define Handle_Encoder_A__0__PC CYREG_PRT0_PC7
#define Handle_Encoder_A__0__PORT 0u
#define Handle_Encoder_A__0__SHIFT 7u
#define Handle_Encoder_A__AG CYREG_PRT0_AG
#define Handle_Encoder_A__AMUX CYREG_PRT0_AMUX
#define Handle_Encoder_A__BIE CYREG_PRT0_BIE
#define Handle_Encoder_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Handle_Encoder_A__BYP CYREG_PRT0_BYP
#define Handle_Encoder_A__CTL CYREG_PRT0_CTL
#define Handle_Encoder_A__DM0 CYREG_PRT0_DM0
#define Handle_Encoder_A__DM1 CYREG_PRT0_DM1
#define Handle_Encoder_A__DM2 CYREG_PRT0_DM2
#define Handle_Encoder_A__DR CYREG_PRT0_DR
#define Handle_Encoder_A__INP_DIS CYREG_PRT0_INP_DIS
#define Handle_Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Handle_Encoder_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Handle_Encoder_A__LCD_EN CYREG_PRT0_LCD_EN
#define Handle_Encoder_A__MASK 0x80u
#define Handle_Encoder_A__PORT 0u
#define Handle_Encoder_A__PRT CYREG_PRT0_PRT
#define Handle_Encoder_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Handle_Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Handle_Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Handle_Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Handle_Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Handle_Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Handle_Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Handle_Encoder_A__PS CYREG_PRT0_PS
#define Handle_Encoder_A__SHIFT 7u
#define Handle_Encoder_A__SLW CYREG_PRT0_SLW
#define Handle_Encoder_B__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Handle_Encoder_B__0__MASK 0x40u
#define Handle_Encoder_B__0__PC CYREG_PRT0_PC6
#define Handle_Encoder_B__0__PORT 0u
#define Handle_Encoder_B__0__SHIFT 6u
#define Handle_Encoder_B__AG CYREG_PRT0_AG
#define Handle_Encoder_B__AMUX CYREG_PRT0_AMUX
#define Handle_Encoder_B__BIE CYREG_PRT0_BIE
#define Handle_Encoder_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define Handle_Encoder_B__BYP CYREG_PRT0_BYP
#define Handle_Encoder_B__CTL CYREG_PRT0_CTL
#define Handle_Encoder_B__DM0 CYREG_PRT0_DM0
#define Handle_Encoder_B__DM1 CYREG_PRT0_DM1
#define Handle_Encoder_B__DM2 CYREG_PRT0_DM2
#define Handle_Encoder_B__DR CYREG_PRT0_DR
#define Handle_Encoder_B__INP_DIS CYREG_PRT0_INP_DIS
#define Handle_Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Handle_Encoder_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Handle_Encoder_B__LCD_EN CYREG_PRT0_LCD_EN
#define Handle_Encoder_B__MASK 0x40u
#define Handle_Encoder_B__PORT 0u
#define Handle_Encoder_B__PRT CYREG_PRT0_PRT
#define Handle_Encoder_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Handle_Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Handle_Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Handle_Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Handle_Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Handle_Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Handle_Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Handle_Encoder_B__PS CYREG_PRT0_PS
#define Handle_Encoder_B__SHIFT 6u
#define Handle_Encoder_B__SLW CYREG_PRT0_SLW
#define Handle_Encoder_bQuadDec_Stsreg__0__MASK 0x01u
#define Handle_Encoder_bQuadDec_Stsreg__0__POS 0
#define Handle_Encoder_bQuadDec_Stsreg__1__MASK 0x02u
#define Handle_Encoder_bQuadDec_Stsreg__1__POS 1
#define Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Handle_Encoder_bQuadDec_Stsreg__2__MASK 0x04u
#define Handle_Encoder_bQuadDec_Stsreg__2__POS 2
#define Handle_Encoder_bQuadDec_Stsreg__3__MASK 0x08u
#define Handle_Encoder_bQuadDec_Stsreg__3__POS 3
#define Handle_Encoder_bQuadDec_Stsreg__MASK 0x0Fu
#define Handle_Encoder_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Handle_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Handle_Encoder_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* Opamp_Throttle */
#define Opamp_Throttle_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_Throttle_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_Throttle_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_Throttle_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_Throttle_ABuf__PM_ACT_MSK 0x08u
#define Opamp_Throttle_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_Throttle_ABuf__PM_STBY_MSK 0x08u
#define Opamp_Throttle_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_Throttle_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_Throttle_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_Throttle_ABuf__TR1 CYREG_OPAMP3_TR1

/* SBUS_Interrupt */
#define SBUS_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SBUS_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SBUS_Interrupt__INTC_MASK 0x01u
#define SBUS_Interrupt__INTC_NUMBER 0u
#define SBUS_Interrupt__INTC_PRIOR_NUM 7u
#define SBUS_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SBUS_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SBUS_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Steering_Direction */
#define Steering_Direction__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Steering_Direction__0__MASK 0x08u
#define Steering_Direction__0__PC CYREG_PRT2_PC3
#define Steering_Direction__0__PORT 2u
#define Steering_Direction__0__SHIFT 3u
#define Steering_Direction__AG CYREG_PRT2_AG
#define Steering_Direction__AMUX CYREG_PRT2_AMUX
#define Steering_Direction__BIE CYREG_PRT2_BIE
#define Steering_Direction__BIT_MASK CYREG_PRT2_BIT_MASK
#define Steering_Direction__BYP CYREG_PRT2_BYP
#define Steering_Direction__CTL CYREG_PRT2_CTL
#define Steering_Direction__DM0 CYREG_PRT2_DM0
#define Steering_Direction__DM1 CYREG_PRT2_DM1
#define Steering_Direction__DM2 CYREG_PRT2_DM2
#define Steering_Direction__DR CYREG_PRT2_DR
#define Steering_Direction__INP_DIS CYREG_PRT2_INP_DIS
#define Steering_Direction__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Steering_Direction__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Steering_Direction__LCD_EN CYREG_PRT2_LCD_EN
#define Steering_Direction__MASK 0x08u
#define Steering_Direction__PORT 2u
#define Steering_Direction__PRT CYREG_PRT2_PRT
#define Steering_Direction__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Steering_Direction__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Steering_Direction__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Steering_Direction__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Steering_Direction__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Steering_Direction__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Steering_Direction__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Steering_Direction__PS CYREG_PRT2_PS
#define Steering_Direction__SHIFT 3u
#define Steering_Direction__SLW CYREG_PRT2_SLW

/* Control_Loop_Interrupt */
#define Control_Loop_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Control_Loop_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Control_Loop_Interrupt__INTC_MASK 0x20000u
#define Control_Loop_Interrupt__INTC_NUMBER 17u
#define Control_Loop_Interrupt__INTC_PRIOR_NUM 7u
#define Control_Loop_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Control_Loop_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Control_Loop_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Controller"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
