Timing Analyzer report for projeto_final
Fri Nov 29 15:14:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; projeto_final                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.6%      ;
;     Processor 3            ;   8.3%      ;
;     Processor 4            ;   7.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] } ;
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 110.79 MHz ; 110.79 MHz      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ;      ;
; 133.49 MHz ; 133.49 MHz      ; clk                                                     ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -6.573 ; -94.251       ;
; clk                                                     ; -6.491 ; -2236.335     ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.352 ; 0.000         ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.877 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -3.000 ; -1414.902     ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.424  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                   ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                             ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; -6.573 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.935      ; 8.565      ;
; -6.525 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.993      ; 8.575      ;
; -6.499 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.935      ; 8.491      ;
; -6.200 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.927      ; 8.203      ;
; -6.159 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.928      ; 8.145      ;
; -6.152 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 8.213      ;
; -6.123 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.927      ; 8.126      ;
; -6.111 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 8.155      ;
; -6.081 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.928      ; 8.067      ;
; -6.070 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.928      ; 8.249      ;
; -6.022 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 8.259      ;
; -6.003 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.910      ; 7.981      ;
; -5.992 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.928      ; 8.171      ;
; -5.991 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.918      ; 7.972      ;
; -5.974 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.919      ; 7.970      ;
; -5.945 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.908      ; 8.114      ;
; -5.943 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 7.982      ;
; -5.935 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.968      ; 7.971      ;
; -5.929 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.918      ; 7.910      ;
; -5.925 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.919      ; 7.921      ;
; -5.909 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.910      ; 7.887      ;
; -5.903 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.977      ; 7.957      ;
; -5.897 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.966      ; 8.124      ;
; -5.868 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.908      ; 8.037      ;
; -5.847 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.905      ; 7.830      ;
; -5.799 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.963      ; 7.840      ;
; -5.785 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.918      ; 7.955      ;
; -5.773 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.905      ; 7.756      ;
; -5.737 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 7.965      ;
; -5.731 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.906      ; 7.884      ;
; -5.707 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.918      ; 7.877      ;
; -5.683 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.964      ; 7.894      ;
; -5.669 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.906      ; 7.822      ;
; -5.665 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.055      ; 7.978      ;
; -5.649 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.076      ; 7.985      ;
; -5.616 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.055      ; 7.929      ;
; -5.601 ; acesso_ram:acesso|a_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.967      ; 7.636      ;
; -5.600 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.076      ; 7.936      ;
; -5.591 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.134      ; 7.985      ;
; -5.568 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.090      ; 7.916      ;
; -5.566 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.919      ; 7.757      ;
; -5.536 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.113      ; 7.907      ;
; -5.525 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.074      ; 7.858      ;
; -5.518 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.977      ; 7.767      ;
; -5.506 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.148      ; 7.912      ;
; -5.478 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.919      ; 7.669      ;
; -5.477 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.132      ; 7.868      ;
; -5.466 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.090      ; 7.814      ;
; -5.452 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 7.501      ;
; -5.437 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.074      ; 7.770      ;
; -5.118 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.962      ; 7.158      ;
; -5.014 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.112      ; 7.384      ;
; -4.982 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 7.031      ;
; -4.942 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.991      ;
; -4.916 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 6.955      ;
; -4.912 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.973      ;
; -4.892 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.941      ;
; -4.846 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.890      ;
; -4.829 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.878      ;
; -4.757 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.994      ;
; -4.672 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.721      ;
; -4.657 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.966      ; 6.884      ;
; -4.656 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.964      ; 6.867      ;
; -4.560 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.147      ; 6.965      ;
; -4.548 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.967      ; 6.583      ;
; -4.532 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.593      ;
; -4.500 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.544      ;
; -4.493 ; acesso_ram:acesso|b_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.542      ;
; -4.474 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.518      ;
; -4.472 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 6.700      ;
; -4.472 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.131      ; 6.862      ;
; -4.411 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.648      ;
; -4.402 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.445      ;
; -4.402 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 2.134      ; 6.796      ;
; -4.392 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.967      ; 6.427      ;
; -4.390 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.977      ; 6.444      ;
; -4.385 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.622      ;
; -4.373 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.417      ;
; -4.362 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.405      ;
; -4.328 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.377      ;
; -4.322 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.383      ;
; -4.315 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.376      ;
; -4.313 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.549      ;
; -4.312 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.355      ;
; -4.293 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.975      ; 6.331      ;
; -4.289 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.984      ; 6.349      ;
; -4.284 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.521      ;
; -4.283 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 6.336      ;
; -4.277 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.966      ; 6.504      ;
; -4.273 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.509      ;
; -4.265 ; acesso_ram:acesso|b_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.308      ;
; -4.256 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.962      ; 6.296      ;
; -4.249 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.986      ; 6.293      ;
; -4.249 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.292      ;
; -4.243 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.976      ; 6.296      ;
; -4.224 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.984      ; 6.284      ;
; -4.223 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.459      ;
; -4.208 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.975      ; 6.246      ;
; -4.195 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.985      ; 6.256      ;
; -4.193 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.992      ; 6.242      ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.491 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.402     ; 7.087      ;
; -6.471 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.419     ; 7.050      ;
; -6.454 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.429     ; 7.023      ;
; -6.429 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.381     ; 7.046      ;
; -6.427 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.441     ; 6.984      ;
; -6.417 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.385     ; 7.030      ;
; -6.415 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|entrada_brg[3]    ; clk          ; clk         ; 1.000        ; -0.401     ; 7.012      ;
; -6.405 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.398     ; 7.005      ;
; -6.400 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.407     ; 6.991      ;
; -6.389 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.407     ; 6.980      ;
; -6.381 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.441     ; 6.938      ;
; -6.362 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.394     ; 6.966      ;
; -6.359 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.423     ; 6.934      ;
; -6.352 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.422     ; 6.928      ;
; -6.350 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a61~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.438     ; 6.910      ;
; -6.347 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.413     ; 6.932      ;
; -6.344 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a15~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.435     ; 6.907      ;
; -6.340 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.411     ; 6.927      ;
; -6.331 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a77~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.420     ; 6.909      ;
; -6.325 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.402     ; 6.921      ;
; -6.319 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]    ; clk          ; clk         ; 1.000        ; -0.413     ; 6.904      ;
; -6.306 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.427     ; 6.877      ;
; -6.306 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a123~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.387     ; 6.917      ;
; -6.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a109~porta_we_reg ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.417     ; 6.885      ;
; -6.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.417     ; 6.885      ;
; -6.295 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.426     ; 6.867      ;
; -6.290 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.430     ; 6.858      ;
; -6.282 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a106~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.423     ; 6.857      ;
; -6.278 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a122~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.396     ; 6.880      ;
; -6.277 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.435     ; 6.840      ;
; -6.273 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a11~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.394     ; 6.877      ;
; -6.272 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.419     ; 6.851      ;
; -6.265 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.447     ; 6.816      ;
; -6.262 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.427     ; 6.833      ;
; -6.254 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.407     ; 6.845      ;
; -6.254 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a119~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.392     ; 6.860      ;
; -6.241 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.445     ; 6.794      ;
; -6.225 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a59~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.418     ; 6.805      ;
; -6.224 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a39~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.446     ; 6.776      ;
; -6.217 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.396     ; 6.819      ;
; -6.213 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.430     ; 6.781      ;
; -6.211 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.426     ; 6.783      ;
; -6.194 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.425     ; 6.767      ;
; -6.187 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.416     ; 6.769      ;
; -6.186 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.409     ; 6.775      ;
; -6.185 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.417     ; 6.766      ;
; -6.183 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.397     ; 6.784      ;
; -6.181 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a12~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.406     ; 6.773      ;
; -6.179 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a43~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.430     ; 6.747      ;
; -6.178 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a57~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]    ; clk          ; clk         ; 1.000        ; -0.417     ; 6.759      ;
; -6.174 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.416     ; 6.756      ;
; -6.169 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.417     ; 6.750      ;
; -6.165 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.405     ; 6.758      ;
; -6.164 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]    ; clk          ; clk         ; 1.000        ; -0.411     ; 6.751      ;
; -6.155 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.450     ; 6.703      ;
; -6.152 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.411     ; 6.739      ;
; -6.147 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.429     ; 6.716      ;
; -6.146 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.428     ; 6.716      ;
; -6.145 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a75~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.400     ; 6.743      ;
; -6.139 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|valor_display[12] ; clk          ; clk         ; 1.000        ; -0.402     ; 6.735      ;
; -6.137 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.413     ; 6.722      ;
; -6.135 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.429     ; 6.704      ;
; -6.133 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.435     ; 6.696      ;
; -6.133 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]    ; clk          ; clk         ; 1.000        ; -0.436     ; 6.695      ;
; -6.129 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.449     ; 6.678      ;
; -6.128 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.428     ; 6.698      ;
; -6.125 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.418     ; 6.705      ;
; -6.125 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.433     ; 6.690      ;
; -6.120 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a18~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.371     ; 6.747      ;
; -6.119 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a78~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.387     ; 6.730      ;
; -6.107 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.430     ; 6.675      ;
; -6.105 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]    ; clk          ; clk         ; 1.000        ; -0.419     ; 6.684      ;
; -6.100 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.411     ; 6.687      ;
; -6.096 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.410     ; 6.684      ;
; -6.095 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.391     ; 6.702      ;
; -6.095 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a103~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.427     ; 6.666      ;
; -6.093 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.448     ; 6.643      ;
; -6.092 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.400     ; 6.690      ;
; -6.092 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.411     ; 6.679      ;
; -6.088 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.430     ; 6.656      ;
; -6.088 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a74~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.411     ; 6.675      ;
; -6.084 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.417     ; 6.665      ;
; -6.077 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|valor_display[12] ; clk          ; clk         ; 1.000        ; -0.381     ; 6.694      ;
; -6.074 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.404     ; 6.668      ;
; -6.071 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a116~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.420     ; 6.649      ;
; -6.070 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a100~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.407     ; 6.661      ;
; -6.064 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a0~porta_we_reg   ; acesso_ram:acesso|entrada_brg[0]    ; clk          ; clk         ; 1.000        ; -0.391     ; 6.671      ;
; -6.063 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.432     ; 6.629      ;
; -6.062 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|valor_display[3]  ; clk          ; clk         ; 1.000        ; -0.401     ; 6.659      ;
; -6.057 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.424     ; 6.631      ;
; -6.052 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a52~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.416     ; 6.634      ;
; -6.051 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a93~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.422     ; 6.627      ;
; -6.045 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a50~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.445     ; 6.598      ;
; -6.037 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.415     ; 6.620      ;
; -6.035 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.445     ; 6.588      ;
; -6.034 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a84~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.407     ; 6.625      ;
; -6.033 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a118~porta_we_reg ; acesso_ram:acesso|entrada_brg[6]    ; clk          ; clk         ; 1.000        ; -0.404     ; 6.627      ;
; -6.029 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.411     ; 6.616      ;
; -6.027 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_we_reg   ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.388     ; 6.637      ;
; -6.024 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a30~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.404     ; 6.618      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                  ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[15]       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3]                                                                  ; clk                                                     ; clk         ; 0.000        ; 0.173      ; 0.711      ;
; 0.355 ; acesso_ram:acesso|data_in_ram[8]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.443      ; 1.020      ;
; 0.385 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.445      ; 1.052      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|wren_ram                                           ; acesso_ram:acesso|wren_ram                                                                                               ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; acesso_ram:acesso|ler_escrever_brg                                   ; acesso_ram:acesso|ler_escrever_brg                                                                                       ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.404 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.441      ; 1.067      ;
; 0.408 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.442      ; 1.072      ;
; 0.416 ; acesso_ram:acesso|data_in_ram[13]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a29~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.436      ; 1.074      ;
; 0.427 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.455      ; 1.104      ;
; 0.429 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[8]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[10]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[7]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.698      ;
; 0.450 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[12]                ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.452 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[14]                ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.719      ;
; 0.470 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[7]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.738      ;
; 0.535 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[15]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.088      ; 4.071      ;
; 0.547 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.448      ; 1.217      ;
; 0.572 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|operacao_finalizada                                                                                    ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.840      ;
; 0.572 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[0]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.092      ; 4.112      ;
; 0.572 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|wren_ram                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.119      ;
; 0.576 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.097      ; 4.121      ;
; 0.582 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.850      ;
; 0.590 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]                                                         ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.858      ;
; 0.592 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[6]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[0]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.859      ;
; 0.595 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.095      ; 4.138      ;
; 0.600 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[11]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.612 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                    ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.080      ; 0.878      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                    ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.889      ;
; 0.622 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[11]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.101      ; 4.171      ;
; 0.623 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[11]                ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.890      ;
; 0.624 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[15]                ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 0.891      ;
; 0.645 ; acesso_ram:acesso|addr_ram[3]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.433      ; 1.300      ;
; 0.646 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.447      ; 1.315      ;
; 0.654 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[10]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.101      ; 4.203      ;
; 0.658 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[9]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.090      ; 4.196      ;
; 0.665 ; acesso_ram:acesso|addr_ram[0]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.433      ; 1.320      ;
; 0.666 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[13]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.101      ; 4.215      ;
; 0.669 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.433      ; 1.324      ;
; 0.672 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[3]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.219      ;
; 0.676 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.432      ; 1.330      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[13]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[3]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[7]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[8]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[10]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.224      ;
; 0.681 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.436      ; 1.339      ;
; 0.686 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.096      ; 4.230      ;
; 0.692 ; acesso_ram:acesso|data_in_ram[14]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.451      ; 1.365      ;
; 0.694 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.962      ;
; 0.697 ; acesso_ram:acesso|data_in_ram[2]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.440      ; 1.359      ;
; 0.699 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a26~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.445      ; 1.366      ;
; 0.704 ; acesso_ram:acesso|addr_ram[8]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.447      ; 1.373      ;
; 0.705 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[4]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.100      ; 4.253      ;
; 0.706 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[8]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.974      ;
; 0.707 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[9]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.082      ; 0.975      ;
; 0.710 ; acesso_ram:acesso|addr_ram[1]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.432      ; 1.364      ;
; 0.716 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[4]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.102      ; 4.266      ;
; 0.720 ; acesso_ram:acesso|addr_ram[11]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.436      ; 1.378      ;
; 0.722 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.445      ; 1.389      ;
; 0.724 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.271      ;
; 0.724 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[6]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.271      ;
; 0.724 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[9]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.271      ;
; 0.725 ; acesso_ram:acesso|addr_ram[5]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.433      ; 1.380      ;
; 0.726 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[12]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.097      ; 4.271      ;
; 0.732 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[2]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.100      ; 4.280      ;
; 0.732 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[10]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.098      ; 4.278      ;
; 0.733 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[14]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.098      ; 4.279      ;
; 0.740 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.090      ; 4.278      ;
; 0.740 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.090      ; 4.278      ;
; 0.740 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.090      ; 4.278      ;
; 0.740 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.090      ; 4.278      ;
; 0.741 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[4]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[4]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 1.008      ;
; 0.741 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[3]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[3]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 1.008      ;
; 0.742 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[0]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[0]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.081      ; 1.009      ;
; 0.742 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a26~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.455      ; 1.419      ;
; 0.743 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[8]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.100      ; 4.291      ;
; 0.743 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[5]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.280      ;
; 0.743 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.089      ; 4.280      ;
; 0.744 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[11]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.291      ;
; 0.747 ; acesso_ram:acesso|addr_ram[1]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.432      ; 1.401      ;
; 0.760 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.454      ; 1.436      ;
; 0.771 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[9]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.101      ; 4.320      ;
; 0.774 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[6]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.102      ; 4.324      ;
; 0.777 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[8]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.101      ; 4.326      ;
; 0.780 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a58~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.455      ; 1.457      ;
; 0.790 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[11]                                                                                           ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.337      ;
; 0.790 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[6]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.337      ;
; 0.799 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[15]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.098      ; 4.345      ;
; 0.802 ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[2]                    ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.080      ; 1.068      ;
; 0.808 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[3]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.099      ; 4.355      ;
; 0.819 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[6]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 3.092      ; 4.359      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                                                              ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.877 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.307      ; 6.416      ;
; 0.895 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.461      ; 6.588      ;
; 0.939 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.488      ; 3.457      ;
; 0.978 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.459      ; 6.669      ;
; 0.981 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.327      ; 3.338      ;
; 0.996 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.298      ; 6.526      ;
; 1.018 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.476      ; 6.726      ;
; 1.111 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.297      ; 6.640      ;
; 1.112 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.285      ; 6.629      ;
; 1.122 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.298      ; 6.652      ;
; 1.190 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.287      ; 6.709      ;
; 1.197 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.298      ; 6.727      ;
; 1.241 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.284      ; 6.757      ;
; 1.250 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.439      ; 6.921      ;
; 1.267 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.288      ; 6.787      ;
; 1.296 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.471      ; 3.797      ;
; 1.301 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.307      ; 6.840      ;
; 1.317 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 3.667      ;
; 1.352 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.451      ; 3.833      ;
; 1.363 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.296      ; 3.689      ;
; 1.401 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.461      ; 6.614      ;
; 1.405 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.315      ; 6.952      ;
; 1.408 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.488      ; 3.926      ;
; 1.416 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 5.308      ; 6.956      ;
; 1.434 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.321      ; 3.785      ;
; 1.463 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.307      ; 6.522      ;
; 1.507 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 3.837      ;
; 1.514 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.298      ; 6.564      ;
; 1.543 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.459      ; 6.754      ;
; 1.557 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.471      ; 4.058      ;
; 1.567 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.265      ; 3.862      ;
; 1.585 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 3.925      ;
; 1.589 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.474      ; 4.093      ;
; 1.630 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.298      ; 3.958      ;
; 1.642 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.296      ; 3.968      ;
; 1.648 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.244      ; 3.922      ;
; 1.657 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.476      ; 6.885      ;
; 1.663 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.265      ; 3.958      ;
; 1.663 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.298      ; 6.713      ;
; 1.664 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.285      ; 6.701      ;
; 1.667 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.242      ; 3.939      ;
; 1.672 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.264      ; 3.966      ;
; 1.706 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.297      ; 6.755      ;
; 1.721 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.287      ; 6.760      ;
; 1.735 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.439      ; 6.926      ;
; 1.739 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.298      ; 6.789      ;
; 1.749 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.244      ; 4.023      ;
; 1.781 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.242      ; 4.053      ;
; 1.817 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.284      ; 6.853      ;
; 1.818 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.264      ; 4.112      ;
; 1.823 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.288      ; 6.863      ;
; 1.824 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 4.154      ;
; 1.841 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.191      ;
; 1.844 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.194      ;
; 1.856 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.206      ;
; 1.864 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.307      ; 6.923      ;
; 1.884 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 4.224      ;
; 1.890 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.311      ; 4.231      ;
; 1.898 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.315      ; 6.965      ;
; 1.900 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 4.240      ;
; 1.905 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.451      ; 4.386      ;
; 1.908 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.474      ; 4.412      ;
; 1.919 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 4.259      ;
; 1.922 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.474      ; 4.426      ;
; 1.929 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.321      ; 4.280      ;
; 1.931 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 4.261      ;
; 1.941 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.311      ; 4.282      ;
; 1.941 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.298      ; 4.269      ;
; 1.941 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.264      ; 4.235      ;
; 1.948 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.321      ; 4.299      ;
; 1.950 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 4.280      ;
; 1.953 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.303      ;
; 1.962 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.264      ; 4.256      ;
; 1.965 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.254      ; 4.249      ;
; 1.965 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.315      ;
; 1.968 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.299      ; 4.297      ;
; 1.970 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 5.308      ; 7.030      ;
; 1.972 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.322      ;
; 1.984 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.334      ;
; 2.002 ; acesso_ram:acesso|a_ula[15]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.333      ; 4.365      ;
; 2.030 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 4.370      ;
; 2.030 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.473      ; 4.533      ;
; 2.044 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.310      ; 4.384      ;
; 2.052 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.298      ; 4.380      ;
; 2.054 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.473      ; 4.557      ;
; 2.055 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.321      ; 4.406      ;
; 2.061 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 4.391      ;
; 2.065 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.319      ; 4.414      ;
; 2.066 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.298      ; 4.394      ;
; 2.074 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.321      ; 4.425      ;
; 2.075 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.300      ; 4.405      ;
; 2.079 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.429      ;
; 2.091 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.441      ;
; 2.098 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.448      ;
; 2.102 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.254      ; 4.386      ;
; 2.110 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.320      ; 4.460      ;
; 2.152 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.309      ; 4.491      ;
; 2.156 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.473      ; 4.659      ;
; 2.174 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.297      ; 4.501      ;
; 2.176 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.309      ; 4.515      ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 119.67 MHz ; 119.67 MHz      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ;      ;
; 146.54 MHz ; 146.54 MHz      ; clk                                                     ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -6.032 ; -87.358       ;
; clk                                                     ; -5.824 ; -1991.565     ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.300 ; 0.000         ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.846 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -3.000 ; -1398.006     ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.364  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                    ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                             ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; -6.032 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.672      ; 7.849      ;
; -5.979 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.672      ; 7.796      ;
; -5.932 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.751      ; 7.828      ;
; -5.733 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.662      ; 7.556      ;
; -5.688 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.663      ; 7.497      ;
; -5.680 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.662      ; 7.503      ;
; -5.635 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.663      ; 7.444      ;
; -5.633 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 7.535      ;
; -5.623 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.647      ; 7.423      ;
; -5.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.663      ; 7.594      ;
; -5.588 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 7.476      ;
; -5.571 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.375      ;
; -5.568 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.663      ; 7.541      ;
; -5.538 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.645      ; 7.501      ;
; -5.521 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 7.573      ;
; -5.518 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.322      ;
; -5.514 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.656      ; 7.332      ;
; -5.485 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.645      ; 7.448      ;
; -5.463 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 7.346      ;
; -5.461 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.656      ; 7.279      ;
; -5.456 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.647      ; 7.256      ;
; -5.438 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.724      ; 7.480      ;
; -5.409 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.726      ; 7.288      ;
; -5.384 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.644      ; 7.190      ;
; -5.383 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.735      ; 7.280      ;
; -5.338 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.643      ; 7.286      ;
; -5.331 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.644      ; 7.137      ;
; -5.306 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.271      ;
; -5.299 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.782      ; 7.397      ;
; -5.285 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.643      ; 7.233      ;
; -5.284 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.723      ; 7.169      ;
; -5.263 ; acesso_ram:acesso|a_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.725      ; 7.141      ;
; -5.253 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.218      ;
; -5.246 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.782      ; 7.344      ;
; -5.230 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.722      ; 7.257      ;
; -5.227 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.798      ; 7.342      ;
; -5.205 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 7.249      ;
; -5.191 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.814      ; 7.321      ;
; -5.174 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.798      ; 7.289      ;
; -5.168 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.861      ; 7.345      ;
; -5.152 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.134      ;
; -5.141 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.796      ; 7.254      ;
; -5.111 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 7.006      ;
; -5.101 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.814      ; 7.231      ;
; -5.099 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.655      ; 7.081      ;
; -5.096 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.877      ; 7.290      ;
; -5.088 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.796      ; 7.201      ;
; -5.061 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.893      ; 7.270      ;
; -5.059 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 7.120      ;
; -5.048 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.875      ; 7.240      ;
; -4.820 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.722      ; 6.704      ;
; -4.649 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.860      ; 6.825      ;
; -4.553 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.448      ;
; -4.547 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 6.430      ;
; -4.520 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.415      ;
; -4.518 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 6.420      ;
; -4.473 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.368      ;
; -4.473 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 6.361      ;
; -4.448 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.343      ;
; -4.406 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 6.458      ;
; -4.323 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.724      ; 6.365      ;
; -4.314 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.722      ; 6.341      ;
; -4.300 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.892      ; 6.508      ;
; -4.288 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.183      ;
; -4.242 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.725      ; 6.120      ;
; -4.224 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.874      ; 6.415      ;
; -4.190 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 6.092      ;
; -4.174 ; acesso_ram:acesso|b_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 6.069      ;
; -4.145 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 6.033      ;
; -4.143 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 6.187      ;
; -4.111 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.735      ; 6.008      ;
; -4.099 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 5.987      ;
; -4.097 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.877      ; 6.291      ;
; -4.078 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 6.130      ;
; -4.032 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 6.084      ;
; -4.030 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.725      ; 5.908      ;
; -3.995 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.724      ; 6.037      ;
; -3.992 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.879      ;
; -3.986 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.888      ;
; -3.983 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 5.871      ;
; -3.979 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.750      ; 5.874      ;
; -3.961 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.733      ; 5.843      ;
; -3.959 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.846      ;
; -3.958 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.860      ;
; -3.942 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.874      ; 6.133      ;
; -3.941 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 5.829      ;
; -3.932 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.740      ; 5.833      ;
; -3.925 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.976      ;
; -3.916 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 5.968      ;
; -3.912 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.799      ;
; -3.905 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.722      ; 5.789      ;
; -3.903 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 5.799      ;
; -3.893 ; acesso_ram:acesso|b_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.733      ; 5.953      ;
; -3.892 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.943      ;
; -3.887 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.774      ;
; -3.874 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.742      ; 5.926      ;
; -3.872 ; acesso_ram:acesso|b_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.759      ;
; -3.871 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.733      ; 5.753      ;
; -3.870 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.734      ; 5.766      ;
; -3.861 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk          ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.741      ; 5.763      ;
+--------+---------------------------------------------------------+-------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.824 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.391     ; 6.432      ;
; -5.822 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.337     ; 6.484      ;
; -5.807 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.368     ; 6.438      ;
; -5.807 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.380     ; 6.426      ;
; -5.796 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.354     ; 6.441      ;
; -5.766 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.358     ; 6.407      ;
; -5.750 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a15~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.385     ; 6.364      ;
; -5.748 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.374     ; 6.373      ;
; -5.740 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a61~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.387     ; 6.352      ;
; -5.739 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.361     ; 6.377      ;
; -5.729 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.331     ; 6.397      ;
; -5.721 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]    ; clk          ; clk         ; 1.000        ; -0.364     ; 6.356      ;
; -5.709 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.376     ; 6.332      ;
; -5.707 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.367     ; 6.339      ;
; -5.707 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.379     ; 6.327      ;
; -5.700 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.357     ; 6.342      ;
; -5.698 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|entrada_brg[3]    ; clk          ; clk         ; 1.000        ; -0.351     ; 6.346      ;
; -5.689 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.366     ; 6.322      ;
; -5.675 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.399     ; 6.275      ;
; -5.674 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a11~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.344     ; 6.329      ;
; -5.671 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.384     ; 6.286      ;
; -5.668 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.345     ; 6.322      ;
; -5.668 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a59~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.370     ; 6.297      ;
; -5.666 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a77~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.370     ; 6.295      ;
; -5.664 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.374     ; 6.289      ;
; -5.653 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.378     ; 6.274      ;
; -5.652 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.356     ; 6.295      ;
; -5.651 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.382     ; 6.268      ;
; -5.645 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.347     ; 6.297      ;
; -5.642 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.395     ; 6.246      ;
; -5.641 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.385     ; 6.255      ;
; -5.637 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.352     ; 6.284      ;
; -5.637 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.387     ; 6.249      ;
; -5.632 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a109~porta_we_reg ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.365     ; 6.266      ;
; -5.631 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a39~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.397     ; 6.233      ;
; -5.628 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a123~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.336     ; 6.291      ;
; -5.618 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a122~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.350     ; 6.267      ;
; -5.615 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.376     ; 6.238      ;
; -5.610 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.377     ; 6.232      ;
; -5.592 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.369     ; 6.222      ;
; -5.591 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.370     ; 6.220      ;
; -5.578 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a119~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.342     ; 6.235      ;
; -5.576 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.378     ; 6.197      ;
; -5.568 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.348     ; 6.219      ;
; -5.568 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a75~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.350     ; 6.217      ;
; -5.566 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.366     ; 6.199      ;
; -5.565 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.383     ; 6.181      ;
; -5.563 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a43~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.381     ; 6.181      ;
; -5.562 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.361     ; 6.200      ;
; -5.557 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a57~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]    ; clk          ; clk         ; 1.000        ; -0.368     ; 6.188      ;
; -5.556 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.368     ; 6.187      ;
; -5.556 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.368     ; 6.187      ;
; -5.556 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a106~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.374     ; 6.181      ;
; -5.555 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.376     ; 6.178      ;
; -5.551 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.381     ; 6.169      ;
; -5.550 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.368     ; 6.181      ;
; -5.542 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.401     ; 6.140      ;
; -5.539 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a18~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.322     ; 6.216      ;
; -5.534 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.380     ; 6.153      ;
; -5.532 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|valor_display[8]  ; clk          ; clk         ; 1.000        ; -0.365     ; 6.166      ;
; -5.527 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.346     ; 6.180      ;
; -5.525 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]    ; clk          ; clk         ; 1.000        ; -0.386     ; 6.138      ;
; -5.522 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.363     ; 6.158      ;
; -5.522 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.386     ; 6.135      ;
; -5.519 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.365     ; 6.153      ;
; -5.519 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.358     ; 6.160      ;
; -5.509 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.397     ; 6.111      ;
; -5.505 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.340     ; 6.164      ;
; -5.504 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|valor_display[1]  ; clk          ; clk         ; 1.000        ; -0.354     ; 6.149      ;
; -5.504 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.386     ; 6.117      ;
; -5.503 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]   ; clk          ; clk         ; 1.000        ; -0.379     ; 6.123      ;
; -5.502 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a103~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]    ; clk          ; clk         ; 1.000        ; -0.380     ; 6.121      ;
; -5.493 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a12~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.357     ; 6.135      ;
; -5.491 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a78~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.339     ; 6.151      ;
; -5.489 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a74~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]   ; clk          ; clk         ; 1.000        ; -0.362     ; 6.126      ;
; -5.487 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.383     ; 6.103      ;
; -5.485 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]    ; clk          ; clk         ; 1.000        ; -0.361     ; 6.123      ;
; -5.468 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a0~porta_we_reg   ; acesso_ram:acesso|entrada_brg[0]    ; clk          ; clk         ; 1.000        ; -0.342     ; 6.125      ;
; -5.466 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a116~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.372     ; 6.093      ;
; -5.466 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.365     ; 6.100      ;
; -5.463 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a50~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]    ; clk          ; clk         ; 1.000        ; -0.394     ; 6.068      ;
; -5.463 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.398     ; 6.064      ;
; -5.461 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|valor_display[12] ; clk          ; clk         ; 1.000        ; -0.354     ; 6.106      ;
; -5.460 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a30~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.357     ; 6.102      ;
; -5.450 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]    ; clk          ; clk         ; 1.000        ; -0.361     ; 6.088      ;
; -5.450 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a89~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]    ; clk          ; clk         ; 1.000        ; -0.395     ; 6.054      ;
; -5.439 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]    ; clk          ; clk         ; 1.000        ; -0.364     ; 6.074      ;
; -5.436 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a3~porta_we_reg   ; acesso_ram:acesso|entrada_brg[3]    ; clk          ; clk         ; 1.000        ; -0.374     ; 6.061      ;
; -5.435 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]   ; clk          ; clk         ; 1.000        ; -0.378     ; 6.056      ;
; -5.426 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]    ; clk          ; clk         ; 1.000        ; -0.370     ; 6.055      ;
; -5.425 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.375     ; 6.049      ;
; -5.423 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a99~porta_we_reg  ; acesso_ram:acesso|entrada_brg[3]    ; clk          ; clk         ; 1.000        ; -0.344     ; 6.078      ;
; -5.423 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_we_reg   ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.340     ; 6.082      ;
; -5.422 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.385     ; 6.036      ;
; -5.420 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]   ; clk          ; clk         ; 1.000        ; -0.351     ; 6.068      ;
; -5.420 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]    ; clk          ; clk         ; 1.000        ; -0.354     ; 6.065      ;
; -5.418 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|valor_display[5]  ; clk          ; clk         ; 1.000        ; -0.367     ; 6.050      ;
; -5.417 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a14~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]   ; clk          ; clk         ; 1.000        ; -0.371     ; 6.045      ;
; -5.413 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a52~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]    ; clk          ; clk         ; 1.000        ; -0.369     ; 6.043      ;
; -5.408 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a13~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]   ; clk          ; clk         ; 1.000        ; -0.364     ; 6.043      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                  ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.300 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[15]       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3]                                                                  ; clk                                                     ; clk         ; 0.000        ; 0.181      ; 0.652      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|wren_ram                                           ; acesso_ram:acesso|wren_ram                                                                                               ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; acesso_ram:acesso|ler_escrever_brg                                   ; acesso_ram:acesso|ler_escrever_brg                                                                                       ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; acesso_ram:acesso|data_in_ram[8]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.395      ; 0.951      ;
; 0.386 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.397      ; 0.984      ;
; 0.395 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[8]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[10]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[7]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.641      ;
; 0.403 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.393      ; 0.997      ;
; 0.404 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.395      ; 1.000      ;
; 0.415 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[12]                ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.072      ; 0.658      ;
; 0.417 ; acesso_ram:acesso|data_in_ram[13]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a29~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.388      ; 1.006      ;
; 0.417 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[14]                ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.426 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.405      ; 1.032      ;
; 0.427 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[7]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.671      ;
; 0.504 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[15]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.804      ; 3.722      ;
; 0.506 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.813      ; 3.733      ;
; 0.508 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[0]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.808      ; 3.730      ;
; 0.513 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|wren_ram                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.742      ;
; 0.518 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|operacao_finalizada                                                                                    ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.526 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.400      ; 1.127      ;
; 0.534 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.778      ;
; 0.542 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]                                                         ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.786      ;
; 0.543 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.811      ; 3.768      ;
; 0.545 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[6]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[0]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.074      ; 0.790      ;
; 0.548 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[11]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.792      ;
; 0.559 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[9]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.807      ; 3.780      ;
; 0.560 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                    ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.072      ; 0.803      ;
; 0.570 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[11]                ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[15]                ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.072      ; 0.814      ;
; 0.571 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                    ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.074      ; 0.816      ;
; 0.591 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[11]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.821      ;
; 0.607 ; acesso_ram:acesso|addr_ram[3]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.387      ; 1.195      ;
; 0.616 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.813      ; 3.843      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[10]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.851      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[13]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[3]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[7]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[8]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.621 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[10]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.812      ; 3.847      ;
; 0.622 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[4]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.818      ; 3.854      ;
; 0.623 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[3]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.852      ;
; 0.632 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[12]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.814      ; 3.860      ;
; 0.632 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[13]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.817      ; 3.863      ;
; 0.634 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.878      ;
; 0.634 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[11]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.863      ;
; 0.638 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.399      ; 1.238      ;
; 0.638 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[14]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.867      ;
; 0.640 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[2]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.870      ;
; 0.640 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[10]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.814      ; 3.868      ;
; 0.646 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.387      ; 1.234      ;
; 0.646 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[8]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.890      ;
; 0.646 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[9]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.890      ;
; 0.647 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[8]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.877      ;
; 0.651 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[4]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.881      ;
; 0.652 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.387      ; 1.240      ;
; 0.653 ; acesso_ram:acesso|addr_ram[0]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.387      ; 1.241      ;
; 0.656 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.389      ; 1.246      ;
; 0.657 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[3]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[3]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.901      ;
; 0.658 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[0]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[0]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.902      ;
; 0.658 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r3|q[4]      ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[4]                                                                     ; clk                                                     ; clk         ; 0.000        ; 0.073      ; 0.902      ;
; 0.663 ; acesso_ram:acesso|data_in_ram[2]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.393      ; 1.257      ;
; 0.668 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.897      ;
; 0.668 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[6]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.897      ;
; 0.668 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[9]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.897      ;
; 0.673 ; acesso_ram:acesso|data_in_ram[14]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.402      ; 1.276      ;
; 0.674 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a26~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.397      ; 1.272      ;
; 0.678 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[15]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.907      ;
; 0.679 ; acesso_ram:acesso|addr_ram[1]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.386      ; 1.266      ;
; 0.679 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.806      ; 3.899      ;
; 0.679 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.806      ; 3.899      ;
; 0.679 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.806      ; 3.899      ;
; 0.679 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.806      ; 3.899      ;
; 0.681 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[5]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.807      ; 3.902      ;
; 0.681 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.807      ; 3.902      ;
; 0.690 ; acesso_ram:acesso|addr_ram[8]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.399      ; 1.290      ;
; 0.695 ; acesso_ram:acesso|addr_ram[11]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.389      ; 1.285      ;
; 0.699 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.397      ; 1.297      ;
; 0.705 ; acesso_ram:acesso|addr_ram[5]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.387      ; 1.293      ;
; 0.715 ; acesso_ram:acesso|addr_ram[1]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.385      ; 1.301      ;
; 0.719 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a26~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.405      ; 1.325      ;
; 0.720 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[9]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.950      ;
; 0.723 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[7]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.809      ; 3.946      ;
; 0.724 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[3]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.816      ; 3.954      ;
; 0.724 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[6]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.817      ; 3.955      ;
; 0.726 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[6]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.809      ; 3.949      ;
; 0.736 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[11]                                                                                           ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.965      ;
; 0.736 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[6]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.815      ; 3.965      ;
; 0.739 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.403      ; 1.343      ;
; 0.739 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[5]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.818      ; 3.971      ;
; 0.743 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[8]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 2.817      ; 3.974      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.846 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.757      ; 5.816      ;
; 0.866 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.198      ; 3.094      ;
; 0.896 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.897      ; 6.006      ;
; 0.911 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.051      ; 2.992      ;
; 0.933 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.895      ; 6.041      ;
; 0.961 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.914      ; 6.088      ;
; 0.981 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.749      ; 5.943      ;
; 1.051 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.748      ; 6.012      ;
; 1.056 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.736      ; 6.005      ;
; 1.098 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.750      ; 6.061      ;
; 1.122 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.738      ; 6.073      ;
; 1.172 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.749      ; 6.134      ;
; 1.179 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.179      ; 3.388      ;
; 1.189 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.737      ; 6.139      ;
; 1.204 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.741      ; 6.158      ;
; 1.217 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.288      ;
; 1.221 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.164      ; 3.415      ;
; 1.233 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.757      ; 6.203      ;
; 1.252 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.021      ; 3.303      ;
; 1.277 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.767      ; 6.257      ;
; 1.296 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.880      ; 6.389      ;
; 1.308 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.198      ; 3.536      ;
; 1.317 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.388      ;
; 1.332 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 4.757      ; 6.302      ;
; 1.372 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.424      ;
; 1.392 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.897      ; 6.022      ;
; 1.403 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.895      ; 6.031      ;
; 1.408 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.179      ; 3.617      ;
; 1.445 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 3.507      ;
; 1.471 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 3.682      ;
; 1.476 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.473      ;
; 1.479 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.749      ; 5.961      ;
; 1.491 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.757      ; 5.981      ;
; 1.505 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.020      ; 3.555      ;
; 1.555 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.948      ; 3.533      ;
; 1.556 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.553      ;
; 1.561 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.946      ; 3.537      ;
; 1.591 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.736      ; 6.060      ;
; 1.603 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.600      ;
; 1.607 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.021      ; 3.658      ;
; 1.619 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.750      ; 6.102      ;
; 1.628 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.914      ; 6.275      ;
; 1.650 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.880      ; 6.263      ;
; 1.651 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.738      ; 6.122      ;
; 1.659 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.748      ; 6.140      ;
; 1.665 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.737      ; 6.135      ;
; 1.670 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.722      ;
; 1.684 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.755      ;
; 1.693 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.764      ;
; 1.694 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.749      ; 6.176      ;
; 1.698 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.769      ;
; 1.701 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.948      ; 3.679      ;
; 1.710 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.707      ;
; 1.712 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.946      ; 3.688      ;
; 1.719 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.164      ; 3.913      ;
; 1.719 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.767      ; 6.219      ;
; 1.742 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.033      ; 3.805      ;
; 1.745 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.033      ; 3.808      ;
; 1.747 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 3.809      ;
; 1.755 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 3.966      ;
; 1.761 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.813      ;
; 1.763 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.741      ; 6.237      ;
; 1.765 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 3.827      ;
; 1.765 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 3.976      ;
; 1.766 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.837      ;
; 1.778 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.830      ;
; 1.778 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.020      ; 3.828      ;
; 1.779 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.831      ;
; 1.785 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.856      ;
; 1.785 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.757      ; 6.275      ;
; 1.788 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.859      ;
; 1.789 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.034      ; 3.853      ;
; 1.793 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.864      ;
; 1.807 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.878      ;
; 1.812 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.883      ;
; 1.814 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 4.757      ; 6.304      ;
; 1.826 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.958      ; 3.814      ;
; 1.841 ; acesso_ram:acesso|a_ula[15]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.054      ; 3.925      ;
; 1.852 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.849      ;
; 1.857 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 4.068      ;
; 1.861 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.967      ; 3.858      ;
; 1.864 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 3.926      ;
; 1.874 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 3.936      ;
; 1.876 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.947      ;
; 1.877 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.020      ; 3.927      ;
; 1.878 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.930      ;
; 1.880 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 4.091      ;
; 1.886 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.957      ;
; 1.887 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.020      ; 3.937      ;
; 1.888 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 3.940      ;
; 1.894 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.965      ;
; 1.898 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.969      ;
; 1.903 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.974      ;
; 1.916 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.987      ;
; 1.921 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.041      ; 3.992      ;
; 1.966 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.032      ; 4.028      ;
; 1.968 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.181      ; 4.179      ;
; 1.977 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.958      ; 3.965      ;
; 1.979 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.020      ; 4.029      ;
; 1.980 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.022      ; 4.032      ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -2.871 ; -39.331       ;
; clk                                                     ; -2.584 ; -869.997      ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.146 ; 0.000         ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.160 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -3.000 ; -746.759      ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.396  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                                                               ;
+--------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.871 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.044      ; 4.445      ;
; -2.846 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 4.445      ;
; -2.833 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.044      ; 4.407      ;
; -2.656 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.038      ; 4.231      ;
; -2.592 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.039      ; 4.161      ;
; -2.567 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 4.161      ;
; -2.562 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.029      ; 4.126      ;
; -2.562 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 4.162      ;
; -2.554 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.039      ; 4.123      ;
; -2.549 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.038      ; 4.124      ;
; -2.546 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 4.117      ;
; -2.521 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 4.117      ;
; -2.520 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.054      ; 4.109      ;
; -2.508 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 4.079      ;
; -2.500 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.028      ; 4.065      ;
; -2.497 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.033      ; 4.060      ;
; -2.481 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.029      ; 4.045      ;
; -2.479 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.039      ; 4.149      ;
; -2.475 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 4.065      ;
; -2.472 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.058      ; 4.060      ;
; -2.462 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.028      ; 4.027      ;
; -2.459 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.033      ; 4.022      ;
; -2.454 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 4.149      ;
; -2.441 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.039      ; 4.111      ;
; -2.436 ; acesso_ram:acesso|a_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.054      ; 4.025      ;
; -2.425 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.027      ; 4.082      ;
; -2.420 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 4.086      ;
; -2.395 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 4.086      ;
; -2.389 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.106      ; 4.135      ;
; -2.382 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 4.048      ;
; -2.378 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.028      ; 4.042      ;
; -2.364 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.131      ; 4.135      ;
; -2.353 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 4.042      ;
; -2.351 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.106      ; 4.097      ;
; -2.340 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.028      ; 4.004      ;
; -2.337 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.052      ; 4.019      ;
; -2.324 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.027      ; 3.981      ;
; -2.283 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.882      ;
; -2.282 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.113      ; 4.034      ;
; -2.265 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.104      ; 4.009      ;
; -2.257 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.138      ; 4.034      ;
; -2.244 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.113      ; 3.996      ;
; -2.243 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 3.920      ;
; -2.240 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.129      ; 4.009      ;
; -2.227 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.104      ; 3.971      ;
; -2.226 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.093      ; 3.958      ;
; -2.218 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.920      ;
; -2.205 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.034      ; 3.882      ;
; -2.201 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[1] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.118      ; 3.958      ;
; -2.188 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.093      ; 3.920      ;
; -2.070 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.669      ;
; -2.059 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.658      ;
; -2.051 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 3.641      ;
; -2.025 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.624      ;
; -1.998 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.118      ; 3.755      ;
; -1.987 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.586      ;
; -1.908 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.507      ;
; -1.897 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.054      ; 3.486      ;
; -1.884 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.478      ;
; -1.882 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.482      ;
; -1.843 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.058      ; 3.431      ;
; -1.817 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.138      ; 3.594      ;
; -1.805 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.401      ;
; -1.798 ; acesso_ram:acesso|b_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.397      ;
; -1.771 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.466      ;
; -1.759 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.129      ; 3.528      ;
; -1.757 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.351      ;
; -1.753 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.500        ; 2.732      ; 4.630      ;
; -1.752 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.352      ;
; -1.740 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.339      ;
; -1.737 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.331      ;
; -1.732 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.332      ;
; -1.718 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.054      ; 3.307      ;
; -1.712 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.403      ;
; -1.710 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.131      ; 3.481      ;
; -1.699 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 3.289      ;
; -1.686 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.052      ; 3.368      ;
; -1.685 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.279      ;
; -1.680 ; acesso_ram:acesso|b_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.280      ;
; -1.673 ; acesso_ram:acesso|b_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 3.362      ;
; -1.667 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.266      ;
; -1.657 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.253      ;
; -1.654 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 3.244      ;
; -1.652 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.246      ;
; -1.647 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.247      ;
; -1.646 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.242      ;
; -1.644 ; acesso_ram:acesso|b_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.339      ;
; -1.641 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.235      ;
; -1.636 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.236      ;
; -1.627 ; acesso_ram:acesso|b_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.329      ;
; -1.624 ; acesso_ram:acesso|b_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.319      ;
; -1.623 ; acesso_ram:acesso|a_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.222      ;
; -1.616 ; acesso_ram:acesso|b_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.053      ; 3.206      ;
; -1.612 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.059      ; 3.208      ;
; -1.608 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.058      ; 3.196      ;
; -1.607 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.064      ; 3.201      ;
; -1.602 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.063      ; 3.202      ;
; -1.600 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.069      ; 3.199      ;
; -1.599 ; acesso_ram:acesso|b_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.131      ; 3.370      ;
; -1.597 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 1.000        ; 1.058      ; 3.185      ;
+--------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.584 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.205     ; 3.366      ;
; -2.538 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                        ; clk          ; clk         ; 1.000        ; -0.188     ; 3.337      ;
; -2.530 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a21~porta_we_reg  ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.204     ; 3.313      ;
; -2.528 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.194     ; 3.321      ;
; -2.506 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.214     ; 3.279      ;
; -2.500 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|entrada_brg[3]                                                                                         ; clk          ; clk         ; 1.000        ; -0.183     ; 3.304      ;
; -2.489 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a127~porta_we_reg ; acesso_ram:acesso|entrada_brg[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.188     ; 3.288      ;
; -2.482 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                         ; clk          ; clk         ; 1.000        ; -0.196     ; 3.273      ;
; -2.480 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a77~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]                                                                                        ; clk          ; clk         ; 1.000        ; -0.204     ; 3.263      ;
; -2.480 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.195     ; 3.272      ;
; -2.480 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.224     ; 3.243      ;
; -2.478 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a109~porta_we_reg ; acesso_ram:acesso|entrada_brg[13]                                                                                        ; clk          ; clk         ; 1.000        ; -0.198     ; 3.267      ;
; -2.474 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                        ; clk          ; clk         ; 1.000        ; -0.179     ; 3.282      ;
; -2.471 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a68~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.207     ; 3.251      ;
; -2.471 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a120~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]                                                                                         ; clk          ; clk         ; 1.000        ; -0.215     ; 3.243      ;
; -2.469 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.205     ; 3.251      ;
; -2.461 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a122~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]                                                                                        ; clk          ; clk         ; 1.000        ; -0.183     ; 3.265      ;
; -2.455 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.182     ; 3.260      ;
; -2.455 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a106~porta_we_reg ; acesso_ram:acesso|entrada_brg[10]                                                                                        ; clk          ; clk         ; 1.000        ; -0.206     ; 3.236      ;
; -2.452 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a82~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                         ; clk          ; clk         ; 1.000        ; -0.216     ; 3.223      ;
; -2.452 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a53~porta_we_reg  ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.213     ; 3.226      ;
; -2.450 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.212     ; 3.225      ;
; -2.450 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.191     ; 3.246      ;
; -2.445 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a123~porta_we_reg ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; clk          ; clk         ; 1.000        ; -0.172     ; 3.260      ;
; -2.444 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a11~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; clk          ; clk         ; 1.000        ; -0.178     ; 3.253      ;
; -2.442 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a28~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                        ; clk          ; clk         ; 1.000        ; -0.168     ; 3.261      ;
; -2.441 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a15~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.219     ; 3.209      ;
; -2.441 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a98~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                         ; clk          ; clk         ; 1.000        ; -0.174     ; 3.254      ;
; -2.439 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.211     ; 3.215      ;
; -2.438 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.193     ; 3.232      ;
; -2.438 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.200     ; 3.225      ;
; -2.437 ; acesso_ram:acesso|addr_ram[15]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.088      ; 3.534      ;
; -2.437 ; acesso_ram:acesso|addr_ram[15]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.088      ; 3.534      ;
; -2.435 ; acesso_ram:acesso|addr_ram[15]                                                                                      ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a91~porta_datain_reg0  ; clk          ; clk         ; 1.000        ; 0.091      ; 3.535      ;
; -2.431 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a61~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]                                                                                        ; clk          ; clk         ; 1.000        ; -0.219     ; 3.199      ;
; -2.431 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a119~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.175     ; 3.243      ;
; -2.426 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.220     ; 3.193      ;
; -2.415 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a85~porta_we_reg  ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.204     ; 3.198      ;
; -2.404 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.204     ; 3.187      ;
; -2.401 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a69~porta_we_reg  ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.181     ; 3.207      ;
; -2.393 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a72~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                         ; clk          ; clk         ; 1.000        ; -0.186     ; 3.194      ;
; -2.393 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a56~porta_we_reg  ; acesso_ram:acesso|entrada_brg[8]                                                                                         ; clk          ; clk         ; 1.000        ; -0.215     ; 3.165      ;
; -2.385 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_we_reg  ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.232     ; 3.140      ;
; -2.382 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a110~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                        ; clk          ; clk         ; 1.000        ; -0.199     ; 3.170      ;
; -2.382 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a17~porta_we_reg  ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.213     ; 3.156      ;
; -2.382 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a97~porta_we_reg  ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.192     ; 3.177      ;
; -2.380 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a114~porta_we_reg ; acesso_ram:acesso|entrada_brg[2]                                                                                         ; clk          ; clk         ; 1.000        ; -0.209     ; 3.158      ;
; -2.380 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.200     ; 3.167      ;
; -2.373 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.224     ; 3.136      ;
; -2.372 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a126~porta_we_reg ; acesso_ram:acesso|entrada_brg[14]                                                                                        ; clk          ; clk         ; 1.000        ; -0.197     ; 3.162      ;
; -2.372 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.228     ; 3.131      ;
; -2.372 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a37~porta_we_reg  ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.219     ; 3.140      ;
; -2.371 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a1~porta_we_reg   ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.212     ; 3.146      ;
; -2.370 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a65~porta_we_reg  ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.194     ; 3.163      ;
; -2.370 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a49~porta_we_reg  ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.201     ; 3.156      ;
; -2.369 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a24~porta_we_reg  ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.210     ; 3.146      ;
; -2.368 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a60~porta_we_reg  ; acesso_ram:acesso|valor_display[12]                                                                                      ; clk          ; clk         ; 1.000        ; -0.188     ; 3.167      ;
; -2.368 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a43~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; clk          ; clk         ; 1.000        ; -0.215     ; 3.140      ;
; -2.367 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a86~porta_we_reg  ; acesso_ram:acesso|entrada_brg[6]                                                                                         ; clk          ; clk         ; 1.000        ; -0.195     ; 3.159      ;
; -2.366 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a41~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                         ; clk          ; clk         ; 1.000        ; -0.221     ; 3.132      ;
; -2.363 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a116~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.206     ; 3.144      ;
; -2.363 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a57~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                         ; clk          ; clk         ; 1.000        ; -0.204     ; 3.146      ;
; -2.361 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a20~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.200     ; 3.148      ;
; -2.360 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.221     ; 3.126      ;
; -2.359 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a36~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.209     ; 3.137      ;
; -2.359 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a39~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.230     ; 3.116      ;
; -2.358 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a78~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                        ; clk          ; clk         ; 1.000        ; -0.173     ; 3.172      ;
; -2.354 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a75~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; clk          ; clk         ; 1.000        ; -0.183     ; 3.158      ;
; -2.353 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a103~porta_we_reg ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.217     ; 3.123      ;
; -2.352 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a74~porta_we_reg  ; acesso_ram:acesso|entrada_brg[10]                                                                                        ; clk          ; clk         ; 1.000        ; -0.193     ; 3.146      ;
; -2.351 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a88~porta_we_reg  ; acesso_ram:acesso|valor_display[8]                                                                                       ; clk          ; clk         ; 1.000        ; -0.201     ; 3.137      ;
; -2.350 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a113~porta_we_reg ; acesso_ram:acesso|entrada_brg[1]                                                                                         ; clk          ; clk         ; 1.000        ; -0.197     ; 3.140      ;
; -2.349 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a95~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.200     ; 3.136      ;
; -2.348 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a63~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.212     ; 3.123      ;
; -2.348 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a64~porta_we_reg  ; acesso_ram:acesso|entrada_brg[0]                                                                                         ; clk          ; clk         ; 1.000        ; -0.204     ; 3.131      ;
; -2.347 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a12~porta_we_reg  ; acesso_ram:acesso|entrada_brg[12]                                                                                        ; clk          ; clk         ; 1.000        ; -0.192     ; 3.142      ;
; -2.347 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a104~porta_we_reg ; acesso_ram:acesso|entrada_brg[8]                                                                                         ; clk          ; clk         ; 1.000        ; -0.225     ; 3.109      ;
; -2.343 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a62~porta_we_reg  ; acesso_ram:acesso|entrada_brg[14]                                                                                        ; clk          ; clk         ; 1.000        ; -0.206     ; 3.124      ;
; -2.336 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a59~porta_we_reg  ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; clk          ; clk         ; 1.000        ; -0.205     ; 3.118      ;
; -2.335 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a84~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.195     ; 3.127      ;
; -2.333 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a93~porta_we_reg  ; acesso_ram:acesso|entrada_brg[13]                                                                                        ; clk          ; clk         ; 1.000        ; -0.204     ; 3.116      ;
; -2.328 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a66~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                         ; clk          ; clk         ; 1.000        ; -0.215     ; 3.100      ;
; -2.328 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a115~porta_we_reg ; acesso_ram:acesso|valor_display[3]                                                                                       ; clk          ; clk         ; 1.000        ; -0.183     ; 3.132      ;
; -2.328 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a100~porta_we_reg ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.191     ; 3.124      ;
; -2.326 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a47~porta_we_reg  ; acesso_ram:acesso|entrada_brg[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.212     ; 3.101      ;
; -2.326 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a117~porta_we_reg ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.199     ; 3.114      ;
; -2.319 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a5~porta_we_reg   ; acesso_ram:acesso|valor_display[5]                                                                                       ; clk          ; clk         ; 1.000        ; -0.223     ; 3.083      ;
; -2.319 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a71~porta_we_reg  ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.174     ; 3.132      ;
; -2.313 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a70~porta_we_reg  ; acesso_ram:acesso|valor_display[6]                                                                                       ; clk          ; clk         ; 1.000        ; -0.196     ; 3.104      ;
; -2.309 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a108~porta_we_reg ; acesso_ram:acesso|entrada_brg[12]                                                                                        ; clk          ; clk         ; 1.000        ; -0.188     ; 3.108      ;
; -2.308 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_we_reg   ; acesso_ram:acesso|entrada_brg[7]                                                                                         ; clk          ; clk         ; 1.000        ; -0.218     ; 3.077      ;
; -2.307 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a77~porta_we_reg  ; acesso_ram:acesso|valor_display[13]                                                                                      ; clk          ; clk         ; 1.000        ; -0.204     ; 3.090      ;
; -2.306 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a52~porta_we_reg  ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.205     ; 3.088      ;
; -2.306 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a89~porta_we_reg  ; acesso_ram:acesso|entrada_brg[9]                                                                                         ; clk          ; clk         ; 1.000        ; -0.227     ; 3.066      ;
; -2.305 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a109~porta_we_reg ; acesso_ram:acesso|valor_display[13]                                                                                      ; clk          ; clk         ; 1.000        ; -0.198     ; 3.094      ;
; -2.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a124~porta_we_reg ; acesso_ram:acesso|valor_display[12]                                                                                      ; clk          ; clk         ; 1.000        ; -0.179     ; 3.112      ;
; -2.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a33~porta_we_reg  ; acesso_ram:acesso|valor_display[1]                                                                                       ; clk          ; clk         ; 1.000        ; -0.229     ; 3.062      ;
; -2.304 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_we_reg  ; acesso_ram:acesso|entrada_brg[2]                                                                                         ; clk          ; clk         ; 1.000        ; -0.234     ; 3.057      ;
; -2.303 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a101~porta_we_reg ; acesso_ram:acesso|entrada_brg[5]                                                                                         ; clk          ; clk         ; 1.000        ; -0.189     ; 3.101      ;
; -2.301 ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a4~porta_we_reg   ; acesso_ram:acesso|entrada_brg[4]                                                                                         ; clk          ; clk         ; 1.000        ; -0.178     ; 3.110      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                  ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.146 ; acesso_ram:acesso|data_in_ram[8]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.150 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[15]       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3]                                                                  ; clk                                                     ; clk         ; 0.000        ; 0.088      ; 0.322      ;
; 0.154 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[15]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.654      ; 2.027      ;
; 0.160 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.228      ; 0.492      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[13]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[3]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[7]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[8]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.163 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[10]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.042      ;
; 0.165 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[9]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.656      ; 2.041      ;
; 0.172 ; acesso_ram:acesso|data_in_ram[7]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a7~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.223      ; 0.499      ;
; 0.179 ; acesso_ram:acesso|data_in_ram[13]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a29~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; acesso_ram:acesso|wren_ram                                           ; acesso_ram:acesso|wren_ram                                                                                               ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[6]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[4]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[2]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[7]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[3]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[1]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[5]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0] ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_escolhido[0]                                                     ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; acesso_ram:acesso|ler_escrever_brg                                   ; acesso_ram:acesso|ler_escrever_brg                                                                                       ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.062      ;
; 0.184 ; acesso_ram:acesso|data_in_ram[10]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.234      ; 0.522      ;
; 0.188 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[8]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[10]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[7]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.193 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[4]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.074      ;
; 0.197 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[12]                ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.324      ;
; 0.200 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[14]                ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[11]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.082      ;
; 0.201 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.659      ; 2.079      ;
; 0.202 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[0]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.657      ; 2.078      ;
; 0.203 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.084      ;
; 0.203 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[6]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.084      ;
; 0.203 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[9]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.084      ;
; 0.207 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[5]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.656      ; 2.082      ;
; 0.207 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[0]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.656      ; 2.082      ;
; 0.211 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[3]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.660      ; 2.090      ;
; 0.212 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[14]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.658      ; 2.089      ;
; 0.212 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.658      ; 2.089      ;
; 0.212 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[12]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.658      ; 2.089      ;
; 0.212 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.658      ; 2.089      ;
; 0.215 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[13]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.097      ;
; 0.217 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[10]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.097      ;
; 0.219 ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]     ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador:r7|q[7]                                                          ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.346      ;
; 0.227 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a34~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.234      ; 0.565      ;
; 0.228 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[2]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.110      ;
; 0.231 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[13]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.111      ;
; 0.232 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[15]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.112      ;
; 0.232 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|wren_ram                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.113      ;
; 0.234 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[11]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.116      ;
; 0.235 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[3]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.115      ;
; 0.235 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.659      ; 2.113      ;
; 0.238 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[14]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.118      ;
; 0.244 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[0]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.126      ;
; 0.252 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[10]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.134      ;
; 0.255 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[6]        ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[0]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.044      ; 0.383      ;
; 0.260 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[7]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.657      ; 2.136      ;
; 0.260 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[4]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.142      ;
; 0.261 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[2]                    ; acesso_ram:acesso|seletor_brg[2]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao_atual[11]       ; acesso_ram:acesso|entrada_operacoes:map_eop|ra[2]                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[8]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.143      ;
; 0.263 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|operacao_finalizada                                                                                    ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.390      ;
; 0.263 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[3]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.145      ;
; 0.264 ; acesso_ram:acesso|entrada_operacoes:map_eop|ler_valor                ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[9]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.146      ;
; 0.264 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[7]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.146      ;
; 0.264 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[12]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.146      ;
; 0.267 ; acesso_ram:acesso|entrada_operacoes:map_eop|rb[1]                    ; acesso_ram:acesso|seletor_brg[1]                                                                                         ; clk                                                     ; clk         ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[8]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.149      ;
; 0.267 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[14]                                                                                              ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.149      ;
; 0.268 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[12]                                                                                      ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.148      ;
; 0.269 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|banco_regs:map_banco_regs|registrador_clear[0]                                                         ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.396      ;
; 0.273 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[11]                ; acesso_ram:acesso|data_in_ram[11]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.400      ;
; 0.274 ; acesso_ram:acesso|banco_regs:map_banco_regs|saida[15]                ; acesso_ram:acesso|data_in_ram[15]                                                                                        ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.401      ;
; 0.275 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[2]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.156      ;
; 0.275 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[5]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.157      ;
; 0.275 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[1]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.157      ;
; 0.275 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|b_ula[6]                                                                                               ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.157      ;
; 0.276 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[6]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.657      ; 2.152      ;
; 0.279 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[4]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.161      ;
; 0.279 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[5]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.663      ; 2.161      ;
; 0.283 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[11]                                                                                           ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.164      ;
; 0.283 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|addr_ram[6]                                                                                            ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.164      ;
; 0.285 ; acesso_ram:acesso|addr_ram[3]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.224      ; 0.613      ;
; 0.290 ; acesso_ram:acesso|addr_ram[12]                                       ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a40~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.233      ; 0.627      ;
; 0.297 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|valor_display[1]                                                                                       ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.177      ;
; 0.300 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|entrada_brg[10]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.661      ; 2.180      ;
; 0.303 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]              ; acesso_ram:acesso|entrada_brg[11]                                                                                        ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk         ; 0.000        ; 1.662      ; 2.184      ;
; 0.305 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a8~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.223      ; 0.632      ;
; 0.308 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.224      ; 0.636      ;
; 0.308 ; acesso_ram:acesso|data_in_ram[2]                                     ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk                                                     ; clk         ; 0.000        ; 0.226      ; 0.638      ;
; 0.310 ; acesso_ram:acesso|addr_ram[0]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a48~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.223      ; 0.637      ;
; 0.312 ; acesso_ram:acesso|addr_ram[6]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a55~porta_address_reg0 ; clk                                                     ; clk         ; 0.000        ; 0.222      ; 0.638      ;
; 0.317 ; acesso_ram:acesso|data_in_ram[14]                                    ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a46~porta_datain_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.231      ; 0.652      ;
; 0.318 ; acesso_ram:acesso|entrada_operacoes:map_eop|resetar                  ; acesso_ram:acesso|valor_lido                                                                                             ; clk                                                     ; clk         ; 0.000        ; 0.043      ; 0.445      ;
; 0.320 ; acesso_ram:acesso|addr_ram[8]                                        ; acesso_ram:acesso|ram:map_ram|altsyncram:ram_image_rtl_0|altsyncram_2fd1:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                     ; clk         ; 0.000        ; 0.232      ; 0.656      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.160 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.912      ; 3.177      ;
; 0.246 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.914      ; 3.265      ;
; 0.271 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.921      ; 3.297      ;
; 0.275 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.320      ; 1.625      ;
; 0.275 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.844      ; 3.224      ;
; 0.295 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[5]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.248      ; 1.573      ;
; 0.296 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[5]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.849      ; 3.250      ;
; 0.296 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[3]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.833      ; 3.234      ;
; 0.313 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.832      ; 3.250      ;
; 0.314 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.838      ; 3.257      ;
; 0.324 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.831      ; 3.260      ;
; 0.327 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.839      ; 3.271      ;
; 0.331 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[0]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.900      ; 3.336      ;
; 0.358 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[7]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.839      ; 3.302      ;
; 0.379 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[8]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.838      ; 3.322      ;
; 0.384 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[14] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.843      ; 3.332      ;
; 0.387 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[13] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.844      ; 3.336      ;
; 0.392 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 2.834      ; 3.331      ;
; 0.444 ; acesso_ram:acesso|a_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.311      ; 1.785      ;
; 0.453 ; acesso_ram:acesso|b_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 1.715      ;
; 0.467 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[4]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.320      ; 1.817      ;
; 0.473 ; acesso_ram:acesso|a_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.299      ; 1.802      ;
; 0.477 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 1.750      ;
; 0.521 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 1.795      ;
; 0.529 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 1.791      ;
; 0.544 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[2]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.311      ; 1.885      ;
; 0.569 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 1.837      ;
; 0.607 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.314      ; 1.951      ;
; 0.614 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.220      ; 1.864      ;
; 0.618 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.231      ; 1.879      ;
; 0.619 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.220      ; 1.869      ;
; 0.624 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.220      ; 1.874      ;
; 0.638 ; acesso_ram:acesso|a_ula[3]                              ; acesso_ram:acesso|ula:map_ula|s[3]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 1.900      ;
; 0.650 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.207      ; 1.887      ;
; 0.655 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.207      ; 1.892      ;
; 0.658 ; acesso_ram:acesso|a_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 1.932      ;
; 0.661 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.208      ; 1.899      ;
; 0.666 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.208      ; 1.904      ;
; 0.669 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 1.943      ;
; 0.716 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[15] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.844      ; 3.185      ;
; 0.718 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 1.986      ;
; 0.718 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 1.980      ;
; 0.719 ; acesso_ram:acesso|a_ula[13]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 1.992      ;
; 0.722 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 1.996      ;
; 0.726 ; acesso_ram:acesso|b_ula[2]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.231      ; 1.987      ;
; 0.728 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[6]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 1.996      ;
; 0.728 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 1.996      ;
; 0.730 ; acesso_ram:acesso|a_ula[15]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.252      ; 2.012      ;
; 0.736 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.010      ;
; 0.740 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[0]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.299      ; 2.069      ;
; 0.740 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.220      ; 1.990      ;
; 0.742 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.016      ;
; 0.742 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 2.010      ;
; 0.755 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[7]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.239      ; 2.024      ;
; 0.756 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.030      ;
; 0.759 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.314      ; 2.103      ;
; 0.768 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.314      ; 2.112      ;
; 0.769 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 2.031      ;
; 0.772 ; acesso_ram:acesso|a_ula[12]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 2.045      ;
; 0.773 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.219      ; 2.022      ;
; 0.777 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.231      ; 2.038      ;
; 0.778 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.219      ; 2.027      ;
; 0.783 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 2.045      ;
; 0.786 ; acesso_ram:acesso|a_ula[11]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 2.059      ;
; 0.787 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.061      ;
; 0.798 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 2.066      ;
; 0.799 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[3] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.214      ; 2.043      ;
; 0.801 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.075      ;
; 0.804 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[2] ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.214      ; 2.048      ;
; 0.807 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.081      ;
; 0.807 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 2.075      ;
; 0.808 ; acesso_ram:acesso|b_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.242      ; 2.080      ;
; 0.818 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[2]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.912      ; 3.355      ;
; 0.819 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[9]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.914      ; 3.358      ;
; 0.821 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.313      ; 2.164      ;
; 0.821 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.095      ;
; 0.833 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.231      ; 2.094      ;
; 0.837 ; acesso_ram:acesso|a_ula[10]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 2.110      ;
; 0.839 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 2.101      ;
; 0.840 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.313      ; 2.183      ;
; 0.842 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.231      ; 2.103      ;
; 0.845 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[11] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.838      ; 3.308      ;
; 0.848 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[12] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.232      ; 2.110      ;
; 0.849 ; acesso_ram:acesso|b_ula[0]                              ; acesso_ram:acesso|ula:map_ula|s[10] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.230      ; 2.109      ;
; 0.851 ; acesso_ram:acesso|a_ula[9]                              ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 2.124      ;
; 0.853 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[4]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.921      ; 3.399      ;
; 0.856 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[10] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.831      ; 3.312      ;
; 0.857 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.131      ;
; 0.860 ; acesso_ram:acesso|a_ula[6]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.237      ; 2.127      ;
; 0.866 ; acesso_ram:acesso|a_ula[1]                              ; acesso_ram:acesso|ula:map_ula|s[1]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.233      ; 2.129      ;
; 0.866 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[15] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.140      ;
; 0.867 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[6]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.839      ; 3.331      ;
; 0.872 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[8]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.238      ; 2.140      ;
; 0.877 ; acesso_ram:acesso|a_ula[8]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.151      ;
; 0.879 ; acesso_ram:acesso|a_ula[5]                              ; acesso_ram:acesso|ula:map_ula|s[11] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.237      ; 2.146      ;
; 0.879 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[1]  ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.834      ; 3.338      ;
; 0.880 ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|ula:map_ula|s[12] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -0.500       ; 2.832      ; 3.337      ;
; 0.884 ; acesso_ram:acesso|b_ula[14]                             ; acesso_ram:acesso|ula:map_ula|s[14] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.243      ; 2.157      ;
; 0.886 ; acesso_ram:acesso|a_ula[7]                              ; acesso_ram:acesso|ula:map_ula|s[13] ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.244      ; 2.160      ;
; 0.888 ; acesso_ram:acesso|a_ula[4]                              ; acesso_ram:acesso|ula:map_ula|s[9]  ; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 0.000        ; 1.313      ; 2.231      ;
+-------+---------------------------------------------------------+-------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; -6.573    ; 0.146 ; N/A      ; N/A     ; -3.000              ;
;  acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -6.573    ; 0.160 ; N/A      ; N/A     ; 0.364               ;
;  clk                                                     ; -6.491    ; 0.146 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                          ; -2330.586 ; 0.0   ; 0.0      ; 0.0     ; -1414.902           ;
;  acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; -94.251   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                     ; -2236.335 ; 0.000 ; N/A      ; N/A     ; -1414.902           ;
+----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valor[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botoes[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; valor[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; valor[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; a[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; a[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; a[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; a[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; b[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; b[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; b[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; c[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; c[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; e[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; f[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; f[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; f[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; g[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; g[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; g[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 208      ; 208      ; 0        ; 0        ;
; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 940      ; 0        ; 0        ; 0        ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk                                                     ; 194      ; 146      ; 0        ; 0        ;
; clk                                                     ; clk                                                     ; 5949     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 208      ; 208      ; 0        ; 0        ;
; clk                                                     ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; 940      ; 0        ; 0        ; 0        ;
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; clk                                                     ; 194      ; 146      ; 0        ; 0        ;
; clk                                                     ; clk                                                     ; 5949     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 153   ; 153  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+
; Target                                                  ; Clock                                                   ; Type ; Status      ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+
; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] ; Base ; Constrained ;
; clk                                                     ; clk                                                     ; Base ; Constrained ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; botoes[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; a[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; botoes[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botoes[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; a[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; a[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; e[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; valor[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 29 15:14:34 2019
Info: Command: quartus_sta projeto_final -c projeto_final
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.573             -94.251 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
    Info (332119):    -6.491           -2236.335 clk 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 clk 
    Info (332119):     0.877               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1414.902 clk 
    Info (332119):     0.424               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.032             -87.358 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
    Info (332119):    -5.824           -1991.565 clk 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clk 
    Info (332119):     0.846               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1398.006 clk 
    Info (332119):     0.364               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.871             -39.331 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
    Info (332119):    -2.584            -869.997 clk 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 clk 
    Info (332119):     0.160               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -746.759 clk 
    Info (332119):     0.396               0.000 acesso_ram:acesso|entrada_operacoes:map_eop|operacao[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 933 megabytes
    Info: Processing ended: Fri Nov 29 15:14:38 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


