// Seed: 2059315794
module module_0;
  initial id_1 = id_1;
  assign id_2.id_1 = 1;
  assign module_2.type_24 = 0;
  function id_3;
    input id_4;
    output id_5;
    if (-1) $display;
  endfunction
  uwire id_6;
  initial id_2 = id_2;
  assign id_4 = -1;
  parameter id_7 = id_6;
endmodule
module module_1;
  uwire id_1 = -1'h0;
  assign id_2 = "";
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  assign id_1 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input uwire id_13,
    input wor id_14
);
  always id_2 = id_6 == "";
  if (-1) begin : LABEL_0
    assign id_9 = -1 - id_1;
  end else begin : LABEL_0
    begin : LABEL_0
      wire id_16;
    end
    begin : LABEL_0
      begin : LABEL_0
        wire id_17;
      end
      assign id_2 = id_3;
    end
    assign id_9 = id_7;
    begin : LABEL_0
      always @(posedge -1) $display;
      assign id_9 = id_7;
      assign id_2 = -1;
    end
    wire id_18;
  end
  assign id_9 = id_12;
  module_0 modCall_1 ();
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
