{
  "expireTime": 9007200830497748000,
  "key": "transformer-remark-markdown-ast-d0e8908ee6e728dafbd57d01d89690ec-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": {
    "type": "root",
    "children": [
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "DRAM bursting alone is not sufficient to realize the level of DRAM access bandwidth required by modern processors. In this post, Iâ€™ll talk more about how to achieve better memory parallelism.",
            "position": {
              "start": { "line": 2, "column": 1, "offset": 1 },
              "end": { "line": 2, "column": 192, "offset": 192 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 2, "column": 1, "offset": 1 },
          "end": { "line": 2, "column": 192, "offset": 192 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 2,
        "children": [
          {
            "type": "text",
            "value": "Forms of Parallel Organization",
            "position": {
              "start": { "line": 5, "column": 4, "offset": 198 },
              "end": { "line": 5, "column": 34, "offset": 228 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 5, "column": 1, "offset": 195 },
          "end": { "line": 5, "column": 34, "offset": 228 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "loose": false,
        "children": [
          {
            "type": "listItem",
            "loose": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "banks",
                    "position": {
                      "start": { "line": 7, "column": 3, "offset": 232 },
                      "end": { "line": 7, "column": 8, "offset": 237 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 7, "column": 3, "offset": 232 },
                  "end": { "line": 7, "column": 8, "offset": 237 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 7, "column": 1, "offset": 230 },
              "end": { "line": 7, "column": 8, "offset": 237 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "loose": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "channels",
                    "position": {
                      "start": { "line": 8, "column": 3, "offset": 240 },
                      "end": { "line": 8, "column": 11, "offset": 248 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 8, "column": 3, "offset": 240 },
                  "end": { "line": 8, "column": 11, "offset": 248 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 8, "column": 1, "offset": 238 },
              "end": { "line": 8, "column": 11, "offset": 248 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 7, "column": 1, "offset": 230 },
          "end": { "line": 8, "column": 11, "offset": 248 },
          "indent": [1]
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "html",
            "title": null,
            "url": "./channel&banks.jpg",
            "alt": "Channel and banks",
            "position": {
              "start": { "line": 10, "column": 1, "offset": 250 },
              "end": { "line": 10, "column": 42, "offset": 291 },
              "indent": []
            },
            "value": "<a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7fc32/channel&banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-wrapper\"\n    style=\"position: relative; display: block;  max-width: 590px; margin-left: auto; margin-right: auto;\"\n  >\n    <span\n      class=\"gatsby-resp-image-background-image\"\n      style=\"padding-bottom: 43.699999999999996%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAGAAAAwEBAAAAAAAAAAAAAAAAAAIDAQX/xAAUAQEAAAAAAAAAAAAAAAAAAAAA/9oADAMBAAIQAxAAAAHtbSYwwf/EABoQAAEFAQAAAAAAAAAAAAAAAAABAhARMUH/2gAIAQEAAQUCo6mDY//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABUQAQEAAAAAAAAAAAAAAAAAAAEg/9oACAEBAAY/Amv/xAAZEAACAwEAAAAAAAAAAAAAAAABEQAQMZH/2gAIAQEAAT8hZQjxHFMmv//aAAwDAQACAAMAAAAQ0A//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgIBBQAAAAAAAAAAAAABADERIRBBUWGh0f/aAAgBAQABPxBUsu63esS9lB7qr5AETZnr5hU97j//2Q=='); background-size: cover; display: block;\"\n    ></span>\n    <img\n        class=\"gatsby-resp-image-image\"\n        style=\"width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;box-shadow:inset 0px 0px 0px 400px white;\"\n        alt=\"Channel and banks\"\n        title=\"\"\n        src=\"/static/46b5fc4fac4cc0c278e6734391a3089d/1697e/channel&banks.jpg\"\n        srcset=\"/static/46b5fc4fac4cc0c278e6734391a3089d/a2cfd/channel&banks.jpg 148w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/3348f/channel&banks.jpg 295w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/1697e/channel&banks.jpg 590w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/6a00a/channel&banks.jpg 885w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/7fc32/channel&banks.jpg 1000w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n      />\n  </span>\n  </a>"
          }
        ],
        "position": {
          "start": { "line": 10, "column": 1, "offset": 250 },
          "end": { "line": 10, "column": 42, "offset": 291 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "loose": false,
        "children": [
          {
            "type": "listItem",
            "loose": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "A processor contains one or more channels.",
                    "position": {
                      "start": { "line": 12, "column": 3, "offset": 295 },
                      "end": { "line": 12, "column": 45, "offset": 337 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 12, "column": 3, "offset": 295 },
                  "end": { "line": 12, "column": 45, "offset": 337 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 12, "column": 1, "offset": 293 },
              "end": { "line": 12, "column": 45, "offset": 337 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "loose": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "Each channel is a ",
                    "position": {
                      "start": { "line": 13, "column": 3, "offset": 340 },
                      "end": { "line": 13, "column": 21, "offset": 358 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "memory controller",
                        "position": {
                          "start": { "line": 13, "column": 23, "offset": 360 },
                          "end": { "line": 13, "column": 40, "offset": 377 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 13, "column": 21, "offset": 358 },
                      "end": { "line": 13, "column": 42, "offset": 379 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " with a ",
                    "position": {
                      "start": { "line": 13, "column": 42, "offset": 379 },
                      "end": { "line": 13, "column": 50, "offset": 387 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "bus",
                        "position": {
                          "start": { "line": 13, "column": 52, "offset": 389 },
                          "end": { "line": 13, "column": 55, "offset": 392 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 13, "column": 50, "offset": 387 },
                      "end": { "line": 13, "column": 57, "offset": 394 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " that connects a set of ",
                    "position": {
                      "start": { "line": 13, "column": 57, "offset": 394 },
                      "end": { "line": 13, "column": 81, "offset": 418 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "DRAM banks",
                        "position": {
                          "start": { "line": 13, "column": 83, "offset": 420 },
                          "end": { "line": 13, "column": 93, "offset": 430 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 13, "column": 81, "offset": 418 },
                      "end": { "line": 13, "column": 95, "offset": 432 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " to the processor.",
                    "position": {
                      "start": { "line": 13, "column": 95, "offset": 432 },
                      "end": { "line": 13, "column": 113, "offset": 450 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 13, "column": 3, "offset": 340 },
                  "end": { "line": 13, "column": 113, "offset": 450 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 13, "column": 1, "offset": 338 },
              "end": { "line": 13, "column": 113, "offset": 450 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 12, "column": 1, "offset": 293 },
          "end": { "line": 13, "column": 113, "offset": 450 },
          "indent": [1]
        }
      },
      {
        "type": "heading",
        "depth": 3,
        "children": [
          {
            "type": "text",
            "value": "Bus",
            "position": {
              "start": { "line": 15, "column": 5, "offset": 456 },
              "end": { "line": 15, "column": 8, "offset": 459 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 15, "column": 1, "offset": 452 },
          "end": { "line": 15, "column": 8, "offset": 459 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "The data transfer bandwidth of a bus is defined by its ",
            "position": {
              "start": { "line": 16, "column": 1, "offset": 460 },
              "end": { "line": 16, "column": 56, "offset": 515 },
              "indent": []
            }
          },
          {
            "type": "emphasis",
            "children": [
              {
                "type": "text",
                "value": "width",
                "position": {
                  "start": { "line": 16, "column": 57, "offset": 516 },
                  "end": { "line": 16, "column": 62, "offset": 521 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 16, "column": 56, "offset": 515 },
              "end": { "line": 16, "column": 63, "offset": 522 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": " and ",
            "position": {
              "start": { "line": 16, "column": 63, "offset": 522 },
              "end": { "line": 16, "column": 68, "offset": 527 },
              "indent": []
            }
          },
          {
            "type": "emphasis",
            "children": [
              {
                "type": "text",
                "value": "clock frequency",
                "position": {
                  "start": { "line": 16, "column": 69, "offset": 528 },
                  "end": { "line": 16, "column": 84, "offset": 543 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 16, "column": 68, "offset": 527 },
              "end": { "line": 16, "column": 85, "offset": 544 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ". ",
            "position": {
              "start": { "line": 16, "column": 85, "offset": 544 },
              "end": { "line": 16, "column": 87, "offset": 546 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 16, "column": 1, "offset": 460 },
          "end": { "line": 16, "column": 87, "offset": 546 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "Modern double data rate (DDR) busses perform two data transfers per clock cycle, \n    * one at the rising edge and one at the falling edge of each clock cycle. ",
            "position": {
              "start": { "line": 18, "column": 1, "offset": 548 },
              "end": { "line": 19, "column": 79, "offset": 708 },
              "indent": [1]
            }
          }
        ],
        "position": {
          "start": { "line": 18, "column": 1, "offset": 548 },
          "end": { "line": 19, "column": 79, "offset": 708 },
          "indent": [1]
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "For example, a 64-bit DDR bus with a clock frequency of 1 GHz has a bandwidth of 8B",
            "position": {
              "start": { "line": 21, "column": 1, "offset": 710 },
              "end": { "line": 21, "column": 84, "offset": 793 },
              "indent": []
            }
          },
          {
            "type": "emphasis",
            "children": [
              {
                "type": "text",
                "value": "2",
                "position": {
                  "start": { "line": 21, "column": 85, "offset": 794 },
                  "end": { "line": 21, "column": 86, "offset": 795 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 21, "column": 84, "offset": 793 },
              "end": { "line": 21, "column": 87, "offset": 796 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": "1 GHz =16 GB/sec. This seems to be a large number but is often too small for modern CPUs and GPUs. A modern CPU might require a memory bandwidth of at least 32 GB/s, whereas a modern GPU might require 128 GB/s. For this example, the CPU would require 2 channels and the GPU would require 8 channels.",
            "position": {
              "start": { "line": 21, "column": 87, "offset": 796 },
              "end": { "line": 21, "column": 386, "offset": 1095 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 21, "column": 1, "offset": 710 },
          "end": { "line": 21, "column": 386, "offset": 1095 },
          "indent": []
        }
      }
    ],
    "position": {
      "start": { "line": 1, "column": 1, "offset": 0 },
      "end": { "line": 21, "column": 386, "offset": 1095 }
    }
  }
}
