[View]
Entity=cpu_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\cpu.vhd]
Enabled=1
[file:.\src\and3gate.vhd]
Enabled=1
[file:.\src\control_unit.vhd]
Enabled=1
[file:.\src\instr_decoder.vhd]
Enabled=1
[file:.\src\notgate.vhd]
Enabled=1
[file:.\src\or7gate.vhd]
Enabled=1
[file:.\src\instr_mem.vhd]
Enabled=1
[file:.\src\ram256.vhd]
Enabled=1
[file:.\src\andgate_fast.vhd]
Enabled=1
[file:.\src\multiplexer1.vhd]
Enabled=1
[file:.\src\mux4_2.vhd]
Enabled=1
[file:.\src\notgate_fast.vhd]
Enabled=1
[file:.\src\orgate_fast.vhd]
Enabled=1
[file:.\src\mux16_2.vhd]
Enabled=1
[file:.\src\pc.vhd]
Enabled=1
[file:.\src\register_file.vhd]
Enabled=1
[file:.\src\adder16.vhd]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\andgate.vhd]
Enabled=1
[file:.\src\fulladder.vhd]
Enabled=1
[file:.\src\fullwave.asdb]
Enabled=1
[file:.\src\fullwave.awc]
Enabled=1
[file:.\src\halfadder.vhd]
Enabled=1
[file:.\src\multiplexer16.vhd]
Enabled=1
[file:.\src\multiplier16.vhd]
Enabled=1
[file:.\src\or5gate.vhd]
Enabled=1
[file:.\src\orgate.vhd]
Enabled=1
[file:.\src\subtractor16.vhd]
Enabled=1
[file:.\src\xorgate.vhd]
Enabled=1
[file:.\src\multiplexer2_1.vhd]
Enabled=1
[file:.\src\TestBench\cpu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\cpu_TB_runtest.do]
Enabled=1
[file:.\src\first_success.asdb]
Enabled=1
[file:.\src\first_success.awc]
Enabled=1
[file:.\src\detailedwave_v1.asdb]
Enabled=1
[file:.\src\detailedwave_v1.awc]
Enabled=1
