.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 23 0
000010000000000010
000111110000010000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000011110000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000001000111101011101000110000110000001001
000000010000010000100010000111010000110000110000000000
001000000000001000000011100101001010110000110010001000
100000000000001111000110011111100000110000110000000000
000000000000001001000111111101101010110000110000001000
000000000000000111100111101011100000110000110010000000
000000000000000111000000000111111010110000110010001000
000000000000001001100011100011100000110000110000000000
000000000000000111100111101111001010110000110010001000
000000000000000000100111100001010000110000110000000000
000000000000000001000000010011011000110000110000001001
000000001110000000000011111011110000110000110000000000
000000000000000111000011110001111010110000110000001001
000000000000001001100111101001100000110000110000000000
000000000000000111000010000111001110110000110000001000
000000000000000000100100000001100000110000110010000000

.logic_tile 1 1
000010100000000000000111110001101001100000000000000000
000000000000000000000111101001111111111000000000000001
000000000000001111000111000001001101101000000000000000
000000000000001011000011101001101000010000100001000000
000000000000001000000000000001001011100000010010000000
000000000000010011000011101001101000101000000000000000
000000001000000000000000011111001000100000010000000001
000000000000000111000011010011011001010000010000000000
000000000000001000000000001101101000101000000000000000
000000000110000011000011101011111001100100000010000000
000001000000000111100000011011101000100000010010000000
000000100000000111000011010101011001010000010000000000
000000000000000011100000000001001010101000000010000000
000000000000000000100000001001111101100000010000000000
000000000000000000000011101001011000100000000000000000
000000000001000000000111101111111001110000100000000001

.logic_tile 2 1
000000000000001000000000000001101010000000000000000000
000000000000001111000000000000110000001000000001000000
000000001100000000000111101000000000000000000000000000
000000000000000000000100001001001101000000100001000000
000000000000000000000000000001101110110000010000000000
000000000000000000000011110001111111010000000010000000
000000000000000001000000000000000001000000000010000000
000010100001000000100000001101001001000010000000000000
000000000000000001000010000111111001101000010000000000
000000000000000000100100001111111010000000100000000100
000000000000000001000000011111011100101000000000000010
000000000000001111000011101001101100100000010000000000
000000000000000000000011100001101100000100000000000000
000000000000000000000111110000110000000000000001000000
000000001110000000000000011011101111111000000000000000
000000000000000000000011111001111100100000000000000010

.logic_tile 3 1
000000000000000000000000000000000001000000100010000000
000000001001000000000000001011001000000000000000000000
000000000000000111000000000000001101010000000010000000
000000000000001111100000000000011000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000001011010000000000000001000000
000000000000000000000000000011000001000000100000000001
000000000000000000000000000000101000000000000000000000
000000000110000000000000010000011100000000000000000000
000010100000000000000011101011000000000100000001000000
000001000000000101100000000011000000000001000000000000
000010100000000000100000001111100000000000000001000000
000001000000000000000000010011100000000000000010000000
000000000000000000010011000000001101000001000000000000
000000000000000000000000000001101100000000000000000000
000000000000000000000000000000010000001000000001000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000001100001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000011101000011101010100000100000010
000000000000010000000100000011011111010100101000000001
001000000001010000000000000011011110001001000100000010
100000000000100000000000001001110000001101001000000001
000000000000001000000111101011011010001001000100000010
000000000000001011000000001111000000001101001000000001
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100010111100000000000000000000000000000000000
000000000000100000100011110000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000001000100000000000000000000000000000000
000000000001000000000000000101000001000001010100000010
000000100000000000000000001101001111000001111000000001
110000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001001000010000000000000000000000000000
000000000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001001110100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000111000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
001010000000000000000000000001011111010000000110000000
100001000000000000000000000000111110100001010000000000
110000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000001000000000000000000000011101110000000100100000000
000010100000000000000000000000001000101000010001000001
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000001000000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000010000111000000000000000100000001
000000000010000111000100000011000000000010000001000000

.logic_tile 9 1
000000000000000000000000000011111111010100100101000000
000000000001000000000010111001101011111101110000000000
001000001110001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010100001010000000000000000000000000000000000000000
000100001000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100011101111100001010100000000
000000100001010000000010010111101101100010010001000100
000000000100001001000000000000000000000000000000000000
000010000000010001000000000000000000000000000000000000
010100000000000000000111101111111001010100100100000000
000101000000000001000100001011101110111110110010000000

.logic_tile 10 1
000000000000001111000111000001011000000010000000000000
000000000000001111000011110000111000100001010001000000
001001001000100000000110000101100000000010100000000000
100000100000010000000000000000101000000000010010000000
010010000010000000000000000000000000000000000000000000
010011100000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101100000000000000100000000
000000000000010000000000000000100000000001000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000100
110000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000110000000000000000111100000000000000100000010
000000001111000000000000000000100000000001000000100100
000000000100001000000000000111100000000000000110000010
000000000000001111000000000000100000000001000000000100
000000000000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000001000011100000000000000000100100000000
000000100000000000000100000000001110000000000000000110
010000001010010000000111100000000000000000000000000000
000000000000100000000111110000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001000000000000000000100
001001000000001000000000000000000000000000000000000000
100010000000001011000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000

.logic_tile 13 1
000001000000000000000000011111000000000001010101000000
000010000000001011000011110101101000000010111001000000
001000000000000111000000010000001000010100000101000000
100001000010000000100011111111011101010100101001000000
000000000000000000000000001101101110001001000101000000
000000000000000000000000001011010000001101001001100000
000000001110000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000000000010100111011001010100000110000110
000010100000000000000100000000101001101000011000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000010
110000000000000000000000000000010000000000000010000000
000000000000000000000000000000011100000100000100000000
000000001100000000000000000000010000000000000000000100
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000001000110000000000111010000000000000000000000000000
000010000001010000000111010000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 15 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 1
000000001010000000000111101101101010001000000110000000
000010100000001111000100001111010000001101000000000000
001000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000101000000000010000000000000000000000000000
110000000000000001000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000001000010100000100000100
000000000000000000000000001111011000010000100000000000
000000001000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000001000100100000000111101000001011000100000100000000
000000000000010000000100001011001111010100100011000000
010001001010000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000101000001000000100000000000
000000000000000000000000000000101101000001010000000000
000000000000000111100000000000000000000000000000000000
000000100000000000000000000101001110000000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000110100000000111100000000000000000000000000000
000000000000010000000111000000000000000000000000000000
001000000000100111100111101101101110001001000100000010
100000000000010000100000001001100000001101001001100000
000000000000000000000000010011000001000000100000000000
000000000001000000000011110000001111000000000010000000
000000001010001111100111100111001101010100000110000010
000000000000000111000100000000001101101000011000000000
000000000000000111100000000101001000010100000110100000
000000000000000001000000000000111110101000011000000100
000001001000000000000011101001001110001001000100000011
000010000000000000000100000001100000001101001000000000
000000000000000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
110000000000000000000011101111011010001101000110100000
000100000000000000000000000101000000001100001010000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000001000000000000000000010101000000000000000010000000
000010000000000000000011100000101001000000010000000000
000000000000000111000000000001000000000000100000000000
000000000000100000100000000000101100000000000001000000
000000000000000000000000000101001010000100000000000000
000000000000011111000011100000010000000000000010000000
000000000000000000000000000111100000000001000010000000
000000000000000000000000000101000000000000000000000000
000000000000000111000000000001100000000001000000000001
000000000000000000100000001001000000000000000000000000
000000000000000000000000000111101000000000000001000000
000000000000000000000000000000010000000001000000000000
000000001010000000000000000011000000000000000000000000
000000000000000000000000000000001001000000010001000000
000000000000000111000000000000000001000000100010000000
000000001000000000100000000101001000000000000000000000

.logic_tile 23 1
000000000000000000000011101111111111101000000000000000
000000000000000000000000000101011001100000010001000000
000001000000000111100000010111011010000000000010000000
000010000000000000000011110000010000001000000000000000
000000000100000000000000011101111011110000010000000000
000000000001011111000011101101101100100000000000000001
000000000000001111100111100011111010100001010000000000
000000000000001111000110011001011101100000000001000000
000000000000000111000011111000000000000000100000000000
000010000000000000000011010101001110000000000010000000
000001000000001000000000001111011100100000000000000000
000010000000001111000000000001101100111000000001000000
000000000000001011100010000111101011101000010000000000
000000000000000011100000001011011011001000000000000100
000000000110001000000000000011111010100001010000000000
000000000000001111000011110101001110100000000001000000

.logic_tile 24 1
000000000000000000000111000011111000101000010000000000
000000000001010001000010011101111100000100000010000000
000000000000000001000010000001011010110000010010000000
000000000000001001100110011111001001100000000000000000
000010100000000111100111000001001111100001010010000000
000001000000000000000000001111111001100000000000000000
000000000000000111000111100001001110101001000000000000
000000000000000000100000001001101111010000000001000000
000000000111110000000000001111001001111000000000000000
000010100000101111000010011111111100010000000000000100
000000000000001000000010000101011000100000000000100000
000000000001010111000100001111001001110000010000000000
000000000000000001000011110111011001100000010000000000
000000000000001111100111101101101110010100000001000000
000000000000000001000010000101101100100000000000000000
000000000000000000000100000111111001110000010010000000

.ipcon_tile 25 1
000000010000001000000111110001101110110000110010001000
000000010000000111000011111011100000110000110000000000
001000001110000111100111100111011000110000110000001000
100000000000000000100011111101010000110000110001000000
000000000000000011000111110101001100110000110010001000
000000000000000111000111100001000000110000110000000000
000000000000000011100111011101101010110000110000001000
000000000000000111100111010011110000110000110001000000
000000000000100111100111011011011010110000110010001000
000010000000010000100011110011110000110000110000000000
000001000000000111000000000101101010110000110010001000
000000100000001111100011111001000000110000110000000000
000000000010001011100000001111011010110000110000001000
000000000001000111000010111111100000110000110001000000
000000000000000000000010101001011100110000110000001000
000000001000000000000100000001110000110000110001000000

.ipcon_tile 0 2
000000000000001111000000010101101010110000110000001000
000000000000000111100011110111100000110000110000000010
001000000000000000000000010011111000110000110000001000
100000000000001001000011100011010000110000110000000010
000000000000000001000011100011011010110000110000001000
000000000000001111100111100001100000110000110000000001
000010100000000000000111110101001110110000110000001000
000001000000001111000111110111010000110000110000000010
000000000000000011100110101101011110110000110000001000
000000000000000000100111111111110000110000110000000010
000000000000001000000110101011001000110000110000001000
000000000000000111000100001011110000110000110000000010
000000000001000111000110101001001110110000110000001000
000000000000001001100011101101010000110000110000000010
000010000001011000000111001001101010110000110000001000
000001000000100111000110100111010000110000110000000001

.logic_tile 1 2
000000100000000000000000000001111011101000000000000000
000000000000000111000000001111101100100000010000000010
000000000111010000000110100000001110000000000000000000
000000000000100000000111101111010000000100000000000100
000000000000000000000000000111011000101000000000000000
000000000000000000000011100001011111011000000000000001
000000000000001000000000010111000000000000100000000000
000000000000000011000011010000101111000000000000000000
000000000001000000000000000000001010000100000000000000
000000000000100000000000000000011111000000000000000001
000000000000010000000111001111011111100000000010000000
000000000000100111000100001011111001110000100000000000
000000000000001000000010000000001010000000000000000000
000000000000000011000110001111010000000100000000100000
000000000000000000000011101001101111100001010000000000
000000000000000000000000001001111011010000000000000010

.logic_tile 2 2
000000000000000000000000000101000000000000000000100000
000000000000000000000000000000001111000000010000000000
000000001010100000000000000000001110000000000010000000
000000000000010000000000001101010000000100000000000000
000000000000000000010000000000000000000000000000000000
000000000000001001000011111111001110000000100000000001
000000000000000000000000000111001110000000000000000000
000000001010000000000000000000010000000001000001000000
000000000000000000000000000000001010000100000010000000
000000000000000000000000001111010000000000000000000000
000010100000000000000000000000001110000000100000000000
000000000000000000000000000000011010000000000001000000
000000000000000001000011100000001110000100000010000000
000000000000000111000000001111000000000000000000000000
000000000000000000000000000000001110010000000010000000
000000000000000000000000000000011110000000000000000000

.logic_tile 3 2
000000000000000000000011101001011101011100000000000000
000000000001000000000000000101111101001100000001000000
000000000000000000000000000101111101000111000000000000
000000000000000000000000001111011101000011000000100000
000000000000000000000000001111011101010100000000000001
000000000000000000000000001011111010101100000000000000
000110100000000111100000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000011001011101000010100000000000
000000000000000000000010101011111010000011010001000000
000000000110000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000

.logic_tile 4 2
000000001100000101000000010000000000000000000000000000
000000000000010000100010000000000000000000000000000000
001000001010000011100000001000000000000000000100000000
100000000000000000100000000001000000000010000000000000
010000000000000101000011100001011100000010000000000000
110000000000000000100000000000011110000000000000000000
000000000000000000000000000000000000000000000000000000
000010001101000000000010110000000000000000000000000000
000000000000000001100000000011011010110100000001000000
000000001000001111000000000011011001110000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001100000000011100000000001010000000000
000000000000000000000000000111101010000010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001010000001010000000010111001001101111100010010000000
100001001100100000000110100111011010111100000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001011000000000001001111111100000000010000000
000000001110101111000000001111101001010010100000000000
000000100000000000000000010000000001000000100101000101
000000000000000000000011010000001101000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010001011011111100000000000000001000000100100000100
000001001110101011000010110000001100000000000000000001

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000011000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000100000000000000000000000000000
000001000000010000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
110000000000000101000000000011001110000000000010000000
110000000000000000100000000000111010000000010000000010
000010100000100000000110000000000000000000000000000000
000011100000010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000110100011001110000000000010000100
000000000000010000000110010101110000000010000001000010
010000001011010000000000000101100000000010000100000000
100000100000100000000000000000100000000000000010000010

.logic_tile 8 2
000001000000000111000111100000001000000100000100000010
000010100000000000000100000000010000000000000000000100
001010100000001000000000000000000000000000000000000000
100001000110000111000000000000000000000000000000000000
000000000000100000000000000001000000000000000110000010
000000001000010000000000000000000000000001000001000011
000000000110100000000000000001100000000000000100000000
000000000001010000000000000000000000000001000000000100
000000000000000000000110100011000000000000000110000100
000000001010000000000000000000100000000001000001000101
000000000000100000000000000000001110000100000101100010
000000000001000000000000000000010000000000000010000101
000000000000000000000010001000000000000000000101100100
000010100001000000000000000111000000000010000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000001000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010101001010000000000000000000000000000000000000000
110000000000000000000000010001001010000111000000000000
110000000000000000000011111011110000000001000000000000
000010100000010000000000000011100001000000010000000000
000001000000000000000000001001101110000001110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100001110000000110010000000000000000000000000000
000001000000110000000011100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001001010000000000001000001000000100000100000000
000000100001111001000000001011010000000000000000100000

.logic_tile 10 2
000010000010000000000011000101001000010000000000000000
000001100001010000000000000000111110101001000001000000
001000001011001000000000000000000000000000000000000000
100001000000001011000000000000000000000000000000000000
110000000010000000000000010000000001000000100100000000
010000001010000000000011110000001011000000000000100001
000000001111110000000111000000011000000100000110000000
000000000001110000000100000000000000000000000000000001
000000001000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000100110000000
000000000001000000000000000000001111000000000000000000
000110101000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 2
000000000100000000000000000011000000000001000000000000
000010000000000000000000000011100000000000000001100000
001000001101010000000000000000000000000000000000000000
100000000001100000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000001010001000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000001001101010000000000001000000000000000000100000000
000010100001100000000000001101000000000010000001000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000

.logic_tile 12 2
000000001010001000000000000000000000000000000000000000
000010001010001111000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
010010001110001111000000000000000000000000000000000000
000000101010010101100000011011111011110000000100000000
000000000000100000100011111011101100110010100000100000
000000000000000000000000010000000000000000000000000000
000010100110000000000011000000000000000000000000000000
000000000000000011100010001000011010010000000100000000
000010100000000000000011110111001010010010100010000000
000001000000000000000000001101100000000000010100000100
000000000001000000000010000101101000000001110000000000
010000000000000101000000000101111110001000000100000000
000000000000001001100000001111000000001110000010000001

.logic_tile 13 2
000000000000000000000000000011001110001001000000100000
000000000001010000000000000111110000001101000000000000
001010000000000000000000000000000000000000000000000000
100001100000010000000000000000000000000000000000000000
010000000110000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000000000000011100011011110000010000100000000
000010100000000000000000000000100000000000000000000100
000010101110010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001100011100000010000000000000000000000000000
000010100000010000100011000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000010100000100001000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000001001100000000001010100100000
000000000000000000000000001011101010000010010001000000
001000000000000001100111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001001000000011000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010101100010000000011100000000000000000000000000000
000000000000000011100000011011001010001001000100000000
000000000000000000100011100011100000000101000000000001
000000001010100000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
010000000000100000000011100101011111010000100100000000
000000000001000000000000000000011000101000000001000010

.logic_tile 15 2
000000001000000000000011100101000001000000000100000101
000000000000000000000100001101101100000000010001000001
001000000000000000000000000111100000000000000100000011
100100000001000000000000000000000000000001000010000111
000001000010000000000111110000000000000000000000000000
000010000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001000000000000000110000101
000000000000000000000000000000100000000001000011000000
000000000000001000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 2
000000000000100000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
001010000000000000000010100000000000000000000000000000
100001000000000000000100000000000000000000000000000000
000001001000000000000010100000000000000000000100000000
000110000001010000000100001111000000000010000001000000
000010000000000000000011100101011010010010100100000001
000000000000000000000000000000111111100000000000000001
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000011001000010000100000000
000000000000000000000110011001011011010010100000000001
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000011000000100000100000000
000000000001000000000011100000010000000000000000000100
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001000000000000000000000001111000000000000000001
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000010001000000000000011101000011110000110000010000000
000001000000000000000010011111010000000010000000000000

.logic_tile 18 2
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
001000000000001000000011100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000010000000000001000000100100000001
110100000001010000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000111000000000000001001101010111101110000000000
000000000000000000000011101001011111111101010010000000
000000000000100000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000100000000000000000000000000000
000100000000010000000000000000000000000000

.logic_tile 20 2
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000001000100000000000000000000000000000100000000000
010000000000010000000000001011001100000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001101100000000000000000000000000000000000
000010000000000101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000001100000110000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000011001110000010000001000000
001000000000000000000000000111000000000010000100000000
100000000010000000000000000000000000000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 2
000010001010000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001000000000000000000000000011011100010000000100000000
100000000000000000000000000000011011100001010010000000
010000000000000001000000010000000000000000000000000000
010010100000000000000011100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001000000000000011100000000000000000000000
000000000101011011000000000000101010000000010000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001011000000000001000010000000

.logic_tile 23 2
000001000000000000000000000111011100000100000000000001
000010001010000000000000000000010000000000000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000000101001101000000100010000000
000000000110001000000000010101011100000000000000000000
000000100000000111000011110000110000000001000000000100
000000000000000000000000001000001100000000000000000000
000000000000100000000000001011010000000100000000000010
000000000000000000000000000011100000000000100010000000
000001000001010000000010010000101101000000000000000000
000000000000000000000010001000000000000000100010000000
000000000000000000000100001011001010000000000000000000
000000000000001000000000000011101010000000000000000000
000000000000001111000000000000110000001000000000000001
000000000000000000000000000000000001000010000000000000
000000000000000000000000000111001101000000000000100000

.logic_tile 24 2
000000000000000000000000001000000001000000000000000000
000000000000001011000000000001001111000000100000000000
000000000000000000000000000001011110000010000000000000
000000000000000111000000000000010000000000000000000000
000000000000000000000111101000000001000000100000000000
000000001100000000000000001111001000000000000000000000
000000000000000000000000001111101111101001000000000000
000000000000000011000000000101011101010000000000100000
000000101100000000000000000000000001000000000000000000
000000100000000000000011111011001111000010000000000010
000000000000000000000111000001011110000100000000000000
000000000000000000000100000000010000000000000000000000
000000000000000000000111100101111111101001000000000000
000010100000000000000100001101011111100000000001000000
000000000000000111000111000011011110000000000000000000
000000000000000000100110010000110000001000000000000000

.ipcon_tile 25 2
000010000000010000000000011011001100110000110000001000
000001000000100000000011110111100000110000110000100000
001000000000001111000000000001111110110000110000001000
100000000000001111000011110111110000110000110000100000
000010000001001000000111110001111010110000110000001000
000001000000100101000111101101010000110000110000100000
000000000000000000000000001011001100110000110010001000
000000000000000000000011100011010000110000110000000000
000000000000011011100011100111101110110000110000001000
000010100000001011000111110111110000110000110001000000
000001000000001011100011111011101000110000110000001100
000010100000000111000011100111010000110000110000000000
000000001000000111000011100011101010110000110000001000
000000000000001111000110111111100000110000110010000000
000000000000000111100010110001111100110000110010001000
000000000000101111100111111101010000110000110000000000

.ipcon_tile 0 3
000101000000000111000000011101101010110000110000001000
000100000000001111100011110111100000110000110000000001
000000000001010111100111101101101110110000110000001000
000000000000100111000100001011010000110000110000000001
000000000000001111000010010111001010110000110010001000
000000000000001101100111100101110000110000110000000000
000000000000001001000111100011101010110000110010001000
000000000000001011100111110001010000110000110000000000
000000000000000111100000001001111110110000110000001000
000000000010000000000000001011110000110000110000000010
000000000000001000000010011101101110110000110000001000
000000000000001101000111010111100000110000110000000010
000000000000000001000010010011011010110000110000001000
000000000000000000000011001001000000110000110000000010
000000000000000001000000001001011000110000110000001000
000000000000000111100011100001000000110000110000100000

.logic_tile 1 3
000000000000000111100000000000000001000000000000000000
000000000000000000000000000101001001000000100000100000
000010100000000111000000000000011000000000000000100000
000001000000000000100010010001010000000010000000000000
000000000000000111000111100001000001000000000000100000
000000000000000000100000000000001001000000010000000000
000000000000000000000000001000011000000000000000100000
000000000000000000000000000001010000000100000000000000
000000000000000000000000000000000001000000000000000001
000000001000000000000000001101001001000000100000000000
000000000000000000000000000001101010000100000000000000
000000000000000000000000000000110000000000000000100000
000000000000000000000000000000000001000000000000000000
000000000000000000000000000101001001000010000000000000
000000000000000000000000001000011000000000000000000000
000000000000000000000000000001010000000010000000000100

.logic_tile 2 3
000000000000001000000000000000000000000000000100000110
000000000000001111000000000001000000000010000001100001
001010000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000001000000000000000011100000000000000111000001
000000000000000000000000000000100000000001000010000101
001010000000000000000011101000000000000000000100000001
100011000000000000000000001001000000000010000001000101
000000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000101000000010000000000000000000000000000000000000000
000000000100000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001100000100000100000001
000001000000100000000000000000010000000000000010000110
010000001000000000000000001000000000000000000110000011
000000000000000000000000000011000000000010000010000110

.logic_tile 4 3
000010000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
001000000010000111100000000000011100000100000100000000
100000000011000000100000000000010000000000000000000000
010000001010000000000000001101011000111000000100000000
010000000000000000000011101011101000111101000001000000
000010000000000000000000000000000000000000100110000000
000001000000000000000000000000001011000000000000000000
000010100000000011000000000000000000000000000100000000
000000000000000000100010000111000000000010000001000000
000000000000000000000000010000001100000100000100000000
000000100000000000000011100000010000000000000001000000
000000000100000001000000000011001110000000000000000100
000000000000000000100010010000010000001000000000000000
000010001010000000000000000000000001000000100100000000
000001000000000001000000000000001110000000000001000000

.logic_tile 5 3
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000011110000000000000000000000000000
100000000000100000000011100000000000000000000000000000
010100000000001001000111100111000000000000000100100000
110000000000001111100010000000100000000001000000000001
000000000000000111000000001001111010101001010000000000
000000100000000000100000001001101010110110100000100000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000001111101010101101010100000000
000000001110000000000000001111001011010100100001000000
000001000000100000000011100000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000000111000000010111000000000000000110000000
000010000000000000000011010000100000000001000000000000

.ramb_tile 6 3
000000001000000000000000000000000000000000
000010000000100000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
000110000010100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001100000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000001000001111000110000000000100
000000000000000000000000000101001100010110000000000000
001000000000011000000010110000011000000010000000000000
100000001110100001000010001011001010000000000000000000
000000000000001111000110000111111001000010000010000000
000000000000001001100110010101011010000000000000100000
000011101011010111000010000000000000000000100100000000
000011000000100000100100000000001011000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000000000000000001111000000000000010000000
000000000000000111000000000000101101000001000000000001
000000000000000000000000001101000000000000000000000000
000000000000001111000000001101001011000010000000000100
010001001000000000000000000001100000000000000000000000
000010001110000001000000000000001101000001000000000001

.logic_tile 8 3
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000000011000000110010101100000000000001000000000
100000000001101101000011010000100000000000000000000000
010000000000000000000110010000001001001100111000000000
010010001000000000000010000000001100110011000000000000
000001000000000000000110000111101000001100110000000000
000010000000010000000100000000000000110011000000000000
000000000111110000000000000000001011010000000100000000
000010100001010000000000000000011001000000000000000000
000000000000001000000000000101011000000000000100000000
000010101110000001000000000000110000001000000000000000
000000000000000000000000000000011001001100110000000000
000000000010000000000000000000011000110011000000000000
010010000000000001100000011001100000000001000100000000
000011100000000000000010001111100000000000000000000000

.logic_tile 9 3
000001000010000111000011100111001100000010000010000000
000010000000000000000010110000010000001001000000000000
001000001010001101100110100011111100100000010100000000
100000000000000101000010110001101001010001110010000000
110000000000000000000111011001001010011101000100000000
110000000000000000000011000011011001011111100010000000
000001000000010011100010111001101011000000000000000000
000010100001100000100111110001011001000000100000000000
000000001010010000000010100001111001000010000000000000
000001000001110000000000001101011000000000000000000000
000000000000000000000000011101111100100001010110000000
000001000010001001000010001101101000100010010000000000
000001000000100101000010111001001111110100010101000000
000000000000011001000110000011011001100000010000000000
010000000000000000000000000101101111111011110000000000
000000000000100000000000001011001001101001010000100000

.logic_tile 10 3
000000001011110000000000010111100000000000001000000000
000010101100110011000011010000000000000000000000001000
001000100000100111100000010000000000000000001000000000
100001001001000000100011110000001110000000000000000000
010000001010000000000000000111001000001100110100000000
010000000000001111000000000000100000110011000001000000
000000000000000111000000000001100000000000000000000000
000000100000000000000000000000101010000001000010000000
000000000000001000000000000111100000001100110100000000
000000000001011011000000000001000000110011000001000000
000000000000000000000000000011000001000010100000000000
000000001100000001000000000000001000000000010000100000
000000000000001000000000011000001111000100000010100000
000010000000010111000010000011011010010100100000000000
010000001000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 11 3
000001000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000011000000000000000000000000000100100000000
100010100000100101000000000000001101000000000010000100
010000000000000000000111100011101100000110000000000000
010000000000000000000000000000010000001000000000000000
000000000110001000000000000000000000000000000000000000
000100000100000111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101111110001000000001101011000001101000000000100
000010000000010000100000000101100000001000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010100000000000000000000000000000000000000000
000000100100010000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000001000000000000000000100000000
000010100001010000000011001001000000000010000000000010
001001101000101000000000010000000000000000000000000000
100010000001010011000010110000000000000000000000000000
110000000100001000000000001000000000000010000000000000
110000001010001011000000001111000000000000000000000000
000000000000001000000000000001100000000000100000000000
000001000000001001000000000000001100000000000000000000
000010000110100101100000000000011010000010000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000001
000000000000000000000000000000010000000000000000000000
000000000100000000000011100101000000000000000101000000
000000000000000000000000000000000000000001000000000000
000010101100100101000010100111100000000010000000000000
000011100000000000000000000000000000000000000000000000

.logic_tile 13 3
000001001100010000000010101001011011100000000000000000
000010000001100000000100001101101010000000000000000000
001000000000000001100000001000000000000000000100000000
100000000000001001000000001101000000000010000000000000
000000001000000111100000000000000000000010000100000000
000000000001011101100000000000001100000000000000000100
000000000001000101000010100000000000000010000000000000
000000000001011101100110001001000000000000000000000000
000000001000000000000000001101011110000101000100000000
000010000000001111000000000001000000000110000000000001
000001100000000000000011001101000001000011100000000000
000010000000000000000110001101001101000010000000000000
000000000110000000000000000101100000000010000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000001011100001000001100100000000
000000000000100111000000000001101110000001010010000001

.logic_tile 14 3
000000000000001001000010000000000000000000000000000000
000000000000001111000110000000000000000000000000000000
001000000000001111000000000111111010101001110100000000
100000000000001001000000001101001000010100100000000001
110000001000000000000000001000000000000010000010000000
010010000001010000000011100001001100000000000001100100
000001000000000111100000000001011111101001110100000000
000010000000000011000000001011001000010100100001000000
000000100100000000000111100101111100101001110100000000
000001000001000111000011110001001001101000010001000000
000000001010000011100000000111000000000000000100000000
000000000000000000000000000000000000000001000000000100
000001001010010011000000000000000000000000000000000000
000010001110100000100000000000000000000000000000000000
000000001010000011100000000000000000000000000100100000
000000000000000000000000001001000000000010000010000000

.logic_tile 15 3
000000000000001011100000001011111110110010110000000000
000000000110000001000000000111101010110111110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111000000000001000000000010110100000100
000000100001001011100000000011001000000010100000000000

.logic_tile 16 3
000000000110000000000011000101001000001001000110000110
000000100100000111000100000011110000001101001000000000
001000000110000111110011100011000001000001110100000010
100000000000000011100000000011001110000000111000100000
000000001010001000000010100101011100001001000110000010
000000000000000111000011110011010000001101001000000000
000100000000000111100000000101001110000110000000000000
000000000000000000000010101011110000001010000000000000
000001001000001111100010001111000000000001010110000011
000000100000000111100100000101001000000010111000000000
000000000000000000000111101011000001000001110110000011
000001000000000000000000000001001001000000111000000000
000010100000001000000111100000000000000000000000000000
000000000010000111000100000000000000000000000000000000
110000000001100000000000001001101110000110000000000000
000010000001011001000000001101010000000101000000000000

.logic_tile 17 3
000000001010000000000000000001100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000001000001100000000101000000000000001000000000
100001000000000000000000000000000000000000000000000000
010000000000000001000000010101001000001100111110000000
010110000000000000100010000000100000110011000000000000
000000000000000000000011000000001000001100110110000000
000000000000000000000100000000001101110011000000000000
000000000000000000000110000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000011011001100110100000001
000000001000000000000000000000011000110011000000000001
000100001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 3
000000001010000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100001000000000000011100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100100000
000000000001000000000000000000010000000000000000000000

.ramb_tile 19 3
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001110000000100000000111100000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000000001000000000000000000111011100000100000100000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100101100001000010000000000010
000000000011000000000000001111101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000001000001010000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
010000000111000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000111100000000101011100000110000100000000
000000000001010000000000000000001010101000000000000000
001000000000000000000000001000000000000000000110000000
100000001001010000000000000111000000000010000000000000
000000000000001101000000000000000000000000000000000000
000000000000001111100011110000000000000000000000000000
000000000000000000000000000000011100000010100000000000
000000000000000000000000001101001000000110000000000000
000000000000000000000000000101000000000010110100000000
000000000000000000000010111111001101000000010000000000
000000000000001001000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000001000000000001111000000000000000000000000
000010100000001111000000001011100000000010000000000010
000001000000000000000000001000000000000000000000000000
000000000000000000000000000011001111000010000000000010
000000001100000000000000000111011100000000000000000000
000000000001010000000000000000100000001000000000000000
000000000000100000000000000011100000000000000000000000
000000000001010000000000000000001111000001000000000001
000000100000000000000000001000001110000000000000000001
000000000000000000000000001111010000000010000000000000
000001000000000001000000000001000000000000000000000000
000010100000001001000010000000001111000000010000000010
000000000000100000000000010000001111010000000000000001
000001000000010000000011000000011111000000000000000000
000000000000100000000010000000011100010000000000000000
000000000000000000000100000000011111000000000000000000

.ipcon_tile 25 3
000000000000000111100000000101011010110000110000101000
000000000000000111100000001111010000110000110000000000
000000000000000111100011000001011010110000110000001000
000000000000000111000000001011000000110000110001000000
000000000000001111100011100111111000110000110000101000
000000000000001111100011100111000000110000110000000000
000000000000000111000011010011101100110000110000101000
000000000000000000000011110011000000110000110000000000
001000000000001001100011100111101110110000110010001000
000000000000000011100100000101110000110000110000000000
000001000000000001100000000011111000110000110000001000
000000100000001111100011100001100000110000110000100000
000000000000000001100011111001101010110000110000001000
000000000000000000100111010111110000110000110010000000
000000000000001001100000001101101010110000110000001000
000000000000000011100011100011110000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000011010110000110000001001
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000010010000010000110000110000000010
000001000000000000000000000000011010110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000000000011000110000110000001000
000000000000000000000010010000010000110000110000000010
000000010000000000000000000000011100110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000011100000000000011110110000110000001000
000000010000000000100000000000000000110000110000000010
000000110000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000
000000010000000011100000000000000000110000110000001000
000000010000000000100000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000010000000000000000000000000000
100000001100100000000011100000000000000000000000000000
010000000000100000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000011000000100000100000000
000000010000100000000000000000010000000000000000000100
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000010000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000010000000000000000000000000000100100000001
100000001100100000000000000000001001000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000010000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000100010010000000000000000011000000000011000001000000
000000010010010000000000000101100000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000111000000000000011010000100000100000000
000000000100000000000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000010111000000000000010100000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010000000000000000000001000000000000000100000000
000000010001010000000000000000100000000001000001000010
010010010000000000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000

.logic_tile 5 4
000011100000000000000011110000000000000000000000000000
000010000000000000000111100000000000000000000000000000
001000001001010000000111101000000000000000000100000000
100000000000100000000000001001000000000010000010000000
110000000010001001000000000000000001000000100000000000
110000000000001011000000001001001010000010100001000010
000000000010001111000110010000000000000000000000000000
000000100000000111000011000000000000000000000000000000
000000010000000000000000000101100000000000000010000101
000000010000000000000011101011100000000010000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010001101001110010111100010000000
000001011000001101000000001101001010010111110000000000
010000010000000000000000000000000001000000000000000000
000000011101000000000000001001001010000000100000000000

.ramt_tile 6 4
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000110100000000000000000000000000000
000000010000100000000000000000000000000000
000000011000010000000000000000000000000000
000000010001010000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000110000000000010100001011001000100000011000000
000000000000000000000110110011111101000000000011000000
001000000111001000000010110001111110010100000100000010
100000000010110111000011100000111100101000011000000000
000001000010000000000000001111100000000001110100100001
000010000000001001000000001001101101000000111000000000
000000000000000000000000000001101110001101000100000010
000000000001000000000011100101110000001100001000000000
000000011010000101100000010000000000000010000100000000
000000010000000001000011000111001001000010101000000101
000000010000000001000111001000011001010000000100100100
000000011010000000000110000011011101010110101000000001
000000010000000011100010001111100001000001110100100000
000000010000100000000000001001001000000000111000000001
110000110000001101100010011111111000001001000100000110
000000010000000101000010101101010000001110001000000000

.logic_tile 8 4
000000000000000000000000000001101110001001000010000000
000000000001010000000000000011010000001010000000000010
001010000000110111100000000111011110000100000100000100
100000000000000000100000000000000000000000000000000000
010000101000000000000110001011011011010000000010000001
110000000000000000000010000011111111000000000000000100
000010100000001000000000010111001110000100000000100001
000001000000000001000011010000100000001001000010000010
000000010000001000000010100111001010000100000100000000
000000010000000111000110100000011110101000010000000000
000000011000000001100111001111000001000001110100000000
000000011111010011000100001011001010000000100000000000
000010110000001111100111100000011100000100000100000000
000001010001000001100011111011001110010100100000000100
010010110001010111100110000011111111000000000010000000
000001110000100000000100001011011011010000000000000011

.logic_tile 9 4
000010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
001000000100001101000110100101011110001001000000000000
100000000010001101000100001101110000001010000000000010
110000000100000101100111100001101101010010100000000000
010000001100000000100011000000101111000001000000000000
000000000000000111100000010011111010000000000100000000
000100100000000111100011110000100000000001000010000000
000010111110000111000000010000001111000100000101000000
000000010000000000100011000000001110000000000000000000
000000010000000000000000001000001111010000100010000000
000010110000000000000011110101001000010100000000000000
000000010000000001000000000101100001000001010000000000
000000011110000001000000000101101111000001100000000000
000000011000100001000111101001111110001001000000000000
000010110000011011100000000111010000001010000000000000

.logic_tile 10 4
000000000000001001100000010000000000000000000100000000
000000000000000001000011100111000000000010000000000000
001001000000010000000000011001001110010001100100100000
100000100000100000000010111101001000100001010001000000
000000000000000000000000000111101100000010000000000000
000000000000000000000000000000010000000000000000000000
000000001000000000000000010001001111011111100000000000
000000000000100000000010000001001101101110000000000000
000000010001010000000110001111000000000001010010000001
000000010000100000000100001001101001000001100010000000
000010011011010000000010100000000000000000000000000000
000001010010000000010000000000000000000000000000000000
000000011010000111100000010011011111100000010000000000
000000010000000000100011110111101111010000010000000000
010000010001001000000010100111101110100000000000000000
000100010000001001000000000001101101000000000000100100

.logic_tile 11 4
000000000000001011000000011001000000000000010000000001
000000001000001111100010101101001000000001110001000001
001000000000010000000010110000000000000010000000000000
100000000000100000000111100000001100000000000000000000
111000000000100101100000011111100001000000010000000000
010000100000010000000011101101001001000001110000000010
000000000001000000000111100111000000000000000100000000
000000000110000111000100000000000000000001000010000000
000000010000000101000000011000000000000000000100000000
000000010000001111100011011111000000000010000000100001
000001010001000000000000001000000000000010000000000000
000010110001010000000000000101000000000000000000000000
000000010000000111100000000101101101100000000000000000
000000110000010000100000000011001110000000000010000000
010000011001110111000010001001001010111000110000000100
000001010000011011100000001001101011110000110000000010

.logic_tile 12 4
000000000001000101100000000111000000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000110000101100000000011000001000000001000000000
000000000000000000000000000000101010000000000000000000
000001000000100000000110000001001000001100111000000001
000010000000010000000110100000001101110011000000000000
000000000000100000000010110011001001001100111000000000
000010100001000101000010010000101000110011000000100000
000000010000000000000000000101001000001100111000000000
000001010000100000000011100000101101110011000000000000
000000011011110000000000000101001000001100111000000000
000000010001010000000000000000101111110011000000000000
000001010000000000000000000101101000001100111000000000
000010010000000101000011100000101101110011000000000000
000000010001000000000000000101101000001100111000000000
000010111000100000000000000000101111110011000000000000

.logic_tile 13 4
000000000000000000000011100111100001000010100000000000
000000000000000101000010111011101101000010010000000000
001001001000001000000110111001001000000111000000100010
100010100110000101000010100111010000001111000011100101
010000000000000000000010100111001000000010000100000000
110010100000000000000100000000110000000000000000000000
000001000000000101100000000000011010000010000100000000
000010001100010000000000000000001001000000000000000000
000000010110000000000000000000001001000010000100000000
000000110000000000000011000000011001000000000000000000
000000010000000000000000000000000001000010000100000000
000000010010000000000010011001001001000000000000000000
000000110000100101000000000001000000000010000100000000
000001010000010000100010110111100000000000000000000000
000000011010101000000000000000011000000010000100000000
000000010000010111000011111001000000000000000000000000

.logic_tile 14 4
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000001000000
001000100000000011100000000000000000000000000000000000
100001000001000000000000000000000000000000000000000000
110000001010010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000011000110000000000000001000000000000000000100000000
000010000001010000000000000001000000000010000000000000
000000010001000000000110100111100000000000000100000000
000010011100000000000110010000000000000001000000000100
000000010000001000000000000000000000000000100100000000
000010110000001001000011010000001101000000000000000100
000000010000100000000000000000000001000000100100000000
000000010000000000000010010000001100000000000000000010
010000010000000000000000000000011100000100000100000000
000000010001011011000000000000010000000000000000000000

.logic_tile 15 4
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
001000000110000101010000011000000000000000000100000000
100000100001000000100011110011000000000010000001100000
110000001110000000000000001000000000000000000110000000
110000000001000001000000001111000000000010000000000000
000000000000000000000000000011111000010000100100000001
000000000000000000000010110000011101101000000000000000
000000011010000000010011000000011110000100000100100000
000010110000000000000100000000010000000000000000000000
000000010000000101100000000000000001000000100100000000
000000010001001001100000000000001011000000000010000000
000000010000000000000010000000000000000000000000000000
000000110001010000000100000000000000000000000000000000
000000010000000000000010010000000000000000000100000100
000000010000000000000111010101000000000010000000000000

.logic_tile 16 4
000010001010000001000000000111111011010000100100000000
000000000000001001100000000000001110101000000000100000
001000000100000000000000000000011100000100000100000000
100000001100000000000011100000000000000000000000000010
110011000000000001000000001101111110001110000100000000
110011100000000000000000001111100000001001000010100000
000010100001001000000000000000000001000000100101000000
000001000000000111000010010000001101000000000000000000
000000010000000000000000000111000000000000000110000000
000000010000000000000011100000100000000001000000000000
000001010100000001000111000001000000000000000100100000
000000110110000011100000000000000000000001000000000000
000000010000100000000011101000000000000000000100100000
000000010011000000000011011001000000000010000000000000
000010111000101111000110000101001101111110100000000000
000000010001001011100000000001011100111110010000000000

.logic_tile 17 4
000000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
001110101100000000000110010000011110010100100000000000
100000100000100000000011100000001011000000000010000000
000000000000000001000011110000000000000000000110100111
000010100000000000000011101001000000000010000011100100
000000001010000000000111000101011111000000000000000000
000000000000000000000100000000111001100000000010000000
000000011010000000000011100000011101000010100000000000
000000010010000000000100000101011011000110000010000000
000000010000010000000010000111001110000000000110000000
000000010000010000000000000000101101100000000000000000
000001011010000111100111100000000000000000000000000000
000010011101010000000000000000000000000000000000000000
010000010000000111000111000001101110000000000000000000
000000010000000000000100000000100000001000000000000000

.logic_tile 18 4
000000000000000000000011000000011010000100000100000000
000010101000000000000110000000000000000000000000000010
001000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000010000000000000000001000000000000000100000001
010000000000000000000000000000100000000001000000000000
000001000000001000000000000000000000000000000000000000
000000100001011111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000010010000000000000000000000000000000001000010000000
000000011010001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000

.ramt_tile 19 4
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000100000000000000000000000000000
000000011000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000110000000000000000111111110010001100010000000
110000000000000000000000001011101000110010110000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000011010000111100110101000001101010100000000000000
000000010000000000100011100011011000000100000000000100
000000010000001000000000000000000000000000100110000000
000000010000000011000000000000001100000000000000000100
000000010000000000000111000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
010000011110001000000000000000000000000000000000000000
000000011110000001000010010000000000000000000000000000

.logic_tile 21 4
000000000110101000000000010101100000000000000100000000
000000000000011001000010100000100000000001000000000000
001000000000000111100000010000011011000110100000000000
100010100000000101000011100101001111000000100000000000
110000000000000000000111110000000000000000100100000000
110010100000000101010110000000001001000000000000000000
000000000000000011100110001001101010010111100000000000
000000001000000101100110110101111011001011100000000000
000000010110001001000000001000001011000110100010000000
000000110000000001000000001101001100000000100000000000
000000110000001000000000000000000000000000000000000000
000000011110000111000000000000000000000000000000000000
000000011000000000000011100101011000010111100000000000
000000010001010000000100000011001011001011100000000000
010000110000000000000000000001011000000110100000000000
100000010000000000000011000000001100000000010001000000

.logic_tile 22 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000001100000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000111100001101100111101010000000000
010000000000000000000100001001111011111101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000010000000110110000000000000000000000000000
000001010000100000000011110000000000000000000000000000
000000010000000000000000000111100000000000000100000100
000000010000000000000000000000100000000001000000000100
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000110001000000000011101000000000000000000100000000
000000010000000111000100000111000000000010000001100000

.logic_tile 23 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000010000000000000000001100000100000100000000
010001001000100000000000000000010000000000000000000101
000001000000000000000000000000011100000000100000000000
000010100000000000000000000000001111000000000000000000
000000010000000000000110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
010000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000001000000000000000000000000000000000000000
100000100000001011000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000100000000000000000000000001110110000110000001000
000001000000000000000000000000000000110000110000000100
000000000000000000000000000000001100110000110000101000
000000000000000000000000000000000000110000110000000000
000000100001010000000000000000001110110000110000101000
000001000000100000000000000000000000110000110000000000
000000000010000000000000000000001100110000110000001000
000000000000000000000000000000000000110000110000100000
000000010001010000000000000000011110110000110000001000
000000010000100011000000000000000000110000110000000100
000000010000000000000000000000011100110000110000001000
000000010000000111000000000000000000110000110000100000
000010110000000000000000000000000000110000110010001000
000001010000000011000000000000000000110000110000000000
000000010000000000000000000000000000110000110010001000
000000011000000111000000000000000000110000110000000000

.dsp0_tile 0 5
000100000000000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
000011010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000101000010100000001010000110000100000000
000000000000010000100100001111000000000100001010000100
001000000000000000000000000000000000000010100110000001
100000000000000000000000000001001111000000101000000000
000100000010001111000000000000000000000000000000000000
000010000000100011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000001000000000010100100000000
000000010000000000000000000000101010000000011000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010000000000000010110000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000100000010100111000000001000000000000000000100000000
000100000001010000100000001011000000000010000001000000
001010000001010000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000011010000000000011110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000001111000000000010100000011110000100000000100010
000000000000001101000000000101010000000000000011000010
001000000001010000000011101111001100101001010000000000
100000001111000000000111110111101111111001010000000010
010001000100000111000010000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000100001010000000000001111011111101001010001000000
000001000000100000000010000011101001111001010001000010
000000010000011000000000000011101001010111100000000000
000000010000100101000000000001111001000111010010000000
000000010000000001000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000010010000000000000000000000000000
000000010001000000000011100000000000000000000000000000
010000010000101001000000001000000000000000000101000000
000000011100010101100010001101000000000010000000000000

.logic_tile 5 5
000000000000000101100000001000000001000000100001000001
000000000000001001100000001001001000000000000011000000
001000000000010101000011110000000001000000100101000001
100000001100000101100011110000001100000000000011000100
000000000000000000000011101001011100000110000010100000
000000000000000000000100001011010000000101000001000010
000000000000000011100000001001001010000000000000000001
000000000001000000000000000001010000000100000000000000
000001010001000111100110100000001100000100000111100101
000010110000000000100100000000010000000000000010000000
000000010001010001000010000000011111000000000101000000
000000010000100000000111110011011001010000000000000000
000000110110100000000000001000011001000000000100000000
000001010001000000000000001111011010010000000000000100
010010010110000000000111001000000000000000000101000001
000001010000000000000000000001000000000010000001000011

.ramb_tile 6 5
000000000001001000000010011000000000000000
000000010000101011000111001011000000000000
001000000000000000000000000101100000000000
100001000010000000000000001001100000000010
010001000100000001000110001000000000000000
010000000000000000000100000111000000000000
000000000000000000000111001011000000000000
000000000001000000000000000011100000000010
000001010000000001000000010000000000000000
000010010000010000100011010101000000000000
000000010001010001000000011001000000000001
000000010000001011100011101111000000000000
000000011010010000000000011000000000000000
000000010000100000000011111111000000000000
110000011110000001000010010101000000010000
010000010000000000100111110011101111000000

.logic_tile 7 5
000000000000000011100011100000001000000100000100000000
000000000101000000100011000000010000000000000000100010
001000000000000111000000011111100000000001000100000000
100000000000000000000011010101100000000000000000100000
000000000000000000000000000101101111010111100000000000
000000000001000000000000001001101101000111010000000000
000001000110001001000111100111100000000000000100000000
000000101000000011000111100000000000000001000000000010
000000010000001000000000011011111110000000000000000100
000010110001010111000011011001011100001000000001000100
000010111100010111110000000000011011010000000000000000
000000010000000000000011110000001000000000000001000000
000000010000101000000111100001000000000000010100000000
000000110000010001000000001011001111000000000000000000
010000010000100001000010011011011010110000100100000000
000000011111000111000011110111111000100000010000000000

.logic_tile 8 5
000001000100000000000000000000011110000100000100000000
000010000000100000000000000000010000000000000000000010
001000000000001000000110100101111111000000000010000000
100000000001001111000111000101001011000000010000100100
000000000110100000000111000000000000000000000000000000
000000100001000001000100000000000000000000000000000000
000000000000000101100111101001101110001001000000000000
000000000110000000000110011011000000000101000000100010
000000010110100000000110100000001101010000100010000000
000000010000010000000000000111011111010100000001000101
000000010000000000000110100000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000010001000000001101011000000000010001000000
000000010000100000000000000101011011000000000000000010
000000010010000111100010000101111000000000000100000000
000000010000000000100010100000110000001000000010000000

.logic_tile 9 5
000000000000100111000111111101101010001000000000000000
000000000001000000000010110101010000000000000000000000
001000000101010101100000000111000000000000000100000000
100000000000000111100000000000000000000001000000100000
110001000000000011000000000001011001010000100000000001
110010000000001011100010110000001110101000000010000000
000001000000001001100000000000011100000100000100000000
000110000000001111000000000000010000000000000000000000
000001010000000011100000001111101100101001110100000000
000010110000000000100011010011001101010100100001000000
000000010110000000000000000001101010010110110000000000
000000010000101001000010000101001001101111110000000000
000000011000100011000111010000000000000000100100000000
000000010000010000000111000000001001000000000001000000
000010010000001111000000000000000000000000000100000000
000111010000000111100000001111000000000010000000000000

.logic_tile 10 5
000000000001010000000000010101000001000001010000100001
000000100000101011000011001001101011000001110000000001
001000001010001000000000000101100001000010000100000000
100000000000001101000011110000001010000000000000000000
010000000001001000000011110000000000000000000000000000
110000001110100111000111110000000000000000000000000000
000000000000001111100011100001011000001000000000000000
000000001000000111100100001111010000001101000000100010
000000010110010000000111100000001101000010000100000000
000000010000000000000000000000011010000000000000000010
000000110000000011110000000111101110000100000011000000
000001010000000000000000000000001111101000010010000000
000011010000000011100000001011101110001001000000100001
000011010001010000100011100001010000000101000000000010
000000010000000111100000000000011010000010000110000000
000000011110000000000000000000001010000000000000000000

.logic_tile 11 5
000001000000000001100110000011000000000000100100000000
000000100001000000000000001111001101000000110000000000
001010100010001000000011100000000000001100110000000000
100010100010000111000100000111001001110011000000000000
000000000000000000000011010101111111000010000000000000
000000000000000000000011110011101111000000000000100000
000000000101001000000000000111000000000000000100000010
000000000000100001000011000000001000000000010000000000
000000010000001101000111000000011010000010000110100000
000000110000000001000011110000000000000000000000000100
000000010000000101100011111011011101001001010100000000
000000010110000000000110100011111001101001010000000000
000000010110001001100010100101011101000011100000000000
000000010001011101100000001101111000000011110000000010
010010010100000000000111000000001110010000000100000000
000001010000101001000100000000001101000000000000000000

.logic_tile 12 5
000010100000101111000000000011001001001100111000000000
000011100001000011000010110000001000110011000001010000
001000000000001101000000010111101000001100111000000000
100000000010000001100011100000001100110011000000000000
010000000000101000000011100011001000001100111000000000
110000000001001111000100000000001110110011000000000000
000000000000000111100000000000001001001100110000000000
000000000000000000000000000011001110110011000000000001
000000010000000111100110000000000000000010000000000000
000000010001010000000111110001000000000000000000000000
000000110001000000000000000001101111000000010000000000
000000010000000000000000001011111000100000010000000000
000001010110100101100111101001001010010111100000000000
000110010000010000000000000101001001000111010000000000
000001010000111101100000000000001100000100000100000000
000110010010100101000000000000010000000000000000000100

.logic_tile 13 5
000000000000001101000111000000000000000010000000000000
000000000000000001000111101111000000000000000000000000
001010000011010000000000000000000000000010000000000000
100000000000100000000010101101000000000000000000000000
010001000000000111000000001101101010100000000000000000
010000100000000000100010101001011100000000000000000000
000100000000001000000000000101000000000000100000000000
000001000000001111000000000000001000000001010001000001
000000110110000000000000000000000000000010000000000000
000000110000000111000000000000001100000000000000000000
000000010100001000000000000001100000000010000000000000
000000010001011111000000000000100000000000000000000000
000000010000000000000011101000000000001100110000000100
000000010001010000000000000011001000110011000000000000
010010110000000000000000000000000000000000100100000100
000000111000100000000000000000001001000000000000000000

.logic_tile 14 5
000111000000000011100011000000001110000100000110000000
000001001110000000000100000000000000000000000000000001
001000001000000000000010100101100001000000000000000000
100000000001000000000011111001101011000000010000000000
110000000000110001100010100001000001000001010010000000
010010000000000000000000000111001110000010110000000001
000000000110100000000111111111101101010111100000000000
000000000001000001000111110101001001000111010001000000
000000010000001011100000001011000000000011000000000000
000000010000010101000011110011000000000000000000000000
000000010000001111000010011001111101001000000000000000
000010110000001101000010001011111100010100000001000000
000000010000000001100111100111100001000010100000000000
000000011100001001100010010101001111000001000000000000
010010010000000101000010001111001010010111100010000000
000001010000000011100100000011111111000111010000000000

.logic_tile 15 5
000000000000100000000000010111000000000000000100000000
000000000010011011000010100000000000000001000001000000
001000000000000101000000000101000000000010000000000000
100000000000001101100010110000001100000000010000000000
010000000000100011100000000000011010000100000110000000
010000001110011001100000000000010000000000000000000000
000000000110001111100000000101111000010100000011000000
000000000000011011100010000000001010100000010000000000
000000010000000011000000000000000001000010000000000000
000000010000000000110000000101001110000000100000000000
000000010000000000000000000001111011010000000000000000
000001010000000000000000000000101010100001010000000000
000011110000001000000010001001100000000000010000000000
000010010000001111000000000101001000000001110000000000
010001010000000001000000000111000000000000000100000000
000110011000000000000000000000100000000001000000000011

.logic_tile 16 5
000000000110000000000000000001101010000000000000000000
000000100000000000000000000000100000001000000000000100
001000000001010101100010110000000001000000100100000000
100000000000000000000110100000001011000000000001000000
110000000010000000000000000001101010000000000000000001
110000000000000111000000000000000000001000000000000000
000000000000000000000000000000011000010000000000000000
000010100000000000000010110000011010000000000010000000
000000010000000000010000000011100000000000000100100000
000000010001000000000000000000000000000001000000000000
000000010000000111000000000000000000000000000100100000
000000010000000000000010011111000000000010000000000000
000000010001110000000111010001100000000000000100000000
000000010000000000000111000000100000000001000010000000
000000010000000000000000000011100000000000000100100000
000000010000000000000000000000100000000001000000000000

.logic_tile 17 5
000000000000101111100010100111101110000000010000000000
000000000001011011000000000111101010010010100000000000
001001001000001111100111110011111011101001010000000000
100000100000000111000110001111101011000110100000000000
110000000000000111100000001000011001000000000010000000
110010100001010000100000001111011011000000100010000001
000010000000010001010010110001111011111000110001000000
000000001010000000000011110001011101110000110000000010
000011010000000000000000000011111101010100100010000000
000011011000000000000000000000011001101001010000000000
000000010000000111110111000000000001000000100100000011
000001010000000000000111100000001100000000000000000000
000001010000010001100011100001101000000000000000000000
000010010000001001000110000000010000001000000000100000
010000011000000111000010000001011111010010100010000000
000000010010001111000011100000001110000001000000000000

.logic_tile 18 5
000000101110100001000111000001001111001100000000000001
000001000010000000100011100011011101101000000000000000
001000000010100001100000000101101010010100000000000001
100000000001001001000000000000101001101000010000000000
110000000001011111000000001001001010110000110000000000
110000000001000011000011101011001001010000110000000000
000000000000000011100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011010000000000000000111100000000010000100000001
000010010000000111000000000000000000000000000010000000
001001010000000000000000001001111010110000110000000000
000010010000000000000010001111001011100000110000000000
000000010001000000000010010001111111001000000000000000
000000010000100000000010000011011000101001000000000010
010000010000001000000000000000000000000000000000000000
000000010000000001000010000000000000000000000000000000

.ramb_tile 19 5
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000011001100000000000000000000000000000000
000011000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000110001110000000000000000000000000000
000001010001010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010010000000000000000000000000000000

.logic_tile 20 5
000000000000101000000011100101111111010000000100000000
000000000000000001000111100000011000100001010000000000
001000000000001000000000001111100001000000010100000000
100000000000000111000000001111101110000001110000000000
010000000000001000000111100111101010000000000100000000
010010000001011111000011110000100000001000000000000000
000000000001001000000000011011000001000001010100000000
000000000000000001000010001101001111000010010000000000
000000010000000001100000010011011111010000000100000000
000000010001000111000010000000011101100001010000000000
000000010110000000000000001001000000000000010100100000
000000010000000000000011101111001011000001110000000000
000000010000000000000110000111100000000000010100000000
000000010000010000000000001011101011000010110000000000
010000010111000000000110011000001110010100000100000000
000001010000000111000010111111011001010000100000000000

.logic_tile 21 5
000010000000001000000110011011101100000000110000000000
000010100001010001000010000011011001010000100000000000
001000001100000111000000000111100000000000000100000000
100000000000000000100010100000000000000001000000000000
010000001010100001100111100101101101101001000000000000
110000000000011101000111101111011100010110100000000000
000000000000000111100000010001111010000001000000000000
000000000000000111000011010101100000001001000000000000
000001010000000000000111110101001110000110000000000000
000010010000000000000111001011111000000001000000000001
000000011100001001000111100000000001000000100100000000
000000010000001011100011110000001101000000000000000001
000000010000001011100010011001001110011101010000000000
000000010000001111000011111111101110000110100000000010
010000110010000101000011101011101011010111100000000000
100000010010000000100000001101101000001011100000000000

.logic_tile 22 5
000010100000000001100010000001001101000110100000000000
000000000000001101000100000111011010001111110000000000
001000000000000001000000000000000000000000000100000000
100000001010000000100000000011000000000010000000000000
110001000000000000000011100000000000000000000100000000
110000000000000000000110010011000000000010000000000000
000001000000000001000111100011111110010000100000000000
000000000000100000100000000000001110000000010001000001
000000010000001011000110110101000000000010000000000000
000000010000001011000010101101101101000011010000000000
000000110000000000000110001111001101000110100000000000
000000010000000001000000001011011000001111110000000000
000000010001011001000010001001011110000010000000000000
000000010000100001000100001101110000001011000000000000
010000010000000111100000010001000000000000000100000000
100100010000000000100010100000000000000001000000000000

.logic_tile 23 5
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001100000000001000000000000000000000000000000000000000
100000000000000101000011100000000000000000000000000000
000000000000000000000000000011001111000110000100000000
000000000000000000000000000000101000101000000000000000
000000100000000000000000010000011000010110000100000000
000000000000000000000010101001011101010000000000000001
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000011100000000011011010001011000100000000
000000010000001101100000000111110000000010000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000011000000000011111010000110000100000000
000000000000000111000011110000110000001000001011000000
001000000000010011100000010001011010010111100000000000
100000000000000000100010001111101100001011100000000000
000000000100001011100000000101011101010111100000000000
000000100000001111100011110111101010000111010000000000
000001000000000001000111011001001010010111100000000000
000010000000000000000111000111101010000111010000000000
000000000000100011000000010000000000000010100110000000
000000100000000000100010001011001000000000101001000000
000001000000001011000110101001100000000011000101000000
000010100000001011100000000001100000000010001010000000
000000100000000001000110101001001011010111100000000000
000001000000000000000011110011011010001011100000000000
110000000000011000000000000101101110000010000100000000
000000000000100111000000000000110000001001001000000011

.logic_tile 3 6
000000000010000000000111010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001010000111100111100001111100000000000010000110
100000001010000000100010011001100000000100000010000111
010101000000000111100000011001000001000000000010000100
010000000000100000100010110011101001000010000010000001
000000000000000111010000011111111011010111100000000000
000000000000100000100011110001101001000111010000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000001
000010000000010000000000000000010000000000000000000001
010000100000000000000110101101101010010111100000000000
000001000000000000000000001001001011001011100000000000

.logic_tile 4 6
000000000000100111000011110001001010110111110100000000
000000000000000101000111111001011010110110110000000000
001000000000100000000000000001101000000100000000000000
100000001100010111000000000011010000001100000000000000
000000000000000001100000001101000000000011000000000000
000000000000000000000010000001101010000011100000000000
000010000000000000000111000001011000000000000000000000
000000000000000000000111001101101100101000010000000000
000010000100000001000000001000001010010110100100000000
000001000000000000000000001011011010010000000001000000
000000000000000101100010111001011011101001000000000000
000000000000000011100110001011011111100000000010000000
000000000000000001000110000011101000000100000000000000
000010000000000000100000000111011111000000000000000000
010000000001010000000000010011101111010110100100000000
000000000000100000000011000000011011101000010000000000

.logic_tile 5 6
000100000010001000000000000000001010000100000100000000
000100000000000001000010010000000000000000000000000000
001010000001001111100011100001111100000100000000000000
100000000110101111000100000000000000000000000000000000
110000000010001001100000000001111110010111100000000000
110001000000000111000000001001011000001011100000000000
000000000000001000000010101000011011000110100000000000
000000000000001101000100000101011001000100000000000000
000000000001010000000110000011000000000000100010000000
000001000110100000000000000000101010000000000000000000
000010000000000000000000000101000000000001000000000000
000001000000001011000000001011000000000000000000000000
000001000010000111100111100000000000000000000100000000
000000100000000000000000000111000000000010000000000000
010010100000000000000000010001111100000001000000000000
000000000000000000000010001011000000000000000000100000

.ramt_tile 6 6
000000000100001000000011101000000000000000
000000010000001011000000001011000000000000
001000100000100000000000001111100000000000
100001010000000111000000000111000000000010
110000000101010000000000000000000000000000
010010100000000000000000000111000000000000
000000000001010011000000001101100000010000
000001000000100000100000000011000000000010
000001001110011000000000000000000000000000
000000100000000111000011110001000000000000
000010100000000001000111010001100000000010
000000001010000111100011101001000000000010
000000001110000001000010000000000000000000
000000100000000000000011101111000000000000
110000000001001111000000001011000000001000
010000001000010111010000001011001111001000

.logic_tile 7 6
000000000000000111100000010101111010010000100100000000
000000000000000000100011110000101111000000010000000000
001000000000001000000000000011011000000010000101000000
100000000000101011000010100000100000001001000000000000
000000000000100101000011110111001100010000000000000000
000000000000011111000111100111111010000000100000000000
000010100000101000000010100101011010000010000000000000
000001001100000111000010110101111000000000000001000000
000010100000001011000111111111101101000010000000000000
000001100000000001000010001001101101000000000000000000
000000100101010001100000000111001010110111110000000000
000001000000000001000010001111001101101111110000000000
000000100000000111100111101101000000000000010100000000
000000000000000000000110000011101001000000000000000000
010000100110001000000111011011011111111111110100000000
000100000000000001000110000111011100111111010001000000

.logic_tile 8 6
000000000001010001100011100111101110000000000000000010
000000000000000000000011110000001111001000000011000100
001000001001010000000000000001101110001001100000000000
100010100000000111000011101001101011101001110000000000
010000000000000111000010011111011110000000000010000001
010000000000000000000011000111001111100000000010000000
000010100000100111100000000000000000000000100110000000
000000000000010000100000000000001111000000000000000000
000000001001000001100010000001001010101010000010000000
000010100000000001100000000011011010101011010000000000
000101000000110000000000000000011100000100000110000000
000100000000110000000011110000010000000000000010000001
000000000000000111000010010000000001000000100100000001
000000000000010001000010110000001010000000000010000000
010010100000000001000000000101011000000000000000100000
000000000000000011100000000011101101010000000000000000

.logic_tile 9 6
000000000001010111000111101011011000010000110100000000
000000000000000101100111100001101001110000110000000000
001000000000001111000011110111001010010100000000000011
100000001100001011100011000000011110101000010010000000
000000000110001011100011100001011101110100110000000000
000000001100000001000110000101101110111100110000000000
000000000000001111100110100001101100000000000100000000
000000001000001111000010010000111011100000000000000000
000001000110000000000011001001111010001001010110000000
000010100000000000000110011111101000101001010000000000
000001000101001001100111101011111011010111100000000000
000010000001101111000100001101001111001011100000000000
000100000000001001000110000001011100000111000010000010
000001001100001011100011111001011011001111000010000001
010010100000110111000011100101101110111111110100100000
000001000000100000000010001111111010111101110000000000

.logic_tile 10 6
000001000000001111000010100011101100000001000100000000
000010001010000011100110010101000000001001000000000000
001000000000001111100111010001001111010111110000000000
100000000010000111000011101101011101101111010000000000
000000100000101101000010001101011111111101110100000000
000010100000010001100010001111011010111111110000000010
000000000001000001100000000000001001010000000100000000
000000000000000000100000000000011000000000000001000000
001001000000000001100010000101001100010111110000000000
000000101100000000000011100001111101110110110000000000
000000000001001011100011001001111000101001010010000001
000000000000000001000100000011101000111001010000000000
000000000000000000000010000001100000000000010100000000
000000000000000000000000001001101011000000000000000000
010000000001110000000011110000011101010000100100000000
000000000000110000000110001001001100000000100000000000

.logic_tile 11 6
000000000000000111000000000000000000000000100101000000
000000000001010000100000000000001110000000000000000010
001000000000000000000111000111000000000000000100000000
100000001000011001000110110000100000000001000001100000
110000000000000101000000000001011100001001000011000001
000001000001010000100000000101010000001010000000000000
000000000000000000000011100011111011010000000000000001
000000000010000000000100000000111101101001000001000010
000000000000101000000011100000000000000000100100000000
000000000000010101000100000000001111000000000000000000
000000000110100000000011110000000000000000000000000000
000000000000001111000111010000000000000000000000000000
000000000000000111000010001111111000000000010000000000
000000000000000000000100001001111100010000100001000000
000000001000000000000000000011111000010000100000000000
000100000000000000000011110000001101101000010000000110

.logic_tile 12 6
000000000000100000000010001011101001000110100000000000
000000100000011101000110111001111011001111110000000000
001000000000000111100110010001011001000110100000000000
100001000000001111000011011001011000001111110000000000
110000000000000000000111000111101010000100000010000000
110000001100001111000000000000100000000000000000000000
000000000000010111100010110011100000000000010000000000
000000001011000000100110000011101101000000000000000000
000000100000000101100010100101011011011110100000000000
000011100000001111000111010011011000101110000001000000
000010000000000000000011111001000001000010100000000000
000001000001001111000111001001101110000001000000000000
000000000001000000000111001000000000000010000100000000
000010101010100000000000000011001011000000000000000000
000000000000001000000000001101101100000000000000000000
000000000110001011000010011111010000001000000000000000

.logic_tile 13 6
000000000000000000000000010011111110000110100000000000
000000000001000000000011010000111111000000010000000001
001000000010000111000111100101101101000110100000000000
100000100000000000000011101101001101001111110000000000
010001001000000000000011110111011110000000000000000000
110000000000000000000111110000100000001000000000000001
000000000000000001100000000011100001000000000100000001
000010001110001111000010000000101100000001000000000000
000000000000000111100011001000001100000100000100000001
000010000010000111000000000111010000000000000000000000
000000000001110101000111000000001111000000100000000010
000000000111010000100011110000001011000000000010000000
000000100000000001000010000011011010010000100010000000
000001000000000000000011100000001001101000010010000000
000000000000001001000011101001111111111011110000000000
000000001000011011100011011001111000010111100000100000

.logic_tile 14 6
000000000000000001100010101011111010001000000000000001
000000000000001101000111101011000000001110000001000000
001110000100000101000000000011011111000100000000000000
100000001010001101100010110000001100101000010000000001
010010100000100101000000000011101110001101000010000010
010001000001010000100000001111010000000100000000000000
000000000011011000000010100001001011100100010010000000
000000000100100001000100001011001000000100000010000000
000010101110000000000010101001011000100001000000000001
000001000000000001000100001101101000010001000000000001
000000000010000101000000010000000000000000100100000000
000000000111000000100010000000001000000000000001000000
000001000000000000000110011101100001001100110000000000
000010000001010000000010100001001001110011000000000000
000000001000000101000111000111111000000010000000000000
000000000000000000000100000000100000001000000000000000

.logic_tile 15 6
000000000000010000000000000101100000000000001000000000
000000000010000000000000000000000000000000000000001000
000001001000000000000110100011100001000000001000000000
000010100000000101000000000000101110000000000000000000
000100000100001101000110100111001000001100111000000000
000000001100000111000000000000101011110011000000000000
000001000000001000000000000111001001001100111000000000
000010000000000101000000000000001001110011000000000000
000100000000010000000000000011101001001100111000000000
000000000000000000000011100000001100110011000000000000
000001000000001001010000000101001001001100111000000000
000010100010001001000010110000001111110011000000000000
000101000000001001000000000101001001001100111000000000
000000101010000101100010110000001000110011000000000000
000000001000000000000000000011001000001100111000000000
000001000010001101000011110000101110110011000010000000

.logic_tile 16 6
000100000010000111100110111001000000000011000000000000
000000000000010000100011110011000000000000000000000000
001100000001010000000000001011101110001001000000000000
100000000000000000000010011111100000000101000001000010
010000000001010000000011000001000001000010000000000000
100000000001010000000100000000001001000000010000000000
000000000110000000000000000000001010000100000100000101
000000000000010000000000000000010000000000000000000001
000000000000000111000010100001001100001000000000000000
000000001010000000000100000111100000001101000000000100
000000100010001000000010100111001111000000100000000000
000000000000000011000110110000101110101000010000000010
000000000000000001000010000000001100010100000000000000
000010100000000000000000000111011001010000100000000000
000000000001010000000011100111011111010000100000000000
000000000000001101000011100000011101101000000000000000

.logic_tile 17 6
000001000010100000000111001000000001000000000000000000
000010000001010101000011101101001000000000100000000000
001000000000001000000110010001111010000000000000000000
100010100000000101000010100000110000001000000000000001
010000000000000111000010001011011001101010100000000000
010000000000000000000000000101111100010000100010000000
000100000000000111100111101111001010001001000010000000
000000001010000111000000001111000000001010000000000000
000001000000000011000011111111111100001101000100000000
000000000000000001100011011111010000000100000010000000
000000000000101111000011001000001101000100000100000000
000000000001011011100000000011011110010100100000000010
000000001110100001000000000001011011000010100000000000
000000000000010000100000000001101011000001000000000000
000000000000000000000010010101001100001010110000000000
000000000000100001000111100011101101000110110000000000

.logic_tile 18 6
000001000000001001000000000001001010101001110000000010
000010100001010101100000000001001101101010110000000000
001000100001001000000000001011000000000000000100000000
100000000000000001000000001111000000000001000000000100
010010000000000111100111111011011101000000110000000000
110000000000001001000111110011101000100000010000000000
000000000000000011100111000111011100000100000100000000
000000001100000000100000000000110000000000000010000000
000000000000000111000010011011001010110000110000000000
000000000110000111000110000011111010010000110000000000
000000000000001011100000011000000000000000100100000000
000000000001001011000011100111001111000000000010000000
000000000000000011000010011000000000000000100100000000
000000000000000000000010110111001110000000000000100000
000000000000000011100000000101111010111100000000000000
000000000010000001100010000011011011101100000010000000

.ramt_tile 19 6
000000000000110000000000000000000000000000
000010000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000010101100000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000101111010000000000000000000000000000
000001000100100000000000000000000000000000
000010100001000000000000000000000000000000
000000001110100000010000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000001010100111100011100000000001000000000100000000
000010100100011111100011100101001001000010000000000000
001010000000011111100000010011101100111000100000000000
100010100000001111100011011111101000111101010000000000
110010100000100011100111111001101001111001010000000000
110001000010010000000111110001011111011001000010000000
000000001100001001000000010001000001000000000100000000
000000000000001011000011110000001011000001000000000000
000000000000001101100000000111011101110100010000000000
000000001000001011000000001101111010110110110000000000
000000000000001000000111100011101000011101010000000000
000100000000001011000011100011011011001001010000100000
000000000000000011100111110111111011000000010000000000
000000000000000000000111000111101100100001010000000000
001100000000000011000111111111101000111110100000000000
000000000000000001100111100111011011111101100010000000

.logic_tile 21 6
000000000000001000000110100000001100000100000100000000
000000000000000101000000000000000000000000000000000000
001000000000000000000111100000011011010100000000000000
100000000000000000000000001011011011000100000000000000
111000101011001000000010100001000000000000000100000000
010001000000101111000000000000100000000001000000000000
000000000001001000000010110111000000000000000100000000
000000000000000101000011110000100000000001000000000000
000000000000000111000110000000011011010100100000000100
000000101110000000010011111101001100000100000000000000
000000001110000000000111101000000000000000000100000000
000000000000000001000100001011000000000010000000000000
000010100000010000000111100000000000000000100100000000
000000000000100000000100000000001000000000000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000000101001001000000100000000000

.logic_tile 22 6
000000000000000000000000010011101110011100100000000000
000000000000000000000011101001011100011100010000000000
001000000000000101000111100001111110010000000100000001
100000000000000000000111000000101110101001000000000000
010000000000000000000011100011111101111000100100100000
110000000000000000000010100011011001111100000000000000
000000001011000101100010010011101111000110100000000000
000000000000000000000010010000001011001000000000100000
000000100000100000000000000000000000000000000100000000
000001000111010111000011111011000000000010000001000000
000000000000101111100111001111011010000001000000000001
000000000011010101000100000001100000000110000010000000
000000000000000011100111110111111000010110100100000000
000000000100000111000011000000111100100000000010000010
000001000000000011100010011111111010000110100000000000
000010100000000000100011101101111011001111110000000000

.logic_tile 23 6
000000000000001000000010100000000000000000000000000000
000000001010000101000010100000000000000000000000000000
001000000000000111000000000101101001000110100000000001
100000000000000000000000000000011110000000010000000000
110000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000001100000001000001110000110000000000000
000000000000000000000000000001001001000010100000000000
000000000000000000000000000000000001000000100100000000
000000001010000000000010010000001100000000000000000000
000000000001000000000000000001000000000000000100000000
000000000000101101000000000000000000000001000000000000
000000000000010111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001100000100000100000000
000000000000000000000100000000000000000000000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000100100000000000000000000000000110000110000001000
000001000000010000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 7
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110010000000010000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000110000000000000000000000000000001000000000100
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010010100000000111000000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000

.logic_tile 3 7
000000000100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000100000000000000000000000000000000110000000
010001001000000000000000001111000000000010000000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000010000000111110000000000000000000000000000
010100000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000000000000

.logic_tile 4 7
000001101001001001000111100001001001001001000001000000
000000000000101111100100000001011111001110000001000000
001000000000000111000000000000011010000100000100000001
100000000000000111000000000000000000000000000010000000
010000000000100000000011100000000000000000000000000000
110000001000010000000100000000000000000000000000000000
000010000000100011100011100000000000000000000000000000
000000000001000000100011110000000000000000000000000000
000000000000000000000000000000011000000100000101000000
000000100000000000000000000000000000000000000000000010
000000000000000000000000000000000001000010000011000001
000000000000000000000000000000001011000000000000100010
000000000010000000000000010111000001000000100000000100
000000000000000000000011010000101000000000000000100100
010010100000000000000011100000011010000100000101000000
000000000000000000000100000000010000000000000001000000

.logic_tile 5 7
000000101000001000000010100101111100011100000100000000
000001000000001101000110100101001000111100000000000000
001010100001001111100010111001011010000001000000000000
100001100001000111000111010001100000001001000000000000
000000000100000001100010000011101001010000100110000000
000000000000000000000010010000111011000000010000000000
000110000000010001000111001111111000000101000110000010
000011000000000001100111001101010000000110000000000101
000000001010000000000000011001101110000001000100000000
000000000000000000000010011101110000000110000000000001
000000000011010001000010100101011001000000100000000000
000000000000100001010100000000101111001001010010000010
000001000000001000000000001111001010111111110110000000
000000100000000001000011100011011101111111010000000000
010000000100000011100000010101011001010000000100000100
000010000110000000000011110000101111101000010001000010

.ramb_tile 6 7
000000001100000000000000001000000000000000
000010010000000000000000001111000000000000
001010000000001000000010001101100000001000
100000000000100111000100000111100000000000
110000000111010001000010000000000000000000
110010001010100000100000000111000000000000
000000000001000001000010000011000000000000
000000000000100000000000000111100000000010
000000100000100001000010100000000000000000
000001000000010000000010010101000000000000
000000000000000000000000000101000000000000
000000000000000000000000001011100000000010
000000001010100001000111001000000000000000
000000100000010101000100000111000000000000
010010100000000101000010100101100001001000
010000000000000101000000000011001001000000

.logic_tile 7 7
000001000000000111000000011011011100000010000000000000
000000100000000000100011110101101001000000000000000000
001010000001000111000000000101101111000010000000000000
100000000001100000100000001011001100000000000000000000
110000000000001000000011101001011100000101000000000000
110000000010001001000100001101000000000110000000000000
000000000000001001000011101111111010000010000000000000
000000000000001011000100000001101101000000000000000000
000010000001100000000111100101100000000000000110000000
000000000000110000000000000000000000000001000000000000
000000000000000101000000000101111110000010000000000000
000000000000000000000000001011011111000000000000000000
000010101000000011100010001111101010001111110000000000
000010100001000001100010000111001011000110100000000000
000000000000000101100010000101111110000010000000000000
000000000000000111000000001011011110000000000000000000

.logic_tile 8 7
000000001010100111100000001111111011000010000000000000
000000000000011001100000001011001010000000000000000000
001000000000000001000000000111111011000010000000000000
100000001010000000100000000111101010000000000000000000
110010100001110111100000001111011010000010000000000000
010001000000011111000000000101001010000000000000000000
000000001101010101000000001001011011000000000000000000
000010100000100001100011101011001011001001010000000000
000000000000000000000111011011111000010000100000000000
000010100000010011000111010101101111000000100000000000
000000000110000000000010010000000000000000000100000000
000000000000000000000111111011000000000010000000000000
000100001100001000000010000101011101000001000000000000
000100000000101111000000000011011010000010100000000000
000000000001000000000111000011111011000010000000000000
000000000000100001000000000001101010000000000000000000

.logic_tile 9 7
000011100111101011000111101001001011000010000000000000
000010001011010111000000000111101101000000000000000000
000000000000000000000000000111101100000010000000000000
000000000001010000000000000101011001000000000000000000
000000000000001000000111101101001000000010000000000000
000010100100000011000000000111011000000000000000000000
000000000000100111000000010101011111000010000000000000
000010000001010000100011100101101101000000000000000000
000000000110000000000000000011101011000010000000000000
000000000000000000000010001101001010000000000000000000
000010000000000101000010000111101011000010000000000000
000011100000000000100011110101011011000000000000000000
000110100000100001000000001011101010000010000000000000
000000000000000000000000001111001011000000000000000000
000000000000100101000110101111000000000000100000000000
000000000001000000100100000011001000000010110000000000

.logic_tile 10 7
000000000111100001100000011001111101000010000000000000
000010000000010000100011111011111100000000000000000010
001110000001000111000010111101111000101011110000000000
100000000000000111000011010001101110101111010000000000
010011100111010011100111010101101011010010100000000000
010010001110001111000010111011101111100001000001000000
000000000000000000000010011101111001101011110000000000
000000000000000000000111110001111111101111010000000000
000001000110000001000000000111001010010100000000000000
000000100001000000100011101111111110100100000000100000
000100000100000000010010101111101010010111010000000000
000100000000000011000010101101111100010101000001000000
000010101000000011100010000000000000000000100100000000
000001000010101001100110000000001010000000000000000001
010000000000000000000110011101000000000001000000000000
000000000000000111000010000111101000000011100000000000

.logic_tile 11 7
000000001110000111100111100011111010000010000000000000
000000100000000000100011110011010000000111000001000000
001000000000000011000011010001100000000000000100000000
100000001010010101100011100000000000000001000001000100
110000100000000001000000011001011011101000000001000000
110001000001010101100011110101001100000100000000000000
000000001000001001100011101111011110000110100000000000
000010100111010001000010001001001101001111110000000000
000000000000001101100010010001111111000110100000000000
000000000001001011000111000111011111001111110000000000
000001000000000111100000000101011011010111100000000000
000010001010001001100011101101011110001011100000000000
000000001000000001000111100111001101010111100000000000
000000000000000000000111111011101101000111010000000000
000010000000011011000111100001011000000001000000000000
000000000000000101100110000101111001100001010000000010

.logic_tile 12 7
000000000000000000000111010011000000000000000100000000
000000000100000000000111100000000000000001000000000000
001001000000000011100000010000000001000000100100000000
100010100000001001100010110000001100000000000000000000
110000001010000011100000001000000000000000000100000000
110100000001001101100010000011000000000010000000000000
000000000110000000000000000011101110001011100001000000
000000100000000000000000001001101010100110010000000000
000001000010001101000000001000000000000000000100000000
000010101110000111000000000001000000000010000000000000
000000000010000011100000010011011001011100000000000000
000000000000000111000011111101011000000100000000000000
000000001011010001000111000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000100000010000000000001000000100000100000000
000000100000010000000000000000010000000000000000000000

.logic_tile 13 7
000000000001011011100000010111101011001001000000000000
000000001010001001100011110001111000011000100000000100
001000000000000000000011110101101101000000100000000001
100001001110001111000010100011011010000000110000000000
010000000100001011000000011000011010000000000000000000
100010000000001111000010011001010000000100000000000000
000000000001111101000000010001000000000000000100000000
000001000000110001000011000000100000000001000000000001
000000000000000001000000011101011001000110100000000000
000000000000100000100010000111011101001111110000000000
000000000001000111100000000111100000000010000100000001
000000100000100000100010000000101111000000000010000001
000000100000001111000000000011100000000000000101000101
000011100000000111100010000000000000000001000011000000
000000000001010001000111110111001010000100000010000000
000010100000000000000010000001001110011100000000000000

.logic_tile 14 7
000100000000000111000000000101001110101000110110000000
000000000010000000000000001011101100000000110010000001
001000000000001000000000001011100000000010110110000010
100000000000001101000000000011001000000000100000000000
010010000000000101100000000111100000000010000000000000
100100001100000000100010000000001010000000010000000000
000000000000100000000000001111111100001011000110000100
000000001000010000000000000011010000000001000000000000
000000100000000000000000000000000001000000100110000001
000011101110001011000010000000001000000000000010000001
000000000000001111000000000011001100110100010110000011
000001000000001101010011011101101110101000000010000000
000100000000001001000000010111011110000010000000000000
000000100000001111000010110000100000001000000000000000
000000000000001001000000000111000000000000000100000010
000000000001000001000000000000000000000001000000000000

.logic_tile 15 7
000100000001010000000010000001001000001100111000000000
000000000000101001000111110000101001110011000000010000
000010100000000000000000000101001000001100111000000000
000000000000000000000010010000001010110011000000000000
000110000001001111100000010101101001001100111000000000
000000000000101111100010010000001111110011000000000000
000000001011001000000000010001101001001100111000000000
000000100000000111000011100000101111110011000000000000
000010100000000000010000000111001001001100111000000000
000000100110000000000010010000001100110011000000000000
000000001110000000000110100111101001001100111000000000
000000001100000101000000000000001011110011000000000000
000000001000000000000000000101001000001100111000000000
000000000000001111000000000000101000110011000000000000
000010000000000111000011010011001001001100111000000000
000110100000010000000010100000101101110011000000000000

.logic_tile 16 7
000010101000001011100111010001000001000000000100000000
000000001100000101100010100000001000000001000000000000
001000000000001000000000000001000001000001010000100000
100001000000000011000000000111001101000001100010000000
110010000000010101100010000000011101010000000010000000
110000000110000000000000000101011111010010100001000000
000101000000000000000111000000000000000000000110000000
000010000000000000000100000011001001000010000000000000
000000000110001011100000001111100000000000000101000000
000000001111010111100011101101100000000001000000000000
000000000000100000000111100001011101010000000001000000
000001000010010000000110010000111101101001000000100000
000011100000001000000010000000000000000010000000000000
000000000000001011000100000011001011000000100000000000
000001000001000000000011110011001100000010000000000000
000010000000100000000111010000100000001000000000000000

.logic_tile 17 7
000000000000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000010000000
001001000000000011100000000011100001000000000000000000
100010100001000111000000000000001100000000010000100000
110000100001010000000000001000011110000010000000000000
010001101110000000000000000101000000000100000001000000
000000100000000111100010000111011010000010000000000000
000000000000000000100100000000000000001000000001000000
000010000001000000000000011000011100000010000000000000
000000000000100001000011100101010000000100000001000000
000000000000000001100111000101111010000010000010000000
000010000001001111100000000000100000001000000000000000
000010100000001011100000000000000000000000100100000000
000000100000001011100000000000001100000000000000000000
000100000000000001000000001111111000010000110000000000
000100000010000001000000000001001110000000100010000000

.logic_tile 18 7
001011100000000111100000000111011000110010110000000000
000010000000001111000000001101111000111011110000000000
001000000000011111000110111011111011001110100000100110
100001000001010111100110101111111011001100000000000000
110001000000000000000111101101100001000010000000000000
010000100000000000000111110001001100000011010001000000
000100001000000000000010010111100001000010100000000000
000100000000001001000010001101101010000010010001000000
000100000000000000010111110000011000000100000100000000
000000000000000000010011100000000000000000000000000000
000000000110001000000000000001001111010101000000000000
000001001100100001000011001111001011111101000001000100
000010000000000111100000001001011110000001000000000000
000001000000000000000010011001000000001001000000000000
000000000000000000000110010000000000000000000100000000
000000001001001111000010011011000000000010000000000000

.ramb_tile 19 7
000000000000000000000011000000001000000000
000010010000000000000000000000010000000000
001000000000000000000000000000001010000000
100000000100000000000011000000010000000000
110000000000000000000011000000001000000000
110000000110000000000000000000010000000000
000000001100000000000000000000001010000000
000000000000000000000000000000010000000000
000010000000001000000000001000001000000000
000011100100000101000000001011010000000000
000000000000000001000000001000001010000000
000000000001000000010010000011010000000000
000000100001011000000111101000001110000000
000001100001000101000010011001000000000000
110000000000000111000000000000001100000000
110000000000000000100000001111000000000000

.logic_tile 20 7
000000001000000101000000010000000000000010000000000000
000000000100000000000010110111000000000000000000000100
001010000000010000000000000000001100000100000100000000
100000100000100000000000000000000000000000000010100010
000010000000101001100111101101100000000010010100000000
000011100001011011100011000111001011000010100001000000
000010101000101111100000000000000000000000000000000000
000001000100010001000000001101001101000000100000000000
000000000001001000000011101111001110000111000000000000
000000001110100011000000001011100000000010000000000000
000000000000000101100000010101000001000011010110000001
000000100000000000000011100101101110000010000000000001
000000001010000011100000010001000001000001100001000100
000000000000000001100010001001001010000001010000000000
000010001100101111000000000101101011010000100001000000
000100000001010011100000000000001100000001010000000001

.logic_tile 21 7
000001000001011111100111110001001110010111100000000010
000000000000001111100010101001011011001011100000000000
001000000001000101000111110000011111010000000000000000
100000000001001111100111100000001001000000000000000000
110000001110000000000011100000000000000000100110000001
010000000000000000000000000000001000000000000000000000
000000000001000111100010100000011101010100000000000000
000000000000000111100010100001001011000100000000100100
000000000000000000000000011111011101010111100000000000
000000000000000000000011010101101000001011100000000000
000000000000001011110000010011111011110100010000000000
000000100000010001100010011001111000111001110000000000
000000000001000000000010001111011100000110100000000000
000000000000110000000011111001101111001111110001000000
010000000000000111000000001000000000000000000100100000
000000000001010000000000000101000000000010000001000000

.logic_tile 22 7
000000000001010000000000000000000001000000100100000000
000000000100000000000000000000001011000000000000000000
001000000000000111100010100111011011010101000010000000
100000000000000000100011100111001101111101000000000001
110000000000000000000000000101100000000000000100000010
110000000000000000000000000000000000000001000000000000
000000001111100111100011110000000001000000100100000010
000000000001010011000010000000001111000000000000000000
001000000000000000000110100101101111010000110000000000
000000000000000000000000000111101100100110110000100010
000001000101001000000110000000011000000100000100000010
000010100000001011000000000000010000000000000000000000
000000000000000111000111110001111001010100000000000000
000000000000001001100110010000011111001000000000000000
000010000000000000000010010111100000000001000001000000
000000000000000000000111111011101111000010100000000000

.logic_tile 23 7
000000000001010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000100000000110000000011110000100000100000000
100000000001000000000000000000000000000000000000000000
010000000001000101100011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000011100101101111010111100000000000
000100001010000000000100000011101001000111010000000000
000000000011000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000010000000001001000110100010000000
000000000001000000000000001111011101000100000000000000
000000000000000011000000000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
010000000000000101000000000101000000000000000100000000
100001000000000000100000000000000000000001000000000000

.logic_tile 24 7
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001001000000000001100000000000000000000000000000000000
100010101000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011101101110000110000000000
000000000000000000100000000101001111111010110000100000
000101000000100011100000000000000001000010000100000010
000000000001010000000000000000001000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010100000100000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000010101001000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100100000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000010000000
010100000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000100
000000000000000000000000000000001001000000000010000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 8
000001000010000000000000010000000000000010000100000000
000000000000000000000011010101000000000000001000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000

.logic_tile 3 8
000000101010100001100000010001101100001111000010000000
000011100001000000000010000101000000001101000000000000
001000100001010001000000010000011000000000000000000000
100000001110100000100010001011010000000010000000000010
010010101100010001000000001001011111110000110000000000
010000000000000111100000001101011111110001110000000000
000100001110100000000111100000011110010100100000000000
000000001011010000000000000000011110000000000000000000
000000100000000101000110000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000001010000100000100000000
000000000000001001000000000000000000000000000000000000
010000000000000000000110010000001010000110100000000000
100000000000000000000011110000001010000000000000100000

.logic_tile 4 8
000000000000000011100000000011101101000010000000000000
000000000000000001100011001001111111000000000000000000
001000100001010000000000010011011001000001000000000000
100001000110000000000011101101011111001001000000000000
010000000000100000000111100000000001000000100110000000
110000000001010000000111000000001100000000000000000000
000100000000000111100011110111111010000010000000000000
000100001110000000000011011011101011000000000000000000
000101000110000000000011100111011010101001010000000000
000000100000001111000010001011111000110110100001000001
000000000000000111100111000111100000000000000100000100
000000001110000111100100000000000000000001000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000010001000011100101101111110110110000000000
000010001111110000000010000001111100111101010000000000

.logic_tile 5 8
000001000000000011100000010101001110000000000000000001
000010101100000000000011100000000000001000000001000100
001000000001000111100010110101101100000100000000000000
100000001100000111100011100000000000000000000011100000
110010000000100000000111101101101111101001010011000100
110000000100010001000100001011001111110110100000000000
000000000000001011100111001111001000101011010000000000
000000000000000111000110110001011111110111110000000000
000001000000000011100000000111101101001000000000000010
000000000000001101100011111101101010000000000010000010
000000000001000000000000010000000001000000100100000000
000000001100100000000011000000001011000000000000000001
000000000000001011000011111001100000000010000000000110
000000000000000011100011001001101101000000000000000000
010110100000000000000011111101111000010110110000000000
100101100110000000000010010001101000111101110000000000

.ramt_tile 6 8
000001000000000000000000001000000000000000
000010111010000000000000001111000000000000
001010100000100001000000011011000000100000
100000010000000111100010110001100000000000
010001000110000000000111101000000000000000
110010100000000000000111100011000000000000
000000000100000000000000001111000000000000
000000000000000000000011110011100000000010
000000000000001000000000000000000000000000
000010001010011011000011110011000000000000
000000000001011001000000001111000000000000
000000001110100111000000001111000000000010
000001000000100001000010001000000000000000
000000000000010000000000001001000000000000
010000000011000001000010011111100000000010
010000000000100000000111011101001011001000

.logic_tile 7 8
000001000000000101000000010101011101010000000010100000
000010000000000101000010000000111110100001010000100000
000010100000010101000011011111011110000001000000000000
000001001100000000000010001001111101000001010000000000
000000000000100001100000000011011100000000100000000000
000000000111000000000010100011111110000000110000000000
000000000000010101000010100001011111100010110000000000
000010101000000000100000001111111000010110110010100000
000000000000011111000111101011111111110110100000000100
000000000000010011000000001001101011111000100000000000
000001100110000111000010110011101011101011010000000100
000010000000001111000011010001101101000111010000100000
000000001001010011100111001011001101000001000000000000
000100000000000000000110010011011111001001000000000000
000000100001010001000010101001011011101011010000000100
000001001011000111100000000011001101001011100000100000

.logic_tile 8 8
000000001010000000000010101101001011111111000101000010
000000000000000001000010100001101001010110000000100000
001001000010010101100011100000000001000000100100000010
100010000000010111000110100000001000000000000001000000
010100000011100101000010000101011010110011110100000010
110000000000000101000110011011101001010010101001000000
000000001010000111000010100011101110101011010110000010
000000100000000101000000001011111011000111010001000000
000010101000000000000110011101001001110011110100000000
000001000000000000000110110101111011010010100000000100
000000000001011111000000011001011111001000000000100010
000000000000010011100010111001001110000000000000100010
000100000000000000000010100000011100000100000100000000
000000100000010101000000000000000000000000000000100001
010000000000100011100000000101011100101110000101000001
100000001101001111100000001101001110101101010000100000

.logic_tile 9 8
000000000000000000000010001011101110000100000000000000
000000100000000000000000000101001101001100000000000000
001000000000000011100111001101101101000001000000000000
100000000100000000100010010001001101000110000000000000
110000000000000111100111100011111011000000000000000000
110000000000010101000110111101101010000110100000000000
000000000110001101100000010101101011000001000000000000
000000000000101011000011011001001101000110000000000000
000001100101010000000000011000011111010100100000000000
000001000011100111000011001001001010000100000000000000
000000001010000011100010101111111011000001000000000000
000000000000000101100100001101101101000110000000000000
000000101010000000000111001101001010101011010110000100
000000000110000001000000000111011101001011100000000000
010101000010110011100111001011111011000001000000000000
100100100000101011000100001001001101001001000000000000

.logic_tile 10 8
000001000000001101100110110101101101101110000100100001
000010001000001111000010101001111100101101010001000001
001000001010000101100110100101111101100010110100000011
100001000001000000100000001101001110010110110011000000
110000100000001000000111111001111100110110100100000000
010000101000000101000111110011101011111000100001000100
000000000000001101100010010011101110101110000110000000
000000000000000101000111101111011000011110100000100000
000000000010000000000110011000011011000100000100000000
000000000001000000000111001101001100010100100000000100
000000000000000001100110001011101110111111000101000001
000000000000001111100100000001001001010110000000000000
000000000000100001100111111011100001000001010100000000
000001000001000000100010010111101100000001100001100000
010100000000001111000000010001011101100010110100000010
100100001000101001110010010101001111101001110000100000

.logic_tile 11 8
000000101010100011100111101001111100101001010000000000
000001000001010001100111110001101101000000010000000000
001000000000001001000011111111101101010111110000000000
100000000000001011100111110001101110101111010000000000
000001000010000001000110000101101010000110100000000000
000000100001010111000000001111101000001111110000000000
000001000000001011100010001011111111101111110000000000
000110000000000011000011100001011101011110100000000000
000001000000000001100010011011000000000001000100000000
000000100111010001000110000101001011000010100000000010
000000001110001001100110100111011011101000010000000000
000000000110000011000100001111011010111000100000000000
000000001000101001000010110111001001010000110100000000
000000001100010001000011010101011001110000110000000000
010000000000000000000010000001000000000000010100000000
000000000000000001000000000001101101000000000000000000

.logic_tile 12 8
000010100000001000000000000111111000010100000000000000
000000000010001111000000000000001010001001000000000000
001100000000000111000000010001000000000000000100000000
100000100000001111100010110000000000000001000010100010
110010100111100001100000001000000000000000000110000010
000001001010100001000000001001000000000010000000000000
000000000000000001100111001111111011100001010000100000
000000100000000011000100000101101111010000100000000000
000000000000001000000010010000011101010010100000000000
000000001110000011000011001111001100000010000000000000
000001000000001011100000001001101100111001010000000000
000000101100001011100010000011001111110000000000000000
000000000000001111000010010111101110000110100010000000
000000100000000001000011011011001110101000000000000000
000000000000000000000110000011111010010111100000000000
000000000100001001000010001011111010001011100000000000

.logic_tile 13 8
000100100000000000000011100011011110000101000100000011
000000000000001111000100001111110000001001000000000000
001000101110101000000111101000011001010000100100000000
100001000101010101000100001111001001000010100000000001
000001000001000000000111000111101100010000100100000000
000110000000100000000111100000101011000001010000000001
000000100111001000000111000011011101010110000000000000
000000000000100001000100000000011101000001000000000000
000010000000011001000010101001000001000011100000000000
000000000000101101000100001011101111000010000000000000
000000000000000000000111001101111100000001000100000001
000000000000001101000010011111100000001011000000000000
000001000000100000000110000000001010000010000100000000
000010101100010000000000000000010000000000000000100000
010001000000000000000011011001000001000001000100000000
000000100000000000000011001111001010000011010000000001

.logic_tile 14 8
000000000000000001000000001011111110010111100000000000
000010000000001001100011100011111000001011100001000000
001000001011010101100110000000000000000000000100000000
100000000010100000000000001101000000000010000000000000
010000000001011001100000010000011000000100000100000000
010000001000000101000010100000000000000000000000000000
000000000001001000000110110101100000000000000100000000
000000000000011011000011110000100000000001000000000000
000100000000010000000000000001011010000110100000100000
000000001100100000000000000101001000001111110000000000
000001000001001000010010001111011111010111100000000000
000000000000000111000000001101111001000111010001000000
000000000000000000000110000101000000000000000100000000
000000000000010000000000000000000000000001000000000000
010000000110000000000010011000000000000000000100000000
000000100110101101000010000111000000000010000000000000

.logic_tile 15 8
000000000000000000000000000101101000001100111001000000
000000000000001111000011110000101001110011000000010000
000001000000000000000000010101101001001100111000000000
000000000100000000000011100000001100110011000000000000
000000000001011111100111100111001000001100111000000000
000000101100100111000100000000001010110011000000000000
000000100000011111100000010101001001001100111000000000
000000000000100111000011110000101010110011000000000000
000000000000000111000000000111001001001100111000000000
000000001010000000000000000000101101110011000000000000
000000000000000101000000000001101001001100111000000000
000000000000100001000010100000101110110011000000000000
000000000000100000000000000011001000001100111000000000
000000001101000001000011110000001000110011000000000000
000000000001000000000000000011101000001100111000000000
000001000000000101000000000000001010110011000000000000

.logic_tile 16 8
000000000100010101100000000000000000000000000100000000
000000000000000111000011101011000000000010000000000100
001000000000001101100110100011101100010000100000000000
100010100000001011000000000000101000101000000000000010
010000000000100000000110111111100000000001110000000100
010000001011001001000010101011101011000000010000000000
000011100001011001000000000001011100001001000000100000
000010000000000101000000001101010000001010000010000000
000000001111100000000000010101011100000010000000000000
000000000000001111000011000000000000001000000000000000
000000101010000011100000001001111100001001000000000010
000001000010000000110010011001010000001010000010000000
000000000001000000000011100001100001000001010000000000
000000000000100000000100001111001101000001100010000100
010100000100000000000000000011111011010000100000000001
000001000000000000000011110000101010101000000000100000

.logic_tile 17 8
000000000000000000000000010000011101010010000000000000
000000001000010000000011110000011110000000000001000000
001001000110000000000000000000000000000000000000000000
100000100001000000000000001101001110000000100000000000
110000000001011101100000011011000000000011000000000000
110000000000001111000010100111100000000000000001000000
000000000110000000000000000000001000000100000111000000
000000000000000011000000000000010000000000000000000010
000001100100100000000110100111000000000000000000000000
000011100001010000000100000000001010000000010000000000
000000001010000000000011010111011110000010000010000000
000000000000000000000011110000000000001000000000000000
000010000001011011000011100101000000000000000100000001
000001001110001011100100000000000000000001000001000000
010000000000000001000000011000011101010000100000000000
000000001010000000100011011111011010010100000010000000

.logic_tile 18 8
000000000000000001100000000011100000000000000100000000
000000000000001111000000000000100000000001000000000001
001000000000000000000010000001101011100001010000000000
100000000000000111000111101011011011010110100000000000
110010001111000111100111101000001101010110100110000000
110000000100000101100000000111001001010000000000000000
000000001010100000000110111111011011000110000000000000
000010100001010001000011010111011010000001000000000000
000001000000000011100111000001011010001001010000000000
000010100000000001100100001101011000000001000000000000
000001000100100000000010101001101010101111010000000000
000000100000010000000111101001101110101011110000000000
000000000000001001000011100111000000000011000000000000
000000000001000111100010000011100000000000000001000000
000100000000001001100000000011111000000110000100000000
000000000000000001000000000000111010101001000010000000

.ramt_tile 19 8
000010100010100000000000000001101010000000
000000001010010000000000000000100000000100
001001000000000111000011100001111110000010
100000101000000111000011110000000000000000
010000000100001011100111100001101010000000
110000000100001001100100000000000000000001
000000000000100000000111100011011110000010
000000000000000000000100000000100000000000
000000000000010000000000001011101010000000
000000000000010000000010001101000000000001
000000000000000011000111001101011110000000
000000000000000111000111111111000000000001
000001000000100000000000001111001010000000
000000000010000001000000001001000000000100
110000000000000001000000001011111110000000
010100000000000000000010011011100000000001

.logic_tile 20 8
000000000111000111000000000011000000000011100010000000
000001001100100000100011100011101011000001000000000000
001001000000000101000111101000000000000000000000000000
100000100000000000100011111111001000000000100000000000
110000000100000111100010000001111110000000000000000000
010001000010000000100011100000110000001000000000000000
000000001010001000000000011001101011000010100000000000
000000000000000111000011000011101111000001000000000000
000110000000000000000111010000001110010010100000000000
000000100000001011000011010011001111000010000000100000
000000000000001001100000000011111111001100000000000000
000000000000001011000010101101011010010100000000000000
000000000000001000000111000001100000000000000100000000
000000000000001011000000000000000000000001000000000010
000000000000000000000110011011101001110000110000000000
000000001010000000000011000101111011010000110000000000

.logic_tile 21 8
000000000000000000000010001101101000110100000000000000
000000001110000001000010010011111111111100000000000000
001000001110000111000110011111101011011100100010000000
100000000000000000100010010001001111011100010000100000
010010001101111111100010000011101010010100000000000000
110000000001010001100000001111001100110000000000000000
000000001100000000000111000111111001010000100000000000
000000000000000111000010110000111110000001010000000100
001101000000000011100110010011001110111000100000000000
000010000001001011100110000111111101111101010000000000
000000000000001111100011100001001000000110000000000000
000000000000100011000000000011010000001010000000000000
000000000000000111100111100011111011010000100000000000
000000100000000000000010000000101011101000010001000000
010000001000001111000110100000000001000010000110000100
000000000001010001000110000000001001000000000000000000

.logic_tile 22 8
000011000101110111000000010000000000000000000100000000
000000000101011111100011100101000000000010000000000001
001001000000000000000110000001111001011100000000000100
100000100000000111000011101101101011011101010000000001
010010100000000111100011100101000000000000100000000000
110001000000000101100010001011001111000000110000000000
000000000000100101000011101111011010111001000000000000
000000000100010000100010011001001100111111000000000000
000000000000000111100111001011001111100001010000000000
000010000000000111100010011011101110101001010000000000
000000001100100111100000000101101101011101010000000001
000000000001010001100010111111101011001001010000000000
000000000000000001100110110001000001000011100000000000
000000001110000001100010001001001111000001000000000001
010010001100001111100010001001011101001000000000000000
000000000000000001100100000111001100010110000000000000

.logic_tile 23 8
000000000000000101000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000001000101000000010111001011010110000000000000
100000000000100000100010000000011100000001000001000000
000001000000000000000111100011011011000010000100000000
000000000000000000000100000000111110100001010000000001
000000000000000101100000000001111111010111100000000000
000000000000000000000010110001111101001011100000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100111000000011110010010100110000100
000000000000000000000100000111001001010000000000000000
000000100000001001000000001001100001000010110100000000
000001000000000011000000000111001010000000100000000000
000000000001010001000111011101001100000010000000000000
000000000000000000100010111111110000001011000001000000

.logic_tile 24 8
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001100000000000000000000000000000000000000100000000
100010100000000000000000000111000000000010000001000000
110010100000000000000000000000001110000100000100000000
110000000000000000000000000000010000000000000000000000
000001000000000000000111000101100000000000000100000000
000010100000000000000100000000100000000001000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001000000000000000000001111000000000000000000
000010000001010000000010000000000000000000000000000000
000001000110001001000110010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.dsp3_tile 25 8
000010100000000000000000000000000000110000110000001000
000101000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000110000000000000000000000000000000000000000
100000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000001000110000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000110101101001000000000000000000000
000000001010000101000000001001011000001000000010000000
001000000001010000000000011001011100000000000000000000
100000000001010000000011011101000000000001000000100101
010000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000000010000000001000000100110100000
000000000000000000000011010000001110000000000000000100
000000000100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010101011010000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001111000000000000001101000000000000000010

.logic_tile 3 9
000000001110001001100000001101001100110110100100000010
000000001110001001100011001101101011110100010001000000
001000101010010000000000000000000000000000000000000000
100001001110000000000000000000000000000000000000000000
010000000001000000000110010000000000000000000000000000
010000000100000000000110110000000000000000000000000000
000010000000001000000111110000000000000000000000000000
000010000000001011000011110000000000000000000000000000
000001000001000001000000000001011011111111000110000000
000010000000100000000000000001011011010110000000000100
000010001101010000000000001111000000000010000010000000
000000000000000000000000000101000000000000000000000010
000001000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010010100000010000000000000000000000000000000000000000
100001001010100000000000000000000000000000000000000000

.logic_tile 4 9
000000000000100000000110001111100000000000100000000110
000000000000001101000000000101001011000000000010000100
001010001110001000000000000101001101000000000000000000
100000000000001011000011000101001100100000000000000000
110000000100100001000111000011011010000111000000000000
010000000001010111000000001111000000000010000000000010
000100001100001011100000010001111000000000000000000000
000000000000000001000011010000010000001000000010000000
000000001010100011100000011000000000001100110000000000
000000000001011111000011101011001110110011000000000000
000001000000000111000000000001011111111110100000000000
000011000000000000000010000011001011111110000001000000
000010100010000111100111001000011110000000000100000000
000010100000000000000100001001010000000100000000000100
010000000001000001000010000111100000000011000010000000
100000001010100001100010111001100000000001000000000000

.logic_tile 5 9
000000000000000101100110110111011101101000000100000000
000000000000000000000011110101001000100100000001000000
001000000000001111100000000000011100000100000000000000
100000000010101011100000000000011100000000000010000011
000001000100000111000010001011111100100000000100100000
000000100000000000000100000001101100111000000000000000
000100000001000000000000000111101101000010100010000000
000000000000000000000010110000111000001001000000000000
000000101100100001000011110011001110011111110010000000
000001000000011011100011101101111001111111110000000000
000000100000000001000111001000000001000000000000000000
000001001110001111000110110111001111000000100000000001
000000000110000000000000000001011010000000000011000000
000000000100100001000011000000010000001000000000000000
010010000001011111000111001011111110101111010000000000
000000100000100001100010001101001001111111010000000100

.ramb_tile 6 9
000000000001001000000110001000000000000000
000000010000000011000100001101000000000000
001000000000000000000000011111100000010000
100000000101010000000011010101000000000000
010000000000001001000111000000000000000000
110000000000101001000100000011000000000000
000110000000001001100110000001000000100000
000101001100001001100100000101000000000000
000000001000100000000000000000000000000000
000000000110000101000000000101000000000000
000010100000000101000000000111000000100000
000000001110000011000000001001100000000000
000010000101000000000111101000000000000000
000001000000100000000100000101000000000000
110000100000000001000000001001100001100000
010001000000000000000010101111101100000000

.logic_tile 7 9
000001100001010001000111100111001001000001000000000000
000011000110100000100110010101011010000010100000000000
000000000000000001100011101011011010000001000001000000
000000000000000000100000001111001001001001000000000000
000000000000100101000000001111001100000100000000000000
000000000000000000100000000101110000001110000000000000
000010000000101001100000001001001101000010000000000000
000000001001011101100000000111111000000000000000000000
000000000000000000000010100001111010000010000000000000
000000000100000011000010011001001101000000000000000000
000000000001000000000111001011111010000001000000000000
000000000000100101000111111001101001000110000000000000
000000100000100000000000000001011101000010000000000000
000010100000001111000010101001011010000000000000000000
000010101100000000000010001011111110000001000000000000
000001000000001001000010000001010000001001000000000000

.logic_tile 8 9
000000000111000000000000000000000001000000100100000010
000010100000100000000000000000001100000000000000100000
001000000000001101000000000000000000000000100100000010
100000000110000101000000000000001101000000000000100000
010100001000001000000011111101001101101011010100000010
110000000001011111000111000001101011000111011001000000
000011000001000000000110000000000001000000100100000001
000001000010000000000000000000001101000000000000000100
000100000000011101100110000000011110000100000100000000
000000101001010011000100000000010000000000000001000001
000000000000001001000110001000011101010100100000000000
000001001010001001000110100111011000000100000000000000
000010001011010111000000000000001010000100000100000010
000000001100100000000011000000000000000000000000100000
010000000000000000000000000011001111001001010010100100
100000000000000101000010111111001100010110100001000010

.logic_tile 9 9
000000000000000000000000001111011001000001000000000000
000001001000000000000000000001111110000001010000000000
000000100001011101100110101111111011010100000000000000
000010100000001111100000001001001011001000000000000000
000000100000110000000111101111011001000001000000000000
000000000000010000000100000111011011000001010000000000
000000000000000101000111111111011111000001000000000000
000000000000000011100011110001001001000110000000000000
000101000110000101000010101011000001000000100000000000
000110000000010000000000000111001111000010110000000000
000001000000000111100111100111100001000000100000000000
000010000000001001100000001011001110000001110000000000
000000000000110111000111111000011101010100000000000000
000010001100011001100011100111011100000110000000000000
000001000000000001100010101111001011101011110000100000
000000000110000101100000000101111100110111110010100010

.logic_tile 10 9
000000000110000000000000000011100000000001000100000000
000000000000100000000000001011100000000000000000000100
001000000100100111100000000000001011010000000100000010
100000000001000000100000000000011101000000000000000000
000001000001010000000011100011100001000000000100000100
000000000000100000000100000000101101000000010000000000
000001000010100001000000001000000001000000000100000100
000000000001010000100000001011001100000000100000000000
000001000000000000000000011001101111010111110000000000
000000101100000000000011011111001010001011100000000000
000010100000010001000010011111100000000001000100000000
000000000000000011100011011011000000000000000000000001
000010000100000000000011100011100000000001000100000100
000000000000001111000000001111100000000000000000000000
010000000000100111000111000000011101010000000100000000
000000100000010000000000000000001101000000000000000100

.logic_tile 11 9
000000000000010000000011101000000001000000000100000010
000000100000000000000010010111001111000000100000000000
001000001100000000000000000101011010000110100000000000
100000000000000000000000001001101110101111110001000000
000010100000000000000010001011100000000001000100000000
000010000000000001000100001111100000000000000000000001
000000101101001001000000000111100000000000000100000000
000011000000000111100000000000101100000000010000000100
000000000000111111000000000101111110000110100010000000
000000000000000111000000001101011100011111110000000000
000000000000000000000110100101001110010111110000000000
000000000000000000000100000111101010000111010000000001
000100000000101001000000010000001111010000000100000000
000000100001000111000011000000011111000000000000000001
010000100110000011000010010111101000000000000100000001
000001000000000000000111000000110000001000000000000000

.logic_tile 12 9
000000101001010111100011101000011010010000100000000000
000001000000100011100100000011011110010100000000000100
001000000000101011100010000101100000000000000100000000
100000000001001111100100000000000000000001000000000000
110010100000010001100010011111101110001000000000000000
010000001110100000000010110011010000001101000000000000
000000000000000111100000010000011000000100000100000000
000000001000000000000011100000000000000000000000000000
000000000000000011100000010011001001000110000000000000
000000000000000000000011110000011110000001010000000000
000000000110010011100000010001011101111101110010000000
000000000000000111000011010001011100111100100000000000
000010101000000001000000010001111000101000010000000000
000000000000000000100011101101101010111000100000100000
010001000000101011000000000011101110010100000000000100
000010101011011111000000000000001011100000010000000000

.logic_tile 13 9
000001000000000011100010000000001100010000100100000000
000000000000000000100000001101011110000010100000000001
001000001110101111000010100111000000000000010100000100
100000000001011111100100000001101110000000000000000000
000000001010110101100011110001100000000000100100100010
000000000000110000000011111101101010000010110000000001
000001101101010111000111100011001100000010000000000000
000011100000100000000100001001100000000111000000000000
000110001010001001000110000011011100000001000100000000
000000100010000011000011011101010000001011000001000000
000000000000000000000110000000011110000000000100000000
000000000000000000000000000111011000010000000000000100
000000000000100111100110101001001011100000000100000000
000000000000010001100100000001011010101001010001000000
010000000001000000000010001000011010010010100000000000
000000000000100000000000000001011001000010000000000000

.logic_tile 14 9
000100000000010000000000000011111100000110100000000000
000000000010000000000000000011101010101111110010000000
001000000000000011100000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
010000000000100111100011101111111001000110100000000000
100000000001000000100110100011101110001111110000000000
000010001010000111100000000101011001000110110001000000
000000000100000011100010010111001101001111110000000000
000000000011010000000111000000000000000000100110100000
000000000110000111000100000000001100000000000000000000
000000000001000001000111000000000000000000000110000000
000001000001110001100010001011000000000010000010000000
000000000000100000000000001101111010111101010000000000
000000000001010001000000000101011011110110110000000010
000000000000000111000000001111111100010111100000000000
000000000010000000000010001111011011001011100000000010

.logic_tile 15 9
000000001101000000000110100011001000001100111000000000
000000000000000000000110110000001011110011000000010000
000010100001010011000111100011001001001100111000000000
000000000000000000100000000000001001110011000000000000
000001001010000000000111110001001001001100111000000000
000010000000000000000011100000101100110011000000000000
000010001010000000000000000111101000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001101000010110111001001001100111000000000
000010101010001111000011100000001111110011000000000000
000000001110000000000000000001001001001100111000000000
000000000000000001000000000000101000110011000000000000
000000000000000001000000000101001000001100111001000000
000000000000010101100011100000101101110011000000000000
000010001100000101000010000111001000001100111000000000
000000000000100000000000000000001101110011000000000000

.logic_tile 16 9
000001000000000000000010000001100000000000000100000000
000000001010001111000000000000100000000001000001000000
001000000000000000000111000001011100001101000010000000
100000000000001001000100001001010000001000000000000001
010000000000000000000111110101000000000000000110000000
110000001010100000000111000000100000000001000000000001
000001001001000000000110100101101110001000000001000000
000000100001010000000000001001100000001101000000000000
000000000000010001000000011000001110000010000000000000
000001001110000001100011000001000000000100000000000000
000000001010000000000000010111100000000010000000000000
000000000010000000000010010000101110000000010000000000
000000100000001111000000000000001110010010000000000000
000001000110000011000000000000001101000000000000000000
010100000000000001000011001111101100010100000010000000
000010100000000001100100000111001100100100000000000000

.logic_tile 17 9
000100100000100001000010010000001100000100000100000000
000000000010000011000011010000000000000000000000100000
001110100000100111100000010000011100000100000100000001
100100000001000000100011000000000000000000000000000000
110001000100000000000000000001000000000000000100000001
110010000000000000000011110000000000000001000000000000
000010000001000011100000010101101111010000000010000000
000000000000100000000011001101001011011001000000000000
000000000000010001000111010000000000000000100110000000
000000100110000000100010110000001001000000000000000000
000100000000101001010000000000000000000000100110000000
000000000001001101000000000000001001000000000000000000
000000100110000111000110101011111000011111100000000000
000001000000100000000100001001001101010111110010000000
010000001100000000000000000001000001000000010000000000
000000000000001001000000001011001110000001110000000000

.logic_tile 18 9
000010100000000000000010100111000000000011000001000000
000001001110001001000000000011000000000000000000000000
001000000000000111100110000001000001000010000000000000
100000000001000000000011100000001110000000010010000000
110010100001010000000010001101111110001001000000000000
010000001011000000000000000011111110000111000000000100
000001000000001000000010000000000000000000100110000000
000000100000001011000111100000001101000000000000000000
000000000001111001100011001111001000001011100000000100
000000001010011011100110011101111011000110000000000000
000000000000011111000000000001101111000001010000000000
000000000000101001000000000011101001000011100000000001
000000000010110001000011101101111001001101100000000000
000001000110100001100011010111001111111001000000000000
000000000000001011100011111111011111000000110000000000
000000001000000111000010000011101000110111100000000000

.ramb_tile 19 9
000000001010000000000010000000001100000000
000010110000100000000100000000000000000000
001000100000000000000000000000001100000000
100000000000000000000000000000000000000000
110000000000000111000111100000001100000000
110000101100000000000000000000000000000000
000000000001100000000000000000001100000000
000000000001010000000000000000000000000000
000000000000001011100110100000001100000000
000000001110000011100000000101000000000000
000010000001110000000000000000001110000000
000000000011110000000000001001000000000000
000000000000000011100011101000001100000000
000000000000000000100100001111010000000000
110000001110000011100111001000001010000000
110000000000000011000100000111010000000000

.logic_tile 20 9
000000000000100101000110000000001110000100000100100000
000000000110000000000100000000000000000000000000000000
001000000000000111000000000111111111001101000000000000
100000000000000000100011100001101111000110000000000000
110000000000000000000000010001100000000000000100000010
110000001000000111000010000000000000000001000000000000
000010001010100000000000000000000001000010000010000000
000001000001010000000011110000001011000000000000000000
000000000000000111100000000000001000000100000100000101
000010000110000000100011100000010000000000000000000000
000001000000100000000000010000000000000000000100000000
000010100001000000000011010101000000000010000000000000
000000000000000111000111110011001011111001110000000000
000000000000000001000011101011011101111110100000100000
000001000000000111000110000111011001001100000000000000
000000100000000111000011101111011110110111100000000000

.logic_tile 21 9
000000000000000111100111100111111010010001110010000000
000000000100000000000011101101011010010111110000000000
001001000000000111000000001011101101010100000000000010
100000100000001001100000001111111010101001000000000000
010001000000001101100010010111101010000111010000000010
100000100100010111000110010111011111000001010000000100
000000000001011000000000011011000000000011010100000101
000000000000000001000011011011001000000001000000100000
000000000010001000000000011001101000001100110000000000
000000100000000001000010010001011001101101000000000000
000000001111001000000111000011111111000010000110000100
000000000001110101000010000000011101100001010000000000
000000000000100011100110000000011001010010000000000000
000000000000000000100100000000001000000000000001100101
000000000000001001000011110011011110001010000100000010
000000001000001101000111000101000000001001000010000000

.logic_tile 22 9
000010101011000101100010101011111000000111000000000000
000000000000100000100010010111100000000010000001000000
001000000000000001100111100001011110000000000000000000
100000000010000111100110010000110000001000000000000000
010010000010000111000111110011011100010110100100100000
110000000000000000100111110000101010100000000000000000
000000000000000000000000010111001011111111100000000000
000000000000101111000011101111101010111101000000000000
000000000000000011100110010011001000000100000000000011
000000000100000000000011101011010000001101000000000000
000000000000000001000010100001111100000010000000000000
000000000000000001100000001101000000001011000000000000
000100100001010000000010000001011011010010100010000000
000001000111100000000011110000011001000001000000000000
000010100000000111100010001000001011000000100100000000
000000000000001001000100001001001110010100100000000010

.logic_tile 23 9
000000000000000000000010100000000000000000000000000000
000000001100000000000110110000000000000000000000000000
001000000000000101000000001001000000000000000100000000
100000000000000000100010101101100000000001000000000000
000000000001010000000110000011001101000110100001000000
000000000100000000000110100000101001001000000000000000
000000000000000000000000011000000001000000100100000000
000000000000000000000011111101001000000000000000000000
000010100000000001000011000101101000000100000100000000
000000000000000000000000000000110000000000000000000000
000000101111000001010000001000011001000010100000000000
000001000110000000000010001111011100000110000000000000
000000000000000000000000000111101011000010100000000000
000000000000000000000000000000111101001001000000000000
010000000000000000000000010000001010010010100000000000
100000000000000000000011001101011100000010000000000010

.logic_tile 24 9
000010000001010000000110000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
001000000000000000000000000011101000001100110000000000
100000000000000000000000000000010000110011000000000000
010000000000000000000010100000000000000000000000000000
110000000100000000000100000000000000000000000000000000
000000000000000001000000000001011100001100110000000000
000000000000000000000000000000100000110011000000000000
000000100010000001100000001001001100001000000100000000
000001000000000000000000000101100000001101000000000011
000000000001001000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001001100000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000101000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000001010010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.logic_tile 1 10
000000000001000000000000000000000001000000001000000000
000010000000100000000000000000001011000000000000001000
001000000000010000000000000000000000000000001000000000
100000000000100000000000000000001010000000000000000000
110000000000000000000000000111001000001100111100000000
010000000000001101000000000000100000110011000010000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000100000
000000000000001000000110000000001001001100111100000000
000000000000000101000010000000001100110011000001000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000100000001000000010000001000001100110000000000
000000000000000000100010000011000000110011000000000000
110000000000000111100000000101101110001100110100000000
110000000000000000000000000000100000110011000000000000

.logic_tile 2 10
000000001010001000000000000101100000000001000100100000
000000000000010001000000000001100000000011000001100000
001010000000010000000000000000000000000000000000000000
100011000000000111000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000001100001100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000001001010000110000000000000
000000000000000000000000000000000000001000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000100000000010100000000000000000000000000000
000000000001001001000100000000000000000000000000000000
001000000000010111000000001101001100111111110000000000
100000001010001111000000000001101101110111110000100000
110010100000001000000110000101101011010000000010000000
010000000110010101000100000000001010100001010000000000
000000001100001101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000100111010000000011010000000000000000000000000000
000001000000001111000011110000000000000000000000000000
000010001100000000010000000000011100010100000000100000
000001000000001111000000000101001001010000100000100000
000101000110100000000000010000000001000000000100000000
000100100001010000000011100001001000000000100000000000
010100000000000000000000000101000000000010100000000000
100000000000000000000000000000101111000000010001000000

.logic_tile 4 10
000000000001010001100010010001001000101000010000000000
000000000001010101000011110001011001111000100000000000
001000000001000000000110010011000000000001000000000010
100000000000100000000010110111100000000000000001000001
010100000000010001000111001011011111000010000000000100
110000000010100000000110000011111001000000000000000000
000000100000010000000000000101001111101111010000000000
000001001110100111000010001101001001111101010000000010
000000000000000001000111111101111100101001010010000000
000000000100001001000011001111101100101101010000000001
000001000000000111100110100000000001000000100100000010
000000100000000011100100000000001010000000000001000000
000001000000000011100000000011101100000000000010000100
000000100000000001100000001011100000001000000010000000
010010000001010001000011110111100000000000000100000000
000000000000000000000111010000000000000001000010000000

.logic_tile 5 10
000000000000000111100010000000000001000000100100000001
000000000000000000100100000000001101000000000000000001
001000000000100111100000001000000000000000000111000000
100000000000010000000000000001000000000010000010000000
110000000001100000000011100001000000000000000101000001
000000000011110000000100000000000000000001000010000000
000100000000001000000000000000000001000000100100000000
000000000000000111000000000000001010000000000011100001
000000001000000000000000000001000000000000000110000000
000000000000001101000000000000100000000001000010000000
000000000000110011100000000111000001000000100000000000
000000000000000000000010010000101111000001000010000000
000000000000000101000010000111011100000001010000000000
000000001010001001100000000011001110100001010000100101
000110100000010000000000000101000000000000000101000000
000000000000000000000011100000100000000001000010000000

.ramt_tile 6 10
000000000010001000000000011000000000000000
000000011010001011000011011111000000000000
001000000001010000000000000001000000100000
100000010000001001000010010111100000000000
110000001010100000000000001000000000000000
010000100000000000000000001001000000000000
000000100000000000000000011011100000000000
000001001110000000000011010111000000000010
000000000001110011100000000000000000000000
000010000001110000000011110001000000000000
000010100100001000000000011011100000001000
000001000000001111000011111101100000000000
000011100000001000000010000000000000000000
000010000000001111000000001111000000000000
110000000000000011100111100001100001000010
110101000001001001100111100011001111000000

.logic_tile 7 10
000000100000000000000010111001100001000000010000000000
000000100011000001000011100101101111000010110000000100
001010100000010101000110001001001111010111100000000000
100000000000000000100110101111101100101011100000000000
010000000110010111000111101001101111111111100000000010
110000000000100101100110100011001101111101000000000000
000010101101010001100010100011000000000000000100000000
000000000000000000100000000000000000000001000000000000
000100000000000000000011111001101010100010110000000100
000100000000000001000011101001101111010110110000000000
000001100001001101000000011001000000000001110000000100
000000000000000011000010111001001011000000010000000000
000000000001000111000010000001011001101011010000000000
000000000010000001100000001011111011010111010000100000
000000000001010111000010000101011110010110000000000000
000000000000000000100111110000001101000001000001000000

.logic_tile 8 10
000000000000000011100010000000000000000000000100000000
000000000000000000100111001111000000000010000000000001
001000000100000101000000000000001000000100000100000000
100010000000001011100000000000010000000000000001000000
110000000000000001000000001111011001001111000000000000
010010100100011111000011110111101011000010000000000000
000000101011100101000111000001111111010111010000000000
000001000000100000100100001111001000100010100000000000
000011000100000000000010001101001110001110100000000000
000010000000000000000011110101111110001111110000000000
000000000000011111100000010101011100111101000010000000
000000000000101111000010110001001101111100000000000000
000001000000000111000010000001011101000000100000000000
000010101000100000100010100000101101001001010000000000
010000000000000101000000000000000000000000100100000000
000001000000000000000000000000001010000000000001000000

.logic_tile 9 10
000110100010000111100110001101011010010111100000000000
000000000001000000000010110111101001011011100001000000
001000101100001000000010000000000000000000000100000000
100000100000000111000100000011000000000010000000100000
010000001001111000000111000000001100000100000100000000
110000000000001111000011110000000000000000000000000001
000010100000000000000011100000001001000100000000000000
000010000000000011000100000101011110000110100000000000
000010000010100111100111101001001000010110000000000000
000010000001010000100000000111011001010010000000000000
000000000000000101000000001111101000001110100000000000
000000001010000000100000001001011111001111110000000000
000000000000100000000000010001011101000010000000000000
000000000000010000000011011001101000111111100000000000
000001000001001101000000001001011010010111110010000000
000000001100101111100000000011111101000111010000000000

.logic_tile 10 10
000001001010001000000000010001111100001101000100000000
000000000000001111000011000001000000000100000001100000
001101000001001111100011011011011100001110000000000000
100100000100100111100110001011111011001010000000000000
010000100110000000000000000011011001000000100100000001
010000000000000001000010010000001100101000010000000101
000000000000010000000000001011011000001110000000000000
000000000110000000000011101011111111001010000000000000
000000100000000111000000000101111101011011100000000000
000001100011000000000010111011111001100110000000000000
000000000001011001100011111001100001000001110100000000
000000000000001001100111100001001111000000010000000001
000000100000000000000000000111011000000000100000000000
000001101011010111000011100000011101001001010000000000
010000000001010000000010011011011110001011100000000000
100000001001110000000010011011111010011001100000000000

.logic_tile 11 10
000000100000010001000011000001001010000000000100000000
000010000000000000100100000000010000001000000000000000
001010101010000000000000010001101110010100100110000000
100000000100000000000011010000111001000000010000000000
000000000000010000000010100000000001000000000100000000
000000000000000000000110111011001010000000100000000000
000000000000100101000010101000000000000000000100000100
000010100000010000100110110011001000000000100000000000
000010100000000000000000000101100000000000000100000000
000001001011010000000010010000101101000000010000000000
000000001010010001000000000011001010000000000100000000
000000000000000000100000000000110000001000000000000000
000000001011010000000011110001000001000000000100000000
000000001110000000000111010000001011000000010000000000
010010001101010000000000000011000000000000000100000100
000000000001010000000000000000101111000000010000000000

.logic_tile 12 10
000001000100010001000000000001000001000000001000000000
000010000000001001100010100000001011000000000000000000
000010100110100000000000000001001001001100111000000000
000010100000010000000011100000101110110011000010000000
000010100000000000000000000111001000001100111000000010
000000100000001011000000000000101000110011000000000000
000010100000000000000011100001101001001100111010000000
000001000000000000000000000000101101110011000000000000
000000000000010111100111100011001000001100111000000000
000000001010000000000010000000101110110011000000000001
000000000000000000000111100011001000001100111010000000
000000000000001001000000000000101110110011000000000000
000001100001000111000011110011001000001100111000000000
000011000000001111100011110000001111110011000001000000
000000101010100000000000000011101000001100111000000001
000101000101001111000000000000001010110011000000000000

.logic_tile 13 10
000100000001000000000000000001101010000100000100000010
000110001000101001000011100000001010001001010000000001
001001100000000111000011000011100000000011100000000000
100011100000000000100100001101101111000001000000000000
000010101100101001100010110101111110001100110000000000
000010000000000111000111110000010000110011000000000000
000001000000001000000010111001011011001001010100000000
000000100010000001000110000011011011101001010001000000
000000100100000000000111010000000000000000000100000000
000001100000011111000010001011001100000000100001000000
000000000000000101100011100000001010010000100100000001
000100000000001001000010000101011110000010100000000000
000000000000000001000000000001101101000111010000000000
000000000000000001000010010111111100010111100000000000
010000100100000000000000010001011101000110100000000000
000000000000000000000011010000111101001000000000000000

.logic_tile 14 10
000001000000000111100010001101001111000001000000000000
000010100001010000100110100001101111001001000000000000
001000100001011111000010101011001111010111100000000000
100000000010101011000110010101101011001011100000000000
000000000000001001100000001011101100010111100000000000
000000000000000001000010111001001110000111010000000000
000010100001000111100111000101001111011100000101000000
000000001010101111100110110101011001111100000000000000
000000000000010001000000001001000001000001100100000110
000000000000001111000010000111101010000001010000000000
000000100000000111000000001101101000000000000000000000
000001001010000000100011011111111111010000000000000000
000010000000000011100111011001001000010111100000000000
000100001000000001000110001011011100000111010000000000
010100001100010001000110011000000000000000000000000000
000000000000000000100010000001001100000000100000000000

.logic_tile 15 10
000000000110000101100000001000001001001100110000000000
000000001010000101100010010111001000110011000010010000
001110000000000111100000001011111111011111100000000000
100001000011001101000000000011111110001011100010000000
010100100001000000000000000011011010000010000000000000
010000000000100000000000000000000000001000000000000000
000001000100001101000011101011111010010000100000000000
000010100001010011000000001111011101100000100010000000
000010000111000111100010000001000000000000000100000000
000000000000010000000111110000000000000001000000000001
000000001100001011000000000101101101010000000000000100
000000000000000111100011110000011000101001000000000000
000000000001100000000011110000001110000100000100000000
000100000000100000000010110000010000000000000000100000
010000000000001111100010011001001110001000000000000000
000000000000001111100011100001010000001101000000100000

.logic_tile 16 10
000001000000000101100000000001111100000010000000000000
000010001000000000100010000000010000001000000000000000
000000000000000011100000000000000001000010000000000000
000000000000000000100000000001001000000000100000000000
000010000010000111000000000101111111100000010000000001
000000000000010000100000000011101111101000000000000000
000000000010100000000000001011100000000011000000000000
000000000000010000000011110001000000000000000000000000
000000000000000111100110000111011010100000000000000000
000010000100001111010110000011111010111000000010000000
000011001000100000000010001000001100000010000000000000
000010000001010011000000000001010000000100000000000000
000110100000000001100000010101101100101001000000000001
000000000100000000100010010111101100100000000000000000
000000001000101000000011101011001000101000000000000000
000000000001011001000100001101011101010000100000000000

.logic_tile 17 10
000110001111011011100111101111101110111111000000000000
000100000110001111000111111011001000000100100000000000
001000001100100000000000000111000000000001000000000000
100000000000000111000000001001100000000000000010000000
010000100000101111100011001101101111000001000010000000
100000000001010001100110000111111000010010100000000000
000000000000001111100110110001001010001101010000000000
000000000100001011000010110001011110100011100000000000
000010101000110000000110000000001010010100100001000000
000001000000000000000010000000011101000000000001000000
000000000000000000000000010101100000000000000100000010
000000000000000000000010110000000000000001000000000001
000110100000100000000110000101101100000110000000000100
000001000001010001000111100101011001000100000000000000
000001000000010111000000000101011011000010000000000000
000010101110001011000000000101011010000011000000000100

.logic_tile 18 10
000000001010101000000111110000011010000100000100000000
000000001011010001000111100000010000000000000010000000
001000000000001000000000001001011011101101010000000000
100000000000001111000000000011011110111110110000000010
010000000010000111100000000001001110100001000000000000
010001000000000000000000000101101110010010100000000000
000000000100010111100111011000000000000000000100000010
000000000000000101100011100101000000000010000000000001
000100000000100001000000010111000000000011000000000000
000000001010000000100011111011000000000000000000000001
000000001110000101100110000001101110001000000000000000
000000001111010000100100001111001110010110100000000000
000001101011011011100111111011111110111001010000000100
000001000001001111100010001111001111111011110000000000
000001000110000001100111000101111111000010100000000001
000010000000011001000000000011001101000001000000000000

.ramt_tile 19 10
000000000001010000000110000111001000000000
000000000100100000000100000000010000001000
001000000000001000000111110011001010000000
100000000000001011000011110000110000010000
110000001011111000000110000011001000010000
110000000000001111000100000000110000000000
000001000000100011100000000011001010100000
000000100001010000100000000000010000000000
000010000001000000000111100001101000000000
000001000100101101000011100111110000000010
000000100000000101000000001011101010000000
000000000000001101100000000111010000000100
000001000101000001000010001011101000000001
000000000001100111000100000001010000000000
010001001110000000000000000001101010000000
110000000000000001000000000101110000100000

.logic_tile 20 10
000000000100001111100011100001111101000110100000000000
000010000000001111000011101111001100000000000000000000
001100101100100001100111101001001111111100000000000000
100001000001000101000110110111101011101100000000000000
110010101010010001100011000001111101111101010000100000
010000000000000000000000001101111111111110010000000000
000000000000000000000000010000001100000110100000000000
000000000000000000000010010111001111000000100000000001
000011000000100011100000010111000001000011100000000000
000011101000011111000011110001101001000001000000100010
000010000010001111100111000011101011010100000000000000
000001000000000111100010101001101110110000000000000000
000000000001010111100010001011011101111101010000000000
000000100100100111000011100001011111111101100000000000
000100001010100000000110110000000001000000100100000000
000000000001001111000110000001001111000000000010000000

.logic_tile 21 10
000011000000000111100010010000000000000000100110000000
000010100000000000100011100000001010000000000000000000
001000000000001111100000010101111001000110000000100000
100000000000000111100010000000011101000001010000000000
010000000000000011000011101000000000000000000100000000
010000000100000000000000001111000000000010000010000000
000000000010011111100011100011101011000010100000000010
000010000000000001000100000001011010000001000000000000
000000000100111111100000001011011000110011110000000000
000000000110110011000000000001001110000100100000000000
000000000000011000000111000000011110000100000100000110
000010000000101111000100000000000000000000000000000000
000000000000000001000000011001001110000111000000000100
000000000000000000000011101101110000000001000000000000
000001001110000011100010000011000000000000000100000010
000000100000000000000100000000000000000001000000000000

.logic_tile 22 10
000000000000001111100000000111011110000010000000100000
000000000110000001000000001111000000000111000000000000
001100000000000101000010000000000000000000000100100000
100000000000000000100111110001000000000010000000000000
000010100000000101000111001011001110101000010100000000
000001000000000000000000000101011110110100010000000001
000000000000100111000111011011111110001011000100000001
000000000000001001000110000101100000000010000000000001
000001000000011001000000001011111100001001010000000000
000000000000100011000000001101101100000001000000000000
000001000000001111000110001011101011101101010000000000
000010100000000001000010001101001001011101100001000000
000000100001000001000111000001100001000010100000000000
000011000000101001000011010001001001000010010000000000
000000000000000011000000011101011011100001010000000000
000000001010001001000010011111111100101001010000000000

.logic_tile 23 10
000000100000000000000010100101000000000000001000000000
000001000110000000000010000000001111000000000000000000
001000000001000000000000000000001001001100111000000000
100000000000100000000000000000001011110011000000000000
010000000001010101000000000000001000001100111000000000
010000100110101101000000000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000000110000101100010110000001010110011000000000000
000000100110000000000111000000001001001100111000000000
000001000110000000000000000000001010110011000000000000
000000100000000000000000000000001000001100110000000000
000001001000000000000000001001000000110011000000000000
000000000000000000000010101101101000000100000000000000
000000000000000000000100000101011010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 24 10
000000100000000000000010010000000000000000000000000000
000001000000000000000111110000000000000000000000000000
001000000001110000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010010000000000000000000000000000001000000100100000001
010000000000001001000000000000001001000000000000000000
000000000000000000000000000111111110010100100000000000
000000000000100000000000000000101001100001010000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000010000000000001000000100100000000
000000000000000000000011010000001111000000000000000010

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 11
000001000000001000000000000000000000000010000100000000
000010100000001001000011100000001100000000000000000010
001000000000000000000010100000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000010001000010000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000001001101010100100000000000
010000000100000000000000000000011001101000000000100000

.logic_tile 2 11
000010000001000000000000000000000000000000000000000000
000000000000110101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100000000000000000000000000011101010100000000000000
010100000000000000000000000001001100010000100010100000
000110100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000001111001000000000010000000000000000000000000000
000000000000101011000011110000000000000000000000000000
000000000000000001100110000000001100000100000100000000
000000001110000011100100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000001001000001000001110000000000
100000001100000111000000000111001101000000100000000001

.logic_tile 3 11
000000000000000111100010010000011000000100000100000000
000000001010000001000110000000000000000000000010100000
001000000000000111000000000101101110010000000000000001
100000000000000000000000001001001110000000000000000000
010000000001010111000000000001001110000000000011000000
010000000100010000000010110111000000001000000000000011
000010000011000101100010100000000000000000000100100100
000001000000100000000100001101000000000010000000100000
000000000100001000000011100111111100000100000000000100
000010000000101001000100000000001100101000010000000000
000000000101010111000110100111100000000000000100000110
000000000000000000100100000000100000000001000010000000
000000000000000101100000000011011100111000110000000001
000000000000000001000000000001111010110000110011000001
000100000001011000000110100000011010000100000100000000
000100000000000011000000000000010000000000000010100000

.logic_tile 4 11
000000100000010001000010000000000001000000100100000000
000011000110000000000110010000001111000000000001000100
001010100000000000000000000011100000000000010100000000
100000000000000000000010101001001110000000000000000000
110001001000000000000000000111101101111101010000000000
000010100000000000000011101111101001111110110000000000
000010100000000011100111010101101100101000010000000000
000000000110000000100011011101101101111000100000000000
000100100000001101000111000000001110000010000000000000
000000000000000011100100000000010000000000000010000000
000000000000000111100000001101101000110110100000000000
000000000000001001100000000011011111110111110000000000
000000000001000000000110000001000000000000000100000000
000000000010100011000011110000000000000001000010000010
000000000001010000000110111000000000000000000100000000
000000000000000000000111011101000000000010000000000000

.logic_tile 5 11
000000000000101101100111111001101100001111110000000000
000000000000011101000111001111011000001001010000000010
001000000000000111000011111111011101100000000100000000
100001000000001101000010000111011101111000000000000000
000001001100100101100111010101111110000000100000000000
000000000001000111100010100000111101101000010000000001
000100000000000101100111100001101000000010000000000001
000010000000000000000111110011111110000000000000000000
000001001110000001100010010101011001001001010100000000
000010101100000000000011111101101011000110000001000000
000010100001000000000011100000001010010000000101000000
000000000110100000000010010000001001000000000000000000
000000000000000001000000001001100001000001000100000000
000000000000000001100000000001101010000001010000000000
010010000000010111100011110111100000000000010001000000
000001001110100111100111110001001010000000000000000000

.ramb_tile 6 11
000001000000101000000010010000000000000000
000010010001011001000111111101000000000000
001000000000001001100000001111100000000000
100000001100001001100011011011100000000010
010000101100000000000010000000000000000000
010001000000000000000100000001000000000000
000000000000000011100010010001100000100000
000001000000000000000010011001100000000000
000000000000100000000000001000000000000000
000000000100010000000000000001000000000000
000011000001010001000111101111000000000100
000001000000001111000000000011100000000000
000100000000100000000111101000000000000000
000100000111000000000000001101000000000000
110000101001000000000010001101100001000001
010000000110000000000000001101001000000000

.logic_tile 7 11
000000000000000000000000000011000001000000000010000000
000000000000010000000000000000001101000000010000000000
001000000001101000000011101111000001000010110100000000
100001000110110111000100000101001001000000010000000110
000010100000000111100010100111011101010111100000000100
000000001101000000000000000101101000100111010000000000
000000000111000000000000000111100001000010000000000000
000000000000101001000010010000101011000001010000000000
000011000000010011100000001000000000000000000100000000
000011100000000000000011110011000000000010000000000000
000000000000000101100000000101000000000000000100100010
000100000001000001000011100000100000000001000001000001
000000100000100011000000000000000000000010000000000000
000011101101010000100011100000001101000000000001000000
000001000000001000000011101000000000000000000100000000
000000101000000001000100000111000000000010000000100000

.logic_tile 8 11
000000101100000000000011001001011000010111100000000100
000001100000100000000011101011101101100111010000000000
001000000110000001100000000000000000000000100100000100
100000000100000000000011100000001110000000000001000010
110000001010000101000000000011101010000010000000100000
110000000001011101100000000011101010000000000000000000
000000000000000111100011000101101001000010000000000100
000000000001010000000110100000111110000000000000000000
000110000000011000000000010000011100000100000100000000
000000001010000111000010100000000000000000000010000100
000001000000000001100111111000001000000100000000000101
000010101000000000100111100111010000000000000010100010
000000000000001000000111011001101111001110100000000000
000001000001011001000010100101011111001111110010000000
010000001100111000000111001001100001000000010100000001
100000000000001011000111101101101111000010110001000000

.logic_tile 9 11
000000100001000000000000011000011010000000000000000010
000000001010000000000010000111011101010000000011000001
001000100000000101100000010000000000000010000010000000
100001000000000000000011100000001010000000000001000000
110000000000000000000111110111011100000100000010100010
110000100000100111000110000000000000000000000011000100
000010000000000000000000000011011111000000000100000010
000000000110100001000011000000101011100000000000000000
000001000000100011000000000011000000000010000000000000
000000000000000000100011110000000000000000000000000000
000000000000001111100000010001101010000000100000000000
000000000100000001000011000000111011001001010000000000
000100000100001001000011110111101110001001000001000000
000000000110001011000011110111010000001010000000000000
110001101010010111000000001011101001001110100000000000
010000000000101001100000000001111010001111110000100000

.logic_tile 10 11
000000001000101000000111100101100001000000001000000000
000010100000011011000100000000001101000000000000000000
000000000000000011000000010011101001001100111001000000
000001000110000000000011000000001000110011000000000000
000001000110100001000000000011101001001100111000000001
000000000100010000000000000000001010110011000000000000
000000000001000111100010000101101000001100111010000000
000000000000100001100000000000101001110011000000000000
000001000010100000000010110111001001001100111000000010
000000001110010000000110110000101001110011000000000000
000000001101010111000011100001001000001100111000000000
000010000000001111100111100000001101110011000000100000
000010000000011000000000000011101000001100111000000000
000010000000001101000010000000101101110011000000000010
000000000000000000000000000101001000001100111000000000
000100000000000000000000000000001110110011000000100000

.logic_tile 11 11
000111000110100111000000000101100000000000001000000000
000010000000000101100010100000001101000000000000000000
000001000000000000000111000111101000001100111000100000
000010100000000101000000000000001100110011000000000000
000001101011110011100000010111001000001100111000000000
000010100000000000000011110000001000110011000000000000
000000001010001101000010000101101001001100111000000000
000000000000000011000010100000001001110011000000000000
000000100000000111100000000111001001001100111000000000
000001100000000000100011000000101011110011000000000010
000000001000010000000000000001001000001100111000000000
000000000000000000010000000000101011110011000000000000
000000000000101000000000010001001001001100111000000000
000000001111001111000010110000001000110011000000000000
000000000000010001000000000101001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 12 11
000011001001010000000000000101001001001100111000000000
000001000100001111000000000000101101110011000000010001
000000000000000000000000000001001000001100111000000000
000000000001000000000000000000001101110011000010000000
000010100001001111000011000111001001001100111000000001
000001001111111011000010010000101100110011000000000000
000001000000000111100000000101001001001100111000100000
000010100000000000000011100000101111110011000000000000
000001000000000000000011100101001000001100111000000000
000000000000011111000100000000001010110011000001000000
000001000000001000000000010011001000001100111000000000
000010100000100011000011010000001110110011000001000000
000000001000011001000000000101101000001100111000000000
000010000101000101100011010000101110110011000001000000
000000000000000000000000010101101001001100111000000100
000000000000000011000011100000001110110011000000000000

.logic_tile 13 11
000100000000001000000000000000001100010000000000000000
000100100000011011000000000101011101010010100000000000
001000000001100011000000010101000001000010000000000000
100000000100100000100010000011101100000011010001000000
110001001000000111000010000011111011010111100000000000
110010001110010000000011110111111001001011100000000000
000010000001000000000011010001101010000110000000000000
000000001000000000000111101101110000001010000000000000
000010100110000011000111100000000000000000100100100000
000011100111010000100111110000001000000000000000000000
000000000001001001100111100101100000000000000100000000
000000000000100101000011110000100000000001000000000000
000000100000000101100011100000011000000100000100000000
000000001010000000100100000000000000000000000000000000
010000000000000000000000001011111101010111100000000000
000000000000000000000000001011011100000111010000000000

.logic_tile 14 11
000000001011010011100000000000000000000000000100000000
000010000110100000100000000101000000000010000000000000
001000000001011101000000000101101010010111100000000000
100000000000100011100000000011011110000111010000000000
110000100001010111000110011011011011010111100000000000
110001100001111101000010100111101101001011100000000000
000000000000000111000000001000000000000000000100000000
000100001000001111000000000001000000000010000000000000
000101000000000111000110100111100000000000000100000000
000000101110100000100000000000000000000001000000000000
000010100001010001100000000000000000000000000100000000
000000000000000000100010000001000000000010000000000001
000000000001011001100111000000011100000100000100000000
000000000000100001000100000000000000000000000000000000
010010000000001001000000000111011000100000000000000000
000000000001001111100000000101001011100000010000000000

.logic_tile 15 11
000000000010000000000000010111101100111101010000000000
000000100000101001000011110001111001111001110000000010
001100000000001000000011111001111000000000010000000000
100000000000000111000011101111101110000110100000000010
010001000000000101100111100111101010000010000000100000
110010100000010001100100000000000000001000000000000000
000000100000000000000000000000000000000000100110000000
000001001000000000000000000000001100000000000000000000
000010000000000101100011001101000000000011000000000000
000000000000000000100100000111000000000000000000000000
000000000100001000000011101011100001000000100000000100
000100000001001111000100001011001001000010110000000000
000000000011011011000110100001111110111101010001000000
000000001111100111000100000101111000111101100000000000
010101000000000001000000000111001111000000100000000000
000100100000001001100010000111011111010000110000000010

.logic_tile 16 11
000000000101011001000111000101100000000000000100000000
000000000001011111000111110000100000000001000001000000
001000000001010111100111100111100001000000000000000000
100000000000000000000100000000101001000000010000000000
110000000001010111100110001011011110000000100010000000
110000000110000000000000000101011100100000110000000000
000100000000000011100000010001001101000101110000000000
000000100000101111100011011111011100110010100000000000
000001001100000001000110110001101100010000100000000000
000000000001001001000011001001001100010000010000100000
000000000000001011110000001011111110000110000010000000
000000000000000111100011101001001101000010000000000000
000000000000000000000011100001011111000001110000000010
000010001101000000000011101101101101000001010000000000
010000000000001001100110001011001010101101010000000000
000000001000000111100110000101001000111101110000000100

.logic_tile 17 11
000100100000010000000000000000001010000100000100000000
000011000101010000000000000000010000000000000000000010
001000001100000000000000001011111001100001010000000000
100001000000001111000000000011101111001001000000000000
110000000000011000000111110000011110000100000100000000
110010000110100001000010000000000000000000000000000000
000000000000001000000000011111111110000000110000000000
000000000110001011000010001111011100100000110000000000
000000100010001001100011100000011010000100000100000000
000011000000001111000100000000010000000000000000000010
000000000000000011000000000000000000000000100100000100
000000000000000000100010010000001010000000000000000000
000010101100001000000111100000001100000100000100000000
000001000001011011000000000000010000000000000001000000
010000000000011011000011110011001011000001000010000000
000000000000000001100111010111011010010110000000000000

.logic_tile 18 11
000000000010000111100000010101000000000000000100000000
000000000000010000000011110000100000000001000000000000
001010000000001101100000011001011000110000110000000000
100000001010101111000010000111101000110100010000000000
110011100000010000000111110111101101000000110000000010
010011000100000000000110101001001101000000010000000000
000010101000001011100111011101101011111000000000000100
000000000000000111100111101011111111100000000000000000
000000000000000001100000000000011000000100000100000000
000000000000000000000011100000000000000000000000000000
000010001000000000000111011000000000000000000100000000
000000000000000000000111011101000000000010000000000000
000000000011000111000000000000001111000110100000000000
000000000000000001100000000111001010000000100000000000
010000000000001000000000011001101011111000000000000010
000100000110001011000010001011111010100000000000000000

.ramb_tile 19 11
000000101000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100001010000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000001110000000000000000000000000000
000001001110010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000011000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000001000010010011001101101000000000000000
000000001001010000100110001011101011100000010000000000
001010000000001000000000000101000000000000000101000001
100000000000000111000000000000100000000001000000000000
110000000000010000000110010011111111010010100000000000
110000000000000101000011100000111111000001000001000000
000001001100000000000111000001101100000010000000000000
000000000001010000000100001101001010101011010000000001
000010000000011011000111100011001100101000000000000000
000001000010100001000111101001011101011000000000000010
000000000000000000000011100000000000000000100100000001
000000001000000001000100000000001000000000000000000000
000000000001010000000011100001000000000000000100000100
000000000010100000000100000000100000000001000000000100
000000000000000000000111000011100000000000000100000100
000000000110100000000010000000000000000001000000000010

.logic_tile 21 11
000110001100000000000111000000000001000000001000000000
000001000000000000000111110000001110000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000100000000010100000001000001100111110000000
010000000000010000000100000000001101110011000000000000
000000000101000111000000000000001000001100110100000001
000000000000100000000000000000001101110011000000000000
000010000001011000000110011011100000000001000000000000
000111000100100111000010000101000000000011000010000000
000000000001000011110000000111101110001100110110000000
000000000000100000000000000000000000110011000000100000
000000000000001111100010000000001110000100000010000100
000000000000000011000100000011000000000000000011000010
010000000001010001100000001101001110000110000000000001
000010001000000000000010101111110000001010000000000000

.logic_tile 22 11
000000000000011000000000010111111101000110100000100000
000000001100001111000010000000111000000000010000000000
001000000000001011100110011111101100000001000000000000
100000000110001011000011010011010000001001000001000000
110000100000100001100000000111111000011101010000000001
110001001110010000000000000101001000001001010000000000
000000001111011000000000011011111110111100000000100010
000000000000000111000010011101111110111000000000000100
000000000000000000000010011000011001000010100000000000
000000000000000111000110110001011100000110000001000000
000001001100000001000011110011011001000110100000000000
000000100000000001100110100000011010001000000000000000
000000000001011000000111100000001100000100000100000000
000000000110000101000000000000010000000000000000000000
000000000000001101000111010000001000000100000100000000
000000000000001011000110000000010000000000000000000000

.logic_tile 23 11
000000000001000000000110000111101000000100000100000000
000000000000100000000000000000110000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001010000101000000000000000000000000000000000000
000010100011010101000110100101011010000000000000000000
000000000000000001000000000000000000001000000000000000
000010100000000000000000000011001010001100110000000000
000000000000001111000000000000010000110011000000000000
000110101110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011001000100000100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000100100000000
000000000000000000000000000000101010000000000000000000
010000000110000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 24 11
000000000000010000000010100000000000000000001000000000
000000000000000000000100000000001110000000000000001000
001000000000000001100000000011000001000000001000000000
100000000000000000000000000000101100000000000000000000
010000100000010000000010100001101001001100111000000000
110001000110000000000010110000001110110011000000000000
000000000000100000000110010101101001001100111000000000
000000001011011101000010000000101100110011000000000000
000000100001001000000000010101101001001100110000000000
000001000000101011000010110000101110110011000000000000
000000001110000111000000000000001100010000000100000000
000000000000000000100000001111001011010010100000000000
000000000000000001000110010101111110000100000100000000
000000000000000000000010000000001100101000010000100000
010010000000101111000000000011001110010100000100000000
000000000001000001100000000000011001100000010000000000

.dsp1_tile 25 11
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000110000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000010000000
010000000000000000000111001000000000000000000110000000
110000000000000000000100000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000111000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000001111010000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000001000000000000000001100000000000000100000000
000010000000100000000000000000100000000001000000100000
010000000000000111000000000000011110000100000100000000
000000000110000000100000000000000000000000000000100000

.logic_tile 3 12
000001000000000000000000000000000001000000100100000001
000010100000000000000010010000001001000000000000000000
001010100000000000000111001011111111101000010000000000
100000000100000000000111111001111101110100010000000000
110001000000100000000000000101100000000000000100000000
000000000001010000000010000000100000000001000000000000
000000000000000000000011000000001110000100000100000000
000000001100000000000011000000010000000000000001000000
000000000001000000000000001000001010000000000010000001
000000000110100000000011111101011001000000100000000000
000000000001010000000011010000001100000010000001000000
000000000000001111000010110000010000000000000000000000
000110001110000000000011001000000000000010000000000000
000000000110000000000000000011000000000000000010000000
000000000000000000000111000001100000000000000100000000
000000000110000000000100000000100000000001000000000000

.logic_tile 4 12
000000000000001000000110001011011110011111010000000000
000000000000000011000000000001101000011111100000000000
001000000000010000000000010101000000000001000100000000
100000001010001001000011110011101011000011100001100000
000000000010001011100010011011100001000010000000000000
000001000000100001000010000101001011000011010000000000
000000000000100001000011101001101010000010000000000000
000000000100010000100010010011100000000111000000000000
000000000001110111100111100000011011000000000100000010
000010100001010000000010001111011100000110100000000000
000010100001011111000111111001011101101011110000000000
000001000100101011000010110111011101111001110000000000
000010000010000001000010000000001000010000100101000000
000001000000000000100100001101011110000010100010000010
010000100000000001100000000111101100000100000100000000
000001000000000001000000000101010000001100000000100000

.logic_tile 5 12
000000000000100000000010100000000000000000000101000010
000000000001010111000111100001000000000010000001000000
001000000000000011000111000000001010000100000010000000
100000000000000111000000001101010000000000000000000010
110101100001100000000011100000000000000000100110000000
000111000001011101000111110000001001000000000010000000
000000000001011000000010001000000000000000000110000001
000000000000000111000000001001000000000010000000000000
000011000010100111100000011001111100110100110000000000
000010100000000000000011100001011110111110110000000000
000000000000000000000111000000000000000010000000000000
000000001110000001000100000000001001000000000010000000
000000000000000011100000001011001111010111100010000000
000000100000000111100000000011001011001011100000000000
000110100001000000000000001011000000000010100000000000
000110000000100000000000000101101010000010000000100000

.ramt_tile 6 12
000000000000001000000000001000000000000000
000000010100000011000000001111000000000000
001000000000010000000000011111100000000000
100000010000000000000010111111000000100000
110000000111000001000111000000000000000000
010000001010010000100100000011000000000000
000001000000001011100000001101000000000000
000000100000000011100011100111100000000010
000000000110001000000000011000000000000000
000010100000001111000011101011000000000000
000010001101010011100000011001000000010000
000000000000100000100011100011000000000000
000001001010100000000000001000000000000000
000000100000000000000000001001000000000000
010100000000000111000010001101000001000000
110000000001010001000111110101001011001000

.logic_tile 7 12
000000000000000000000110010000000000000000100100000000
000000000000001011000010000000001110000000000000000000
001000000000000011100000010101101110000000000000000000
100000000010000000000010110000110000001000000000000000
010000000000101111000010101011101101000001000000000000
110000000001010001000000000011001101000001010000000000
000000000000001011100111000000001010000100000100000000
000000001010001101100100000000000000000000000000100000
000000000000000001100010000011001000000000000110000000
000000000001010000000000000000110000001000000001000000
000000100000000001100000001001011011010111100000000000
000010000100001001000010010001001010001011100000000000
000000000000000111100111010011001010000000000100000100
000000000000000000000111110000100000001000000000000100
010011000001100000000000001001101000001000000000000000
100110100001110000000010101111111111010100000000000001

.logic_tile 8 12
000011000000001111000000010011000000000001000100000000
000010000100001011100010000101001001000010100000000000
001001001110100000000111000111111110000000000100000000
100110000000000000000111000000011111001001010000000000
000000000000010001000010111001011110111110110000000000
000000001100000000000111100101001000011110100000000000
000011000000001001000000001001100000000001000100000000
000000000000000111000000000011100000000000000010000000
000010001000100111000000000001100001000000100110000000
000000001011000000100000001101101110000000110000000000
000000000000000011100000001000000001000000000100000000
000100000000100000100000001111001100000000100000000001
000000100000000000000000010101111100000000000100000000
000000000001000000000011110000000000001000000000000001
010000000000010011100111001000000000000000000100000000
000000000100000001000110010011001011000000100001000000

.logic_tile 9 12
000000100010000111000011100101101001000011110000000000
000011100000000000100110101001111110000001000000000010
001000100111001111100111001111100000000000010000100000
100001000000100111100100001011101111000010110000000000
110000000000000000000000000001111001110010110000000000
010000000000000000000010101111011000111011110001000000
000100000000001000000000010000000000000000000100000000
000000000100101011000010001011000000000010000001000001
000000101010000000000010000001000000000010000010000000
000011100110101011000011000000000000000000000000000000
000000000000000111100111101001011111001111000000000001
000000000000000000100111110011101010000010000000000000
000001000000100000000011111000011110000000100000000000
000010001110010000000111101011011001000110100000000000
010100000000000001100111011111101100011011100000000000
000100000000000000100011111101001011100010010000000010

.logic_tile 10 12
000000001010010011100000000001101001001100111000000000
000010000001010000100000000000101101110011000000010000
000000100000000000000011100001101000001100111000000000
000000000000000000000111010000101011110011000001000000
000000000001010011000111110011001000001100111000000000
000000000101010000100111110000101011110011000000000000
000000000000000000000000000111001000001100111000100000
000000000000000000000010000000001000110011000000000000
000000000110000000000010100101101000001100111000000000
000000000110001001000100000000101100110011000000100000
000000000001010011000000000101001001001100111000100000
000000000001010000000010110000001111110011000000000000
000000000000000001000000000111001001001100111000000000
000010000001000000100010010000101110110011000000000000
000000000000000101000010000111101001001100111000000000
000000000100000000100111110000101100110011000000100000

.logic_tile 11 12
000000000001000000000111010101001000001100111000000100
000010001000001111000011110000001001110011000000010000
000100000011010000000000000101001001001100111000000000
000001000000100000000011100000001110110011000010000000
000000001010000101100000000001001001001100111000100000
000000000000000001100011010000101101110011000000000000
000001000000000111000000000111001000001100111000000100
000010100000100000100000000000101100110011000000000000
000000000000000111000000000111001000001100111000000000
000000000000000000000011100000001000110011000010000000
000100000001010000000011100001101000001100111000000000
000010100000100000000011110000101011110011000000100000
000100100000101000000011010111001000001100111000000000
000001000000001011000010110000101101110011000000000010
000000000110001000000000000101101001001100111000000000
000000000000001011000000000000001101110011000010000000

.logic_tile 12 12
000000000000100000000000000011101001001100111000000000
000000101110000000000000000000001110110011000000110000
000000000110000000000011000011001001001100111000100000
000000000001010000000100000000001101110011000000000000
000000100001010000000000000111101000001100111010000000
000001100100010000000000000000101101110011000000000000
000010100110000000000011100111001000001100111000000000
000010000010000000000000000000101100110011000001000000
000000000000100111100000010011001001001100111000000000
000000000000000111000010100000001100110011000000000010
000010100000000111100011000101101000001100111000000000
000000000010000011000000000000101100110011000000000100
000011100000000111000111100001101001001100111000000000
000000100000000000100000000000101111110011000010000000
000001000000000101100111110111001000001100111000000000
000010000000000000000011110000001100110011000000100000

.logic_tile 13 12
000000000000101000000000010111011101010110000000000000
000000000000010011000011100000101000000001000000000100
001000000000100111100111110101100001000010000100100000
100000001111010101100011110000001110000000000000000000
110000000000000000000111101000011011010000000000000000
010000000110000111000011110011001011010010100000000000
000000000000001011100111101001000000000010000100100000
000000001010001111000000000111000000000000000000000000
000000000000100011100000001001101100000000010001000000
000000000000000111000010001001001100000110100000000000
000010000000001001000000001011101010001000000000000000
000001000001011111100000000101010000001101000000000000
000000000001110111000000010101011001000000100000000000
000000100110001101000011000011111001010000110000000010
000000000110000000000000000001001110000010100000000000
000000000000000001000000000111101010101001000000000100

.logic_tile 14 12
000000000010000111000000000111101111101000010000000000
000000000000000000100000000111101100111000100000000000
001010000000000001000011101101111110000110000000000000
100000000000000000100111111001000000001010000000000000
000000000100000001100000010011111001010010100000000001
000000001011000000000011000000001110000001000000000000
000000000000000001000000010101000001000000100100000100
000100000000000000000011100001001011000010110000000001
000011100010000000000011100011000001000000000100000000
000010001010010000000100000000101001000000010001000000
000000100000000101000000010000011110010000100100000000
000001000010001111100011010001011011000010100000000000
000000000000000111100000000111111001101000010000000000
000010100000000001100010110111101101110100010000100000
010110000000000011100110000111111100000010000000000000
000000000000000000100010001111000000001011000000000000

.logic_tile 15 12
000100100000101000000000000011001100001001000000000000
000001000000011111000000000011011000000010100010000000
001000100000000000000111010011011110000100000000000000
100001000000000000000111100111100000001110000001000000
010000000000000001100111000000011010000100000100100000
110000000000000000000100000000010000000000000000000000
000010000000001000000000000000000001000000100100100000
000001000000001111000010000000001101000000000000000000
000000001110101111000011000011101111010110010010000000
000000000100001111000010000101001111101010100000000000
000000000110000111000010010011111001111001010000000001
000000000000000000100111111111111111111111010000000000
000001000000100000000011001101101110010111100000000000
000000000110001001000111101111001111010111010000100000
010000001110000011000010000000000001000000100110100000
000000000000000000100110000000001001000000000000000000

.logic_tile 16 12
000010000000000000000000000000000001000000100110000000
000011000100011001000010000000001100000000000000000001
001000001010000001000111001001001100000001000000000000
100000000000001111100000000101011011000000100000000000
010001000000001011100011100000000000000010000000000000
100000001000000011000111110011001010000000100000000000
000000001110001000000000001001111101010001000000000000
000000000000000001000000000011011000001000100000000000
000000000001110001100000010111011110000000000000000000
000000000000000101000010001101001001001100110000000000
000001000000001011000000000000000000000000100110000100
000000000000001111000011000000001010000000000000000000
000000000000010000000110010011001110001000000000000000
000010000000111001000010101111010000000000000000000000
000100000011110000000000001000000000000000000101000000
000000000001011001000000001001000000000010000010000000

.logic_tile 17 12
000100000001010111100000010011001011000001000000000000
000000001010000001000011010101001110000000100010000000
001000000001011001100000001001011000000000000000000000
100000000000000111000011111011001011001100110000000000
110010100000101001100010001111001111000000000000000000
110000000011000111000110111101101001001100110000000000
000000000000101111100010110011101001011101100000000010
000000100000011111100111100001011110101101010000000000
000001000000010101000000000000011100010010000000000000
000000000110100111100010100000001101000000000010000000
000000001000001101000011101011011011011100100000000000
000000000000000101000100000101001011110001100000000000
000010000000010001100010000000011110000100000110000000
000000000000101011100111010000010000000000000000000000
000000000000001111100000001101001111000010100010000000
000000000000001011100011100111101000000000010000000000

.logic_tile 18 12
000000100000010000000000001101111100000110000000000010
000001000000010001000000000111001111000010000000000000
001000000000000111000011100000000001000000100100000000
100000000000000000100000000000001011000000000001000000
110010000000000101100000000111111111101101010000000000
010000000110001001100011000101101101111110110010000000
000000000000011001100000001000000000000000000100000001
000000100000000111000010011001000000000010000000000000
000111101111011111100111000001101101011000000000000000
000000001010000111000011100001011010010000000000000000
000000000000000001000000000011101100111111110000000000
000000000010000001000010000101001100000000100000000000
000101101010010011000111100000001010000100000100000010
000001001110000000000000000000010000000000000000000000
000000000000001111100000010111000000000000000110000100
000000000000001111100011110000000000000001000000100000

.ramt_tile 19 12
000010100100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101011010000000000000000000000000000
000001001010100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010100000010000000000000000000000000000
000010000100000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 12
000000100000010001000000010001000000000001000000000000
000001100110001111100011111001000000000000000000000000
001000001100001001100011111011011001111101000000000000
100000000000001111000010010101011001111000000000000000
110001100000101001000111111011011000000000100000000000
010011001010010111100111100001011000010000100001000000
000000001100101000000110010101101010101001110000000000
000000000000011111000010010101111110010101110000000000
000010100101001001100110110000001010000100000100000000
000001000100010111000011010000010000000000000000000010
000000000001000000000111001011001011101001010000000000
000000000000100000000100001101001101011010100000000000
000010001000011000000000001011001110001101000000000000
000001000000101111000011011111110000001000000001000000
000100000001000000000111001001001011001000000000000000
000000000100000000000000001011001000001001000000000000

.logic_tile 21 12
000110100000001001000000010101000000000000100100000000
000000000000001111100011110000001101000000000010000000
001000000001110000000000000111000000000000000100000000
100001000000010000000000000111000000000001000000000001
110010100001010000000011100111001100111101110000000000
110000000110001011000000001101101001111000110000000000
000000000001000111100110001011100001000010100000000000
000010000000100000000010100011101101000001100000000000
000000000000000001000000011111111111100001010000000000
000000000000000000100010000101101111010110100000000000
000000000100001011100111101011111111000000010000000000
000100000000000001100010101101011111100001010000000000
000000000000011111100111001001011010001001010000000000
000000000000000111100010101101011000000010000000000001
000000000000001000000111011001011010111100000000000000
000000000111010111000111010111001000101100000000000000

.logic_tile 22 12
000000000000010011100010010001111010000111000000000000
000000000111001101100010000111110000000010000000000001
001000100010001011100111100001011000011101010000000000
100000000000001011100000000111001001000110100000000010
110010100000001001000110001001100001000010100000000000
010001000000001011100011110101001101000010010000000000
000001000000000101000000001011101011001000000000000000
000010100100010000000011110011001111010110000000000000
000011000000000000000111100001001100110001010000000000
000001000100001111000111001101011001110011110000000000
000000000000100001110010011101001100111100000000000000
000000000000000111000111000111001010011100000000000000
000000000000001001000000001101011100000111000000000001
000000000000000011100000001111110000000001000000000000
010000000000000001000111010111100000000000000100000010
000000001000000111000110010000000000000001000010000000

.logic_tile 23 12
000010000100000111000010000011100000000000000100000000
000000000100000001100110100000000000000001000000000000
001000000000000000000110011111011110010100110000000101
100000000000000000000010001001111110011000110000000010
010000000000000101100111110000000000000000100100000000
110000000110000001000010000000001101000000000000000000
000000000001000000000000000000000000000000100100000000
000000000110100000000000000000001010000000000000000001
000010000000000000000000010000000000000000100100000100
000000001110000000000010010000001010000000000000000000
000000000000000101000000000001011100010111100000000000
000000000110000011100011100001011011001011100000000000
000010000000000000000111000111001001010000100000000000
000000001110010001000010001001111110000000010000000000
010000000000000111000011001011111000000100000000000000
100000000000001011000000000111010000001100000000000010

.logic_tile 24 12
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100000000010100111000000000000001000000000
000000000001010000000010100000000000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000100000000000000000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000001000000000000001001110011000000000000
000010000001000000000000000000001001001100110000000000
000000001010100000010000000000001001110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010101100000000011100001000000000000000000
000000000100000000100000000000101001000000010000100010
000010100000000000000000001101101111000010000000000000
000000000000000000000000000101001001000000000000000001

.dsp2_tile 25 12
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000001
001010100000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000100001100000010000000001000000100100000000
000010000001000000000010110000001001000000000001100000
001000000000000000000111010000000000000000000100000100
100000000000000000000110001011000000000010000000000000
110000000000000000000000000011000000000010000000000000
010000000110010000000000000000000000000000000010000000
000010100000000000000110000000011010000100000100000100
000001000000000000000000000000010000000000000000000000
000010100000000101000110001000000000000010000000000000
000000000110000000100011101011001001000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010001000000000010000000100000
000000000010000000000000001000000000000000000100000000
000000000000010000000000000111000000000010000000100000
010010100000000001100000001000000000000000000100000000
000001000000000000000000001001000000000010000000100000

.logic_tile 3 13
000100000000001000000011100001101001111010110000000000
000000000000001011000000000111111001110010110000000000
001010000001000101100010110000001100000100000100000000
100000000000100000100111000000010000000000000010000000
010000000001011000000111001001111110101001010010000000
110000001010101101000000001111001111111001010000100000
000000000000000000000000000011100000000010000000000000
000000001010000000000000000000100000000000000001000000
000000000100000111100000010011000000000010000010000000
000000000110011001000011100000000000000000000000000000
000010000000010000000011101001011000000000000000000000
000000000000000011000011110111011001000100000000000000
000000000000000111000110101101000000000010100000000000
000000000000000000000100000011001100000001100000000000
000010000000000001100110101111100001000001110000000000
000000000101000001000100001011001000000000110011100100

.logic_tile 4 13
000000000001001001000000001000001010000000000000000000
000000001000100101000000000001010000000010000000000000
001000100000001000000011111001001110001001010100000000
100001000000000111000010101101001000010110100000100000
000000000000000111100111100101101101000000000101000000
000000100000001111000111110000101101001001010000000000
000000000000100000000111100001101010101110000000000000
000000000001000000000110010101011011101101010000000000
000100000000101101100000000101000000000000100000000000
000000000000010001100000000000001011000000000000000000
000010000001010001000000010111011001000000100100000000
000000001010001001100011000000111100001001010010000000
000000000000000011000111001111111000000010000000000010
000010000001001101100000001101011100000100000000000000
010000000000001000000000001101011100101001000100000010
000000001110000001000000001101001110010110100000000000

.logic_tile 5 13
000100001100001011110111111011001100000000000000000000
000000000000001111000111001001011000000100000010000000
001000000000000000000111011011101110110110100000000000
100000000000000000000011010111001001111000100010000000
110000001010000111100000001001111011100000000000000000
010000000000000000000011110101111111000100000000000000
000010100100000001100010010001000000000000000100000100
000000000000000001000010000000100000000001000000000000
000000000000000111100011111101011100100000000000000000
000010000001010101000111011101111010001000000000100000
000010000001011111110110001011101110100010110000000000
000000001100000111100011000011001111101001110000000000
000000001110001011100010100001001111110011000000000000
000000000111000101100010100011001101000000000000000000
000010100000010111100110101111011110111111000000000000
000001000000000101100000000101101111000000000000000000

.ramb_tile 6 13
000010000010100000000111100001001100000000
000001010001010001000011110000110000000000
001000001100000000000000000011101110000001
100000000000001001000000000000010000000000
010000001000010001000010001111001100000000
010000100001010000100110011101110000010000
000010100000000000000010000101001110000000
000000000000000000000000001101110000000100
000000000000100000000011100011101100000000
000010100001010001000000000101010000010000
000010000000000001000000001001001110000000
000000001010011101100000001111010000010000
000000001011011000000011100111101100000000
000010000001101111000010110011010000010000
010110000001000001000000000111101110000000
010000000000100111100010010111010000000000

.logic_tile 7 13
000010000001010000000010100001100000000000001000000000
000010000110000000010100000000100000000000000000001000
000000001010000000000010100101100000000000001000000000
000000000110101101000110110000000000000000000000000000
000000000010000101000000000101001000001100111000000000
000000000000000000100010110000100000110011000000000000
000001000000100001000000000000001001001100111000000000
000010100110000111100000000000001010110011000000000001
000000101000000000000000000000001000001100111000000000
000000000001000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000100000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000101001010000000000000000001101000001100110000000000
000010101011000000000000000000100000110011000000000000

.logic_tile 8 13
000000000111001001000000000000011101010000000000000000
000000000000100001000011110000001111000000000000000000
001000001100000000000000000101000000000000000100000010
100000000000000000000000000000100000000001000000000000
110100000000000000000011110011101110000010000000000000
110000000000000001000110000000111001000000000000000000
000000000000010111000011100101101110000110100000000000
000000000001010000100000001011001110001111110000000000
000001001011010001000110100101000000000010100010000000
000010000001000000000100000000101000000001000000000000
000000000001010111100011000000011110000000000000000100
000010000100000000000111111101010000000010000001000000
000110000001010111100111101001001011010111100000000000
000010000110001001100110111011001011001011100000000000
000000000000000000000010100000000000000010000000000000
000000001000000000000100000011000000000000000010000000

.logic_tile 9 13
000001000000101000000000010011001010000000000100000000
000000001000001001000010010000010000001000000000000000
001000000000000000000000010000000001000000000100000000
100000001000000000000010011101001101000000100000000000
000000000100000000000000010101011110000000000100000000
000000000100100000000010110000110000001000000000000000
000101000000000000000000000000001000000000000100000000
000000000000000000000000001101010000000100000000000000
000010101010010101100000000111001010000000000100000000
000000000001000000000000000000110000001000000000000000
000010100000000000000110100000011000000000000100000000
000000000100000000000000001101010000000100000000000000
000010001001011000000000010000001010000000000100000000
000000000000000101000010100001010000000100000000000000
010100000001010000000000010000000000000000000100000000
000000000000000000000010101101001110000000100000000000

.logic_tile 10 13
000000000110000101100000010001101000001100111000000000
000110100000001111000011110000101000110011000000010000
000000100000001111100110100001001000001100111000000000
000001000100000101100000000000101010110011000000000000
000001000110011000000000010001101001001100111000000000
000010000101010101000010100000001000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111101001001100111000000000
000000000011000011000000000000001111110011000000000000
000000000001010000000000010011101001001100111000000000
000000000000001101000011100000001111110011000000000000
000001000001010000000000010101001001001100111000000000
000000101011010000000011100000101101110011000000000000
000000100001001101000010100011001000001100111000000000
000001000010101001100111110000001000110011000000000000

.logic_tile 11 13
000000000001010000000000000001101001001100111000000010
000000001000000000000000000000001111110011000000010000
000000001111010111100010000011101001001100111000000000
000000000000010000000100000000101101110011000000000000
000000000000000001000000000111001000001100111000000000
000000001110010000000000000000001111110011000000000100
000010000000010000000000000101001000001100111000000000
000000000000010000000011110000001100110011000000000100
000001000000010111000111100011101000001100111000000000
000010001101110101000110100000001101110011000000000000
000001000001010011100011100011101000001100111000000000
000000000000000101100110100000001101110011000000000000
000000000000001101000011000101101000001100111000000000
000000001110010111000100000000101100110011000000000000
000000000110000000000011100111001001001100111000000000
000000000001010000000000000000001001110011000000000000

.logic_tile 12 13
000000001000000000000000000111001000001100111000000000
000000001010000111000000000000101100110011000000010000
001000000000100000000000000011101000001100111000100000
100000000001010000000000000000101111110011000000000000
010000001010000000000000000011101001001100111000000000
100000000000010000000000000000001110110011000001000000
000101000000000011100000000101101000001100111000000000
000000100111010000100000000000001111110011000000000010
000010000000000111000000000111001000001100111000000000
000000001100000111000000000000101000110011000001000000
000000000000000111100000000111101001001100111010000000
000000000000000000000011100000001110110011000000000000
000010100000000000000000001000001001001100110000000000
000000000000000000000010011111001110110011000010000000
000000001100000001000010000000000000000000100100000000
000000000000000001100000000000001100000000000010000001

.logic_tile 13 13
000010100001010000000000000000000001000000001000000000
000000001010000000000000000000001100000000000000001000
000000000000001000000000000011000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001010110011000000000000
000010000000000001100000000011001001001100111000100000
000001000000000000100000000000001111110011000000000000
000000000110101000000000000111001000001100111000000000
000010100000000111000010000000001101110011000000100000
000000000000000111000000000111101000001100111000000000
000100000000000001100000000000101110110011000000000000
000101001010001000000010000111001001001100111000100000
000100001010000111000000000000001000110011000000000000
000100000000010000000111100111001000001100111000000000
000000000000000000000110000000101110110011000010000000

.logic_tile 14 13
000001001011011000000110010011001000000010000000000000
000010000000000001000110010011110000000111000000000000
001010000001011011100000000001011111010100100100000000
100001000010001111000011100000011100001000000000000100
000001000000101000000011111111000000000010100000000000
000000100000000111000011010001101100000010010000000000
000000000000001101000000000011001000000010000000000000
000000000000001011000000000011010000001011000000000000
000001000110001011100111011111100000000001000100000110
000010001010000011000110000111101111000011010000000000
000000000001010111000000000001111011000010000000000000
000000001010100000000000000111101010000000000000000000
000000100100011111000110010001101010000010000000000000
000010100000101111100011000111011011000000000000000000
010000000011000111000010010011011110010100100110000100
000001000000100000000011110000101010000000010010000000

.logic_tile 15 13
000100000000000000000000001011101111100111000000000000
000000000000000001000010011011101100101100010000000000
001010100000000000000000010111011100001100000000000000
100011000000001111000011100101011110111011010000000000
010000000100001000000000001101101100000111000000000000
100000001100100011000000001101111111001111000000000000
000000001011001011100110110000000000000000000100000010
000000000000001011100110010011000000000010000010000001
000100100000000111100110100111111110111110000010000000
000001000000000000100000000001101001101011010000000000
000000001101000000000010010000000001000000100100000001
000000000000000101000010000000001010000000000010000000
000100000000001011100110001000000000000000000110000000
000000000110000011000000000001000000000010000000000011
000010000001011000000000011101111000000110000000000000
000000000000001101000010111011010000001010000000000000

.logic_tile 16 13
000010100010010111100010100000011110000100000110000000
000010001010000000000110000000010000000000000001000000
001000000000001000000000000111111010000000000000000000
100000000111000001000000000000001110001001010000100000
110010000000001101000111111111001100000001000000000000
110011000000000011100010110001010000000110000010100000
000110100000000011100011111000011110000000000000000000
000000000000000000000011110011011001010000000000000000
001001000101011000000111000001011010110010110000000000
000000000000100011000100000011011011101011010000000000
000000000000000001100000011011111100010001000000000000
000000000000000001000011000111011011001000100000000000
000001000001010111100111110000001110000000000000000000
000000001000110101000110000101001110000110100010000010
010000000001000111100110000001011010010001000000000000
000010000000001001000011101111111010000100010000000000

.logic_tile 17 13
000100000010000111000000000101001100000000000010000000
000010100101011101000000000000100000001000000001000010
001010000000011101000000000000000000000000000100100100
100000000000000111100000000111000000000010000000000000
110000000000000011000000001001100000000001000000000100
010000001010001101000010111111001000000001010000000010
000000000000001011100000011001000000000001000000000100
000000000000001111000011110111001111000010100000000010
000111000000010111000000001101111011111110000000000000
000000001100100000000011110001101110101011010000000000
000000000000000000000000000101000000000001110010000000
000000000000000000000000000001001110000011110000000000
000001001001001000000010011101111010111110000000000000
000000100100111111000011100001101111101011010000000000
010000000001011011100110010000011011010000100000000000
000000000000000001100110000101001111000000100000100000

.logic_tile 18 13
000010100000010000000110111101101000010000000010000000
000011000000011101000011100001111000000000010000000000
001000000000101001000000011000000000000000000110000000
100000000000010001100010001011000000000010000000000000
010000000110000000000010100111011100000001000000100000
010000000000001111000110111101010000000110000000000001
000000001010000000000011100011111011101011110000000000
000000000000000000000111110011111000001111000000000000
000000000010000111100011101000000001000010000000000000
000010100000000011000111101111001100000000100000000000
000010000000011000000010000000000000000000000010000000
000000000000000111000011111111001011000000100001000010
000000000111010000000110000000001110000000000000000000
000010100000001101000010111111001101000110100000000001
000000000000000000000010100001101100010001000000000000
000000000000000000000100001011101010000100010010000000

.ramb_tile 19 13
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000011100000000000000000000000000000000000
000100000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 13
000000100001000001100000010001000000000000000100000000
000101001110100000000010000000000000000001001101000010
001010100000001111000000010000000000000000100100000000
100000000000001011000010000000001100000000001100000000
000000000000110111000010001111101101010000000000000000
000000000000110000000110011001111010000000010000000000
000010000000000001100110001000000001000010000000000000
000000000000000000000011110111001101000000100000000000
000011100000000111100111100111011101100000000000100000
000001000100000000000110101001001011000000000000000000
000000000000000001000010111101011000010001000000000000
000000000000001111100011100001101011001000100000000000
000000100101001000000110010000000000000010000000000000
000001001110101111000011000101001101000000100000000000
110100001110001000000000001111011100010000000000000000
010000000000000111000010001101111111000100000000000000

.logic_tile 21 13
000010000000000000000111001011011000111000100000000010
000001000000000000000000000101001100111110100000000000
001000000000000101000000001000000000000000000100000000
100000000000000000100000000011000000000010000000000010
010000000000000000000011100000000000000000100110000000
110000001010000000000000000000001101000000000000000000
000100000001010101000000000000011100010100100000000010
000000000000000000000000000111001101000000100000000000
000000101000001011100110010000000000000000000110000000
000011100000001001100111101111000000000010000000000000
000010000000010101000000000000000000000000100100000000
000001000010001011100000000000001001000000000010000000
000000000000011000000010100000000000000000000000000000
000000000000100101000100000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000001001010000011000000000000001110000000000010000000

.logic_tile 22 13
000010000001010000000010100000001000010100000000000000
000000000000001001000111100001011011000100000000000000
001000000000000011100110000000011000000100000100000000
100000000110001101000010010000010000000000000010000000
010001000000000101000010000000000000000000000100000000
010010100100000000100110000011000000000010000000000110
000000000000000000000000000011000001000011100000000100
000000000000000101000000001101101101000001000000000000
000010000001011000000111000000000001000000100100000000
000001000000101101000110010000001111000000000010000000
000000000000000000000010000011111001001001100000000000
000000000000000000000110001111101000010110110000000010
000000000001010000000000010001100000000000000100000100
000000000000000000000011100000100000000001000000000100
000000000000000000000011101000001010000000100000000000
000000000001010000000000000101001101000110100000000001

.logic_tile 23 13
000000000000000001000110001001011010001011000100000010
000000001100000000100010111101010000000010000000000000
001000000000001101100000000001101111000110100000000000
100000000000000001000011100101111010001111110000000000
000000000000000000000000011000001101000110100000000000
000000001010000101000010000001011100000000100000000000
000010100001001001000011110111100000000010010100000010
000000000000000001100010001111101000000010100000000000
000000000000000001000110110001101011000010000100000001
000000000000000000000011100000011010100001010000000000
000000000001011000000000000000001000010010100000000001
000000000000000011000000000111011100000010000000000000
000010100000001000000111000111000001000010100000000000
000001001010000001000110111011001100000010010000000000
000100100001000000000110010011100001000011100000000000
000001000000000000000011101001001111000001000000000000

.logic_tile 24 13
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000010000000011100000000000000000000100000000
110000001010100000000000000011000000000010000000100000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001010000100000000000000000000000110000110000001000
000010110001000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000100
110000000000000000000000000000001100000100000100000000
010000000000000000000000000000010000000000000010000100
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010100000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010101000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000010000000000000000000000000000000000110000100
000000000000000000000000000011000000000010000010000000
001000000000010000000011100000001010000010000000000110
100000000000100000000000000000011010000000000010000001
110001000000100000000111000101011100000010000000000010
000000000001011001000100000000000000000000000010000000
000000000000000000000000001000000000000000000110100000
000000000100000000000000001001000000000010000000000000
000001010001010000000000000000000000000000000000000000
000010110000001001000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000000010110000000100000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000010100010101000000110010111001000010111100000000000
000000000001001111000010001001011110001011100000000000
001010000000000000000000011001101100110000010010000000
100001000000011011000011000111111100010000000000000000
110001001110100000000000000000000001000000100100000000
110000101011000000000000000000001000000000000000000000
000000000000100000000000000000011000000000000000000010
000000000000000000000011100011011101000010000001000000
000001011111100001000011110000000000000000000100000100
000000010000111001000011100001000000000010000000000000
000000010000000000010010000011000000000000000101000000
000000010000000000000100000000000000000001000000000000
000000011100000001000011000000011010000100000100000000
000000010000001111000100000000010000000000000000000000
010000010000000000000111111001111111001001010000000000
000000010000001001000010001111111101011101010000000000

.logic_tile 4 14
000100000000100101000110110111111011101000000000000000
000100000001011111100011000001101100001000000000000000
001010000001010111100000001101001100100000000000000000
100000000110111001000010111101101000000000000000000000
010000000000001000000010110011001000000100000010000000
010000000000000111000010010000110000000000000010100000
000000100000001000000000011111011110111111000000000000
000001001010000001000011110001111010000000000001000000
000011110000001001000010001101001101111111000000000000
000010110000000101100110011111001000101001000000000000
000000010001000000000011100111011000100000000000000000
000000011010000011000100001101011110000000000001000000
000001010000101001100111111111011100001011100000000000
000010011000010001000011000111111101101011110000100000
000010110000010001000011110000000001000000100101000000
000000010000001111000011100000001110000000000000000010

.logic_tile 5 14
000000000100101001000000010001011011100010000000000000
000000001111011111100011101111011110001000100000000000
001111000000000001100000010000011110000100000100100000
100110000000100000000011100000010000000000000000000000
010000100001000000000111100011100000000000000101000000
110000001100000000000100000000000000000001000000000000
000000000000000000000000000001001001010000000001000100
000000000000001111000010000000011000000000000000000000
000100110000100000000010100011100000000000000100100000
000001011010010000000111100000100000000001000000000000
000001010000000011100010100011011001000000000000000000
000010010110000000100100000000111010000001000000000000
000000010000000000000010000001100000000000000000000000
000000010001000000000000001001001000000001000010000000
000010110001010101100011100000000000000000100100000000
000001010000100000000000000000001101000000000000000010

.ramt_tile 6 14
000000000000001011100000000011111110000000
000000100110000011100000000000010000000000
001000100001010000000110110111111100100000
100001001100000111000011010000110000000000
110000000001010101100000001001111110000000
010000100000000000000010010001110000000000
000000100000000000000000000101011100000000
000001001000000000000000000001010000000000
000000010000111111100000000101011110000000
000000110001011111100010110011110000010000
000000010000000011100010010001111100000000
000000010100000000000111001111110000000000
000000010010000000000111110011111110010000
000010110100000000000011110001110000000000
110100010001110011100011110111011100100000
110000010000100000100011000011110000000000

.logic_tile 7 14
000001001000100000000000001111000000001100110000000000
000010000001010000000010101111100000110011000000000000
001010000000000101000000000001100000000000000100000000
100010100110000101000010100000001100000000010001000000
110000000000000000000000000011000000000001000100000000
110000100000000000000000001001000000000000000000000000
000000100001000111100010110000011000000000000100000000
000000000000100000100011110011010000000100000001000100
000000010000001101100000010011011000000000000100000000
000000111010000001000010100000000000001000000001000001
000000010000000000000000001101100001000011010000000000
000000010000100000000000001101001110000011110000000001
000000111010000000000010001011000000000001000110000100
000001110000000000000111101101000000000000000000000000
010000110001011000000110001011001100000001000110000000
000001010100000111000000000111010000000011000000000000

.logic_tile 8 14
000010001111010001000000011000000000000000000110000000
000010000110000101100010101011000000000010000000000000
001000000000000000000000000000011000000010000000000000
100000000000101111000011001101000000000000000010000000
010000000110000011100111110111101010010000000000000000
100000001010000111100110001001001000000000000000000000
000100000000000011000000000000001010000100000110000001
000000000110000000000010010000010000000000000001000001
000001010100001000000010001101101100100000010000000000
000000110000001011000010000101111010100000100000000000
000000010001011000000000010011000000000000000100000000
000000010000110001000011110000100000000001000010000000
000000010001010000000000000000000001000010000010000000
000000011110000001000000000000001001000000000000000000
000000010001010000000000000011101100011110100000000000
000001010000001011000000000111001000101110100000000010

.logic_tile 9 14
000000001000010111100000000011100000000000000100000000
000100000001000000100000000000101100000000010000000000
001000000000001111100000001111100000000010000000000000
100000100000001001100000000101101110000011010000000000
000000001011010001100110000000011001010100100110000000
000010000100000000000100000101001100000000100001000000
000000000000000001100000000000011110000000000000000000
000000000001000011100000000001000000000100000000000010
000111111010011000000110100000000001000000000100000000
000010110000000111000000000011001010000000100000000000
000000010000001000000110100011001010000000000100000000
000001010010001111000000000000010000001000000000000000
000010110010000000000000000011000000000000000100000000
000000010000000001000000000000101100000000010000000000
010001010001010111100010000001101100000000000100000000
000010110000000000100000000000000000001000000000000000

.logic_tile 10 14
000010100000001101000010110101101001001100111000000000
000010100000000101100111000000001111110011000000010000
000010100001010111000010110101101000001100111000000000
000000001010100000100110100000101000110011000000000000
000001000000000001000111100101101000001100111000000000
000010000000000001000100000000101010110011000000000000
000000000000110101000011100001101000001100111000000000
000000000000011101100110110000101010110011000000000000
000010010110000000000000000011101001001100111000000000
000100010000000000000000000000001010110011000000000000
000000010000000011000000000101001001001100111000000000
000000010000000000000000000000101001110011000000000000
000011111000000000000000000001001000001100111000000000
000011010000000000000000000000101001110011000000000000
000010110001100000000111100001001001001100111000000000
000000010000110000000000000000001000110011000000000000

.logic_tile 11 14
000000000111001101000010000101001000001100111000000000
000110000001100011100010110000101011110011000000010000
000000100000000101000000000101101001001100111000000000
000001000000001101100000000000001101110011000000000000
000010100000011011100010100101101000001100111000000000
000001001011001111000111110000101010110011000000000000
000000000010000111100010100001001000001100111000000000
000000001100000000000110110000001000110011000000000000
000001010000000001000000000001001001001100111000000000
000010010111010000000000000000101000110011000000000000
000000010000100000000110100011101001001100111000000000
000000010001000000000011110000101000110011000000000000
000000010000000000000000000011001000001100111000000000
000010111001000000000000000000001001110011000000000000
000110110000000000000000000101101000001100111000000000
000001011000000000000000000000101010110011000000000000

.logic_tile 12 14
000001000110000101100010100111100001000000000100000000
000010001010010000000100000000101101000000010000000000
001000000000000000000000000111111100000000000100000000
100000001010000000000000000000110000001000000000000000
000000000111110000000010001000000001000000000100000000
000010001110000000000000001011001100000000100000000000
000000000000000000000000000101001110010100000100100001
000000001000000000000000000000111001001001000000000001
000000010001000000000000001011100000000001000100000000
000000011101110001000000001011000000000000000000000000
000000010000101001100000011101001100000001000100000000
000001010001011001100011000111100000000111000010000010
000000010000000001100010001000000000000000000100000000
000000010000000000100000001011001110000000100000000000
010000010000001000000110010011100000000000000100000000
000000010000001101000110010000101000000000010000000000

.logic_tile 13 14
000100001010000000000000000001101000001100111000000000
000100001111000000000000000000101100110011000010010000
000000000000000101100010000011001001001100111000100000
000000100000000000000100000000001000110011000000000000
000010000110010000000000000101101000001100111000000000
000000100000000001000000000000101100110011000000100000
000000000000000111100010000111101000001100111000000100
000000000000010001000010010000001110110011000000000000
000001010000000000000000000101101000001100111001000000
000000011010001111000000000000001100110011000000000000
000000010001010000000000000011001000001100111000000010
000000010000000000000000000000001010110011000000000000
000000010000000000000000000111001001001100111000100000
000000011110001111000000000000001010110011000000000000
000010010000010001000000000101101000001100111000000010
000001011000100000000000000000101110110011000000000000

.logic_tile 14 14
000000000000001111000111010101101100011101010000000000
000010000000000011000010010111011011100100100000000000
001010000001001111000111010001111011100000000000000000
100000000111010011000010001101101011000000000000000000
110000000000000101000110011111011001000010000000000000
110000000000001001000110001111101101000000000000000000
000100001101001101000111101101100000000001110000000000
000100000001100111000010100011101001000000110001000001
000000010110111000000010000011011010010110010001000000
000000010000000001000010010011101001101001010000000000
000000010000000111100000010011011100010111100000000000
000000010000011111100011000101101000100111010000100000
000010111000000101100111111001101110000010000000000000
000001010000011111000111100001101000000000000000000000
010100010000000000000111000000001010000100000100000010
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000100000001000101000000000000000001000010000000000000
000100000000100101000000001101001000000000100001100110
001000000000000000000010111001111100101010010000000000
100000001100001101000010001001101111100110100000000000
010010100110000001100110000101111000001011010010000000
100001000000100000000000000001011011000010010000000000
000000000110000000000000001111011100000000000100000000
000001000000101101000000000111111100001000000000000000
000000011010110011100110100001011010101010110000000000
000000010000110101000100001101001010111101110000000000
000000010000001000000011111111101100100111110000000000
000000010000000101000111101011001101100001110000000000
000000110000010111000011110111111110010001110100000000
000001011001100000000011100111101111010010100000000000
000000011100001101100000010001101010000000000000000001
000000010000001011100011100000010000000001000011000000

.logic_tile 16 14
000100000001000000000010001000000000000000000110000000
000100000000101001000100001101000000000010000000000000
001000000000000101100110000011101100101011110000000000
100000000000000000000000001011001010001111000000000000
110000001010110111100010011001011110000001000000000100
110000000000011101100111001111110000000110000000000010
000000000000001001000111001001001111000001000000000000
000000000000000001100100001001001101000000100000000000
000001010100100001000011100001011000000100000000000000
000000110000010011000000000101100000001100000000100000
000000110000000000000011110011111010110010110000000000
000000010000000111000110000101001101101011010000000000
000000010000010101100010000001001101010000100010000010
000000010110100000000000000000101110000000010000000000
010000010000000001100010110101011101010001000000000000
000011110000000000000111011101111010000100010000000000

.logic_tile 17 14
000000000101001000000000010111001010000000000000000000
000010100100001111000011010000010000001000000000000100
001000000000000000000000001000000000000010000000000000
100100000000000000000000001111001101000000100000000000
010000001010001000000110011000011100000010000000000000
100000100000000001000011110011000000000000000001000000
000110100001010000000011100101101100100111110000000000
000000000000000000000100000111101011010010110000000000
000010010000010011100011110000000000000000000110000000
000000110000101101000110000001000000000010000000000001
000000011100000001000000000001001100100111110000000000
000000010000000001000000001101101110010010110000000000
000000010000000111100000000101000000000000100000000010
000000010000001001000000000111001011000000110000000000
000000011101110000000000010011000000000001000010000000
000010010000110000000010100011100000000000000000100000

.logic_tile 18 14
000010000111101101000111101111101101010001000000000000
000001001010110101100010001011101010001000100000000000
001000000000100111100110000000011000010100000000000100
100000000001011101000000000101001101000100000001000001
010010000110101000000010100001000000000011010100000000
100001001010010101000100000111101001000010000001000000
000100000000101001100000001111111111101011110000000000
000000000000000101000011111011101011001111000000000000
000001110100110011100011100001111000000100000010000000
000001010000100000000011110001010000001100000000000010
000001010000000000000011100000001011010100000000000000
000010010000000000000110110101011010000100000000000010
000010111001100001000111100001001010000000000001000000
000011011110110001000000000000001111001001010000000010
000000010000000001000010010011011111110110100000000000
000001010000000000100011000111111101111010010000000000

.ramt_tile 19 14
000010100001110000000000000000000000000000
000001001000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000010101010010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000011011000000000000000000000000000000
000000111101110000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010111000000000000000000000000000000
000001011100000000000000000000000000000000
000010110000100000000000000000000000000000

.logic_tile 20 14
000000000001000000000110000000000000000000000100000001
000010101010100000010100000111000000000010000000000000
001000101010100000000000010111101110000010000000000100
100001000001010111000011011111110000000111000000000000
110000000100010000000011101111000000000011100000000100
010000001110000000000000000001101011000001000000000000
000000100000000111100000000000000001000000100100000000
000001000000000000100000000000001100000000000000000000
000000010000000000000000010000001000000100000100000100
000000011011110001000011100000010000000000000001000000
000000010000000111100011100000011010000100000100000000
000001010000000000000100000000000000000000000000000000
000000010000100111100010000111111100000000000000000100
000000011110010000000011100000010000001000000011000010
000000110000100000000011000001101100010010100000000001
000001010001011111000100000000101111000001000000000100

.logic_tile 21 14
000010000000000001100110000101111111010010100110000000
000000000100000000000000000000011101100000000010000000
001000000000010000000000000101001100000010000000000000
100000000000000111000000001111100000001011000000000001
010010000100000111100010000000000000000000000001100100
100001000000000000100100000111001111000000100000000010
000000000000000000000000001111101010000110000000000000
000000000000001111000000000011010000000101000000000000
000110010100001111000111000000001100000000000010000010
000001011110001111000000000111000000000100000000000000
000000011101000111000000010101000000000011100000000000
000000010001110000100010101001001000000001000000000000
000000010000011111100010110001001101000000100000000000
000000011110000001100111000101111000010000110000000010
000000010000000001000000010111000000000001000000000000
000000010000000000100011110111000000000000000010000010

.logic_tile 22 14
000010000000110001100000001001100000000011100000000010
000010000010101111000011110111101101000010000000000000
001000000000001000000111110111100001000000100000000000
100000000000001011000010110101101110000000110000000000
110000000000000001100011111111101010010101000000000000
110010001010000001100111010001111100111110000000000001
000001000000000000000010000101001000010111100000000000
000000000000000000000011101011111110001011100000000000
000000110001001111100010010000001100000000000000000100
000001011111101011100111100101001000000110100000000000
000000010000001000000000010011111001011101010010000000
000000010000000111000010000001001111001001010000000001
000000110000000000000111101101100001000000100000000100
000001010000000001000000001001101011000001110000000000
000000010000011011100110110011100000000000000110000100
000000010000000101000111100000100000000001000000000010

.logic_tile 23 14
000010100000000000000000000000000001000000100100000100
000000001101000000000011110000001001000000000000000000
001000100000000000000000010011101000011001110000000000
100000000000100000000011000011111101001001010000000000
110010000000001000000011110000000000000000100100000000
110011000000000111000111000000001011000000000000000000
000000001100000101100000000000000000000000000100000000
000001000000000000000000001101000000000010000000000010
000000010000110101100011001101001110000110100000000000
000000010000000000000010011111001101001111110000000000
000000010000001000000110010101100000000000000110000000
000001011010000101000011100000000000000001000000000000
000000010001000001100010001011101110000110000000000001
000000010100101001000010000011110000001010000000000000
000000010000000000000010100111000000000000000100000000
000000010000100000000000000000000000000001000000000000

.logic_tile 24 14
000000100000000111100000000001100001000011010100000000
000001001010000000000000000111101001000010000000000000
001000000000010101000011111101111010000100000001000000
100000000000000000100010001011010000001100000000000000
000000000000000101100000000111111111000110000000000000
000000000000000000000000000000101100000001010000000000
000000000000000111000110000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010110001000000000000010001101110001011000100000000
000001010000100000000011010101110000000010000000000000
000000010001001000000010000000000000000000000000000000
000001010010100001000000000000000000000000000000000000
000001010000011111000000010111011111000110100000000000
000000010000100001000010000000011111001000000000000000
000000011110000000000111000011101101010111100000000000
000000010000001001000110000001011000000111010000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000100000000000000000010000000000000000000000000000
010001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011110000000000000010000000000000000000000000000
000000110110000000000011010000000000000000000000000000
000000010000010000000000000000000000000000100110000000
000000010010000000000000000000001011000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 2 15
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
100000000000000011000011110000100000000001000000000000
110100000001010000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100000000000000011101000000000000010000000100000
000000000100000000000000000011001110000000000000000001
000000010000000000000000000000000001000000100100000100
000000010000000000000000000000001000000000000000000000
000000110000000001000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000010001001000000000000000000000000000000000000000
000000010000101101000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000110000010110000000111000011001101111000110000000010
000000000111110000000100001101101010110000110010000000
001000000001010011100000000000000000000000100100000000
100000000000000000100000000000001111000000000000000001
110001000000100000000010100000000000000000100100000000
010000000111000000000000000000001111000000000000000010
000000000000000011100011100111100000000000000100000000
000000000000000001100000000000000000000001000000000010
000000010000000111000010000111100000000000000100000010
000000011010000000100011110000100000000001000000000000
000000010000000000000000001101101110101001010010000001
000000010110000000000000000001101110011110100000000000
000001110000001101100010011011011011111000110010000100
000001010000001011100011011111101010110000110010000000
010100010001010001000011100000000000000000000101000000
000000010000000000000111111001000000000010000000000000

.logic_tile 4 15
000000000001000111100000000101101111100000000000000100
000000000000100000000000000011101100000000100000000000
001000000000001111100111111111001010110011000000000000
100000001110001011100011110101101101010010000000000000
110000000000000111100000000001100000000000000100000001
000000000000000000100000000000000000000001000010000000
000000100000001011000000010000011010000100000100000000
000001000100001011000011010000000000000000000000000000
000000010000000000000010001011111110110011110000000000
000001010000100011000000000001001110100001010000000000
000000010000011111000000000000000000000000100101000000
000000011110100001100000000000001000000000000010000000
000000010000000001000111101111111001100010000000000000
000000010000010001000000001001111111000100010000000000
000010110000000000000011100000000001000000100100000000
000001010000000001000111110000001001000000000000000000

.logic_tile 5 15
000000001110000000000011101000001101010110100100000100
000000001010000000000111100101011101010000000000000000
001000000000000000000000010000001001000100100000000000
100000000000000000000011010000011110000000000010000000
110010000000000000000000000000000000000010000000000000
010000001110100000000000000000001111000000000000000000
000000000000000001100000000000011001000100100000000000
000000000000000000000000000000011110000000000010000000
000000010100000000000011100111100001000000100000000000
000000010000000000000010000000001110000001000010000000
000010110001010000000000000001111100111111100000000000
000001010000001011000011101001111110111110000000000000
000100011010000001000010000000011111000100100001000000
000000010000000111000000000000001100000000000000000000
000000010000011011100000000111000001000000100001000000
000000010000000011000000000000001110000001000000000000

.ramb_tile 6 15
000111100010000001000000000000011010000000
000000010000000000000000000000000000000000
001000000000000000000000000000011100000000
100000000000001001000000000000000000000000
110100001110100001000000000000011010000000
110000000001010000000010001011000000000000
000000000000100000000000000000011110000000
000000000001000001000000001101010000000000
000000010000000000000000000000011010000000
000000010110010000000010010101000000000000
000000011110001000000000001000011100000000
000000111100001111000000001111000000000000
000100010000000000000111001000011010000000
000110110000000000000100000001000000000000
110110110000100000000111100000011110000000
010000010001010000000110000001010000000000

.logic_tile 7 15
000000000000000000000000000111100001000000001000000000
000000100000000000000011110000001111000000000000000000
000000000000000000000000000000001000001100111010000000
000000000110000000000000000000001010110011000000000000
000010000110000000000000000000001001001100111000000000
000001000100000011000011000000001100110011000001000000
000000001110000000000000000000001000001100111000000000
000000000000100000000000000000001110110011000001000000
000000110001000000000000000000001000001100111010000000
000000011000000000000011110000001001110011000000000000
000010110000000000000000000000001000001100111000000000
000001010001001111000000000000001011110011000001000000
000000010000001000000000000111101000001100111000000010
000010010000000111000000000000100000110011000000000000
000100011110100000000111100011001000001100111000000010
000000010000000001000011110000100000110011000000000000

.logic_tile 8 15
000000100001010000000000000011100000000000001000000000
000001000000010000000000000000001110000000000000000000
000000000001100000000000010111101000001100111010000000
000100000001110000000011010000000000110011000000000000
000000101001000000000010000111101000001100111000100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000100000
000000000000000001000000000000000000110011000000000000
000000010000001000000000000101101000001100111000000000
000010110000001101000000000000000000110011000000100000
000001010000000111000000000101001000001100111000000000
000010110101000000100000000000100000110011000000000100
000010110000000001000000000111101000001100111000000000
000000010001000000000000000000000000110011000010000000
000000010000001101100000010001101000001100111000000000
000010110000001101100010110000100000110011000010000000

.logic_tile 9 15
000101000000000000000110000000000001000000001000000000
000000000100000111010011100000001101000000000000001000
001000000000000000000000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000010100000001000001100111110000000
110010100000000000000000000000001101110011000000000000
000000001100100000000000010000001000001100110100000100
000010000001000000000011101001000000110011000000000000
000000011000000000000011111011101110111001010000000100
000010110000000000000010000011111000101001010000000000
000000010001011000000010010000001001000100100010000000
000000010000001101000110000000011011000000000000000000
000000011100000111100010000000000001001100110101000000
000010110000000000000011100111001101110011000000000000
010010010000000000000010001000001010010100100000000000
000000011010000000000100001011011101010110100001000000

.logic_tile 10 15
000000001000100000000000000000001000001100110000000010
000000000000010000010000000000000000110011000000010000
001000000001000000000010110011001010000000000100000000
100000000000000101000111110000100000001000000000000000
000011100110000101000000001011111000000100000100000000
000010000110000101000010101001110000001101000000000010
000000100000000101000000001011000000000001000100000000
000001000000000000000010101101100000000000000000000000
000010110110100000000000000000001010010000000100000000
000001010111000000000011110000001101000000000000000000
000000010000000000000011100011011000000000000100000000
000110010000000000000100000000100000001000000000000000
000010110001100000000000000101000000000001000100000000
000000010010010000000000001011100000000000000000000000
010000010000000000000000000101101100000000000100000000
000000011100000000000000000000010000001000000000000000

.logic_tile 11 15
000001000001000000000010100000001000001100110000100000
000010000110100101000000000000000000110011000000010000
001000000001000101000000000000001110010000000100000000
100000001100100000000010100000011001000000000000000000
000000100000000000000000000000000001000000000100000000
000000000111010000000010101111001001000000100000000000
000100000000000000000010100001001110000000000100000000
000000000000000101000000000000010000001000000000000000
000000010110000000000000000000011010000000000100000000
000001011010010000000000001111000000000100000000000000
000000010000100000000000001111000000000001000100000000
000000010000000000000000000001100000000000000000000000
000001110000100000000010000000001010010000000100000000
000001010101010000000000000000011111000000000000000000
010000010000000000000000000101101110000010000100000000
000000010000000000000000000000110000001001000000000000

.logic_tile 12 15
000010100001001000000000000101000000000010000100000000
000001000010100111000000000000001110000000000010000100
001000000010001000000000000001001111000010100000000000
100000100000001011000011000000011111001001000001000000
110010100001011111100010001000011011010000000000000100
010001001100100001100000001001011000010110000000000000
000001000000010000000000011001001100000010000000000000
000010100000100000000011001011000000001011000000000000
000010010110001101100011100111001101000000100000000010
000100111010000111000111110000111001101000010000000000
000000011100010111100010101111111000001001000000000010
000000010001100001000000000011000000001010000000000000
000010110001010111000010001111011110000010000000000000
000000010100000001000011100011001010000000000000000000
010000011010001011100000010001001010000010100000000000
000000010000000111000010100000011100001001000001000000

.logic_tile 13 15
000110100000000000000000000111001000001100111000000000
000100000000000000000000000000001100110011000000010010
000010001000010000000000000011001000001100111000000000
000001000110000000000000000000001101110011000000000000
000000000000000000000000000011101001001100111010000000
000000000001010000000000000000001101110011000000000000
000000100000000000000000000011001000001100111000000100
000000000000000000000010000000001100110011000000000000
000010010000000001000111100101101000001100111001000000
000000111100001111000010000000101100110011000000000000
000000010000000111000000010011001001001100111000000000
000000010000000000100010100000101100110011000000000010
000000011101000111100000000011101000001100111000000000
000000010001110001000011110000001110110011000000000000
000010110001000111000000000111101000001100111000000000
000000010000100000100000000000001111110011000000000010

.logic_tile 14 15
000000000000101101000000010001000000000010100000100000
000100000000000111000011010000001111000001000001000000
001000000000001101000110000111001010010010100000000000
100000000000000001100000000000011110000001000000000000
000010000000010011100011101011011101000010000000000000
000100000000000000100110000001111011000000000000000000
000000000000000111000111111011011111100000000000000000
000000000000011101000111001001101010000000000000000000
000000010110000001100011011001100000000000100100000000
000000011110010000000110000101001000000010110000000010
000000010000001000000111011101011101000010000000000000
000000111000001111000011110111011111000000000000000000
000000010000001111100110001011000001000000100100000000
000000010001000001000000000101001111000010110000100000
010000010000001001100011110001011101000010000000000000
000000010000001101000010001101101011000000000000000000

.logic_tile 15 15
000100000000000000000111001000000000000000000110100001
000000000100000000000010011001000000000010000000000000
001000001000100011100000010000001100000100000100000000
100000000000000101100011110000010000000000000000000100
010101000010000000000110100011000000000000000110000000
100010000000000101010100000000100000000001000000000001
000000000110010000000000000101001110000000000000000000
000000000000100000000010010011100000000100000000000000
000010111000010011100111110111111110001000000100000000
000100011010100000000111111111010000000110000000000000
000001010000000000000000000000000001000000100100000100
000010110000000000000010010000001000000000000010000010
000000010000101001000110001101001001000110000000000001
000000010001010101100000001111011000101001000000000000
000000011100001000000011111001011100101011110000000000
000000010000000011000111001101111110001111000000000000

.logic_tile 16 15
000000000000000001100010011000000000000000000110100000
000000001010001101000010101001000000000010000000000101
001010000000100001100000001111001101101111010000000000
100001000001001101000011011111001010000011110000000000
010000000000001101100000000001000000000000000100000000
100000001010001001000000000000100000000001000000000001
000110000000011000000000000101000001000000100000100000
000000001111111111000000000101001000000000110000000000
000000011100011000000011100101000000000000100010000000
000000010000000001000000001001001000000000110000000010
000000010000000000000000000111001101100111110000000000
000000010000000101000000000111001111100001110000000000
000010010000001011100000000011001011010000100010000000
000000010000000011100000000000101000000000010000100000
000000010000000000000000010011100000000001000000000010
000000010000000000000011000001001010000010100000100000

.logic_tile 17 15
000001000000100000000110001111101010101111010000000000
000000000100010101000000000001001100000011110000000000
001000000110001000000000000001000000000000100000100000
100010100000001101000010111101001110000000110000000000
110000000010011000000010110101100000000000000110000000
010000000001000101000110100000100000000001000000000000
000000100000000000000011110001111011110010110000000000
000001000000000000000111100101011110101011010000000000
000011010010001101000000011011100000000001000000000000
000001011010000111100011111001001000000001010010100000
000000011110001001100000001001111110101011110000000000
000000011010000011000000000111011010001111000000000000
000000010000001000000000000000001100010100000000000010
000000010100000001000000000001001011000100000000000010
000010110000000000000111000001011100010000100000000000
000001010000001111000000000000001001000000010000000100

.logic_tile 18 15
000000001100001101000000001000000001001100110000000000
000100000000000111100000001111001101110011000000000000
001010000000010111000110101111011010101111100000000000
100000000000001111000110110001011011101101000000000000
010001000000111000000111110101111001101111100000000000
110010001100110001000011100111111010011110000000000000
000001100000000001000110111111011011101111010000000000
000001001010001101000111111001001111000011110000000000
000000010000011000000000010111011000110110100000000000
000000011100001001000010000001011110110101100000000000
000000010000000000000000011011001100000001000010000000
000000110110000000000011100111100000001001000000000010
000000110000000111100000001001011011000000000000000000
000001110000010111100000001111001001100000000010000000
010000010000000000000110000000011000010000000110000000
000100010100001001000011010000001010000000000000000000

.ramb_tile 19 15
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000011010010000000000000000000000000000
000010111100000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000010110100000000000000000000000000000000
000001011110000000000000000000000000000000
000011010000000000000000000000000000000000
000011110000000000000000000000000000000000

.logic_tile 20 15
000000000000010101000000011011011100001011000110000100
000000000000100000100010000111110000000001000001000010
001001100001000111100011100111000000000000000100000001
100000000000100000000100000000100000000001000011000000
010010100010010011100000000001111001001001010000000000
100001001010000000000000000101011100010110100000100100
000010100000100001000000000000011100000010000100000000
000000100000010000000000001011011100010110000001000000
000010110000001011000010000000000000000000100100000100
000000010000001111100000000000001100000000000000000000
000000010000001000000011001011100001000000010000000000
000000010000000111000110011001001000000000000000000100
000011010000000111000010000000000001000000000010000000
000010010000000000000100001001001010000010000010000000
000000010100000111100010000111011110000010000000000000
000000010000000000000100000001010000001011000000100000

.logic_tile 21 15
000000000001010111100000000101000001000000000100000000
000000000001110000100000000000001001000000010010000000
001000000000001111100010111000011101000000000010000000
100000001010000001100110100111001000010000000000000000
110000100000101011100000000000001011010000000100000000
110001000000011111100011000000011001000000000010000000
000100000000001000000000011001100000000001000100000000
000000000110000111000011111101100000000000000010000000
000010010000000000000000000111111000010001110000000000
000001010110000001000000000101111100101011110000000000
000000010000001111000011101000011000000000000110000000
000000010000000101000100000101010000000100000010000000
000010010000000000000011100011111100000000000000000000
000000010000000000000100000000100000001000000000000000
010100011100100001000000010001111110000000100000000001
000000010001010101000010000000001000001001010010000010

.logic_tile 22 15
000000000000101000000110100011101011000010000000000000
000000000000000101000000000001111010000000000001000000
001000000000000101000111110101011110000110100000000000
100000001000000000100010001011001010001111110000000000
110000100000001001000010110011111001011100000010000001
110001000000000111000110100111011101101110100010000000
000000000000000001100010100000011000000110100000000000
000000000100000000000100000000011100000000000000000000
000010010000000111100010001001101000000010000000000000
000000010010000000000000001101011011000000000000000000
000000010001001101000111100101111100000100000100000000
000010110000100111100010010000000000000000000000000000
000010110001010011100110001111000000000000000000000000
000001010100100001000000000011000000000010000001000000
010000010000000001000111100111100000000010000000000000
000001010000000000100100000000100000000000000000000000

.logic_tile 23 15
000000000000000000000011100111100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000101100000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000110000000000011100111001000001100111000000000
000000101100000000000100000000101011110011000001000000
000000000000000000000110100011101000001100111001000000
000000000000000000000000000000001001110011000000000000
000010010001000000000000000111001000001100111000000000
000001010100100000000000000000001011110011000001000000
000000010001000101000000000101001001001100111000000000
000000010000001111100000000000101100110011000000000000
000000110001010000000000010001001001001100111000000000
000001011110001111000011100000101011110011000000000010
000000010000011000000000000101001001001100111000000000
000000011110101111000011110000101111110011000001000000

.logic_tile 24 15
000010100000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000001000000
001010100000000000000010000011011100000010000000000000
100000000000000000000100000101110000001011000001000000
110000000001000000000000000000000000000000000000000000
110000000000100101000000000000000000000000000000000000
000000000001011000000011100101111101000110100010000000
000000000000000001000000000101101010001111110000000000
000000110000010000000000000000011000000100000100000000
000001010000000000000011000000010000000000000000000000
000000010000000000000000000000001110000100000100000000
000000010000000111000011100000000000000000000000000000
000000010000010001100111000000000000000000000000000000
000000010110000000100011100000000000000000000000000000
010000010000000000000000000000000000000000100100000000
100000010000001111000000000000001111000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000000010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000100001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000100000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000111100000000000000100000000
100000000000000000000000000000000000000001000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 16
000001000001000000000000000000011100000100000100000000
000000100000100000000000000000010000000000000000100100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000111100000000000000000000000000000
110000000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000001000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000011100000100000101000100
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000001000000000011100111000000000000000110000000
000000000000100000000100000000100000000001000000000000
001000000000000000000000001000000000000000000100000000
100000000100000000000000001111000000000010000010100000
010000100001000000000010000011000000000000000100000100
110011000000000000000100000000000000000001000010000000
000000100000000000000000000000011100000100000110000000
000001000000000000000000000000010000000000000000100000
000000000000000001100010100000000000000000100100100000
000010100000000000100010100000001101000000000010000000
000000000000000000000000010000001110000100000100000000
000000000000000000000011100000000000000000000011000000
000010000000000101000000010001000000000000000100000000
000010000001000000000010010000100000000001000001100100
000100001000100000000000000000000000000000100100100000
000100000001010000000010100000001101000000000010000000

.logic_tile 4 16
000010100000000011000010001011000000000000010100000010
000000000000010111000100000001101111000001110000000000
001000000000000111000000000000000000000000100000000000
100000000000001001100000001001001111000010000001000000
110000101001001111100000001000001011010100000100000010
100000000000100001000000000001001100010000100000000000
000010100001010000000000010101011111000100000100000010
000000000000001001000010000000001010101000010000000000
000000001100000000000011001001011010001101000100000000
000100000000000000000100000001010000001000000000000001
000000000000100011100000010000000000000000100010000000
000000001011000111000011110111001111000010000000000000
000000000001000000000010011000011001010000100100000000
000000000000101001000111110001001111010100000000100000
000000000000010111100111001001011101110000110000000000
000000000000101111100100000011011110110100110000000010

.logic_tile 5 16
000000100100000111100110101111001000000111000000000100
000000000110000000100111111111010000000010000000000000
001000000110000111100000000111111100101000000000100000
100000000000000111000000001011011011000100000000000000
010010100000000111000000010000011010000100000000000000
010011000010001111100011110101000000000010000010000000
000000000000001001100000001001101101010111110000000000
000000000000000111000000000111001000001011100000000010
000000100000000000000111111001000001000010000001000000
000001000001010011000011010011001010000011010000000000
000000101110101011100000000000001100000100000100000000
000000100001011011000011000000010000000000000000000000
000000000000001000000000000101000000000010000000000000
000000000010001111000000000000000000000000000001000000
000010000000100111000111000000001011000100100000000000
000000100001001001000000000000001100000000000010000000

.ramt_tile 6 16
000010100110000000000010000000011110000000
000000001011010000000000000000010000000000
001000000001000000000000010111111000100000
100000000000000000000011000000110000000000
110011100001011000000011100011011010001000
010010001000100111000100001101010000000000
000000000001000011100111010111111000000000
000000000000100000100111000111010000010000
000000000000100111100000010101011010000100
000000000000011001100010010011010000000000
000000000000100011000000011101111000000000
000000000001000000000011000011110000000100
000010101011101000000111000111111010000000
000001000000110011000000001111010000000100
010110000001001001000011100011111000000001
110001000000101111000010011001110000000000

.logic_tile 7 16
000010100000011111000000000000001000001100111000000010
000101000000100111100000000000001010110011000000010000
000000100000001000000111100101001000001100111000000000
000011100000000111000100000000100000110011000001000000
000000000001000111100011000000001000001100111010000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000011101000001100111001000000
000000000000000000000000000000000000110011000000000000
000001001110010000000000000001101000001100111000000000
000000100000100000000000000000100000110011000001000000
000000000000000000000000010001101000001100111000000100
000000000000001111000011100000000000110011000000000000
000000001110000000000000000000001001001100111000000000
000000000000010000000000000000001101110011000001000000
000100000000000000000000000000001000001100111000000000
000000001010000000000000000000001000110011000000000001

.logic_tile 8 16
000000000000000000000000010001101000001100111000100000
000000001000010000000011010000000000110011000000010000
000000000110000111000111100000001001001100111000000000
000010100000000000000100000000001001110011000000000010
000001000000110000000000000111001000001100111000000000
000000000100010000000010000000000000110011000000100000
000000000000000000000000000000001000001100111000100000
000000000000000000000000000000001011110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000010
000000000000000000000000000001001000001100111000000000
000000000000000001000011110000100000110011000000000010
000000100000001000000000000000001001001100111000000000
000001000000001101000000000000001100110011000000100000
000000000000100000000110100111101000001100111000000000
000000000110000000000100000000100000110011000000100000

.logic_tile 9 16
000000000000001000000011110000001010000100000000000000
000000000000001111000111111101010000000010000001000000
001001000000001000000000000000011110000100000100000000
100000000001011111000011100000000000000000000010000010
110000000000000000000111111011001010001011100000000100
000000100000000011000110111001101111011001100000000000
000100000000100011100000000001011010000001000000000000
000000001011010000100000001011100000001011000000000010
000010000000010000000011001011011100011111100000000000
000000001110110000000010001001111000001011100000000010
000000001001010000000010000011000000000000000100000001
000010000000100001000000000000100000000001000000000100
000000000000000000000110001000000000000000000110000000
000000001011010000000000000011000000000010000000000000
000010000000000001000000000001111000010111100000000000
000011100000000000000000001001101101100111010000100000

.logic_tile 10 16
000100000001010000000011100001000000000001000000000000
000100000000000000000010011011100000000011000010000000
001000000000000111100000000001100000000000000100000001
100000100000000111000000000000000000000001000000000000
010001000000100000000000001000011000000100000000000000
010000001010010000000000001011000000000010000001000000
000000000110000000000000000000001101010100000000000010
000000001100000000000000001001011111010100100000000000
000010101010100000000000011000000001000000100000100000
000001000001000000000011000011001101000010000000000000
000000000001010000000000000000000000000000000000000000
000010000000001001000011110000000000000000000000000000
000001000001100000000000000000011111000100100000000000
000010100000000001000000000000001101000000000001000000
010100000000000000000000010000000000000000100100000000
000000000000000001000010010000001110000000000000100000

.logic_tile 11 16
000000000000001000000111010000011110000100000000000000
000000000000001101000011001101000000000010000000000000
001000000000000000000000001000001000000000000100000000
100010100000000000000011111101010000000100000010000000
000000000000001011100010000101101000000000000100100000
000010100000001011000100000000110000001000000000000000
000001000000000000000000001011111001111001010000100000
000000100000000000000010001111011100111111100000000000
000000001010000000000000000101011010000000000100000100
000000000010000000000000000000010000001000000000000000
000000000001000001000000001111000000000001000100000000
000000000000100001000000001101100000000000000000100000
000011000000010000000011000000011010000000000100000010
000010000000010000000000000101010000000100000000000000
010000000000001000000000010001001010000100000000000000
000000000000000011000011100000010000000001000000000000

.logic_tile 12 16
000010000001010001000011100000001101010010100000000000
000100001010000001000111101111001110000010000000000000
001000001110000111100111001101111000000010000000000000
100000000000000111000010100001001000000000000000000000
110000000001001001100110001101001010000010000000000000
010000000000111111000011111111011000000000000000000000
000000001100001111100111101011101110000010000000000000
000000000000000001100111100011001101000000000000000000
000000000001011011100111000011101111100000000000000000
000000000000101011000110010101111001000000000000000000
000000001110000001000110001000000000000000000110100101
000000000000000111000000001001000000000010000001000100
000011000011110111000110110101111010000000000010000000
000000000000100001100010000011011011000000010000000000
010000001010000111000010000101101000000010000000000000
000010100000000000000100001001111110000000000000000000

.logic_tile 13 16
000000000000010000000000000111101001001100111000000001
000000000000100000000000000000101100110011000000010000
000000001010001000000111010111101001001100111000000000
000000101100001001000111010000101111110011000000100000
000010001110000000000000000111101001001100111000000000
000000000000100000000000000000101001110011000000100000
000000000000000000000010100101101001001100111000000000
000000000000000000000100000000101111110011000000000000
000001001010011000000000000111101000001100111000000010
000010000110101101000000000000101100110011000000000000
000001000000001000000000000001101001001100111000000000
000000100000001101000000000000001111110011000000000000
000000000101000111100000000111101000001100111010000000
000000000000100000000000000000101110110011000000000000
000000000000000000000110101000001001001100110000000000
000010000000000000000110011111001001110011000000000000

.logic_tile 14 16
000000000000101000000111000000000000000000100101000000
000000000000010011000100000000001100000000000000000000
001000001100000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000011100000001111111110000000010010100000
010001000001000101100000001101101110000010110000000000
000000000000001011100011110000000000000000000000000000
000000000000001011100111010000000000000000000000000000
000000000001011000000000000011101000000010000000000000
000000000001101101000011100001111010000000000000000000
000011000000000000000010110111100001000011100000000000
000011100000000000000111110101001000000010000000000000
000000000110000011100000000000001110000100000100100000
000000001011010001000000000000000000000000000000000000
000100000000000111000000001101111101000100000010000000
000001000000000001000010000101011011101100000000000000

.logic_tile 15 16
000000000001011001000111000111011001011101100000000100
000000001110001111100011001001001111101101010000000100
001000000001010111100111100011011101010010100000000000
100010100000000111000011100000001001000001000000100000
110000000000000000000000000000001100010000100000000010
010000100110000000000010000111011000010100000000000000
000000000000101011000000000111011010001000000000100000
000000000000010111000010011001000000001110000000000000
000100000000001011100111100000000000000000000100000000
000000000100000011000011111111000000000010000000000000
000000000000001000000000001000001111000000100000000000
000010100001000001000000000101001011010100100000000100
000010100001110011100011101000001100010000000000000100
000000000101010001100100000111001110010110000000000000
000000000110000011100111100001111000000000010000000000
000000000000000000000100000001101011000010110010000011

.logic_tile 16 16
000011101010100111000011101011101000100111110000000000
000010000000010101100110010001011011010010110000000000
001000001010100001100011101001001011110110100000000000
100000000001010111000100001001011010110101100000000000
110100000000110000000011101000011000000000000110000000
110010000000100101000011111101000000000010000000000000
000000000000000111000110011000001100000000000000000100
000010100000000111100010001101001100000110100000000010
000000100000000111100000010111111010110110100000000000
000001000000000001100011110111101011110101100000000000
000000000000000101100000000011101100010000110000000000
000000000110000001000010011101111000000000010000000000
000011000000000101100111100101011010111110000000000000
000010000110010001000000001101001001010111100000000000
000000000000000000000000000101111100111001010000000000
000000000000000000000011100001001110110111110000000000

.logic_tile 17 16
000000000000000111100000001000011011000010000100100100
000000000110000000000000000101001110010010100001000000
001001001000010000000000000011111110000010000100000000
100000000001010000000000000000101010101001000010000010
010110100101011000000000001011111110001011000101100000
100001000001011101000000001011010000000010000001000000
000000000000100001000000000000000000000000000100000001
000000100000011111000000000001000000000010000000000000
000010100100000000000011100000001100000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000010011000000011111011110001010000110100000
000000000000100000100010110111000000001001000000000010
000011100001010111000000001000000000000000000100000010
000010001100001111100000001111000000000010000001000000
000000000001100011100111100000001111010110000100000101
000000000001111001100110010111001100010000000000000000

.logic_tile 18 16
000100000000000000000000000111100001000000000100000001
000000001010100000000000000000001000000001000000000000
001000000001001111100111100000001101000000100100000000
100000100000001011000100000000011110000000000001000000
110000001000101000000110001101011100100000000000000000
110000001010010001000000001101001011000000000000000001
000000000000010011100110001000000001000000100110000000
000000000000000000100000000001001110000000000000000000
000000100001000000000000011111100000000000000100000000
000001000000000000000010110101000000000001000001000000
000000001010000001100000001000000001000000100100000000
000000100000100000000000001001001110000000000010000000
000011000000001000000011100111111110000000000100000000
000000000100000111000000000000010000000001000000000010
000000000000000000000000000000000001000000100100000000
000000000000001001000011110111001110000000000000000001

.ramt_tile 19 16
000000001110110000000000000000000000000000
000000000100010000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000010000000000000000000000000000000
000010100111010000000000000000000000000000
000010001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000010101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000101110000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 16
000010000001010111100111101011111010010100100000000010
000011000100000011100111101101011011111110110000000000
001000000000001000000000010011001000000110000000000000
100000000000000111000011000001110000001010000000000010
110000000001011000000111100000011111010000100000000000
110000000100101111000000001001001000010100000000000000
000000000000000000000011110001000000000000000110000000
000000000000000101000111100000000000000001000000000000
000000000010000000000010011000001001000100000010000000
000100001110000000000111110011011001000000000000000000
000000001100111101100000000001000000000011100010000010
000000100000010011000000001011101111000001000000000000
000000001000000001000011101101100000000000010000000001
000000000000000000000011101111001110000001110000000000
000000000000010000000111000000000000000000000100000000
000001000100001111000000000101000000000010000000000000

.logic_tile 21 16
000000000100000001100010010000011100000010000000000000
000000000000000000000010100000010000000000000010000000
001000001101011111100000001101011100111111100000000000
100010100000000001000000001111101100111101000000000000
110000000000000001100011101001000001000010110110000000
010000000100000000100010010011001111000010100000000000
000001000000000011100110100011111000000001010010000000
000010100000100000000011101001101101001001000000000000
000000001011010011100010000101101111000110100000000000
000000000000000000100011110000111010001000000000000000
000001000000000000000111100101101010010100000000000000
000110000000100001000111110000101011001000000000000000
000000100001010000000000011001100001000001110100000001
000001000000100000000011110011001110000000010000000000
000000001000000011000010010001000001000000100000000000
000000000100001101100011101001101110000010110000000000

.logic_tile 22 16
000000000000000000000000010000001101010000000100000000
000000000000000000000010000000011111000000000000000000
001000000000000000000000001111100000000001000100000000
100000000000000000000000000011100000000000000000000000
110010100000011001100000001011100000000001000100000000
010001000000100001000000001111100000000000000000000000
000001100000000001100000010111100000000000000100000000
000011100000000000100010000000101110000000010000000000
000010100000010000000110100101011010000010000000000000
000000001010000000000011101001011010000000000000000000
000100001110000101100110100111111010000000000100000000
000010001010000000000000000000100000001000000000000000
000000000000001000000000010111100001000000000100000000
000000000000000101000010100000001111000000010000000000
010000000000101000000010000111100000000000000100000000
000000000001010101000100000000101111000000010000000000

.logic_tile 23 16
000010100001000101100000010011101000001100111000000000
000000001010100000000010100000001011110011000000010000
000010100000000000000000010111101000001100111000000000
000010001000000000000010100000001110110011000001000000
000000000000001000000110100011101001001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000010000000110100111101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000100000000000000000000011101001001100111000000000
000001000000000000000000000000001001110011000000000000
000000000000001111000000000111101000001100111000000000
000000000000100101000000000000001000110011000000000000
000000100000010000000000000011101001001100111010000000
000001000000101111000000000000001100110011000000000000
000000000100000111000000000001001001001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 24 16
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000010000000000010000000000000010000000000000
000001000000000000000011111011000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000001110000000000000010000011100000100000100000000
000000000000000000000011100000010000000000000010000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000010000000010010000001010000100000100100000
110000000000000000000011000000010000000000000000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000001000000000000000100000100
000000000000000000000000000000100000000001000000000010
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 17
000001000000001000000000001000000000000000000100100100
000000000000000111000000000111000000000010000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001111000000000010000000
110001000100000000000000000000001010000100000100000000
110010100000000111000000000000000000000000000000100101
000010000000000000000000000001000000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000010000000010100000001100000100000100000000
000000000110000000000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 3 17
000000000000000000000010001001100001000001000100000000
000000000000000000000100001011101010000011010010100000
001000000000010011100011110000000001000010000000000001
100000000000000000000011011101001111000000000001100100
110110000000001000000000010000000000000000000000000000
110000000000010001000011010000000000000000000000000000
000000000001010001100011100011111001010110100000000000
000000000000001001000000000000111111100001010000000000
000001000000000000000000001101111000010111100000000100
000010100000000000000010110111001101001011100000000000
000000000000000101100110100111000000000010010000000000
000000001010000000100111010101001001000010100000000000
000000000000100111000110001011111100111001010000000000
000000000000000000100000001101101110110000000000000100
010000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000011010000100000100000000
000000000000100000000000000000010000000000000001000000
001000000000000000000111000000011010000100000100000000
100000000000000000000100000000010000000000000000000000
110001000001110000000010000000000000000000000100000000
000000101010000000000000001101000000000010000000000000
000100100000000011000111111000000000000000000100000000
000001001010000000000011001001000000000010000000000000
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000001
000000000000010000000000000111100000000000000100000011
000000000000100000000000000000100000000001000010000000
000000100000000000000000000000000001000000100100000000
000000000000010000000000000000001111000000000000000000
000000000001000000000110100000000001000000100100000000
000000001010100000000100000000001001000000000000000101

.logic_tile 5 17
000100000000000000000111000000000000000000100100100000
000100000110010000000100000000001011000000000000000000
001000000000000000000000000001111100000100000010000000
100000000000001111000000000000000000000001000000000000
110001000001000000000010000001000000000000000110000001
000010000101111111000000000000100000000001000000000001
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000001011000000000010000000000101
000010000000011000000010010000011010000100000100000000
000000001100001011000010110000010000000000000000100000
000000000000000000000011000000001110000100000100000000
000010000000000000000111110000010000000000000010000001
000000000000000000000000000111000000000000000000000000
000000000000000000000000000101101100000000010000000000

.ramb_tile 6 17
000011000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000110000100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 17
000010000000001000000000010101101000001100111000000000
000000100000000111000011110000000000110011000000010100
000000000000001000000000010001101000001100111000000000
000000000001000111000010110000100000110011000000000001
000000000001101000000000000101001000001100111000000000
000000000000101111000000000000000000110011000000000001
000000000000000000000000010000001001001100111000000000
000000000000001111000011100000001011110011000000000001
000010100001000000000000000111001000001100111000000100
000000000100000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000100
000001000000000000000000000000000000110011000000000000
000001000001010000000000010000001001001100111000000100
000000000001100000000011110000001000110011000000000000
000000000000000000000000000001001000001100111000000100
000000000000000000000000000000100000110011000000000000

.logic_tile 8 17
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001001110011000000010000
000000000000100000000111100000001001001100111000000000
000000000001000000000011100000001010110011000001000000
000000000110000000000010000001101000001100111000000001
000000000001010000000100000000100000110011000000000000
000000101110001000000010000101001000001100111000000100
000000000000000111000000000000100000110011000000000000
000000001010101000000000000000001001001100111000000100
000000100000011111000000000000001101110011000000000000
000010000001100000000000000011001000001100111010000000
000000000100100000000011110000000000110011000000000000
000000001100010000000000000111101000001100111000000000
000000000001010000000000000000100000110011000000100000
000000000000000000000000000101101000001100111000000000
000000000000000000000010000000100000110011000000100000

.logic_tile 9 17
000010100000100000000000000001100000000000000000000000
000001000000000000000010001011000000000011000001000000
001000000000000111000000001000000001000000100001000000
100010100000000000100010010101001000000010000000000000
010100000000000000000000001001100000000000000000000000
010000000111010000000000001011000000000011000001000000
000000000110001111100000011000000001000000100000000000
000000000000001111100011100001001011000010000001000000
000001000001110001000000010000011001000100100000000000
000000100001110000000011100000001001000000000001000000
000000000010000000000000001101100000000000000000000000
000000000000000000000011001111000000000011000001000000
000011100000000000000000000001101110000100000000000000
000011000100000000000011010000010000000001000000000100
010000100000010000000000000000000000000000100100000000
000001000000100000000011110000001100000000000000100000

.logic_tile 10 17
000100000000000111100011100001011101000000000000000000
000100000000100000000111100000011010000000010010000000
001000000001010000000000001101100000001100110000000000
100000000000100000000010111101100000110011000000000000
010001000001011000000110000001000000000000010100000010
010010001111011111000000001101101111000010110000000000
000000000001000111000011100011000001000001110100000000
000000000000000000000111111001101111000000010000000001
000000100000000101100000011111001000001001000110000000
000000000110000000000010100011110000000101000000000000
000000000001011000000010000111000000000000100000000000
000100000000000101000000000000001010000001000000000010
000000001100000001000110110011001001000000100100000100
000010000000010000100010000000011001101000010000000000
000000000000101101100000011000011110010000000100000001
000000000000000001000010000111001001010110000000000000

.logic_tile 11 17
000011000000000000000000000011100001000000001000000000
000011000000000101000000000000001111000000000000000000
000000000010100000000010100011001000001100111000000000
000000001100000000000000000000000000110011000000000000
000000000000001000000000000101001000001100111000000000
000010000001000111000011110000000000110011000000000000
000011000010000000000000000011101000001100111000000000
000010100000000000000000000000000000110011000000000000
000100001010001000000000010000001000001100111000000000
000000001010000101000010100000001101110011000000000000
000011000000001001000000000000001000001100111000000000
000011100000000101000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000001000000000000110100001001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 12 17
000000100000100000000000001000000000000000100000000000
000001000110010001000010010101001001000010000000000000
001000000000000000000000000000011011000100100000000000
100001000000000000000000000000001111000000000000000000
110010101001000000000000000111000001000000100000000000
010000000001101111000000000000101010000001000000000000
000000000000001011100000000001011010000100000000000000
000010100000000011100000000000000000000001000000000000
000010000000000000000010011000001010000100000000000000
000011001000000000000111100101000000000010000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000110010000000111110101100000000000000101000000
000001000000010000000111000000000000000001000000000100
010100000000000000000000000101100000000000000010000000
000000101000000000000010001011000000000011000000000000

.logic_tile 13 17
000010100100100011100000000111011110000100000000000000
000000000110000000000000000000100000000001000001000000
001000001010000000000011100000000000000000000100000000
100000000000000111000111111101000000000010000000000000
000000000010000001100110001011111001100010110000100010
000000000000100011000010000001111111010110110001000010
000100000010000000000010100111011010000010000000000000
000000000000000000000100000101110000001011000000000000
000010000000011000000000000111000001000010010000000100
000000000001001001000000001101001101000010100000000000
000000000000001001100011000001100000000000100010000000
000000000000001011100010000000101000000001000000000000
000000001010000000000011110000011101000000000001000110
000000100100000001000111110101011111000110100010000100
010000000000100000000111000011101101000000100110000000
000000000000001111000100000000001100001001010000000000

.logic_tile 14 17
000000000100001000000110001011001001101011010000000000
000000000000001001000000000101111111000010000001000000
001010000000101001000011100000000000000000100100000000
100000000001001011100100000000001010000000000000000100
010010000100000000000011100000011000000100100000000000
110000100001000001000100000000011111000000000001000000
000000000000000001000000011001100001000010100000000000
000000000000000111100010000001001111000001100000000000
000111000100000001000011001101101101101010000000000000
000110000001010000000011010101111111010110000000000001
000000001100100000000000001011011100001001000001000100
000000000000000000000011000101111100001010000000100000
000001000100000000000011101111011110000110000000000000
000000100001000000000111010101110000000101000000000000
000000000000010000000111010001000000000000000100000100
000000000000000000000111000000000000000001000000000000

.logic_tile 15 17
000000000000001000000000000101111000001000000000000000
000100001110001011000000000001000000001110000000000100
001000000000001111100110000001101100000100000000000000
100000000000001111000000000111011010101100000000000000
010010100100001001000111100011111010000000100000000000
110000001010000111000111100000001010101000010000000001
000000001100010000000111100111100000000000000100000000
000000000000100111000100000000100000000001000000000100
000010100000100000000000001101101010001101000000000100
000001000000010001000011110011010000000100000000000000
000000000000000101000111011011011011100010010000000000
000000000000000001000011111001011010100001010000000100
000001000000101000000000000111111011000000100000000100
000000100001001111000000000000001101101000010000000000
000111001001010000000110101011000001000011100000000000
000010000100100001000011001011001111000010000000000000

.logic_tile 16 17
000000100000100101100010010001011001010110000100000000
000000000001000000000110110011011100010000000010000000
001001000001001011100111111001101101000100000001000100
100000100000101111100011101011011011010100100000000000
110000000000000111100010011000011001000100000000000000
110000001000000000100011101101001010010100100000000100
000000000001011111000110010111111101101001110000000000
000000100000100111000111111001101110111101110000000000
000000100000001111100110001000001100000100000101000000
000011001110000111000010101011010000000000000000000000
000000101000001000000010011001101011110100010010100000
000001000010100111000010001101001010101001010000100000
000011101000001000000111101011001010001001000000000000
000010000000001101000000001111011011000010100000000000
000000100001000000000111110001011001001001110000000000
000010100000101111000011000111111111001111110000000000

.logic_tile 17 17
000000000000000111000111101000000000000000000100000100
000010101100000000100100000111000000000010000000000000
001000000001000111000000000001111010111110000000000000
100100000000101111000011111001001011010111100000000000
000010100010010001100000010001001101000000010000000001
000001001110000000000010111111001011000001110000000100
000000100000101001000010101111000001000001010010000000
000001000000011111000110001101001100000010010000000000
000001000000000111100000000101111110000001000000000000
000000000011000000000000000101010000000110000000100010
000000000010000001000000000000000000000010000100000000
000010100000000000000000000111000000000000000000000000
000000000000000011100111101001101100100001000000100000
000010101010001111100000001101001111010001000000100100
000010000000000001100000000001101110000100000000000000
000000000000000000000011100000100000000001000000000010

.logic_tile 18 17
000000100001000001000111011011011111010000000010000100
000000001001001101000111111001101101010110000011000000
001001000000001111000000011011001001000010000000000000
100000101010001111100011100001011101101011010000000000
010110000001001001100011100101011011001001000000000011
110001100000101011000100001011011010010111110010000000
000000000000000111100000010111101110000010000000000000
000001000100000000100011111001010000001011000010000000
000100000000001000000111000000000000000000000100000000
000100001110001011000011110101000000000010000011000000
000000000000001111000110111111011001111001110000000000
000000000000001101100111110011001111110101110010000000
000000000001010001000010001001001100000001110010000000
000000000001100000000000001011011000000000010000000011
000000000000001011100000000011100000000000000100000001
000100001110000111100011000000000000000001000000000010

.ramb_tile 19 17
000001000000100000000000000000000000000000
000100100110010000000000000000000000000000
000001001110100000000000000000000000000000
000010100001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 17
000000000000000001000111000000001111000100000100000000
000010000000001111000011010000011100000000000000000010
001000001000010000000110001101001011000000100001000000
100001000000100000000011001001011100100000110000000000
110000000000000111000110010001001001000100000000100000
110000000000000000000010000011011011010100100000000100
000001000000011000000111111001011000000010000000000000
000000000000011101000011111101010000001011000000000000
000010000000011000000011100101100000000010100000000000
000000000100101011000011111011001000000001100000000000
000000001010000011100000010101011101110000010000000000
000000000000000111100010001011011100010000000001000000
000000000000010000000111110101011110000111000000000000
000000001110000000000011100001100000000010000000000100
000000000000001000000000000001001001000010100000000000
000000000110001101000011100000011111001001000000000000

.logic_tile 21 17
000000000000100000000110101001100001000001010100000000
000000000000001001000000000011001110000001100010000100
001000101110100111000111000111001100001011000101000000
100001000011000101100100000011110000000010000001000110
010010100000101000000000001101011100001011000100100000
100001000000001011000000000111010000000001000000000000
000011100000001011100110100001001111010010100111000000
000010000000000101000000000000011001100000000000000000
000000000000000001000111101111101100010000110000000000
000000000001010000000111101101011110000000010000000000
000010100000001101100010001111111011101000010000000001
000000000000001101100100000101101110001000000000000000
000000001111010011100111001011100000000010010100000000
000000000000100000100100000011001111000010100011000000
000100001001000001000111001001111110011100000000000000
000000000001100001000000000111011001000100000000000100

.logic_tile 22 17
000010100000000101000000000101100000000000000100000000
000001000000000001100000000000100000000001000000000000
001000001010000111100000001000000000000000000100000000
100000000000100000100000000001000000000010000000100000
110000000000000000000000011001011101010111100000000000
110000000100000000000010000111011100001011100000000000
000000000000100001100000000000001100010000100010000000
000000000000000011000011100111011011000000100001000000
000010100000010000000010000000011100000010000000000000
000001000000100000000110100000000000000000000000000000
000000001010000111100010100000001100000000000010000000
000000000100000101000000001011011111000110100000000000
000000000000001000000111111111111110011100100010000000
000000000100000001000110110101101000011100010010000000
000010100000010011100000000000000001000000100100000000
000000000000001001100010000000001010000000000000000000

.logic_tile 23 17
000000000000001001000000000001101000001100111010000000
000100001010000011000000000000101010110011000000010000
001000100000000000000110010001101000001100111001000000
100001000000001111000010000000101000110011000000000000
110000001000000001000000000101101000001100111000000000
010000000000000000100000000000001010110011000000000001
000000000000011000000000000011101000001100110010000000
000000000110000101000000000000001000110011000000000000
000000000000000000000000010000011100000010000000000000
000000000110000000000011110000000000000000000000000000
000000100000011111000000000001000000000000000100000000
000001000110000001000000000000000000000001000000000001
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000000
010100100000000000000010000000011000000010000000000000
100001000000000000000100000000000000000000000000000000

.logic_tile 24 17
000010000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000010000000010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000100000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000001100000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000111000000001000000000000000000100000000
100000000000000000000000000001000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001010000001000000000111000000000000000000000000000000
100001001100000000000000000000000000000000000000000000
010010101100000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 3 18
000001000000001000000000000000001100000100000110000000
000000000100000011000000000000000000000000000000000001
001000000000000000000000000101000000000000000100000000
100000000000000000000010110000000000000001000000000100
110000100100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000010100101101011100000001111101110111001110000000000
000000000001110101000000001001001100100010110000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011010000100000100000000
000000101100001111000000000000010000000000000000000000
000010100000001001000000000001000000000000000100000000
000001000000001111100000000000000000000001000000000000

.logic_tile 4 18
000001000100100000000111010111011000000000000000000000
000010100001010000000111110000111101100000000000000000
001011000000000000000110010011111110000100000000000000
100010000000000000000111010000000000000000000001000000
000000000111000111100011101101111111010000000000000000
000000000000100001100100001011111011000000000000000000
000010100001011011100010001011001010000110100000000001
000001000110000011100011111011011001001111110000000000
000000000000101000000111000111111000101011010000000000
000000000000000111000110101001011010001011100000000000
000000000000000000000110110000000000000000000100000001
000000001010001001000111000101000000000010000000100100
000000000000000000000000011000011010000000000000000001
000000000000010000000010100101000000000100000000000000
011011100000000111100000000001100000000001000100000000
100010001010001101100010111011100000000000000000000001

.logic_tile 5 18
000000000000001011100000010011000000001100110000000000
000000001010001111100010100000001000110011000000000000
001000000000010000000000011001101010000000000001000000
100010000000000000000011000111111010000010000000000000
110000100001001000000111010101101100000011000010100011
010001000000000111000111111001111100000010000011000011
000000000000000000000011100101100000000000000000000000
000000000000000000000110010011100000000011000010000000
000010000001001011100010010101000000000000000100000000
000000000000001011000010000000100000000001000000000001
000000001110010000000010001001001100111111000000000001
000100000001100000000000001101101101111101000011000000
000000000000000000000000000001000000000000000100000000
000000000010000000000000000000000000000001000001000000
000011000000011000000000000000000001000000100100000100
000011100000101011000000000000001101000000000000000000

.ramt_tile 6 18
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000010100001010000010000000000000000000000
000011000001100000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000101000000000000000000000000000000000
000001000100000000000000000000000000000000
000110100000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 18
000001000000001000000000000011101000001100111000000001
000010000000000111000000000000100000110011000000010000
001010000000001000000000010000001000001100111000000000
100000000100001111000011100000001111110011000000000001
110001000000000000000000000000001001001100111000000000
100010000010000000000000000000001101110011000000000001
000000000000010000000111100001101000001100111000000000
000010001010000000000100000000000000110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000010100000001101000110100001001000001100111000000000
000001000000101011000011110000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010100000000000110011000000000000
110110000000010000000000000101101000001100110100000001
010000000000000000000000000000100000110011000000000000

.logic_tile 8 18
000000100010101000000000000000001001001100111000000000
000000000001001011000000000000001110110011000000010010
001000100000000000000000000000001000001100111010000000
100001000000100000000000000000001101110011000000000000
110100000001011000000000000101001000001100111000000100
110100000001111111000000000000000000110011000000000000
000001000000101000000000000011001000001100111000000100
000000101001000011000000000000000000110011000000000000
000010000000001000000111110101101000001100111000000000
000000001111011101000011010000000000110011000000000010
000000000110000000000010010000001000001100110000000010
000000100000000000000011001111000000110011000000000000
000000000100100000000011110000000000000000000100000010
000000000000010000000010110001001101000000100010000000
010000000000000001000000001011100000000000000000000000
000001000000000000000000001011100000000011000000000000

.logic_tile 9 18
000000100000001000000000001000011110000100000000000000
000000000000000111000011011001010000000010000001000000
001001000000000000000000011001101001100000000000000000
100010001100001001010011110101011101000000000000000100
110000000000000000000110100000000000000000000110000001
000000000110000000000111101101000000000010000000000000
000000100000101000000000010011111000000100000000000000
000001100000010001000011100000110000000001000001000000
000000000110000000000110101101111110000010000000000000
000010100000000000000111111011111000000000000000000000
000000000110000011000110001000001110010110100000000101
000000000001010000000011110111011101010100100010100001
000000000000000001000011101101100000000000000000000000
000000000000000000000100001001100000000011000001000000
000000000000001000000000011111001100000010000000000000
000010100001011011000010110011011011000000000000000000

.logic_tile 10 18
000100000000000000000010100101111100000000000000000000
000000000000000000000010100000100000001000000010000000
001000000000100001000010111111000000000001010100000000
100001001000000000100010010111001011000010010000000010
010000000000001101000111110011100000000000000000000000
110000001100001111000111110000001001000000010010000000
000010000000010000000000000000011001010000100110000000
000001000000000000000010101101011001010100000010000000
000000100001101000000000000101001010001001000100000001
000000001100010101000000000011010000000101000000000000
000000000001110001000000001000000001000000000000000000
000010001000010000000000000011001001000000100010000000
000000000000000101100000000101011000000010100100000010
000000000110000000000000000000101010100000010000000000
000010000001111000000000001000000000000000000001000000
000000000110000001000000000011001001000000100000000000

.logic_tile 11 18
000000000001100000000110000000001000001100111000000000
000000001110000000000100000000001010110011000000010000
000010000000100000000000000101101000001100111000000000
000001000000010000000000000000100000110011000000000000
000000001110010001100011100001001000001100111000000000
000000000000000000100100000000100000110011000000000000
000000000000000000000111110101001000001100111000000000
000000001110010000000010110000100000110011000000000000
000000000100011000000110100101101000001100111000000000
000000000110000101000000000000100000110011000000000000
000000100000000000010000000011001000001100111000000000
000001100000000000000000000000000000110011000000000000
000000000001000000000000000011001000001100111000000000
000000000000100000000000000000100000110011000000000000
000100000000100101100000000111101000001100111000000000
000000000000010000000000000000000000110011000000000000

.logic_tile 12 18
000011000000001000000110100000001000000100000000000000
000010100000000011000100000001010000000010000000000000
001000000000000000000111110000000001000000000000000000
100000000010100000000010100111001100000000100000000000
110000100110010000000000000001101111010000000100000010
110001000001100000000000000000111001100001010000000000
000100001010001000000010000001011010000100000000000000
000000100000000001000000000000010000000001000000000000
000000000001000111100000001111000001000000010100000010
000000001010100000000000001011101111000010110001000000
000000001010000011100000000001000000000000100000000000
000000100000000000100011110000001100000001000000000000
000010001001010000000111110000001111010000000000000000
000001001100000001000111110000001101000000000000000000
000010000000000000000110000000000001000000000000000000
000001000000000000000100000111001010000000100000000000

.logic_tile 13 18
000000000000100101100000000011100000000000001000000000
000001001001011101000000000000101010000000000000000000
001000000010100011000110100111101000001100111100000000
100010100000010000000000000000001011110011000001100000
110000000000000001100000010001101000001100111110000000
100010101110100000000010000000001111110011000000000000
000001001011011001100110010111001001001100111100000010
000010000010100001000010100000001010110011000000000000
000010100000000000000000000001001001001100111110000000
000000001000000000000000000000001010110011000000000000
000000000000000000000011100111101001001100111100000010
000001001001000000000100000000101111110011000000000000
000000001000000111100110000101101001001100111100000000
000000000000000000100000000000101011110011000000000100
110000000000000111100111110001001001001100111100000000
100010100000000000000110000000001001110011000000000000

.logic_tile 14 18
000001000000000000000011010001000000000000000110000100
000000000000000000000111000000100000000001000000000000
001000001000001000000000001111111100111101110000000000
100000000001001111000000000101011111111100010000000000
010010000000000111000011100111100000000001010000000000
010000001010000000000000000111101100000001100000000000
000000000000001011100000000011011000000100000000000000
000010101100011011100000000000100000000001000001000000
000100100000110000000000000000011111000010100000000000
000001000110000011000011101101001010000110000000000000
000000000000001011000011100011101101010110000000000000
000000000000000001100010000000001101000000000000000000
000000000010100011000011010011100000000001110000000000
000001000010010000000011010011001010000000010000000000
010000000000000001000000000111000000000000000100000000
000000100000000111100011010000100000000001000000100000

.logic_tile 15 18
000110100100000000000011110101000001000000001000000000
000000000000000000000011000000101100000000000000000000
001010000000000000000000000101101001001100111110000000
100001000000000111000000000000001011110011000000000000
110001001110000101100000010111101000001100111100100000
110000100000000000000010100000001010110011000000000010
000000000000000101100000010011001000001100111100100000
000000000000000000000010100000101001110011000000000100
000100000010001101100110110111001000001100111100000010
000000000000000011000011110000101100110011000000000000
000010000000101000000110100011101000001100111100000000
000011100001000101010011110000101100110011000000100000
000010100001010000000011100011001000001100111100000000
000000000000000000000111010000101001110011000010000000
000000100001100000000000000001101001001100111100000000
000010000000111011000000000000001101110011000011000000

.logic_tile 16 18
000000000010001000000000000111011101000010000100000100
000000000010101111000011100000001111101001000000000100
001000000000000000000010100000000000000000100000000000
100001000000000000000000001011001010000000000000000000
010000100100000000000000000011111000000110000100000000
100000001110000111000000000000011001101000000001100000
000001000000001000000000001000000000000000000000000000
000010100000000111000011101101001101000010000000000000
000000000110011000000111000000011010010000000000000000
000000000110000111000100000000001000000000000000000000
000000001110100001000000001111101100001001000100000000
000000100000010000000000001001000000000101000001100000
000000000001011001000000000000001110010110000100000001
000000000000000101100000000111001100010000000001000000
000000000000000011000011100000000001000000100000000000
000000000010000000100011111011001111000000000000000000

.logic_tile 17 18
000000000110010000000000000101100001000001100010000000
000000000001100000000000001011101110000010100000000000
001011000000001000000000000011101011000110000100000000
100110000000000011000000000000011111101000000001000010
010000000000000111100110101111101100001010000101000000
100000001010001111100100001111000000000110000000000001
000010001100011001000000011111011101010000100000100100
000000000000000001100011110011011010101000000000000000
000000000010011011000011100011000000000010110110000000
000010101010000011100011000011001011000000010000000000
000000000000100001000000000000000000000000100000100000
000010100010010001000011101011001010000010000000000000
000000000000000001000000001000001101000010000100000000
000001000110000000000000000101001000010110000001000000
000000000000011001000010000000001010000100000100000000
000000001001011011000011010000000000000000000000000000

.logic_tile 18 18
000010000000000111000000010101011110001011000100000000
000001001100001111000011100101000000000010000001100000
001000000000111111000000011111011111111101010000000100
100000000000101011000011011111001101111101100000000000
010001000011011101000111100011100001000001010110000000
100000001110000111000000000011001000000010010000000000
000000000111011111100111010001111010010100000010000000
000000000001001011000111010001101101010000100000000010
000011001010000111100010001000000000000000000110000010
000010000001000111000000000011000000000010000000000010
000001000000001101100011100001001011001000000010000000
000000101100000011100100000001111011001101000000100000
000000000101010001000010001001101100000111010001000000
000000000000010000100000001101001000000001010000000000
000000000000001011000000011101001110001011000100000001
000000000000001111000011000101010000000001000000000001

.ramt_tile 19 18
000000001110100000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100111000000000000000000000000000000
000001001100100000000000000000000000000000
000000000000100000000000000000000000000000
000001000001010000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000110000000000000000000000000000
000010000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000011000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 18
000001000000000000000000000000000001000000100110000000
000000000001001001000011110000001011000000000000000000
001000000001011011100000010011101000000010000000000000
100000000000100011100011011111110000000111000000000000
010000000000000111100111101011101100110000010000000000
110000001010001101100110010001001100100000000000000100
000000000000000000000111010111101001011100000000000000
000000000000000000000111110111111011011101010011000000
000000000001001001100000001011011110110000010010000000
000000001111110011000000000001011100100000000000000000
000010000001010101100000000001111100000000010000000000
000010001110000001000010000101101011000010110010100000
000000000001011000000000000111101110000110000000000100
000000000000000101000011100001010000001010000000000000
010101001101010001000111110111101011000000100000000000
000000000001011111000010000000001000101000010010000000

.logic_tile 21 18
000000000000000001000010101011011000000001000000000000
000001000101010000000111111001110000001001000001000000
001001000000000111000111000000001110000100000100000000
100010100000000101100111110000000000000000000000000001
010000100110100111000011110001111101010101000000000100
010001000100010000000111100011001111111101000001000000
000000000001101101100011100111011000011101000000000000
000000000001110111000100000011101011011111100000000000
000010101000000101100110110111111100001011100000000000
000000000110001111100010101111111011000110000000000000
000000000000000011100010101000011010010010100000000000
000000000010000000000100000111001000000010000000100000
000010000000010111000011000001101001010001100000000000
000001000000100000000000000011011011110001110000000010
110000000010000111000110010101001101010100000000000000
110000000000000101000010110000011010001000000000000000

.logic_tile 22 18
000010000001000000000011111000000000000000000100000000
000000000100000000000110101011000000000010000000000000
001000000000100111100010111000000000000000000100000000
100000000001010000100010001011000000000010000000000000
010010000000000000000010001111011111010111100000000000
110011000000000000000100000101101111001011100000000000
000000000000100001100000011011001100000110100000000000
000000000001010000000010101001101001001111110000000000
000010000000011000000000010101100000000000000100000000
000001000000100001000010100000100000000001000000000000
000000000000000000000111100001000000000000000100000000
000000000000000000000011110000100000000001000000000000
000010100000000000000000010000001110000100000100000000
000001000100001111000011110000000000000000000000000000
010000000000001000000110101111111001000110100000000001
100000000000000101000000000001111110001111110000000000

.logic_tile 23 18
000100000100001111010111100011011101010100110000000011
000000000000000011100000000001001000100100110000000000
001001000000000000000110011111111100000001000000000000
100000000000001111000011001001100000001001000001000000
010000000110000111000011101000001000000000000010100101
110000000000000001000000001011011010010000000001100111
000000000001000000000111001001001111001001100000000000
000000000010100000000100001011011100010110110000000001
000000000000000001100110101001000000000000000010000001
000000000000000000000100001101000000000001000000100010
000000000000000001000111110001011000011100100000000000
000000000100001001000111010101011101011100010000100001
000000000000100001000110100111001110000000100100000000
000000000000000001100010000000011110101000010000100000
000000000000000000000010000011101010000001000010000101
000000000000000000000000001001100000000000000000100000

.logic_tile 24 18
000000100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000100001101000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000110000000000010100000000000000000000000000000
000001000000001000000000001001100000000001000000000000
000010100000000001000000000101001011000001010001000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000001100001000000000000000000000000000100100100000
000000000000001011000000000000001000000000000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 2 19
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000001100000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000100000000100000000001000001100000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000111101000000001000000000000100001
000000000000000000000000001101001111000010000000000000
001000000000000101100010100000000001000000100100000000
100000000000000000100100000000001000000000000000000000
000010000001000000000010100000000000000000000000000000
000011100000100000000100000000000000000000000000000000
000010100000000101000111001101000001000011100000000000
000000000000000101100100001001101100000010000000100000
000010000001101000000000000000011010000010000100000000
000000000001110011000000000000000000000000001000000000
000000000010000101100011100101100001000010100000000000
000000000110000000100000001001001001000010010000000010
000010001100000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000001000000
010000000000000000000010100000001101000100000000000001
100000001110000000000000000000001101000000000010000000

.logic_tile 4 19
000000000000000011100011110111001010000000100100000000
000001000000010000010111110000011111101000010001000000
001000100000000000000000000111001000001000000100100010
100000000000100000000000001101010000001101000000000000
110000000000000000000011010000000000000010000010000000
100000000000000000000010010000001111000000000000000000
000010100000000000000111000101100001000001110100000000
000001000100000000000000001101101101000000010000000000
000001000000000000000011000000001100000010000000000000
000000000000000000000000000000010000000000000000000100
000000001010000000000011001000000000000010000000000000
000000000000000000000000001111000000000000000000000100
000100000010000011000110000001001010001001000100000010
000100000000001111100000001101010000001010000000000000
000000000000000101100000010000011110010100000100000010
000000000000000000000010001101001001010000100000000010

.logic_tile 5 19
000000000000000001100111100001000000000000010110000000
000000001010000101000110101001001011000001110000000000
001010000000000000000011101000001001010000000100000000
100001000000000000000100000101011110010010100000100000
110100000110001000000011111000011001000100000010000000
100110000000100101000011101111011011000000000000000100
000000000000001000000010000011101001000000000010000010
000000000100000011000100000000011101001000000000000100
000001000000000111000000000000001010000100000110000000
000010100100000000100000000001001001010100100011000000
000000000000001111000111100001000001000001110100000100
000000000000001001100000000011101100000000100000000000
000010000000000000000000001011101000000000000010000001
000000000000000000000000000011111001010000000010000001
000000000000010000000010100000000000000010000010000000
000000000000000001000100001101000000000000000000000000

.ramb_tile 6 19
000010001010100000000000000000000000000000
000000000001010000010000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000010001000000000000000000000000000000000
000001001010010000000000000000000000000000
000000000001010000000000000000000000000000
000000000110100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000010100011000001000001010100100000
000000100000000000000000000101101011000010010000000100
001000000011000001100010100101101110001000000100000000
100000000000000000000010100111110000001110000001000000
110000000000100101000110001001000001000001010110000001
100010000111000000100000001011101011000010010000000000
000000100000000101000111100101111011010000100110000000
000000000000010101000000000000101000101000000000000000
000101001110000001100010000011111111010000000110100000
000110000000000000000000000000101011101001000000000000
000010000100000000000110011101111000001000000100000100
000000000000000000000010001001110000001110000000000000
000000000001101000000011001101100000000001110100000000
000000000000111111000000001101001011000000010000000100
000000000001101000000000011000011010000000100100000010
000000000000011101000010111111011100010100100000000000

.logic_tile 8 19
000000000000000000000011110111111011000111010000100000
000000001100001111010011000101101111101011010000000000
001001000000000000000111001001001000101111010000000000
100000100000000000000000001001011010101011110010000000
110000000100001011000011100000001000000100000000000000
010000000000001111000100001101010000000010000000000000
000000000000000000000110100000000000000000100101000000
000010000000101101000110010000001111000000000000000000
000010101100000000000000000001000001000000100000000100
000010100000000000000011110000101100000001000000100000
000000000000001011100000000111000000000000000000000000
000000001010000011100000001001100000000011000000000000
000000101010100111100010000001111010101111010000000001
000001100000000000100110010001111110010111110000000000
000000000000000000000011001001011011101111010000000000
000000000000000000000011101001011100101011110000000000

.logic_tile 9 19
000010100000000001100111110000000000000000000000000000
000010001000100000000011110000000000000000000000000000
001000000000001111100110100101011101011111110000000000
100000000000001011000000000111101000001111100000000000
000000001011000001100011000000001000010000000001000000
000000000000100000100000000000011010000000000000000000
000100000001011011100000010000000001000000100100000000
000000000001001001100011110000001011000000000000000000
000101000000000000000000001000000000000000000100000000
000010000010000000000000000001000000000010000000000000
000010101100000000000011101111001001110110110000000001
000000000000100011000100001011011000111010110000000000
000001000000100111100110000101101000000000000010000000
000010000000010001100000000000010000001000000000000000
010000000000000000000000000101101111011101000000000101
100000000000000000000000000001011001111101010000000010

.logic_tile 10 19
000100001000001000000000010011011010000000000000000000
000100001111000111000010000000110000001000000010000000
001001000000011001100000000101101010010100000110000000
100010001010000001100000000000001011100000010000000001
110000000000100101000110011101100001000001010100000000
010000000010010000010110010001001010000010010011000000
000010000000001111000000011101101000001101000100000001
000000000000001001100011110001010000000100000000000001
000010100000001001100110001000001100010100000100000000
000001001010000101000011100101001011010000100000000100
000000000000000011100000001001100000000001000001000000
000000101100000000000000001101000000000000000000000000
000000001011010101100000000000011100010000000100000001
000000000000100000000000000001001100010010100000000000
000010101100000000000000010111011011000000100100000001
000001000000000000000010000000001111101000010010000000

.logic_tile 11 19
000010000000101000010000000000001001001100111000000000
000001000001001101000000000000001111110011000000010000
000000000000000111000011100000001000001100111000000000
000000001000000000100100000000001011110011000000000000
000010001000000111000000010000001000001100111000000000
000001100100000000100011100000001010110011000000000000
000010100001000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001010000000000000000001000001100111000000000
000001000000000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000001001001010000000000000000001000110011000000000000
000011000000010011100000000000001000001100111000000000
000000000001000000000000000000001110110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 12 19
000000000000000000000110111101001110001001000100000000
000010101000100000000010101111110000000101000001000100
001000000000000000000000010111000000000001000000000000
100010100000000000000011011101000000000000000000000000
110000100000101000000110000111100000000001000000000000
110001000000010001000010100111000000000000000000000000
000000000000010000000000001001000001000001010100000000
000010101100000000000000001111101100000010010000000001
000000100000000000000000010000000001000000000000000000
000001100000000000000011111011001101000000100000000000
000000000000010111000000010000001110010000000000000000
000000000000100000100011110000001010000000000000000000
000001101000000111100010000111001000010000100100000000
000011000110100000100111110000111011101000000000000011
000000000000000011100110010001111110000100000000000000
000001001010001111100111100000100000000001000000000000

.logic_tile 13 19
000001000000000011000000010111101000001100111100000000
000010000001011101000010100000001110110011000000010000
001000000110010101100110000001101000001100111100000010
100000000001011011000000000000001011110011000000000000
110001000001010101100110010101101000001100111100000001
100000100000100000000010000000001011110011000000000000
000000000000001000000000000011101000001100111100000000
000000000001000101000000000000001000110011000000000001
000000101111000000000000000011101000001100111100000000
000000000001110000000000000000001001110011000000000100
000000000001001001100000000111101001001100111100000010
000000000000000001000000000000001111110011000000000000
000000000000000001100000000001101000001100111100000001
000000000010000000000000000000101010110011000000000000
110000100000000111100000010001001001001100111100000000
100000001010101111000010000000001000110011000000000001

.logic_tile 14 19
000110000000111001100000010000000000000000100100000010
000000001010000111000011100000001111000000000001100100
001000000000000000000111000101101011000110100000000000
100000001000000000000100000000001011001000000000000000
010000000001000011100010001000001100000100000000000000
010000000110000000000000001111010000000010000001000000
000000000000000001000000010101000000000000000000000000
000010001100000000000011100111100000000010000000000000
000110100001000000000011101000000000000000100000000000
000010100000100000000100001111001000000010000001000000
000001001010000001000000000000011111000100100000000000
000000101100001001100000000000011111000000000001000000
000000001000010000000111001001011001100010010000000000
000000000000001001000100000101011100010010100000000000
000000000000000000000111001000011110000100000000000000
000010100001010000000010000011010000000010000000100000

.logic_tile 15 19
000101000100001111000110110011101001001100111110100000
000010001011001011000011000000101000110011000000010000
001001000000000000000000010101101000001100111100000101
100010000000000111000010100000001001110011000000000000
010010100010001000000111100011001001001100111100100000
110000000000010111000100000000101100110011000001000000
000000000000011001000000000111101000001100111110000000
000000000000001111100000000000101010110011000010000000
000000101010100000000110100101101001001100111100000010
000001000110000000000000000000001001110011000000000100
000000000000000001000110100001001000001100111100000000
000000100000000001000000000000001110110011000000100000
000000000000001000000000000011101000001100111100000000
000000000001010101000000000000001001110011000000100000
000010101000000101100011000111101000001100111100000000
000001000000000000000000000000001000110011000001000000

.logic_tile 16 19
000000000100000000000000011101001010100010110000000000
000000000110010000000011110111011111010000100000000000
001010100000101000000000000000011010000100000100100000
100101000000011001000011100000000000000000000000000000
010000000000001111100111010000001110000110000000000000
010000000001011111100010000101011111000010100000000000
000000000100000111100011110001111010000100000000000000
000010100000000000000010010000110000000000000000000000
000010000001000000000010010000000000000000000110000000
000001001011010000000111001011000000000010000000000000
000010100111010101100000001101011110001001000000000000
000001001010000000100000001101100000000101000000000000
000001001000010000000111001000011101010100000000000000
000010100000000000000110010111001000010000100000000100
010000000000000111000000000000011000000000000000000000
000000000010000000000000001011010000000010000000000000

.logic_tile 17 19
000000101111001000000010000011011001000110100000000000
000001001011000111000100000000011100000000010000000000
001000000110001011000010100001011100000100000000000000
100000000000000111000000000000010000000001000001000000
110000000101000000000010001011000000000000000001000000
010000000000100000000000001011100000000011000000000000
000000000001000000010010001101001101010000000000100001
000000000001010001000100000111101010010110000000000000
000001000000010011100010001000000000000000000100000010
000010000000001001100111110111000000000010000000000000
000001100000000001000000011000000000000000000100000000
000011001000001111100011001111000000000010000000100000
000000000000100000000000000001111101000000100000000000
000000000000010000000000000000001011101000010001000000
010000000110000001100000010101011001100100010001000000
000000000000000111000011011001101010000100000010100000

.logic_tile 18 19
000000001010000111100000001000000000000000000100000001
000000000101010000100000001001000000000010000000000000
001010100110000000000000001011111010111001000000000000
100000000000000111000010100101011000111111000000100000
110000000000101000000000010101001101010010100000000000
110000000001000001000010000000011000000001000000000000
000001001001011000000110000011001110111101110000000100
000010000000100111000011100111001111110100110000000000
000000100001011000000110000111111101010100000000000000
000011000000100111000100000000111111001001000000000001
000000100100101000000011010000000000000000000000000000
000001000000011101000011010000000000000000000000000000
000010000000010011100111000000000000000000000000000000
000000000000000011100011000000000000000000000000000000
000000000000000000000111011011100000000010000000000000
000000000000000000000111111101101011000011010000000000

.ramb_tile 19 19
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100110100000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000011100000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001010000000000000000000000000000000

.logic_tile 20 19
000000000110000000000110000011111010001110000100000000
000000001010000000000000000011000000001000000000100100
001001000000001000000000001000001110000010100100000000
100010000000000011000000001111011101010000100001100000
010000000000010000000110001111101000110000010010000000
100000000001010000000100000001011110010000000000000000
000100001010001000000010101011111110000111000000000000
000000001110001001000100001011000000000010000000000000
000000100001011011000011000101111111000010000110000100
000000000010101111100000000000011111101001000010000000
000001101110000001000111000000001011010110000100100000
000011000000001001100000000111011100010000000000000001
000110100001010111100111000011011110001001000100100000
000101000110101011100000001101010000000101000001000010
000000000000101011100011000111011011101000010000000000
000000000001001011000111111001011110001000000000000000

.logic_tile 21 19
000000000000010011100111101001011100000100000000100001
000000000000101001000000000111011010010100100000000000
001000000000000111100010100011000000000000000100000100
100000000100000000000011000000000000000001000010000000
110010000001010001000010010001101101010001100010000000
110000000000000000000010110111001001110001110010100000
000001000000100000000000011000000000000000000000000000
000010100001000000000011001111001110000000100000000100
000100000110000111000000000111101001111101110000000000
000000001000000001100011110001011100111100100010000000
000000001100101000000010001011101101001101010000000000
000000000000000111000110001101111001001111110000000000
000001100001000011100111000000001010000100000100000000
000011000001101011000010000000010000000000000000100000
010000001011001111000000010011001010001011100000000000
000000000000000011000010101111111100001001000011000000

.logic_tile 22 19
000000000000000000000000010000011100000100000100000000
000000000000001101000011100000000000000000000000000000
001000000000000000000000000000011010000100000100100000
100000000000000101000000000000000000000000000001000000
010000000000000011100000000000000000000000100100000000
010000000000000001100000000000001010000000000000000001
000000000100001101100000001011111110001001100000000000
000000100110001111000000000101001010101001110000000100
000011100000000000000000000111100000000000000100000100
000011000100000000000000000000000000000001000000000000
000000000001010111000011110000001110000100000110000010
000000000000100001100011000000010000000000000001000000
000000001010011001000110011111011101010111100000000000
000000000110001011100111000001011101001011100000000000
000000000000001011100000000001001110010000110010000000
000000000000001001000000000101001111100110110000000001

.logic_tile 23 19
000000000101010000000110100001101110000000000000000000
000000000000000000000000000000110000001000000000000000
001000001110000111000010100000000001000000100100000000
100000000000000101100000000000001111000000000010000000
010000000011000000000111100101011011000110100000000000
110000001100111101000100000000001110001000000000000000
000010000001010000000000000000000000000000000100000000
000000001000001111000000001001000000000010000000000100
000000100000000000000000000000011110000100000100000010
000000001000000000000010110000000000000000000000000000
000001000001010000000010011001111101010111100000000000
000010100000100000000110000001011001000111010000000000
000000000000000001000000000000000000000000100100000000
000000000000000000100011000000001101000000000000000000
010010100000000011100000001111011000001110000010000001
100000000010001111000010001011000000001001000011100000

.logic_tile 24 19
000000000000000000000000000011000000000000000100000000
000000001011010000000000000000100000000001000000000000
001001000000000000000000001000001110000000000011100000
100000000000000000000000001011000000000100000000000101
110010000000000000000110000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000100000000000000000110000011101111000110100000000000
000000001110001101000100000011101100001111110000000000
000000000000011011100110001101011101010111100010000000
000001001010001001100100001011101100000111010000000000
000000000001011111000111100000000000000000000000000000
000000000110000001000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000101
000000000000000000000000000000000000000000000001100001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000001000010001000000000001100110110000000
000000100000010000100100001011001110110011000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000000000000000000000000011100000100000100000100
010000001010000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000000100000
000010000000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 3 20
000001000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000001000011000000100100000000000
100000000000000011100011100001011111000100000000000000
110000000000000000000000010000000000000000000000000000
110010000000000000000010110000000000000000000000000000
000000000000000111000010100000011000000100000100000000
000000001100001101000100000000000000000000000000000000
000100000110001000000010101111101100000110100000000000
000000000000001101000100000101111100001111110010000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000000000100000000011110000001010000100000100000000
000001000000011111000111010000010000000000000010000000
000000000000000000000000001011111010100000000001000000
000000000000000000000011000101011000000000000011100000

.logic_tile 4 20
000000000010000101000010010001001010000000000000000001
000000000000001001100110010000100000001000000010100110
001000000000001111100000011101001101010111100000000100
100000000000000111100011011011011011000111010000000000
110000000110000011100111000111001101101001110110000000
110000000000011101000011110001101011010100100000000000
000000000000010011100110100000011110000100000100100100
000000100000001111000111100000010000000000000000000000
000001001110000001000111000011000001000000000000000000
000010000000011101100111111001101010000000100000100000
000000000000001001100011100001101011000110100000000000
000000000100001011000100001101101010001111110000000000
000000000000000000000010001001111100001000000000000000
000000100000000000000010000001001011101000000000100000
000000000000010000000110100011011101111001010010000000
000000000110101101000100000001001110111111110000000100

.logic_tile 5 20
000000000000000000010010100000000001000000001000000000
000000000000010000000010100000001011000000000000001000
001000000001001001100111100011100001000000001000000000
100000100000000001010100000000001001000000000000000000
010100000000000000000111100111001000001100111000000000
110100000000010000000100000000101111110011000000100000
000000000001011001000110101011101000001100110000000000
000000100100000101100010100001000000110011000000000010
000001000100000000000000000101111010000000000000000000
000000000000100000000000000000100000001000000000000000
000000000110000000000000000001111010000000000000000000
000000000000000001000000000000000000001000000000000000
000000000001000000000010000000000001000000100110000010
000000000001100000000110010000001000000000000001000101
010000000001010000000000000000001001000110100000000000
100000001010000000000010001001011111010110100010000000

.ramt_tile 6 20
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000100001110000000000000000000000000000000
000100100101010000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000101001100001001000100000000
000000000000000000000010111111100000001010000010000000
001000001000011011100000000000001100000100000100000000
100000001010100001000000000101001100010100100010000000
110100000000000011100111001011111111100000000000000000
100100000000010001100110001111001101000000000000000000
000000000000000000000111001000011000000100000100000000
000000000000000000000000000001001100010100100000000001
000011101000001001000000000111101101010000000100000100
000011000000000001100000000000101011100001010000000000
000010100001010101100000010101001110001101000100000100
000001001000000000000010100011100000001000000000000000
000000000000000111100110010000001101000000100100000000
000000000001000000000011110101001110010100100000000001
000010000000001001100110110001011100000001000000000000
000001000000000101000010001111110000001001000000000001

.logic_tile 8 20
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000001000
001000000001100000000000010000000001000000001000000000
100000000101110000000010000000001111000000000000000000
010011001010000000000111100000001000001100111100000000
110010000101010000000100000000001101110011000000100000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000010
000010100000100000000000010101101000001100111100000000
000001000000010000000010000000000000110011000000000000
000010000000000000000000000111101000001100111100000000
000001000100000000000000000000000000110011000000000010
000010000000000000000110000000001001001100111100000000
000010100000000000000000000000001001110011000000000000
010000001111100001100000010101101000001100111110000000
000000000001110000000011110000100000110011000000000000

.logic_tile 9 20
000010100000001111000111100111111110010110000000000100
000001000101001011000100000000011110000001000000000000
001100000000000000000000011101111001011101000010000000
100110100000000101000011101101101010111110100000000000
110000100000000011100000011000011111010110000000000100
110001000000010000100011011111011110000010000000000000
000001000101011001000110000000000000000000000100000001
000010000000001101000011110001000000000010000000000000
000011100000100011100000000000001110000100000000000000
000000000000010000000000000001000000000010000000000000
000000000000100111000010001000000000000000000001000000
000000001111000001000000000011001111000000100000000000
000000000110000111100111011101001101010000100100000000
000000000000001001100010101001101100010010000010000101
000001000000000111110111110101101011010111110000000000
000000100000001111100011111001001101101111010000000000

.logic_tile 10 20
000000000110100000000000010011001010001001000100000000
000000101111000000000011111001100000001010000000000001
001010100000000000000110010011100000000001010100000000
100001000000000000000111110111001010000010010001000000
010000000000000001100111100101011011010000100100000001
110000000000000111000000000000011011101000000000000000
000000000001011001100110010111101010001101000100000000
000000000000000001100010010101000000001000000000000001
000010000100000000000110110000001011010000000110000001
000000000000000000000010001111001101010010100000000000
000000000000111000000000010011000001000000010101000001
000000000001010101000010100101101001000001110010000000
000100000000011000000110000101101011010000000100000010
000000100001110001000000000000001111100001010011000000
000000000001010101100110100001111010001000000100000000
000000001110100000000000000101100000001101000000000001

.logic_tile 11 20
000000000000101011000110100000001001001100111000000000
000000000000010111000100000000001011110011000000010000
000000001000010000000110100000001001001100111000000000
000000000100000000000100000000001001110011000000000000
000000000000110111100000000000001000001100111000000000
000001000010101111000000000000001010110011000000000000
001000001000000111100010100000001000001100111000000000
000000000110000000100100000000001000110011000000000000
000011000100000000000000000000001001001100111000000000
000010100000000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000010000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000100000000000000000000001010110011000000000000

.logic_tile 12 20
000001101011010101100000010000001111000100100000000000
000011000010110000000010000000001101000000000000000000
001000000000000000000010011001000000000000010100000000
100001001000100000010110111001101000000001110000000001
110000001011001000000010110001101010001000000100000000
110001000011010101000010101011100000001110000000000100
000000100000000000000000000000011001010000000000000000
000000000000000000000010100000011110000000000000000000
000010100000000000000000010000011110000000000000000000
000000001000000000000011101101010000000100000000000000
000000100000001000000000000111000001000001010100000100
000000100000001001000010001101001001000001100001000000
000000000111001001100111101000011110000000000000000000
000101001110100011000000000111000000000100000000000000
000000000000000001000000001011100001000001110100000100
000000000000001001100010011001001011000000010001000000

.logic_tile 13 20
000000000000010001100000000001001001001100111100000000
000000000000000000000011000000001110110011000000010001
001101000000001001100110010011001001001100111100000000
100110000000000001000010000000101011110011000001000000
110010101010100000000110100101101000001100111100000000
100010000000011101000000000000001111110011000000100000
000000001011011000000000010001101001001100111100000010
000000000100000101000010100000001100110011000000000000
000011100001000000000000010001101000001100111100000000
000011100000001101000010000000001100110011000000000100
000000000001000101100000000001101000001100111100000100
000000000000100000000000000000101111110011000000000000
000000001001010000000110010001101000001100111100000010
000000001100100000000011110000101001110011000000000000
110000000000000111000000000101001000001100111100000010
100000000000000000100000000000101010110011000000000000

.logic_tile 14 20
000000100000111111100000001000001101000010000000000010
000000000010001111100000000001011001010110000000000000
001000000000001000000000010001011010010000100010000000
100001000110000001000011000001001111010000010000000000
110000000110000000000111100000011010000100000100000000
110000000000000000000111100000010000000000000001000000
000000000011111011100111110000000000000000000100000000
000000000110000111100011110011000000000010000001000000
000100000000001111000111010000011110000110100000000000
000000000000001001100011110011011101000000100000000000
000100000000000000000000000101000001000000000000000000
000100000010010000000000000000101110000000010000000000
000000000000001000000111100101011010000100000000000000
000000000100000011000111110000100000000001000001000000
010000000000011000000010010111111010010000000000000000
000001000000101011000011010000111110101001000000000000

.logic_tile 15 20
000010000100000000000000010111001001001100111100000100
000000000000000000000011000000001110110011000000010100
001001000000001000000110100011101001001100111110000000
100010100000000111000000000000001111110011000000000000
110000000000000000000000000101101001001100111100000000
010000000000000000000000000000001111110011000000000010
000010001100001011100000000111001001001100111100100000
000000000000001111000000000000101001110011000000000000
000000000000000000000000000111001001001100111110000000
000000000010000000000010010000101000110011000000100000
000000000000000000000000010101101000001100111100000000
000000000001010101000010100000001111110011000000100000
000001001011001000000110100111001000001100111100000000
000000000000000101000010110000101001110011000001000000
000000000000000001000110110011101000001100111100000000
000000001001000000000011000000101111110011000011000000

.logic_tile 16 20
000000001010001000000110101111001000001000000000000000
000000000001001001000111100101010000001110000000000000
001000000000000111000000000101100000000000000100100000
100000000000000000100000000000100000000001000000000000
010000101000000000000000000101100000000000100001000000
010001000110000000000000000000101111000001000000000000
000001100000000001000111001001001100100010010000000000
000010000000000000100010010111011110010010100000000000
000000000000100000000000000001100000000000100000100000
000000000000010001000011110000001111000001000000000000
000001001110100001000000000000001110000100100000100000
000110000001010000000000000000011111000000000000000000
000000100100011000000010010111011100010000100000000000
000001000100001011000011000000001100101000000000000000
010000000000000000000110101011011110100010010000000000
000000000000000001000000000111111110010010100000000000

.logic_tile 17 20
000010100000000111000000000001111000001001000000000000
000000000000000001100010011011101010000001010010000000
001000001000000111000111100001001111000001010000000000
100001000001001111000000001111111100000010010000100011
000000000010000111100011100101011110010000000000000000
000000001010000000100010000000111000101001000001000000
000000100000000000000000000000011000000100000100000010
000100000000000111000000000000000000000000000000000000
000000001000100011100000000111000000000000000010000000
000000000101010000100011101101100000000011000000000000
000000000000100001000000011111011100010000100010000010
000000000000010001100011010011111000010100000010100000
000010000000000000000010001000001100010000000000000000
000000000000000000000110100011001000010110000001000000
010010100000000000000010001111100001000010000000000000
100001100000010101000110000111101010000011010000000000

.logic_tile 18 20
000000100000000000000111101101111011010010100000000000
000001001110000000000110100111101111010001100000000000
001000000000011000000110001011001010000110000000000000
100000000000101011000010110011000000001010000010000000
010000000000001111100011100000000001000000100100000000
110000001100000001000000000000001001000000000010000000
000000000000001000000000000000000000000000100110100010
000001000110000001000010000000001010000000000000000000
000000000000001001000111000111101100101000010000000000
000000000000001111000000001001011110000000010000000000
000000000000100001000000001000000000000000000100000100
000000000100010000000010011001000000000010000000000010
000011000001000001100000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000001111100111000111111100000010000000000000
000100000001010111100100001001111100101011010000000000

.ramt_tile 19 20
000001100111010000000000000000000000000000
000011001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000110000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 20
000010000111010111000000000000000001000000100100000000
000000000000101101100011100000001010000000000010000000
001001000000000011000111100111111110010000100000000000
100010000010001111100000000000101011000000010000000000
110000000110101111000010110001001101001001000010100100
010000000000011001000111110101011100001010000000000000
000000000000101011100010000101001000000110000000100000
000010001110001011100100000101110000000101000000000000
000100000000000000000011100011111111011001110000000100
000000000000000000000011100111111011001001010000000100
000000000000000111100111101000000000000000000100000000
000000000000001001100100000001000000000010000000000000
000000001100000001100000000101111101010010100000000000
000000000000000000000000000111001000100010010000000000
000000000001000001100111001001001000000110000010000000
000000000000100000000010011001010000000101000000000000

.logic_tile 21 20
000000000000000111100000001001100001000010010100000001
000000000000000101100000001111001110000001010011000000
001000001110011101000011100101100001000010110100000000
100100000001001001000010010111101100000000100011100000
010000000000001111000000000111011001000110000111000000
100000001010001111000000000000001100101000000000000010
000001000000001000000010001001001101001001100011000000
000010000111011011000111100101001110101001110001000000
000000101000000011000110100000011011010110000100100010
000001000111010101000100001111011110010000000001000010
001011100000000011100000000000001100000000100000000000
000010000000000001000000001011001000000110100000000000
000000000000011000000111101000001101010110000110000100
000000000000100011000000001001001110010000000000000000
000000000000000111000011000101011001111001110010000000
000010100000000001000100000101001001111110100000000000

.logic_tile 22 20
000010000001010000000010100101100001000001000000000000
000010100110000101000110010011101100000001010000000100
001000000001000001100110000000000000000000000100000100
100000000000100111100000000101000000000010000000000000
010000000000000000000000001011111001001001000010000000
010000000000001111000000000001111010101011110000000000
000000000000000001000000010001000000000000000100000001
000000000000000011100010000000000000000001000000000000
000000000000000000000000000001001111010000100000000000
000000000000001111000000000000111101000000010000100000
000000000000000000000010010000000001000000100100000000
000000000000000001000010100000001010000000000000000010
000000000000000000000000000111101001010000100000000000
000000001010000111000011000000111110000000010000000000
000000000000000111000000010011100001000000100000000000
000000000000000000000011100111001000000000110010000000

.logic_tile 23 20
000000000000100001100011100011101010000010000100000000
000000000000000101000011110000111010100001010000000000
001000000000001111000110000011101000000111000000000000
100000001000001011000000001011110000000001000000000000
000000000000001001100010100001111011111001010100000000
000000001100000011100010101101011010110000000000000001
000001000000010011100000000101000000000010110100000100
000010100000000000100010000001001001000000010000000000
000010100000000011100110000011011011100000000000000000
000001000000000000000000001111011010101000000000000000
000000000100000001100010001000001010010010100100000000
000000000000000000000011101001001010010000000000100000
000011000000001000000011101111011110000010000000000000
000011000000001011000000000001001000000011000000000000
001000000000101001000000000111111101010110000000000000
000000000001000001000000000000011100000001000000000000

.logic_tile 24 20
000000000001011000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
001000100000000000000000000011101100000000000100000100
100001000000000000000010110000010000000001000000000000
010010000000010000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010101011110000111000000000000
000100000000000000000011110111010000000010000000100000
000000000000000111100000000001011000010010100000000000
000000000000101001100000000000011111000001000000000010
000000000000010101100000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000100000000000000000010110101001100000010000000000010

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000010000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000101011101010000100000000001
100000000000000000000000000000011000101000010000000000
110000000000000111100010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000100
000000000000000111000010010000100000000001000000000000
000000000001000000000111000111100000000000000100000000
000000000000100000000100000000000000000001000000000000
010000000000001000000000001000001010000100000011000000
000000000000001101000000000001000000000110000000100101

.logic_tile 3 21
000000100000000101000010010000000000000000000100000100
000001000000000000100010001111000000000010000010100101
001000000000010111100111110011001000101001000100000000
100000000110001001100010101101111010101110000000000000
000000000000100111100111101101101000111000000000000000
000000000000001001100110110101111010111100000000000000
000010100000000011100110011111011000001011100010000000
000000000000000000100110001111001000010111100000000000
000100000100000000000010011001111110000000000110000000
000100000000101001000011011101001100100000000000000001
000000000000000000000000001111111000000110100000000000
000000000000000000000000001001011101001111110000000000
000001000001000011000010110111000000000000000100000000
000000000000100000000110001011100000000001000000000000
010000000000000011000000000101000000000000000100000000
100000000000000111000011110000100000000001000000000000

.logic_tile 4 21
000001000000000111000111000000000000000000000100000000
000000100000001101100000000111000000000010000000000010
001010100000000000000111001011001010000000000000000000
100000001000000000000000001101101101100000000000000100
010000001110000101000000001000000000000000000101000000
100000000000000000100000000111000000000010000001000000
000000000000100101100000010000000001000000100110000001
000000000001011101000010010000001010000000000000000000
000000100000100000000010100000001110000100000110000000
000001100001010000000110000000010000000000000001000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000011000000100001100000011001001001000000010000000000
000010100001010000100010110101011111010000100000000010
000000000000000111000011100111000001000000100101000000
000000000000000000100100000000001001000001010000000000

.logic_tile 5 21
000001001001001000000000010000001100000010000000000000
000010000000111011000011100000000000000000000000100000
001000000001000000000000001000000000000000000100000000
100001000000100000000000000111000000000010000001000000
010000000110011000000010000000011111010100000000000000
110010000000001111000010110111011011000100000000000000
000100000000000111000111100111111010001000000000000001
000100000000000000100000001111101101010100000000000000
000001000110100111000111000011100000000010000001000000
000010100000010000100000000000000000000000000000000000
000000000000000001000010001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001000000000001000000010101001010000001000000000000
000010100000000000000010001001010000001001000001000000
010000000000000000000111010001000000000000000110000000
000000000000000001000111110000000000000001000000000000

.ramb_tile 6 21
000001000000000000000000000000000000000000
000000101100000000010000000000000000000000
000010000001000000000000000000000000000000
000000000001100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111100000000000000000000000000000
000000000001110000000000000000000000000000
000001000000000000000000000000000000000000
000010101001010000000000000000000000000000
000000001011010000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000011100000110000000110010011011010000100000000000000
000011101010110111000110010001000000001100000000000000
001000000010001111000110011001111000100000000000000000
100000000000000001000010001001011011000000000001000000
010001000000010111000011101111101010000111010000000000
110010000000100111000010100011101010010111100000000000
000000000001000111000111011000000000000000000100000000
000000000100001101100111100001000000000010000010000000
000000001000000101100000001011001110100000000000000000
000000000101010001000011100101011111000000000000000000
000000000000101101100011110101101101001001010000000000
000000000000010011000110100111101011000000000000000010
000010000110001000000110111111111101100000000000000000
000001001100000001000010101111001101000000000000000000
000000000000001000000110110001001101100000000000000000
000000000000000101000010101001111101000000000000000000

.logic_tile 8 21
000101000111110001100000000000001000001100111110000000
000010000001010000000011010000001100110011000000010000
001000001110000000000000000000001000001100111100000000
100000000000010000000000000000001000110011000000000000
010001001000000000000000000000001000001100111100000000
010000100010010000000000000000001101110011000000000000
000000100001000000000000000000001000001100111100000000
000001000001010000000000000000001101110011000000000000
000000001010001000000110010111101000001100111100000100
000000000000000001000010000000000000110011000000000000
000000000000000001100110000000001001001100111110000000
000000000000100000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000110000000000000000000100000110011000000000000
010000000001001000000000010000001001001100111100000000
000000001010000001000010000000001101110011000000100000

.logic_tile 9 21
000001000101011000000011101001111100010111100000000000
000000000010100111000110000111101011000111010000000000
001000000001000111100111101011011110000110100000000000
100000000000000111000000000001101011001111110010000000
010001000000001011100110111001001100000001000000000000
010000001100000001100010100011101100100001010000000000
000000000001100111100000010000000000000000100100000000
000000000000010000000011100000001110000000000001000000
000111001101010111000010100011111010010000110000000000
000111000000110001000110110011111000000000100000000000
000000000001000001100011100000001010000100000100000000
000000000110100001000111110000000000000000000000000000
000000000000000000000000001011001010000100000000000010
000010100010001111000000000101100000001100000000000000
010000000001000001000000001011111001101110000000000000
000000001010000001000000000111101001101101010001000000

.logic_tile 10 21
000000000000001000000110110001011001111101010000000000
000010101000001011000111110011101110111101100000000000
001010000010001111100000011000011010000000000000000000
100000000000000101100010111101000000000100000010000000
010000001010000111000000011001101011111001110000000000
010100001010001111000010100111001111111101010000000000
000010000000001001000010100000000000000000000100000010
000000000110000001100010100111001011000010000000000000
000000000000101000000000010111111000000100000000000000
000000100001000111000010000001001010011100000000000000
000010001110000000000000000101111010000000000000000100
000000000000000000000000000000010000001000000000000000
000000000001001000000000000101100000000000100100000000
000001000000100001000000000000001101000000000001000000
000000000101000111000111000001111000000100000100000000
000000001010001111100000000000010000000000000001000000

.logic_tile 11 21
000000100110101000000110010001001000001100110100000000
000010000000011111000011100000100000110011000000010000
001000000001000011100000000000011110000000000010000000
100000000000100000000000001011000000000100000000000000
010100001010100000000111101000001110000000000000000000
110000001010010000000100001111010000000100000000000000
000010100000010011000000011011011011000001010000000000
000000000000000000100010001111101101101101010000000000
000101000000000000000110011001100000000001000000000100
000010000000000000000110000111000000000000000000000000
000000100000010000000011000000001000000100000101000000
000001000000100000000100000000010000000000000000000000
000010100000100000000000011111111100111000110010000000
000000100100010000000011110101111101110000110010000010
000000100001000011100010000001000001000000100000000000
000001000000100000000010000000001011000001000000000000

.logic_tile 12 21
000001001001000000000110010001101100000000000000000000
000000001100111001000011100000100000001000000000000000
001000000000000101000010101001000000000001000000000000
100000000000000000000000000001000000000000000000000000
110001000000000101000000000000001010000000000000000000
010000100000100000000010100001010000000100000000000000
000000000000000000000000001011001110000000010000000000
000000000110000000000000000111011110000110100000000000
000000100000000001000000010000000001000000000000000000
000000000010000111100011110001001110000000100000000000
000000000001010000000000010000001010000000000000000000
000000000001000000000011010011000000000100000000000000
000000100000001000000011001011000000000001000000000000
000001000000100111000100001011000000000000000000000000
000001000000000011100000000001000000000000000100000000
000010000101000111100000001001100000000001000001000000

.logic_tile 13 21
000000001001010000000000010101001000001100111100000000
000010101100101101000010000000101110110011000000010001
001000000000000101100000000001001001001100111100000000
100000000000000000000000000000101000110011000000000000
110000001011000101100000010011001000001100111100000000
100001001011010000000010100000101010110011000000000100
000000000001111001100000010011001001001100111100000000
000000000000010101000010100000001110110011000000000100
000010000000010000000110010101101001001100111100000000
000001000001111111000011110000101010110011000000000100
000000000001010000000111100011001001001100111100000000
000000000000000000000000000000101111110011000000000001
000000000000110001100000000101101001001100111100000000
000000001010110000000000000000001111110011000000000100
110100000000001000000110010001001001001100111100000000
100100000000000001000010000000001101110011000000000100

.logic_tile 14 21
000100000001000111000111111101011010000111000000000000
000010001011011101000111110011100000000001000000000000
001000000000000001100111000101001101101001110000000000
100001000000001111100000001011001000111101110001000000
000010000000000111100000000000000001000000100000000000
000000000010000001100010010111001010000000000000000000
000000000000011001000000000101001100111001010001000000
000000000001001111100000000101001100111011110000000000
000010100110000001000010000111101110000010000101000000
000000101110001111100000000000101001100001010000000001
000000000000011000000000001000011000000100000000000000
000001000000000001000000001001000000000010000000000001
000010100000001101000000000000011111010100000000000000
000000001010000001000000000001001000010000100000000001
000000000001000000000000000001000000000010110101100000
000010100000100001000011101001101000000000010000000010

.logic_tile 15 21
000000000000000000000000010101001001001100111100000100
000010101100000000000010100000101010110011000000010000
001000000000000000000000000011001000001100111100000100
100000000000000000000011110000101011110011000001000000
010000000000000000000111110101001001001100111111000000
110000000111000000000110100000101001110011000000000000
000000000000010111100000010011001000001100111110000000
000000000000000001100010110000001011110011000000000001
000000001011011000000000010101101000001100111100000000
000000000010000101000010100000001001110011000001000000
000000001010000000000000000001001001001100111110000000
000001000010010000000000000000101011110011000010000000
000001000000000000000110100101001000001100111100000001
000000100000000000000000000000101111110011000010000000
000000000100000111000000000111101000001100110100000000
000001000000000000000000000000001011110011000010100000

.logic_tile 16 21
000000100000001111000111001011111000001001000000000000
000001000110001111100111101101000000000101000000000000
001000000000001111000000010000011010000100000100000000
100000000000001111000011000000000000000000000010000000
010011100110000111100000000001011000000000100000000000
010010100000000000100000000000001000101000010000000000
000000000000000011000111011001101110001000000000000000
000000001110000000000111100001110000001101000000000000
000000000010000000000000011001101000101110000000000000
000010000000001111000011000111011100101000000000000000
000000000001000001000010101000001100010110000000000000
000010100001000000000000001101011001000010000000000000
000000000000101000000010000111000000000000000100000000
000000000100000101000000000000000000000001000001000000
000000000000100001100000001101011000000000010000000000
000000000001000000000000001011001001000010110000100010

.logic_tile 17 21
000001101010100111100000010000001100000100000100000000
000000000100010000100011110000010000000000000000000000
001000000000010000000110111000001101010000000001000000
100000000000000000000011100101011100010110000000000000
110000000110000000000111110001000000000000000110000000
110000000110101111000111010000000000000001000000000000
000000000000000011000000000101101100000110000000000000
000010101000000001000000000101000000001010000010000000
000010100000011101100110111111101010000100000000000100
000001000000100011000110101001111011101100000000000000
000000101010000001000000011111101110000001110010000100
000000100000000000000010100111001100000000010000000100
000001001001010111100111100001101110000110100001000000
000000101110101001000100000000101001000000010000000000
000010100001010001000111110011111111010000000010000000
000001000000001111000111000000111100101001000000000000

.logic_tile 18 21
000000000001000111000000001000001100000100000000000000
000000000001110101010000000101011111010100100010000000
001000000000000000000010100101000001000010110110000000
100000001010100000000000000001001001000000100000000000
010000000001010001000000000001011100000010100100000000
100010100000000101100011100000011000100000010000000000
000000001110000111000011000000011110000100000100000000
000000000001000000100000000000000000000000000001000010
000010000000000000000110101000000000000000000100000000
000001001100000000000100001101000000000010000000100000
000000000000000000000010000111000000000010110100100010
000000000001010000000100001111001010000000010010000000
000010100000000011100010000000001010000100000100000000
000011000000100000000010000000010000000000000000000010
000000000110000011100000001111000001000011010100000001
000000000000000000100010011001001111000010000001000010

.ramb_tile 19 21
000000100000000000000000000000000000000000
000000101111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000010101111110000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000011100000010000000001000000100100000000
000000000001000000100011000000001001000000000010000000
001010000010001000000110001000000000000000000110000000
100001000000001011000010101001000000000010000000000100
110010000000000000000011000001011011101000000000000000
010000001010000001000000001101011000100100000000000000
000000000000000001100111000101100000000000000101000000
000000000000000000100110010000000000000001000001000000
000000100000000000000000000011100000000000000100000110
000000001100000000000011110000100000000001000001000000
000000000000001000000110100111000000000000000100000000
000000000001011011000100000000000000000001000010000000
000000000000010001000000010000000001000000100110000000
000000100000100000100010000000001011000000000000000000
000000000100000000000000000011101000000111010000000000
000000000000000000000000000101011111000001010000000000

.logic_tile 21 21
000001000000000000000000001101011110000000000000000000
000010000000010001000000001101001000000100000000000000
001000000001010011100011000111111010001110000100100000
100000001000000000100000000111100000000100000000000000
010000000000010000000010000011011000010111100000000000
100000001100001111000111110111111011000111010000000000
000000000000000101000011000011011100010110000100000000
000000000000000000000100000000111110100000000000100000
000000000001011011100111110111111000000010000100000000
000000000000100011000011010000101111101001000001000000
000000000000001111000011010000011101010110000100000100
000000000000000001100110011101011000010000000001000000
000000000000001111000011001011101100000000010000000000
000000001100001011100100000011001100000010110010100010
000000000000011000000011111000011011000110000100000000
000000000001101111000010110001001101010100000001000010

.logic_tile 22 21
000000000000000000000010010000001001000000000000000000
000000001010001101000110101001011010000110100000000000
001000000000000000000011101000000000000000000100000000
100000000000001001000100000011000000000010000000000000
110000000001000001100000000111000000000000000100000000
110000000000100000000000000000100000000001000000000000
000000000000000101000010100001111011000000000000100000
000000000000000001100110010000011111001000000000000100
000000000111000000000010010000001100010110000000000000
000000000000100000000110100101011101000010000000000000
000000000001000001000000001000000000000000000100000100
000000000100000000000010001001000000000010000000000000
000000000000000111100010010000000000000000100100000000
000000001100000000000011100000001110000000000010000000
000000000000000000000000001001011101101000000000000000
000000000000000000000010000101011011001000000000000100

.logic_tile 23 21
000000000000010011100000000000001101000110000100000000
000000000000100000100000001011011110010100000000000010
001000000100001000000000001111001110000110000000000000
100000000000000101000011111111010000000101000000000000
000000100000001000000111010001000001000011010100000001
000000000000000001000110101011001000000001000000000010
000000000001000000000011100011101011010111100000000000
000001000000000000000000000111011100001011100000000000
000000000000000001100011000111011100000010000100000000
000010000000000000000010000000111101100001010000000100
000000000000000101000110000001101110000110000000000000
000000000100001001100000000101110000000101000000000000
000000000100001101000111011000001100000010000100000000
000000000000001101000110011101001101010010100000000010
000010100000101001100000011111000000000011100000000000
000000000000000001000010000111101011000001000000000000

.logic_tile 24 21
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
001000100001010000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000110000000000011000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011000000001011000000000000100000

.ipcon_tile 25 21
000010100000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000010000100000100
000000000000000000000000001011000000000000000000000100

.logic_tile 2 22
000000000000001000000000010000000000000000100100000001
000000000000001101000011000000001000000000000000000000
001000000000000000000000001000001101010000100100000000
100000000000000000000000001101011100010100100000000000
000001000000000011100000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000100000000000000000010101011100000000010100000000
000001000000000000000011101101011100000001010000000000
000001000000000001100010010000000000000000100100000000
000000100110000000000110100000001001000000000010000001
000000000000000001100000010101011100000010000000000000
000000001110000000000011000011011011000010100000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000100000000101100110100000000000000010000000000000
000001000000000000010000001101000000000000000011100010
001000100000000001000000010000000000000000000100000000
100001000000000000100010101111000000000010000000000000
110001000010000101000110100000011110010000000000000000
110000101010000000000000000000011010000000000000000000
000000000000010000000000000001101010000000000000000000
000000000000101111000010100001101001000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000010000000000001000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110110101111001001000000000000000
000010000100000000000110111011001111000000000001000000
010000000000000000000111100101001011000010000000000000
000000000000010000000011110001011011000000000000000100

.logic_tile 4 22
000000001101010011100111000001000000000000000100000100
000000000000000000100000000000000000000001000010000001
001000000000101111000111110011100001000010000010000000
100000001011000011000111000000001000000000000010000000
110000000100101111100000000000011110000100000100000000
000000000001001111000000000000010000000000000000000000
000010000000000000000111010101111110001000000000000100
000000000000000000000010001011111110010100000000000000
000001000000000000000110100000011110000100000101000000
000010100000000000000000000000010000000000000000000100
000000000000001000000011010001111100101111110000000000
000000000000001001000011001001111010111111110010000000
000000000001100000000111001111111100100010110000000000
000000000001110001000100000001011010101001110000000000
000000000000001000000110001000001111010000100000000000
000000001100001011000010001001011011000000100000000000

.logic_tile 5 22
000000000000001111100111111101111011011110100000000000
000000000000001111000010101011101111011101000001000000
001000100000000111000011100001011010010111100000000100
100000000110000000100111111011011000000111010000000000
010100001010000111100111101101011101100000000000000000
110110000000000111000111110111111100000000000000000000
000001000001101111000111010011101111001111110000000000
000000000101111011100111110011111000000110100000000000
000000100000100111000111101001101000100000000000000000
000000000000010000100100000101111010000000000000000000
000000100000001000000111100001111011100000000000000000
000011000100000001000011110101111111000000000000000000
000100000000000000000111100000000000000000100100000000
000100000000000000000100000000001001000000000001000000
000010100000001001100010001000000000000000000100000000
000000000000000011000010000111000000000010000000000011

.ramt_tile 6 22
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000
000010100010000000000000000000000000000000
000001100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100010000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000001000001110000000110000000011100000010000000000010
000000100001110000000000000000010000000000000000000000
001000001000001000000000010000000000000010000000000010
100000000000000111000011010000001110000000000000000000
010001000000000011100011101101111011111011110000000000
110010000001010000100010000101101110101011010010000000
000000000000000101100111000001100000000000000100000000
000000001110010001100010010000000000000001000000000000
000000000000000101000010100101001000011110100000000000
000010000000000101000010100111111010101110000000000000
000000000000000000000010000011001100100000000010000000
000010000000000000000000000011011101000000000000000000
000000000000000101100000001000000000000000000100000000
000000000001010001000000001001000000000010000001000000
000000000010010011000000000101100000000010000000000010
000000000000000000000000000000100000000000000000000000

.logic_tile 8 22
000000001000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010100
001000000000001000000000010111001000001100111100000000
100000000000000001000010000000000000110011000000000000
110000000000000000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000010100101001000000000000000001001001100111100000000
000001000000100001000000000000001000110011000001000000
000000000001010001100000000000001001001100111100000100
000000000000100000000000000000001100110011000001000000
000100001011000001100011110000001001001100111100000000
000100001110000000000110000000001001110011000001000000
010010000001010000000000000101101000001100111100000000
000000000000100000000000000000100000110011000001000010

.logic_tile 9 22
000000000000001000000110110111001101010000100110100000
000000000000000001000010100000011110101000000011000000
001000001001000000000111100000011000010000000100100000
100000000000100000000010111101011110010110000001000000
000000001000011101100010110111011000001001000000000000
000000000000000101000110000111110000001010000000000000
000000100000000011100000001011011100001101000000000000
000001000000000000000000001001110000001000000000000000
000001100110000001100011110000000000000000000000000000
000010000011000101000011001101001100000010000001100000
000001000000000000000000011001000000000000010000000000
000000101010000000000010001001001100000001110000000000
000100001110001001100110000000001111010000000100000100
000101000000001011000010011111001010010010100000100010
110000000001010001100000000001001010100000000000000000
100000000110100000000000000101101001000000000001000000

.logic_tile 10 22
000000000000100101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000001110000010000100100000
100000100010000000000000000000000000000000000000000001
110000000000101000000011100001111010001100110000000010
010000001100010011000000000000000000110011000000000000
000000000000010111000000000101101111000001100010000000
000000000000000001000010000001011011111101100000000000
000000000110000000000000000111111101001101100010000000
000010100000000000000011001111001010011000110000000000
000010100001001011100000000000011100010000000000000000
000001000110101101000011000000001110000000000001000000
000000000110100001100111011111000000000000010010000000
000000000001000001000111101011101011000000000000000000
010100000001010000000000000111000000000010000000000001
000100000100000111000000000101100000000000000010000001

.logic_tile 11 22
000000000110100111100000010000001010010000000000000000
000000000000000101000011110000001000000000000010000000
001000101010001000000110101111101100011100010000000000
100001000100000111000000001101011000001010110000000000
010000000101010011100011100000000001000000100100000100
110000100000000111100000000000001111000000000000000000
000000100000000111000000010000011011000110100000000000
000001000000000000000011010011001001000000100000000000
000000000111000001000110011111001100001110000000000000
000000001101110000000011100001010000000100000000000000
000000000000000000000000000101000000000001000000000100
000000000000100011000000000101000000000000000000000000
000001001011010000010000001111100000000001110000000000
000010000001100001000000000011101001000000100000000010
010000000001010001000010001000000000000000000100000010
000000000000000111000111110111000000000010000000000000

.logic_tile 12 22
000000001000000011100011110001000000000000000110000000
000000000000000000000111000000000000000001000000000000
001000000000011111000111100011101111010101010000000000
100001000001101011000000001001001000100101100000000001
010010000011100000000000000111011000011001100000000000
010010100110001001000000000011001110011010010000000000
000000000000000111000000000111111010011001100000000000
000000000000000001000000001111001100100101100000000000
000000000110001011100111111011111010001101100000000000
000000000000001101000111100101101110011000110000000000
000000000000000101100010000001111010011001100000000010
000000100000000011000111110101001100100101100000000000
000001000100000011100011000011111110110110100001100000
000000001010100111000011101111001101010110000000000000
000000000000001111000000000000011101010100000000000001
000000000000000011000000001011011001010000100000000000

.logic_tile 13 22
000000000000001001100000000001001000001100111100000010
000000100000011111000000000000001100110011000000010000
001010000110100000000000000011001000001100110100000000
100000000000010000000000000000001000110011000000000000
110010001010000101000111000101000001000011100000000000
100011100000001111000010001101101110000010000000000000
000000000001100000000010000001001010010110000000000000
000001000000100000000000000000011100000001000000000000
000000001000000001000000000111100001000011100000000000
000000000000001111000000001101001100000010000010000000
000000000000010011000000000111011010010010100000000000
000000000110000111000000000000011111100000000000000000
000001000000001001000000010011101010000110100000000000
000010101110000011000010000000001011000000010001000000
110000000000001011110000000101001010000010100010000000
100010100000100011100000000000101110001001000000000000

.logic_tile 14 22
000000001010000000000110100001111000000000000000100100
000000000100000000000000000000100000001000000011000010
001000001110001101000010101011111000000110000000000000
100000000000001111100100000111000000001010000010000000
010010100110110000000011010111011001101001010000000001
110000000000011101000111010011011010100110100000000000
000000000000000101000011101111111010100101010000000000
000000000010000000100111111001001010001110100000000010
000000000101111000000000001001011010001011000000000000
000000000100101011000000001101110000000001000000000001
000000000000001000000000010001101110000111000000000000
000000000000000011000011111101010000000001000000000000
000000001011110000000011101000000000000000000100000000
000000100000000001000100001111000000000010000010000000
000000000000001011000111100000011100000100000110000000
000000000000000111000100000000010000000000000000000000

.logic_tile 15 22
000000000000000101000000011011011101000000100000000000
000000000001011101100011110101001100010100100000000010
001000000001000101100000000101000000000000000000000000
100000000010100000000000000101100000000001000000100001
110000000001101000000011100000001110000100000100000000
110000000110000101000000000000010000000000000010000000
000010100000000111100000000001000001000010110000000000
000001000000000000100000001011101000000000010000000100
000001000110000001100111001001001100000001110000000000
000010000000000000000010110111001110000000010000000100
000000000000001101000111001011100000000001010000000010
000000000100001111100111110111101010000010010000000000
000000000110100111100011100111101010001001000000000010
000000000000000000100011101011100000001010000000000000
000000000000001101000000001001000000000001010000000000
000000000000001011100011101011001010000010010000100000

.logic_tile 16 22
000000000000000001000000001101011100011111110000000000
000100000000100000100011100101011001001111010000000000
001001000000000001100111110111111110001001000000000000
100000100000000000010011111111011110000001010000000000
110000000000001111000110000000011101010110000000000000
010000001110000011100011100101001100010000000000000000
000000000000000111000111100001101110011111110000000000
000000000000000000000110110101111011001111100000000000
000000000000011001100010001001011010011101000000000000
000000001110101001000010001101011011111101010011000000
000010100000000111100110100011011111111101010000000000
000000000000001111100100001011001111111101100000000000
000000100111000000000011000001101100000000000100000010
000010000000100001000010000000000000000001000000000000
000000000000010011100111011000011100000010000000000010
000000000001110000000011011001001101010110000000000000

.logic_tile 17 22
000000000000000000000000000111101101000100000000000000
000000000100010000000011101001001110011100000000000000
001000000000001111100000000000001111000100000010000000
100000000000101011000010100000001111000000000000000010
010000001000000000000111101001111010001010000100100100
100000000001000000000110010001000000001001000000000000
000000000000000001000011100011101010000010000000000000
000000000000000111000011100000011111100001010000000000
000101100001000111000111000011000000000000000110000000
000010000000000000000000000000100000000001000010000011
000011100001011001100000001001101110111011110000000000
000010001000001111000000001111101011100011110000000000
000000000000000001000000011011100001000000100000000000
000001000000000000000011111101001010000010110000000000
000000000110100011000111111000011111010010100100000000
000000000000011011000111001101011000010000000010000001

.logic_tile 18 22
000010000010100001100000000001000000000001100000000000
000001000000011011000000000001001101000001010000000001
001000000000001111000000010000011110010100100000000000
100000000000001011000010101111001011000100000000000000
010000000000100101000000000000001100000100000000000000
100010101110010000100011110101011000000110100000100000
000000000000001001000110010101100000000000000100100000
000000001110000011100011110000000000000001000010000000
000000000000110000000111011101111000000101000010000000
000000000000110001000111011001100000000110000000000000
000000100000000011100110001111000001000001010110000000
000010000000000000100000001011001010000001100000100000
000000000000000001000000011011100001000010110110000000
000000000000000000100011110001001011000000100000000010
000010000000000111000111000011011111010100100000000000
000001000000000000100000000000011000001000000000000000

.ramt_tile 19 22
000001001010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000001010000000000000000000000000000
000010000000100000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 22
000000000000000101000010100011101100000010000000000000
000000001110010000100100000000011111100001010000000000
001000000010000111000000000111101100000101000000000100
100000000010000111010000001001110000000110000000000000
010010100000001000000111001111011100001011000100000000
100000000001010001000111111101010000000010000001000100
000000000000100001000010100101000000000011010100000000
000000000001010000100000000111101000000001000001100000
000000000000001111000111011011000001000001000000000010
000000000000001011000111000101001111000011010000000000
000010000000001111000011101111111010001110000100000000
000000100000101101100100000001010000001000000001100000
000000001000001000000011110111001111010010100100000000
000000000000000111000111010000101100100000000001100000
001100000000100001000110000001101100101110000000000000
000000001110000000000000001101001010001111000000000001

.logic_tile 21 22
000000100000000111000000000000000000000000100100000100
000001000000000000000000000000001110000000000001000000
001000000000001000010000000001100000000000000100000100
100000000000000111000000000000000000000001000000100000
110001000000000000000111101101100001000001100000100000
110000100000000000000000000011001110000001010000000000
000000000000000011100000000011011010000010000000000000
000000001100101101100000001011101000000000000010000000
000000000001011000000111111011100000000010100000000100
000000000000100011000111000111001100000000100000000000
000000000000001011110011100101000001000000010000000000
000001000000000111100100001111101110000000000000000000
000000000000100001000011101001000000000000000000000000
000000001110010000000110100101001101000001000000000000
010000000000001011000000001000000000000000000100000000
000000000011011011000000001011000000000010000001000010

.logic_tile 22 22
000000000010000000000110100101111000001000000000000000
000000001011010000000011111101100000000000000000000010
000000000000000101100000001011001010000001000000000000
000000000000000000000000000011000000000000000000000000
000000000000000111000110000000011010000100000000000000
000000000000000000100010111001010000000000000000000000
000000000000011000000000010001011111000000000000000000
000000000000000001000010100000111010100000000000000000
000000100000001000000000000111100000000010000000000000
000001001010001001000000000000001110000000000000000000
000000001110001111000000001101001111000000010000000000
000100000000000001100000000001111011000000000000100000
000000000000010001000010011001001010100000000000000000
000000000000100000000010000011111100000000000000000001
000001000001011000000010000000001100000000000000000000
000010000000000111000000001101001111010000000000000001

.logic_tile 23 22
000000000000000101100010110001011011000000000000000100
000010100000000000000010100000001101100000000000000001
001000000000000111000000001000001000010110100000000000
100000000000001101100000000101011000000110100010000000
110001000000000111000110000001011100000000000000000000
110010000001001111000010110000101110100001010000000000
000000000000001000000000011000000000000000000000000000
000000000000000101000010100011001111000000100000000000
000010000001011000000000010101101010001000000000000000
000001100000000011000010001011111100010100000000000010
000000000101010001000000001101011100000000000000000000
000001000000100000000011110001011000010000000000000000
000010000001010001100111010000000000000000000100000000
000001000000100000000011011101000000000010000000000001
000000000000000001000000000111111000010100000000000000
000000001000000000000000000000001010001000000000000010

.logic_tile 24 22
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000101100000010000011000000100000100000000
100000000000000000000011100000010000000000000000000000
010000000000000111000111100000000000000000000000000000
110000001110000000100100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001000010000101
000000001000000000000000000001000000000000000000100110

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000001110000100000110000000
100000000000000000000000000000010000000000000000000000
010100000000000000000111000000000000000000000000000000
110100000110010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000001100000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000010101000000000010000110100110
100000000110000000000011100000000000000000000000000001
110000000000000001100000000001011100000000000011000001
010000000000010000000000000000010000001000000010000110
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000010000001111110000110000000000000
100000000000000000000000000000111110101001000001000000

.logic_tile 4 23
000000000000000000000000010000000000000000000100000100
000000000100000000000011011111000000000010000010000000
001000000000000000000000000001111101101011010110000000
100000000000001101000000000101001100101001010001000000
010001000000101101000000010000000000000010000010000000
100010100000001111100011101011000000000000000000000000
000000000000000111100000001001011010111100010011000000
000000000000000001100000001111101011111100000001000011
000011001011000011000000001000011100000010000100000001
000010000000100000000011001111011110000000000000000010
000000001000000111000111011000000000000010000000000001
000000000000000001100111000101000000000000000000000000
000000000000000111000011100000001100000010000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000111000011101010000000000011000000
000000000000000000000010110000100000000001000000100001

.logic_tile 5 23
000000000001100000000000000000000000000000001000000000
000000001111010000000011110000001111000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000000000011100000001111000000000000000000
010110100010001000000000000000001000001100110100000000
010101100000100011000010011011000000110011000001000000
000000000000000000000011100111011110001100110100000101
000000000000000000000000000000100000110011000001000000
000000000000000000000000010101000001000010100000000000
000000000000000000000010000000101001000000010000100000
000000000001000000000111100101100000000010000000000001
000000000000000000000000000000100000000000000000000000
000000000010000000000110010000011100000010000000000000
000000000110000000000011110000010000000000000000000010
010000000000000111100000000000000000000010000010000000
100010100000000000100000000101000000000000000000000000

.ramb_tile 6 23
000011100110000000000000000000000000000000
000011001100000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000001001000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000010
001000000001000000000111000000000000000010000000000010
100000000000000000010100000000001001000000000000000000
110000000110000000000000000101000000000000000100100000
110010000001000000000011000000100000000001000000000000
000000000001000011100111000011100000000010000000000000
000000000000100000000000000000100000000000000000000000
000000001001010000000000000000000000000010000000000100
000000000001100001000000000000001100000000000000000000
000000000000000000000000011000000000000010000000000100
000001000000000000000010111001000000000000000000000000
000000001000001000000111101000000000000010000000000100
000000001111000111000100000101000000000000000000000000
000000000000010000000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000001

.logic_tile 8 23
000000000000000000000000010101001000001100111100100000
000000000000000000000010000000000000110011000000010000
001000000000001000000000000111001000001100111100000000
100000000100000001000000000000000000110011000001000000
110000000000001000000110000000001000001100111100000000
110000100111000001000000000000001001110011000001000000
000000000001000000000000000101001000001100111100000001
000000000000000000000000000000100000110011000000000000
000011000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000101
000000000000000001100111000000001001001100111100000000
000000000000100000000100000000001101110011000001000000
010000000110000001100110000111101000001100110110000000
000000001010000000000000000000100000110011000000000100

.logic_tile 9 23
000000000100000111100011100000000000000000100100000000
000000000000000101100011110000001001000000000000000000
001000000001011011100111110001111101010111100000000000
100000000000001111100011010001001100111111100000000000
000000000000000000000011001101011001011111110000000000
000100101100000011000000000001011100001111100010000000
000000000000000000000111101000011001010000000000000000
000000000000001101000011100111011000000010100001000000
000000000000001000000011100001001110011101000010000000
000110100110001011000100000011101110111101010000000000
000000000000100101100000000011111011010000000000000000
000000000000000001100010010101111010010110000000000000
000000000000101001100000010101101100001101000000000000
000000000001010001000011000001110000000100000000000000
010010100000000000000000001101011100000001110001000000
100000000000000001000000000101111111000000010000000000

.logic_tile 10 23
000000000000101111000011100011100001000001110000000000
000000000001011011010111011001001110000000010011000000
001000000000001101100010100001001110011000000010000000
100000000010000111000000000111001001011011110000000000
000000000111001011100000011000000000000000000100000010
000010001101001011000010111011001100000000100000000000
000000000001010000000111101011011010000010000000000000
000000000000000000000100001001110000000111000000000000
000011100000101000000110111001011000101000010001000000
000011100000011101000111001111001111111110110000000001
000000000000010001000010000111001100011000110000000000
000000001100000000000011111011011010001110010010000000
000101000000000111000010010111001010010100000100000000
000000000111010011100111100000111010001001000001000000
010000000001010001000111101001101110011001100001000000
000000000000000000000100001011001010011010010000000000

.logic_tile 11 23
000000000000100000000000001000000000000000000100100100
000010100000011111000000001011000000000010000000000000
001000000000000000000011110001000000000000000100000100
100000001110000101000111100000000000000001000000000000
110000000010000000000110000000001110000100000100100000
110000000000010000000000000000010000000000000000100000
000000000000000000000000000111111001000110000000000000
000000000000000000000000000000111111000001010000000000
000000000000010101100110100000011000000010000000000000
000000000001010011000000001101011110010010100000000000
000010100000001000000000010111111100100010110010000000
000000000100000001000010110111001101000011110000000001
000010000111111001000111100000000000000000000100000110
000001000000111111100010000011000000000010000000000000
010010100000000111100110010001111110110110100000000000
000000000110000000000111010111001100010010100001000000

.logic_tile 12 23
000001000001010000000010100111000001000000001000000000
000000000000100000000010100000101000000000000000000000
001001000010001000000000000111101000001100111100000000
100000100111011011000000000000000000110011000000000000
110011000000000000000000000101001000001100111100000000
110010100000000000000011000000100000110011000000000000
000000001010000000000000000011001000001100111100000000
000000000010000101010000000000100000110011000000000000
000000100000000000000000010001001000001100111101000000
000000000000000000000011110000100000110011000000000000
000000001000010000000000000111001000001100111100000000
000000000110000000000000000000000000110011000010000000
000001000000000001100111010101101000001100111100000000
000000100001010000100011100000000000110011000000000000
000000000100000011100000000001001000001100111100000000
000010001010000000100000000000100000110011000010000000

.logic_tile 13 23
000000000100000011100011011101111100011101000010000000
000000000100000000000011001101011001111101010000000001
001000000000000111000000010000001111000110100001000000
100000000000000000000010100011011111000000100000000000
010000000000000000000110011101101011110110100000000010
100000000000100000000010101111111010010110000001000000
000100100000000111100011111000011101000110100000000000
000001000000000111000110000011001111000000100000000000
000001000110000001000111000011011110000110000000000000
000010000000000000000100000111110000000101000010000000
000000000000000011000011110111111001101110000000000000
000000001010001111000011110001111000001111000001000000
000001000000100101100111100001001110010010100000000000
000010000000000000100110010000111011100000000000000000
110000100100000111100010010000011100000100000110000001
110001001010000000000111010000010000000000000000000010

.logic_tile 14 23
000000000011010000000000000000000000000000100100100000
000000000000100111000000000000001100000000000000000010
001000000000000001100000010000011111010000000000000000
100000001000100000000011010111011010010000100000000000
010010101000000000000000000000000001000000100100000000
100101000000100000000000000000001010000000000001000000
000010100000000011100110101011000000000000000000100000
000000000000000111100000001111100000000010000000000000
000100001000101000000000000000000000000000100100000100
000000000000011111000010100000001000000000000000100000
000000000000000000000110100000011000000100000110000000
000000000010000000000100000000010000000000000010100010
000000000000010011100000001001111100010100000000000000
000010000000001101000010001101011110111011110000000000
000000000000000000000111110000000000000000000100000000
000000000000000000000110101111000000000010000000000000

.logic_tile 15 23
000010101000111000000000000001101010010110000100000000
000001100000110111000011000000101001100000000000000011
001000000000000000000111000000000000000000000100000000
100000000010000000000110111111000000000010000001000000
010000001010100101100000000111111010001010000100000001
100000000000010001000000000001100000001001000001100000
000000000001011000000000000000000000000000100110000001
000001000000100111000011100000001100000000000010000000
000010000000000111100000010000000000000000000101000000
000001000000000000000011011011000000000010000000000111
000000001000000000000010111000000000000000000110000000
000000000000000000000110001101000000000010000000000010
000000000000000000000010001011100000000000100010000000
000000001010000000000110001001101010000000110000100010
000100000000000000000000000011101110000000000000000000
000000000000000000000010010000110000001000000000000001

.logic_tile 16 23
000000000000010000000000000000000001000000100100000000
000000000000100101000010100000001110000000000000000000
001010000001000000000010000101000000000000000100000000
100100000000000000000111110000000000000001000000000000
000000000000000111000000010001111101111001010000000000
000000000100000011000011010111111010111010100010000100
000010100000010011000110011000011101000010000000000000
000001000000100000100011100011011011010110000000000000
000000001010101000000110000101011100011101010010000100
000010100000010001000000000011111000011110100000000001
000001001011001111100010011001101001100011110010000000
000010000000010111100011111111111110000011010000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000100001011001100111010111111100101111000001000000
100001001100000111000111010101101101000111000000000000

.logic_tile 17 23
000010100000000000000000010000011001000000100000000000
000011100100010101000010000011011010000110100001000000
001000000001010011100110100001001000000100000101000000
100000000000101111100000000000010000000000000000000000
110000100110000000000010101111111111101001110000000000
110000001100000111000011011101011101111101110000000000
000000000000011111000010001000000000000000000100000000
000000000001110001000000000101001010000010000001000000
000000000101000000000110110111111001111101110000000000
000010100000000111000011110111101100110100110000000000
000000100000001011100111000111101100010000100000000000
000000000000000011100110000000111101000001010000000010
000010001010010011100011100111011101110110100000000000
000000001110000000100010011101111000101001000010000001
000000000000001000000010011000011010000010100000000000
000000000000000011000011000011011011010000100000000001

.logic_tile 18 23
000000000001010000000011100101100000000000000110000100
000000000110100001010000000000000000000001000000100000
001000000000001111000000000000011001010100100000000000
100000000000000111000000000101001000000100000000000000
110010100000100000000000000000000001000000100100000000
010001001100011011000000000000001100000000000000000001
000000000000100011100010100011000001000000100000000000
000000000000010101000000001001001110000001110000000000
000001000010010101000000010011011100000110100000000000
000010000001110001000011000000011000001000000000000000
000000000000001000000111000000011010000100000110000000
000000001000000111000000000000000000000000000001000000
000000000000000001000000000000000000000000100100100011
000000101101000000100000000000001110000000000000000000
000000000000001000000000000000011010000100000100000000
000000000000000001000000000000010000000000000011000000

.ramb_tile 19 23
000000001010000001000010010101101000100000
000000010100000000100111110000010000000000
001000000000001000000000010111101110000001
100000000000001111000011010000110000000000
010000000000000000000011000001001000001000
010000000001000000000100000000010000000000
000000000000001000000000001111001110000001
000010000000001011000000001011010000000000
000010000001010011100010101011001000100000
000000100001010000100100001011010000000000
000000000000000000000010100101001110000000
000000000000000000000110111011110000000000
000000001011010111100011101111101000000000
000000000000101101100000000111010000000000
010000100000000101000111000001101110000000
010000000000001101100000000111110000100000

.logic_tile 20 23
000000000000111000000010001101111110000110000000000000
000000000000100001000111101011110000001010000000000000
001000000000000111100111000111111001000000100000000000
100000000000000000100111000000111001001001010000000000
110000000110000000000011100111011100000010000000000000
110000000000000000000000000111110000001011000001000000
000011000000000101100000010001001011000000100000000000
000000000000000011000010100000011100001001010000000000
000000000001010000000000000001111110010100000000000010
000000001100000000000000000000101001001001000000000000
000000000000000011100111010000000001000000100110000100
000000000000100000000011000000001010000000000000000000
000000100100000001000011110001100000000000000100000000
000001000000000000100011110000000000000001000001000000
010000000100100000000110100111011010010010100000000100
000010000000010011000010010000001001000001000000000000

.logic_tile 21 23
000010100000000000000000001011100000000010100000000000
000101000000000000000011011011001100000001100000000000
001000000000001000000000000000000000000000100100000000
100000000000001011000000000000001101000000000000000010
110010000001000111100000000000000000000000000100000000
010001001110100000100000001001000000000010000000000010
000000000000000001100111101111101010000001000000000000
000000000000000000000010111101000000000111000000100000
000010100001011000000111110111101111010100000000000000
000001000000101011000111100000101000001001000000000000
000010000000000011000000011101101100000110000000000000
000101000000000000000011100111100000001010000000000000
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001110000000000010000000
000000000000000001000011111101111110000001000000000000
000000000110000011000011001111010000001011000000000000

.logic_tile 22 23
000000100000000000000000000000000001000000100100000000
000100000000000000000000000000001000000000000001000000
001000000000000000000010110000011100000100000100000000
100000000010001111000111010000000000000000000000000000
110000000010000000000010001000000001000010000000000000
110000000000000000000000000111001011000000000000000000
000000000000001001000011010101011110010000000000000000
000000000000000001000011000111111101110000000000000010
000000001010000001000110100000011100010000000000000000
000000000110001001000000000000011011000000000000000000
000000000000000000000111001000011001000000000000000010
000000000000000001000100001111011001000110100000000100
000000000001000111000111101101111010000010100000000000
000000000000101001100000000101011110000010000000000000
000000000000000111000110011001101100010111100000000000
000000000010001001000010000111101100001011100000000000

.logic_tile 23 23
000000000000000000000011100101000000000000000000000000
000000001100000101000100000000001000000000010000000000
001000000000000101000000010011111101010111100000100000
100000000000000000100010001111011100001011100000000000
000001000000000101000010100011011000010111100000000000
000000000000001101000000000001101110001011100000000000
000000000000000001100010000101101110000001000000000000
000000000000000000000100001001001110001001000000000000
000010000000001001000111001011111101010111100000000000
000001000000001101000100001011101011000111010000000000
000000100000001001100110111101001101001111110000000000
000000000000000101100010011111001100001001010000000000
000000000001011011100000001000001100000000000100000000
000000000000100001100011101111000000000100000000000000
110000000000000111000010011001101010101000010010000000
110000000000000111000110000111111010010100000001100000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000011100000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000010000000111001011111111101110000000000000
000000000000000001000000000001011010011110100000000110
000000000000000000000000010000000001000000100100000000
000000000000000000000011000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001100000000000000000000001101000000000000100000
010000000000000011100010000000011010000100000100000000
100000000000000000000100000000010000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000010110000000000000000000000000000
010000000000000000000000001111101011001011000000000000
100000000000001101000010111101001000001001000000000000
000000000000000000000010100111001101111011100000000000
000000000000000000000100001011001101110111110000000000
000000000000000000000010100101000000000000000000000000
000000000000000101000000001111100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000101000000000000010000000000000000000000

.logic_tile 3 24
000010000001000000000010101101011110000000000000000000
000000000000000000000100001101001111000000010000000000
001000000000000000000010100101101100100100010010000001
100000000000001101000100000101111001101000010000000000
010000000100000000000111110111001000000001000000000000
110000000000011101000010100011111101000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001000011000000010000000000000
000000000000000101000010110001011111000000000000000000
000000000000000000000000000011011010110100000000000000
000000000000000111000000001111001011111100000000000000
000000000000000000000010111000000000000000000100000000
000001000000100000000110100011000000000010000000000000
000000000000000000000000001011001110010000000000000000
000000000000001101000000001001111010000000000010000000

.logic_tile 4 24
000000000000001111000111100111000000000000000100000000
000000000000001111100100000000000000000001000000100000
001000000000000011000000000011001111000000100010000000
100000000000000000100000000000011101000000000000000010
110000000000001000000000000001000000000000000100000000
000000000000000101000000000000100000000001000010000000
000000000000000000000111000000000001000000100100000001
000000000100000000000000000000001000000000000000000010
000000000000000000000000000000001011010000000000000000
000001000000001101000000000001001100000000000000000000
000000000001001000000010100000000000000000100110000000
000000000000100101000100000000001000000000000000000000
000000000000001000000010100111100000000010000000000000
000000000000000111000100000000000000000000000010000000
000000000000001000000000000000011010000100000100000000
000000000000001101000000000000010000000000000010100000

.logic_tile 5 24
000100000000000000000000000000000001000000100100100001
000100001000010000000000000000001010000000000001000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000001
110001000000000001000000000000000000000000100100000000
000000100000000000000000000000001110000000000010100000
000000000000010011000000000000000000000000100100000100
000000000000000000100000000000001110000000000010000010
000010100000001001000010000000001110000100000100000100
000000000000000011000000000000010000000000000000100001
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001100000000000010000000
000000000000000101100000000000000000000000100101000001
000000000000000001100010000000001010000000000000000000
000000000000000000000000000011000000000000000100000101
000000000000000000000000000000000000000001000010000000

.ramt_tile 6 24
000001000000110000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000011100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001100000000000000000000000000000
000100000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000010001010000000000000000101000000000000001000000000
000010100001000000000000000000001010000000000000001000
000000000000000011100000000101101001001100111010000000
000000000000001001100000000000001011110011000000000000
000000000110000011100010100011101000001100111000000000
000000000000000101100000000000001100110011000000000001
000000000000000111100000000111001001001100111010000000
000000000110001111000010010000001010110011000000000000
000000000000000011100000000111001001001100111000000000
000000000001000111000000000000001000110011000000000001
000000000000010111000000000111101001001100111000000000
000110000000000000100000000000001110110011000001000000
000001000110000001000011100011001000001100111000000000
000010100001010001000000000000001111110011000000000000
000001000000000001000000000101001001001100111000000000
000010000001010001000000000000101000110011000000000000

.logic_tile 8 24
000000000100000111000111010000000000000000000000000000
000010100000000000100111000000000000000000000000000000
001000000100000000000000010011000000000001010000000001
100000000000000000000011010111001000000001100000000000
110000000000000000000000001011100001000011000000000000
100001001000010000000000001011001110000001000001000000
000010100000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000100
000001000000000000000000001000011100000100000100000000
000000000000001101000000001111011110010100100000000010
000001000000000001000110000000000001000010000000000100
000010001000000000000011110000001110000000000000000000
000010100000000011100000001000001000000100000100000000
000001000000000101100000001001011110010100100000000000
000000000000001111000011111001001110001001000100000000
000000000000000001100010001111100000001010000000000001

.logic_tile 9 24
000010101001010001100000000011011111001001000000000000
000001000010001001000011000011101111001010000010000000
001000000000001011100000000101101100101111110000000000
100000000000000001000000000101111110101001110000000000
110110000000000001000000010101111111001001000000000000
110111001110000111000011111001101111000101000010000000
000000000000100111100110000111011011101101010110000000
000000000001000000000011100111011101001100000000000000
000011100111010111100110100000001010000100000000000000
000000000000000001000110000101010000000000000000000000
000000000000001000000011000111111001010000000001000000
000000000100000011000000000011101000010010100000000000
000000001011000101000010001001011101010110110100000000
000000000000101101100000001101011010010110100001000000
000000000000001000000010111001011100000010000011000110
000000000000000001000010101111000000000011000010100000

.logic_tile 10 24
000000000101001011100010001001111001011001110000000000
000000000001000011000100001001011000101001110011000000
001000100000001001100110011111011011000101000001000000
100000000000000011000011010011001011111010110000000000
000000001110000001000000001001011010000001100010000000
000000101101010000010000000111111010111110010000000000
000000100000101011100111101000011101010000100000100000
000000000011000111100111110111001010000010100000000000
000000000010000000000000000000000000000000100100000000
000000000000000111000011100000001100000000000000000100
000010000000001111000011100000001100000100000100000000
000001000000000011000100000000010000000000000000000000
000010100010101011100010000111000001000000000010000000
000001000000001111100000000000001011000000010000100000
010000000000001111000000001001001110010110110000000000
100000000000000111000000001011011000101111110000000000

.logic_tile 11 24
000000100110100111100000010011001110100110100000000000
000001000000010000100011111111011100010110100011000000
001000000000000001000111000000011000010010100000000000
100000000000001001100100000001001101010000000000000000
110000000000100001000111110101111000000101000000000000
010000000000010000100111011001111011110101110000000000
000000000000000111000000000111100001001100110100000000
000010100101010000000010000000001011110011000000000000
000010000000010001100110000101111110011101000000000000
000001000001110111000111111101101010010001110000000000
000000000000001001000000001101111101111001010000000000
000001000000001011000000001111001100111111100000000000
000000000100000001000110011101101010000101000000000000
000000000000000000000011101111111011110101110000000000
000000000000000001100111011111001011011001100000000000
000000000000000111100011100001011011100101100000000000

.logic_tile 12 24
000001000100000000000000000000001001001100111100000000
000000000000001001000000000000001100110011000000010001
001000000000000000000000010001001000001100111100000000
100000000000000000000010100000000000110011000010000000
110000000000110000000000010101001000001100111100100000
110000000000100000000010100000100000110011000000000000
000010000000001000000110100000001001001100111100000000
000000001010000101000011000000001011110011000000000000
000000001011010000000010000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000110001000000000000001101000001100111100000000
000000000000101111000000000000100000110011000000000000
000011100000000000000010000011001000001100111100000000
000011000111010000000100000000100000110011000000100000
000000100000000000000000000101101000001100111100000000
000001000110000000000000000000100000110011000010000000

.logic_tile 13 24
000110100001010000000110110111001011000000000100000000
000001000000000000000011101101011111010100100010000000
001000000000100111000011101111011100000111000000000000
100000000001000000000000000001100000000001000000000000
010001000000000011100011100001100001000010000000000000
100010000000010111000010111111101101000011100010000000
000000000000001000000010000111001011000010100000000000
000000000000001111000100000000101111001001000010000000
000000000000000101100000000101101010010010100000000000
000000000000000000100000000000001111000001000010000000
000000000001001001000000001101101110001110000000000000
000000001000100111000011000011100000001000000000000000
000010101000001001100111010111001100000010000000000000
000001000101010111000011001111100000000111000000000000
000000100001011001100111110001011111100011110010000000
000000000000001011000111111001101110000011100010000000

.logic_tile 14 24
000000001010001011000000001001011100001010000000000000
000000100000000001000010101001010000000110000000000000
001000000000000101000111111001001101110110100000000000
100000000100000101000110100011001001010110000011000000
010010000000000000000011101011111000101111000010000000
110001000000000101000000001011011110000111000010000000
000000000000001001100010000001001101010101000000000000
000000000000001001000110101011111010111110000000000000
000000001100001000000010101001111111010000100000000000
000000000000000111000010101111001110101000000000100000
000000000000000111000111010011011000000001010000000000
000010000000000000100011101011101010101111010000000000
000000001010000001000010101001111011111000100100000000
000000001010001101000000001101011111111101010001000000
000000100000000011100110000101101111101010000010000010
000001101110000111100110100111011111101011010000000000

.logic_tile 15 24
000000000010010101000110000001011010010000110000000000
000100000000000000000010111101001001100110110000000000
001000000000001000000110100101011100101111010000000100
100001000000000001000000000101101011000010100000000000
110000000000101000000010101001011111000010000000000000
110000000000010001000110100101111000000000000000000000
000000000000000001100110000101111100000010100000000000
000000000000001101000000000000111101100000010000000000
000000000000000001100110110011111001000010000000000000
000010101110000000000010100000111011100001010000000000
000010101010001101000110101101101100001110000000000000
000000000000000011100010110011110000001000000000000000
000000000101010000000011111011101101100000000000000000
000000000000100000000010001011001111000000000000000000
010010000001000001000010110111100000000000000100000000
100001000000000000100110100000001111000001000010000010

.logic_tile 16 24
000000000110000000000000000000000000000000001000000000
000000000111000000000000000000001100000000000000001000
001000000000001101100110100011100001000000001000000000
100000000000000001000000000000001010000000000000000000
110001000001010101100110100001101001001100111100000000
010000101110100000000000000000001100110011000000000000
000010001000001000000000000101001001001100111100000000
000000000000000101000000000000101110110011000000000000
000011000000001000000000011000001001001100110100000000
000011101111010101000011010011001101110011000000000000
000000000001001000000000010011101100001100110100000000
000100001100001011000010000000000000110011000000000000
000000000110000000000000001001100000000011010000000000
000000000000000000000000000001101010000010000000000000
000010000000001000000000001011000000000011000100000000
000001000000001011000000000101000000000000000000000000

.logic_tile 17 24
000000001010111000000000001001100000000011010000000000
000000001010010111000010011011001101000001000000000000
001100000000000101100010010001100000000010010000000000
100000000000001111000111010101001110000001010000000000
010000001000101111000111110000001110000010000000000000
010000100110001111100010000001001011010110000000000000
000000100000000111000010000101111000101110000000000000
000000000000000000100111101011111011001111000010000000
000010100001000000000011110111000001000001100000000010
000001000001100000000011101111101010000010100000000000
000000000000000001000000010101001111100011110010000000
000000000000000001100011101011001001000011010000000000
000001000001001001100011001000000000000000000100000000
000010000110000011000010010011000000000010000001000000
000000000000000000000000001000000001000000000000000000
000001000000000000000000001101001100000000100000000000

.logic_tile 18 24
000010100100001111100000010000011110000000100000000000
000000100000010111000010000111011111010100100000000000
001000000000001011000000000001011011111001010010000001
100000000000000011100000000101111000110101010000000010
000000000110000011100000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000001000000000111110000001011010000000000000000
000000000000000000000011100001001111010110000000000001
000010101000011000000011100101011011111001010010000000
000111100000000111000000000001011011110110010000000001
000000000000000000000000011001100001000001110000000000
000000000000000000000010111111001110000000010000000000
000010101011011011000111100111011110000000100000000000
000011001011011011100111000000111100101000010000000000
010000000000000000000000011000011100010000100000000000
100000000000000111000011001111011101010100000000000000

.ramt_tile 19 24
000000000000010000000000000001101110001000
000000000101000000000000000000110000000000
001000000000000001000111000101101110000000
100000000000000000100011100000000000000000
110000000000010000000111110001101110000000
010000000000100000000011110000010000100000
000000000000001111100000011011001110000001
000000000110001011000011011101000000000000
000000100000000000000111011111101110000100
000001001110001001000011011001010000000000
000000000000000000010000010111101110100000
000000000000001001000011101011000000000000
000000000001000001000000010101001110100000
000000000000110000100011001101110000000000
110000000000000001000000001011101110000100
010010000001010111100000000101100000000000

.logic_tile 20 24
000010100000010000000000001000000000000000000100000000
000001000000000000000000001111000000000010000001000000
001000000000001000000111001001101101111001110000000000
100000000000000001000100001011001011100010110010000010
000000000100000101000000010011001010000010000000000000
000000000000000111100010000111001010101001000000000000
000000000101100000000111111000001100010000000000000100
000000000000000000000010001001011111010010100000000000
000010100001011001100010100011100001000000000000000000
000001001110100011000011110000001110000000010000000000
000000000001010011000111100101101110000110000000000000
000000000000100000000000000000101011000001000000100000
000000001000000111000000011000000000000000000100000000
000000000000000000100011101101000000000010000000000000
010000000000000001000010000101101100000101000000000000
100000000000000000100000001011110000000110000000100000

.logic_tile 21 24
000010100000000000000110010000000000000000001000000000
000001001111010000000011110000001110000000000000001000
001000000000000001000000000101000000000000001000000000
100000000000000000100010110000100000000000000000000000
010000000000010111100111100111001000001100111110000000
010100000001110000100011110000100000110011000000000000
000000000000000111000011100000001000001100110110000000
000100000000000000100100000000001001110011000000000000
000000001000000000000111000011011001000010100000000100
000000000000000001000011000000101010100000010000000000
000000000000000001100000001011011110000110000000000000
000000000000000000000000000111100000000101000000000000
000000000000000011100000010011100001000001000000000000
000000000110000000000010000101001011000011010000000000
010000000000000011100000000011011000010100000000000010
000000000000010001100000000000011011001001000000000000

.logic_tile 22 24
000010100000000011100011110000001110000010000100000000
000001001010000000000110000000000000000000000000100000
001000000000000111000000010000011100010000000100000100
100000000000000000100011011001011111010010100000000000
110001000001010101000011110000011111010100000000000000
110000001100110000000011000111011100000110000000000000
000000000000000000000000001001000000000001100000100000
000000000000000000000000001011101000000001010000000000
000000000001010111100000000101001110000000100100000000
000000000000000011100010010000101010101000010000000010
000000000000001000000011101000001011010100000000000000
000100000000001011000010000001011101000110000000000010
000000000000000001000010011011000000000011100000000000
000000000000000001000111101001001100000010000000000000
000000000000000000000000011011000000000001010100000000
000000000000001001000010000111101110000010010000000000

.logic_tile 23 24
000000100001110001000110000000011100000100000100000000
000001000001010000100111110000000000000000000000000000
001000000000000011100000000000011010010000000000000000
100000000000000000000000000000001000000000000000000000
010000000000000101000000000001101000000100000000000000
010000000000000000100010110000010000001001000001000000
000001000000001111000000000101001100101000100000000000
000000000000001101000000001011001011101000010000000000
000000000000000001000011100011011010000010100000000000
000000000000000001000010010000001101100001010000100000
000000000000000001000010000000000001000000100100000000
000000000000000000100000000000001101000000000000100000
000000000000000000000000010111000000000000000100000010
000000000000000000000010110000100000000001000000000000
010000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000010101000001000010000100000000000
000000000000000000000010010011011100010100100000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100111010000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000101100000000010000100000010
000000000000000000000000000000100000000000000001000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000010000000000000000000000000001100000000000000000000
000000000000000000000011101011001111010000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000000000000110000000000000000000000100000101
000000000000000000000000001001000000000010000010000011
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000010100010
000000000001011101000110111000000000000000000100000100
000000000000000101000010001001000000000010000000000111
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110100111011111100000010000000000
000000000000000101000000001101001111100000000000000000
000000000000001000000110100111001101000000000000000000
000000000000000001000010101011001111000000010000000000

.logic_tile 3 25
000000000100000000000010100000001010000100000100000101
000000000000000000000110100000010000000000000010000001
001000000000000001100000000101000000000000000110000001
100000000000000101000000000000100000000001000000000000
110000001100000011100111011001101000101001000000000101
000000000000000000000011000101011001000110000000100000
000000000000001101000000000011100000000000000100000000
000000000000000101000000000000000000000001000010100011
000000000000000001100000000000000000000000100110000010
000000000000000000000000000000001111000000000010100110
000000000000000000000000010001111101110111110000000000
000000000000000001000010100111011010010110100000000000
000000000000001000000111000111001100000000000000000000
000000000000000001000000000000000000001000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010100110

.logic_tile 4 25
000000000000001000000010111101111000000000010000000000
000000000000000011000010000011101001000000000000000000
000000000000001001100110100001000000000010000000000000
000000000000001001100000000000000000000000000010000000
000000001100100101000110001001011100000010000000000000
000000000001000000100100001101101011000000000000000000
000000000000001000000010110011000000000010000000000000
000000000000001001000010100000100000000000000010000000
000000000000001000000000010000011001000010000000000000
000000000000001001000010110000011000000000000000000000
000000000000001101100000001101011011000010000000000001
000000000000000001000000000001111010000000000000000000
000000000100000000000000000000011000000000000000000000
000000000000000000000000000101001001000000100000000000
000000000000000001100000000111101101000000000000000000
000000000000000000000000001001001100001000000000000000

.logic_tile 5 25
000100000000000101000010101000011110010000000000000000
000100100000000101000110100001001010010010100000000000
001000000000010101100000000000000000000000100100000000
100000000000001111100010100000001110000000000001000000
110000000000010101000011111001001010001101000000000000
000000000000000000100111110111110000001000000000000000
000000100000000000000010110011100000000000000110000001
000001000000000000000010000000000000000001000010100000
000000001110000001000000000000011011000100000000000000
000000000000001101000000000001011011000000000010000000
000000000000000000000000000000000000000000000100000001
000000000000000001000000000011000000000010000010000010
000001000000000000000000001001000000000010000000000000
000010100000100111000000001001001001000000000000000000
000010100000001111000000000011001011000000000000000000
000001000000001011000000000000011000001000000000000001

.ramb_tile 6 25
000001000000100000000000000000000000000000
000000100001010000010000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001001110000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000001000001000000000000011001000001100111000000000
000001000000000111000000000000101000110011000000010000
000000000000000011100000000111101001001100111000000000
000000000000000000110000000000001111110011000000000100
000001001010001111000000000101101000001100111000000000
000010000000001111000000000000001010110011000000000000
000000000001001000000011110111001001001100111000000000
000000000100001111000011100000001011110011000000000000
000000000110000111100111010001101001001100111000000000
000010101110000000100111000000001111110011000000000000
000010100000000000000000000011001000001100111000000000
000001000000000000000000000000101010110011000001000000
000001000000100111100111100011001001001100111010000000
000010000011010000000110000000001011110011000000000000
000000000000000011000111100111001000001100111000000000
000000000000000000000010000000101111110011000000000010

.logic_tile 8 25
000000000100000000000110110001101101000000000000100111
000000000000000000000010100000011010100000000010100110
001000000000000001100000000000011110000100000101000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000001011111110001001000000000000
010010000110000000000000000011100000000101000000000000
000000000000000011100010010000000000000000100100000000
000000000000000000100011010000001111000000000001000000
000100001010100000000110000111100001000000010000000000
000010100000010000000011111001001111000010110000000001
000000000000001000000110010101100000000000000100000000
000000000000000101000110010000100000000001000000000000
000010101100000000000110110001011110010000000000000000
000000000000000000000011110000101111100001010000000000
000000000000001011100010001000011101010100000000000000
000000000000001011000000000111011011010000100000000000

.logic_tile 9 25
000010100110000000000011001101000001000001010110000000
000001100000000000000000001001101110000010010001000001
001000000000000001100111110111111001000000100000000000
100000000010000101000110001001101101010100100010000000
000001000100000000000000010011011010001000000000000000
000010100000010000000010101111100000001101000000000000
000000000000000001000110110000011110000000100100000000
000000000000001101000011010011001111010100100011000011
000000000000000111000110001000011001000100000110000010
000000000000000000000000001101001110010100100010000000
000000000000001000000110100111011100010100000000000000
000000000000000001000100000000101110100000010000000000
000000001100001000000010010111011010001000000000000000
000000000000000001000010001111010000001101000000000000
110010000000000011100110100001111011000110000000000000
100000000001000000100000000000001001000001010000000000

.logic_tile 10 25
000000000111011000000111100101000000000000000100000000
000010100000000111000011100000000000000001000000000010
001000001100000111000010000101111001000000000010000001
100001000000000101000110010000101000000001000010000000
110000001110000000000111100001001111010001110010000000
110010100000000001000000000011111001101110000000000000
000000000000001000000110000011001011011000000000000000
000000001000000011000010001011011101011011110010000000
000000001011001000000010011101111110001001000000000000
000000000000101011000011111111001001000010100000000000
000000000000011000000011100000000001000000100100000000
000000000000101001000000000000001111000000000000000100
000011001110000000000111001001111011001000000001000000
000010000000000000000110110011111011001101000000000000
000000000000011000000110010001001100000010000000000000
000000000100001111000111010000010000000000000000100000

.logic_tile 11 25
000011100000001001000111011000011000000100000100000000
000001000000001111000011010001000000000000000000000001
001000000001011101000111101001101100011000000000000000
100000000000100101000111100111101101100111110000000000
110000000100000000000000000111111111010001110000000000
010000100000000000000011100011011010011101000000000000
000000000000100011100010011111011111000110000100000000
000001000001010000000111111001101101101110000010000000
000000001010000000000011110001011110010101010000000000
000000000000001001000111100111101100100101100000000000
000000000000001111100110001011111011000101000000000000
000000000000000011000000000111011011111010110000000000
000000000010000111100011100101000000000010100000000000
000010100000000000100000000001101001000001100001000000
000000100000000111100000010000000001000000100000000000
000000000000001001100011100001001100000000000000000000

.logic_tile 12 25
000011000010000101100000010000001000001100111110000000
000011000001010000000010100000001001110011000000010000
001000000000000101100000000000001001001100111100000000
100000000000000000000000000000001010110011000000000010
010111000000010000000111000111101000001100111100000000
110110000000100000000000000000000000110011000000000001
000000000000011000000000000011001000001100111110000000
000000000000100101000000000000000000110011000000000000
000010101110000000000000000001101000001100111100000000
000001001110000101000000000000000000110011000000000001
000000000000001000000000000011101000001100111101000000
000000000000001111000011110000000000110011000000000000
000011100111000000000000000000001001001100111100000000
000010000000100000000000000000001101110011000010000000
000000000000001000000000000000001000001100111101000000
000000001110000101000000000000001000110011000000000000

.logic_tile 13 25
000010100001010000000010100000000001000000100100000000
000001000010110000010110000000001100000000000001000110
001000000000001000000000001000001010000110000000000000
100000000000001111000000001101001101000010100000000000
010001000000000111000010011111011111000100000000000000
100000100000000111000111011101101000000000000000000000
000000000000000111100111110101011010010110000000000000
000000000000000000000111010000101001100000000000000000
000010101000000011100110100101001010010000010000000000
000001001110000001000100001001011100101111100000000000
000000000000001001100000000000001110000100000110000000
000000001000000111100000000000000000000000000000000100
000011101011011001000110010011011101110110100001000000
000000001110100011000011111111001111101001000000000001
000100000000101101100010001000011110000010100001000000
000000000000011111100000001101001110000110000000000000

.logic_tile 14 25
000001000010001101000010110000001101000010000000000000
000010100000000001100010000101011010010110000000000000
001000000000000101100011100101001110010100110000000000
100000000000101101000000001101111111011000110000000000
110010000000100101100010100001101111010101000000000000
010001000000010000000110111111011000111110000000000000
000000000001110001000111111001011011100110100000000001
000000000000000000000010111101011001010110100000000000
000000000000000001000010110000001100000100000101000000
000000000001010000000111110000000000000000000000000000
000000000000100101100111100111101110110010100000000000
000000000001000000000100000001111001110001100000100000
000000000000001001100110110111011100100111010000000010
000000000000000101000010101001011111010010100000100000
000000100000100000000010101111001111101010000000000011
000000000000000000000110111111011100101011010000100001

.logic_tile 15 25
000000000100010000000111001101000000000010110100000100
000000100011110001000010001101101000000000100001000000
001000000000000111100111000011101110110110100000000000
100000000000000000100111111001111111100001010000000000
010000000110000000000000000001101011000100000100000101
100010000001011111000010110000001001101001010000000010
000000000000001000000010011000000000000000000110000100
000000000010101011000111101011000000000010000000000010
000001000000010000000000000000000000000000100100000000
000010000000000001000000000000001100000000000010000000
000000000000001000000111100011111011010010100100000010
000000000000000011000010000000011001100000000000000010
000001000001100011100111011101100000000011010100100010
000000001110100000100111111101101110000001000000000010
000000000000000000000010001001011110001110000000000000
000000000000000000000000000101110000001111000000000100

.logic_tile 16 25
000001000000000101100011000001000000000000000100000000
000000001100000000000000000000000000000001000000000000
001000000000000000000110000111001101111101010010000000
100100000000001001000011110101001100110100010001000000
000010000000000001100011000000001100000000000000000000
000001000000001011000100001101000000000100000000000000
000100000101010000000000000011111100001001000000000100
000000000001100000000000000001010000000101000000000000
000001000000001111000000001000011100010100000000000000
000000000000000001100000001001011010010000100000000000
000000000000001111000110101111101111111001010010000000
000000000000000001100011101001101100111010100010000000
000000000000000001000000001001001110000101000000000000
000000000110001001100000000001000000000110000000000100
010000000000000000000111100000000000000000100100000000
100000000000000000000100000000001001000000000000000000

.logic_tile 17 25
000000000000000011000000000000000000000000100100100000
000100000100001101100011100000001110000000000000000000
001000000000001111100011101101101111111001110010000000
100000000000000001100011001011111100100010110001000001
010011000100000111100011011001011111101111000000000000
010001000000011001100011101011011111001011000000000000
000000000000000011100010110001111101110110100000000000
000000000000000000100011011101001111010110000010000000
000000000011100000000000001000011001000010000000000000
000000001101110000000000001001001010010010100000000000
000000000000000011000111010000001010000000000000000000
000000000000001111000111000101010000000100000000000000
000000001010000101100010100111011110010000100000000000
000000000000010000000110010000101000000001010000100000
000000000000000000000010011000001011000100000000000000
000001000000000111000011011001001011010100100000000000

.logic_tile 18 25
000000000000001000000000011011000000000000100000100000
000000000000000111000010101011001000000010110000000000
001000000000000011100000010111000000000000000100000000
100000000000000000100011100000000000000001000000000000
010001000100010000000011100000001111010000000010000000
110010000000101101000110110000001010000000000000000000
000001100001010111100000000011000001000010100000000000
000010000000101111100000001101001010000010010000000000
000000000000000011100000001000001110000110100000000001
000000001010000101000000001111011001000000000000000000
000010000000000000000000011000000000000000000100000000
000001000010000111000011010001000000000010000010000000
000010100000011001000110000101000001000010100000000000
000010000000100011100011101001001100000010000000000001
000000000001010000000110001001101110001011000000000000
000000000000101101000000000111111111000010000000000000

.ramb_tile 19 25
000000100000010000000000010011111010000000
000001011101001001000011110000000000010000
001000000000000001000000000001011000000000
100100001100001001100000000000100000000100
110011100000000000000000000111111010000001
010001000011000000000000000000000000000000
000000000000000111000000001011011000000000
000000000000001001100000001011000000010000
000000000000000000000111101011011010000000
000000001101000111000010011011100000000000
000010000000000111100110010001011000000000
000000001000001001000110011111000000010000
000010100000011000000000011001111010000000
000001000000101001000011000111000000000000
010000000000000001100000000011111000000001
110000001000101111100000000111000000000000

.logic_tile 20 25
000000000001010111100000010111111000000100000000000000
000000000000000000100010000111100000001110000001000000
001000000000000001100000010011100001000010000000000000
100000000000000000000010001101001100000011010000000000
110000000001010000000000001011111111000110000000000000
110000001010000000000010001011111001000010100000000000
000000000010001000000011111001000000000010100010000000
000000000000010101000011101011101101000000100000000000
000010100001100011100011110000000000000000100100000000
000000000110100000100011100000001101000000000000000000
000000000000100101000111011000011010000110000000000000
000000001001011111100111101101011100000010100000000000
000100000110001111000010001111111010001101000000000000
000100001100001111000000001101000000000100000000000000
000000000000000001000000010111100000000000100010000110
000000000001001111000011110111001000000000000000000000

.logic_tile 21 25
000001000000000101000111001111001011000110000000100000
000000000001010000100111101101101111001010000000000000
001000000000001000000110001001011000000111000000000000
100000000000100101000011101001100000000001000000000000
000000000000000001100000001000011101010000000000000000
000000000000001111000000000101011001010110000000000000
000000000000000111100111100011101111000000100000000000
000000000000000000100111110000001110001001010000000000
000010001001000000000011100011011101000010100000000000
000000100000100000000100000000101110001001000000000000
000000000000001111000010001111101110000100000000000000
000000000000000001000100001101110000001101000010000000
000010100000000001100110110001011111000100000000000000
000000100000000000100010000000001011001001010000000000
000000000000000101100010001101000000000010010100000000
000000000000000111100110001111001001000010100000000010

.logic_tile 22 25
000000000000000000000010100000011000000100000100000000
000010100000000000000111100000010000000000000000000010
001000000000001101100010111101100000000001000000000000
100010000000001111100110001111100000000000000000000001
110010100000000000000111111101011101111100110000000000
110001000000001111000111110001111100011100100001100001
000000000000000111100010000001111010000101000000000000
000000000000001101000000001111100000001001000000000000
000010000000000000000000000111111000000000000000000000
000000000000001001000000000000100000001000000000000000
000000001100011000000110100000000000000000000100000000
000000000000001011000000001001000000000010000000000001
000010000000000000000010010101000000000010000000000000
000000000110000000000010000011001001000011010000000000
000000000000000011100000011101011110000110000000000000
000000000000000000100011000101100000000001000010000000

.logic_tile 23 25
000000000000000001100010111000000000000010000000000000
000000000000000001000010001011001011000000000000000000
001000000000001000000000010101011010111011110100000000
100000000010100001000010000101001100010010100000100000
000000000000000101000110000000001000010100000100000000
000000000100000001000010000101011000010000100000100000
000000000110000001100000000101001110101110000100000000
000000000000000000000000000011011110101000001000000010
000000000000000001000000001000000001000010000000000000
000000000000000000000000001011001001000000000000000000
000000100000000000000000010011101000000110000000000000
000001000000000000000011000000111000000001010000000000
000000000000001000000110101101001100100010010100000100
000000000000100001000111110001101010100001011000000000
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000

.logic_tile 24 25
000000000000000000000000001000000000000000100000000000
000000000000000000000010011111001101000010100000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010100000
010000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000011111010001111010000000000
000000000000000000000000001111111010000110010000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001001100010100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000000101000010100101101010000001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101011001101111010000000000
000000010000000000000000000101001001001111010000000000

.logic_tile 3 26
000000000000101000000000001111101101010000000000000000
000000000001010101000000001101011000000000000000000000
000000000000000000000110010101011011000010000000000000
000000000000000101000110010101011110000000000000000000
000001001110000101000000010001101101000000000000000000
000000100100000101000010000001101110000010000000000000
000000000000000000000010110011011001000000010000000000
000000000000000000000010001101011111010000100000000000
000000010000001001100110001101101111111101010000000000
000000010000000001000100001101111000111100100000000000
000000010000000000000000000101011001000000000000000000
000000010000000000000000000101001110000001000000000000
000000010000000000000000010011011111000000100010000001
000000010000000000000010010000101011000000000000000000
000000010000001001100000010101000000000011000000000000
000000010000001001000010101111000000000010000010000001

.logic_tile 4 26
000000000000000000000000010101111011000000000100000001
000000000000000101000011010000011100100000000011100001
001000000000001111000110110101001111111000100000000000
100000000000001001000010100101111111010100100000000000
010000000000001000000110001000000000000010000000000000
010000000000000101000111101101000000000000000010000000
000010000000000001100010000111001100000100000010000000
000000000000000001100010000000000000000000000000000000
000001010000001001100000000000011001000010100000000000
000000110000001001100000000011011111000010000000000000
000000010000001001100000000001111101100000000000000000
000000010000001111000010001101111000000000000000000000
000000011110000001100110001111011100000111000000000000
000000010000000101100000000001001000001111000000000000
010000010000001000000110010101101101001000000000000000
100000010000001001000110010011001110000000000000000000

.logic_tile 5 26
000000001100100000000000001001100000000001010000000000
000010100001000101000010101011101100000001100000000000
001000000000000001100111100111101000010000000100000000
100000000000000000000000000000111101101001000001000000
000100000000001000000110000101011010001101000110000000
000100000000000001000000001111000000001000000010000000
000000000000010111000000000101100001000001110110000000
000000000000001101100010001011001110000000010010000001
000000010000001001100111010101101100010000100000000000
000000010000001011000010000000101011101000000000000000
000000010000000000000000011011011100001101000000000000
000000010000000000000010001101110000001000000000000000
000000010000000000000111000011011000001101000100000000
000000010000000000000000000001100000000100000010000000
110001010000011000000110000000011101010000000000000000
100000010000100001000000000011011011010110000000000000

.ramt_tile 6 26
000000000001010000000000000000000000000000
000000000000100000010000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001011100000000000000000000000000000000
000010010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100011110100000000000000000000000000000
000100010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000110100011100000000111101000001100111000000000
000001000100010000100000000000001110110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101100110011000000000100
000000000000100111000000000111101001001100111010000000
000000000000010000000000000000101011110011000000000000
000000000000001011100111000111101001001100111000000000
000000000000000111000000000000001101110011000000000100
000001010110000111000011100111001000001100111000000000
000010010000010000100110000000001111110011000000000000
000000010000000000000010000101001000001100111000000000
000000010000000000000100000000001000110011000000000000
000001010000100111100010000101101001001100111000000000
000010111101000011100100000000001010110011000000000000
000000010000000011000010000011001000001100111000000000
000000010000001111000110010000101101110011000000000000

.logic_tile 8 26
000010000110100000000000000111100000000010100000000000
000001100000000000000000001101101101000010010000000000
001000000000101101100110110101111000000100000000000010
100000000000001011000010000000111100101000010000000000
010001100010000111000111100001101100010000000000000000
100011000011010000100100000000101111100001010000000010
000000000000000111100010000000000000000010000000000000
000000000110000111000100001011000000000000000000000000
000000111010000011100111010111101101010000000000000000
000001111110000000000011000000001010100001010001000000
000000010000010111100000000101000001000011100110000000
000000010000101001000010100111001100000001010010000001
000000010000001000000010101101100001001100110000000000
000000010000000001000000001101001000110011000000000000
110000010000001000000000000000011101010000100000000000
010000010000001001000011110011011000010100000000000000

.logic_tile 9 26
000000001110001000000000010101100000000000010000000000
000000000001010001000010001001101011000010110000000000
001000000000000111100110101111101110001101000000000000
100000000000001001100000001101010000001000000000000000
000000000000100001100010100001111000001001000100000000
000000000000010000000111110001100000001010000011000000
000001000000000001100000001101011010001000000110000001
000000101000000000000010000001000000001101000000000000
000100010000101000000000010011111110001000000110000001
000100010001010011000011000011110000001101000000000010
000000010000001111000110000001101100010000000000000000
000000010000000001100000000000011110100001010000000000
000000010000000000000110001011101110000000000000000001
000000010000001101000011111111010000000100000000000000
110000010000100011100011110011100001000001010000000000
100000010000000000100110011101001011000001100000000000

.logic_tile 10 26
000000000110001001000011100000001100000100000100000010
000010100000000011100000000000000000000000000000000000
001000000000000111000000001111101010100000000011100010
100000000000100000000000001101011111000000000000000000
010001001010000011100011010000001101000000100000100000
100000000001001111000010000000011101000000000000000001
000000000000000000000010110011100000000011110100000100
000000001000000000000010000001001001000011100000000000
000000011010001111000111100011111100000000100000000000
000000010000001101100100000001011010000000000010000000
000010110000000111000110000000011011000010000000000001
000000010000000101000111110000011101000000000000000000
000001010110100111000010010101001011111001110100000000
000010010001010000000111100111101111110111110000000000
000000010000000101000111111111001101001101100000000000
000001010000000000000011001111101000011000110010000000

.logic_tile 11 26
000001000001001111100111110001001101010101010000000000
000010100000101111000011110101101110011010010000000000
001010100000000000000000000001111110011000000000000000
100001000000001001000000000101001101011011110000000000
010001001101011011100000001011101101000101110000000000
100000000001010011000000000111101011011100010000000000
000000000000001111100011101101111111000000000100000000
000000000010001111000000000111011111100000000000000010
000000010000000111000111000000000000000000000100000100
000000011111000000100100000001000000000010000000000010
000010010000000000000111100001000000000000000100000100
000001010000000000000000000000100000000001000010000010
000001010000100000000000001111100001000000010100000010
000010010000010000000000000101001111000000000000000000
000000010000000001000110011000000000000010000000000000
000000010000000111000011010101001000000000000000000000

.logic_tile 12 26
000001000000001101000000000111001000001100111101000000
000010101110000101100000000000100000110011000000010000
001000000000000000000000000011001000001100111100000000
100001000000000000000000000000100000110011000010000000
110000101000110101100000010000001001001100111100000000
110000100010110000000010100000001010110011000000000001
000000000001000101000000000101001000001100111100000000
000000000000100000100000000000000000110011000000100000
000001010000010000000000010001001000001100111100000001
000010010001010000000010100000000000110011000000000000
000000010000100000000000000000001000001100111110000000
000000011111010000000000000000001011110011000000000000
000000010000000000000010010000001000001100111101000000
000000010100000000000010110000001000110011000000000000
000000010000000000000000011000001000001100110110000000
000000010000000000000011101111000000110011000000000000

.logic_tile 13 26
000001001010011001000111000001001110011100010000000000
000000100000101011000000000001011010001010110000000000
001000000000000000000000011011000000000010100000000000
100000000100000111000011100011001001000010010010000000
010001000000001111100111001001001111011100010000000000
100000101101001111100011101101011101001010110000000000
000000000000000000000111000001100000000001000010000001
000000000000000000000000001011100000000000000010100110
000000011000000000000010100101001010000010000000000000
000000010000000011000100001101010000000111000010000000
000000110000000111000111010001100000000010100010000000
000001010000100000000011100111001001000010010000000000
000000010010001000000000001000000000000000000100000000
000000010110000111000010001111000000000010000010000010
000000010000000000000111100000000001000000100110000001
000000010010000000000100000000001101000000000000000000

.logic_tile 14 26
000000000000000101000000001101111100000111000000000000
000000000001010000100000001001110000000010000000000000
001000000000000111100010110101101010000110000101000010
100000000000001001000111100000011000101000000001000000
010000001010100000000010010000000001000000100110000000
100000000000010000000011110000001000000000000000100010
000000000000000111000000000111100000000000000100000100
000000000010000000000010010000100000000001000010000000
000000010110000000000000010000000000000000000100000000
000000010000000000000011001011000000000010000010100000
000000010000000000000011101011101111100110100000000000
000000010000001111000010000111111111101001010010000000
000000010001010000000011100101011000001011000100000000
000010111110000000000100001101110000000010000000000001
000000010000001000000010001011111000000110000000000000
000000010000001101000010000001010000000101000000000000

.logic_tile 15 26
000000000010001011100000000101101101010000000000000000
000000100000000001100000000000001010100001010000000000
001000000000000000000110100111001111101111000000000000
100000000000000000000000001011011101001011000010000000
000000001000101000000000001000011101000100000000000000
000010001110010101000000001111001110000110100000000000
000000000000001111000010111011001110100110100010000000
000000000000000001000110001101011101101001010000000100
000000010010000111000111100111011110010000100100000000
000000010000000111100111010000001000101000000010100000
000000010000000011100110000101111110000001000000000000
000000010000000000000010000001100000001011000000000100
000010111101010111000010001101011110001010000000000000
000011010001111001000000001011010000001001000000000000
000000010000000111100010001011000001000010010000000000
000000010000000001000111111001101111000010100000000000

.logic_tile 16 26
000001001101011111100011101000000000000000000100000000
000010100001111111000011110111000000000010000000000000
001000000000000000000011110000001111010010100000000000
100000000000000011000010000111011101010000000000000000
000010000000100000000011100000000001000000100100000000
000001000001001011000000000000001011000000000010000000
000000000000000111100111100101111100000010000000000001
000000000000000000000100000000000000000000000010000101
000000011010000000000000001001001001101111000010000001
000000010000000000000011110001011001000111000010000000
000010010000000000000111100111001100110110100000000000
000000010000001111000000000001011001010110000000000000
000001011010000001100111100000011000000010000000000000
000010010000000001000100000001011111010010100000000000
010000010000000001100000010101001001101111000000000001
100000010000000000000010110101111111000111000000000000

.logic_tile 17 26
000010101010000001000110100111011111000100000000000000
000001000000001101000010100000111001001001010000000000
001000000000000101100111100000001000000100000100000000
100000000000001101000011110000010000000000000000000000
000000100001000111100111001000011010000110100000000000
000011100000010000100000001101001011000000100000000000
000000000000000101000111000001100001000010100000000000
000000000100000001000100000001001000000010000000100000
000000010010001000000000010111101000100001010000000000
000110110000001111000010010111011101110111110010000100
000000010000000011100110101011011101101111000000000000
000000010000000111000000001001001101001011000000000000
000011010010100001100000010011111000000001000000000000
000011011010010000000010000001000000000111000000100000
010000010001001000000000011101101010111101010000000000
100000010000100011000011010111001001101110000010100000

.logic_tile 18 26
000010100000000000000000010101101100001011000000000000
000001100000001101000010000011011111000001000000000000
001010101101000101100000001111011010000010000000000001
100000000000001101000000001011100000000011000000000000
110000000110000000000000010000011010000100000100000000
010000000000001001000011110000000000000000000000000000
000000000000001101000000010000001000000110000000000000
000000000000000101100011111101011010000010100000000000
000000010000001011100110000011101100000110000000000000
000000011101001011000010010000101000000001000000000010
000000010000000000000111100111011001000010100000000000
000000010000000000000100000000001000000001000000000010
000000010000000011100111000000000000000000000000000000
000000010001000000100011000000000000000000000000000000
000000010000000000000011101111100000000011010000000000
000100011000000000000100001101101111000010000000000000

.ramt_tile 19 26
000001001111010000000111010111011000000000
000010000001000000000011100000010000000000
001000000000000000000010010101101110000000
100000000100001111000111010000100000010000
010010000110100000000000000111111000000000
010011100000011111000011100000110000000000
000000000000000000000111101001101110000000
000000000000000000000000000011100000100000
000010011010000000000000001101011000000000
000000010000001001000010101011110000100000
000000010000010111000011100011001110000000
000000010000000001000011101001000000000000
000000010010101001000000001011111000000001
000000011000010111000000000001110000000000
110000110000000000000000010011001110000000
010000010000000000000011100101100000100000

.logic_tile 20 26
000010100000000001000011110001001100111101010000000000
000001000000001101100010001001001010011101000000100000
001010100000001101000000011000000000000000000100000000
100001000100000011100011100011000000000010000000000000
000011101010111111100111011000000001000000000000000000
000011001110100001000011111111001100000000100000000000
000000000000000001000000000001111100001011000000000000
000001000000000000100000000101111011000010000000000000
000000010000001001100110011000011100000110000000000010
000000110000001111000011000101001000000010000000000000
000000110001010001100000010101011000101110000000000000
000000010000100001000010001001101110001111000000000000
000011010000000000000000000111111000000111000000000000
000011010000000001000000000011100000000010000000000000
010000010000000000000010011000001100000110000000000000
100000010110000000000010010011011101000010000000000010

.logic_tile 21 26
000000000000000000000010110101111100010110000000000000
000000001000001101000110000101111001101010000000000010
001001000000000000000011100000011011000110100000000000
100000100000000000000100000101011001000000100000000000
010010100000001111100011100000011101010000000000000000
110001000000001111100000000000001110000000000000000000
000000000000011000000010111011111111000010000000000000
000000000000000001000110001011111010010111100000000001
000000011000110000000000000111111110010100000000000000
000100011110010111000010110011011000010000100000000000
000000010000000101100011110000000000000000000100000001
000000010000000000000111110111000000000010000000000000
000010111001010111000011100001011110000001110000000000
000001010000100001100100000011101110000000010000000000
000000010000000011100110010111001100000000000000000000
000000010000000111100011100000110000001000000000000000

.logic_tile 22 26
000000000000000000000011101111101111000010110000000000
000000000000001101000000001011111010000000010000000000
001000000000000111100000000111000000000000000000000000
100000000000010101100010110000001001000000010000000000
110010100000001000000000000101001111000110100000100000
110000000000000001000010100000011111000000000000000000
000000000001000101000000000000011100000100000100000000
000000000010000000100000000000000000000000000000000000
000000010000011111100000001101001110001010000000000000
000000011100100011000010101001101100001001000000000000
000000010000000111000111010001011001111001100010000100
000000010000001001000010000011001101111001010000000000
000000010000001001000011111000011000000110100000000000
000000011110001011000111010111001101000100000000000000
000000010000000111100111111000000000000000000100000000
000000010000000000100011100011000000000010000000000000

.logic_tile 23 26
000000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000001000000100100000000
000000010010000001000100000000001110000000000000100000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010101011010001100110100100000
110000000000000000000010000000110000110011000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000010100011
000000010000000000000000000000000000000000000010100111
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 4 27
000000000000000011100000011001011011000011100000000000
000000000000000101100011111101001100000011000000000000
001000000000000000000000001001001010000110100000000000
100000000000000111000000001101001010001111110000000000
010001000000001111000000000000000000000000000000000000
010010000000000101000010010000000000000000000000000000
000000000000001111000111000111111010001001010000100000
000000000000001111000110111011101110000001010000000000
000000010000000111000110100000001010000100000100000000
000000010010100000100000000000010000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000110000111011000000001000000000000
000000010000000000000000000011000000001001000000000000

.logic_tile 5 27
000000000000000111000000001101000000000001000000000000
000000000000000000100010101111100000000000000000000000
001000000000001111000010011000001011000010000110100000
100000000000000101100111111111001000010110000000000000
000000000000001111100000000000001100000010000000000000
000000000000001011100011110000000000000000000010000000
000000000000000001000110011001111101000011100000000000
000000000000000000000010001001111110000011000000000000
000000010000000001000000000011101110001000000000000000
000000010000000000000000001001100000001110000000000000
000000010000000000000010010000011010000010000000000000
000000010000000000000111100000000000000000000000000010
000000011110001000000000001101000001000011100000000000
000000010000000011000000001101001000000001000000000000
000000010000001000000110001000001010010010100100000000
000000010000001001000111101101001000010000000000000010

.ramb_tile 6 27
000000001101010000000000000000000000000000
000100100000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100010000100000000000000000000000000000
000100010001000000010000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000101000110000011001001001100111000000000
000000000000000000100100000000001011110011000000110000
000000000000000000000111010111101001001100111000000000
000000000000000000000111110000101111110011000000100000
000000000000000000000010000001101000001100111000000000
000000001000000000000000000000101011110011000000000000
000000000000000000000010000011101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000010000000111100000000001001000001100111010000000
000010010000000101000000000000001100110011000000000000
000000010000000101100010110001101001001100111000000000
000000010000001111100011010000101110110011000000000000
000100010110000000000000000011101001001100111000000000
000100010000000000000000000000001110110011000000000000
000000010000000101000110100011101000001100111000000001
000010110000000001000010000000101001110011000000000000

.logic_tile 8 27
000000000000001000000000010111111100010000000110000000
000000000000000001000010010000001010100001010000000110
001000000000000000000000000101100000000001010000000000
100000000001010000000000000101001110000010010000000000
000000000000001001100110001111011110001000000000000000
000000100000000011000100000011010000001110000000000000
000000001000001111100000000001011100001101000000000000
000000000000000011100000000111110000001000000000000000
000000111000001111000000000000001100010000000000000000
000001010000001001000010000001001011010010100000000000
000000010000101001000000011000001010010000000000000000
000000010000011001000010010101011110010110000000000000
000010110000000001000000000111000000000000010000000000
000001010001011101100000000011001110000010110000000100
110000010000101000000000010000001100000010000000000000
100000010000010001000011000000010000000000000000000000

.logic_tile 9 27
000000000110100001100110110001011101000100000100000000
000000000001000000000010100000011010101000010011100001
001000000000100001100111001111100001000001010000000000
100001000000010000000100000011101001000010010000000000
000000000000001001000000001101000001000001010000000000
000000000000000101000010101011101011000010010000000000
000000000000000011100010010101100001000001110100000001
000000000001010000100110011001001000000000100010000100
000000010000000011100110000101100001000000000000000000
000000010000000000100000000101101110000000100000000000
000010110000000001000110010000011010010000000000000000
000001010000000000000010001011011100010010100000000000
000000010100001000000000010000001111000100000110000100
000000010000000001000010001001011010010100100000000000
110001010000000001100111000000011010000000100000000000
100000010000000000100100000101011110010100100000000000

.logic_tile 10 27
000000000000000011100010001000000000000000000000000000
000010100000001101000100000001001111000000100001000000
001000000000001000000000000111011001100000000010000000
100000000000000101000010100001111101000000000011000000
000000001010001101000000001011111111000110100000000000
000000000000001111100000000001001011001111110001000000
000000000000000000000010100001011110000010000010000000
000000000000001101000100000011001111000000000000000000
000010110000000111000000010000001000000100000101000000
000001010000000101000010110000010000000000000000000000
000000110000000101100111000011000000000001000001000000
000000010000000000000100000101100000000000000000000000
000000010110100000000110100000000000000000000000000000
000000010000010000000010100000000000000000000000000000
010000010000000101000000001011001010000000000010000000
100000010000000101000000000101000000000010000000000000

.logic_tile 11 27
000010100000000000000000000111101111100010000000000000
000010100001010000000011000111001000001000100000000000
001000000000000000000000010000000000000000100110000000
100000000000000101000010000000001011000000000000000010
110000000000001001100000000000000000000000000100000000
000000001100100001000011111011000000000010000010000000
000000000000000000000000000011101101100001000000000000
000000000000000000000010110101001100000000000000000000
000000010000010000000000000101111101000010000000000000
000000010000101101000011110101111001000000000001000000
000000010000001011100110010001111001100000000000000000
000000010000000101100010111111011111000000100000000000
000000011001011101000000011000000000000000000100000010
000000010000110111100010101011000000000010000010000011
000000010000000000000000010000001000000100000100000000
000000010000001101000010100000010000000000000010000011

.logic_tile 12 27
000000000110101101100010110000000001000000100110100100
000000000000011011000111010000001101000000000010100011
001000000000000000000110110001001011000101110000000000
100000000000000000000010011001001011101100100000000000
110001001100101111000000000001011001110011000000000000
010000100001011011000010000011011110000000000000000000
000000001010000000000110010111000000000000000100000000
000000000000000000000111010000100000000001000000000000
000000011010000000000000011111001111100010000000000000
000000010000000001000011101001011110000100010000000000
000000010000000101000111111001001010010101010000000000
000000010000000000100110011011101010100101100000000000
000001010110000000000110001011111111110011000000000000
000000110001011101000110111001011011000000000000000000
000000010000000001100000000000000000000000000100000000
000000010000000000100010111101000000000010000000000000

.logic_tile 13 27
000010100000000111100010110000011000000100000100000000
000001000000000000000011010000010000000000000001000000
001000000000001000000110100011100000001100110000000000
100000000000000001000000000000000000110011000000000000
110000000000001111000111010000001100000100000100000000
010010100000000101000010000000000000000000000000000000
000100000000000000000111110111111010000010000000000000
000000000001000000000110001101110000001011000010000000
000010010000000111000000011001011010001110000000000000
000000010000000000100011100111110000001000000000000000
000000010000100000000000001111001010000010000000000000
000000010000001111000000001111110000001011000010000000
000000010000000000000011100111000000000010100000000000
000010110000001111000000001001001111000001100000000000
000001010000000011000011100001101010110110100010000001
000010010000000000000010000101001000010110000000000000

.logic_tile 14 27
000000000000100011100011100111000000000000000110000000
000000000000011101000000000000000000000001000010000100
001000100000000101000000000000001010010100000000000000
100000000000000000000010111001001000000110000000000000
000000000000100101000000001011001010000101000000000001
000010101100010111100000000111000000000110000010000001
000000000000000101000000001011100000000000100000000100
000001000000000000100000000011101101000001110000000000
000001010001010111000110101001000001000000100000000000
000010010001110000000000000011101010000001110000000010
000000110000000001000000010000000001000000100100000000
000000010000001111000011110000001000000000000000000000
000000011100011000000000001000011111010100100000000010
000000010001101101000000000011011001000000100000000000
010000010000000001100000010001000001000001100000000000
100000010000000000000011110001001111000001010000000000

.logic_tile 15 27
000000001100100011100000001000011011000010100000000000
000010000000000000000011100011001110000110000000000000
001000001010001011100000001000011100010110000000000000
100000000000000001010010111111001011000010000000000000
010000000000000001100000011101000001000000100000100000
010000000000000111000011100101001001000001110000000000
000000000000000011100111101011011100000001000000000000
000000001010001111100100001011010000001011000000000000
000000010100011000000000010000011001000010000000000000
000000010000100001000011101011001011010010100000000000
000000010000000111100111000011100000000000000100000000
000000010000001001000110000000100000000001000000000000
000001010001011111100000000011101111101110000000000000
000010011110101111000000000111001000001111000010000010
000000010000000001100000010101000001000001100000000000
000000010000000000000011010001001101000001010000000000

.logic_tile 16 27
000000000000000000000010110111100000000000000110000000
000000101110000000000011110000100000000001000000000000
001000000000000011100111101000001100000000000000000000
100000000000000000000011000111000000000100000000000000
110000000000000000000111000111000000000001000000000000
110000000000000101000100000011000000000000000000000000
000000000000000111000000001111101000000101000000000000
000000000000000000000011101001010000001001000000000000
000010111010000011100110001101001000101001110001000000
000001011110001111100000001001011110011001110010000100
001000010001101000000000000000011101010110000000000000
000000010000011011000000000011001000000010000000000000
000000011010001001000011100101101101010100000000000001
000000110000001101000000000000111010001001000000000000
000000010000000001100000000101001100000000000000000000
000000010000001011000010010000100000001000000000000000

.logic_tile 17 27
000000001010000111000000000011100001000001000000000000
000010000000000000000000001111001000000011100000000000
001000000000001101000111000111100001000000000000000000
100000000000000101000100000000001011000000010000000000
000000001110000101100000000000011000000100000100000000
000000000100000000000000000000000000000000000000000000
000000000000000001100110110111011110111101010010000000
000000000000000000000011100001011101101110000010000000
000000010100100000000110010111101111000010110000000000
000000010100011111000110000011111000000000100000000000
000000010000000101000000001000000000000000000100000000
000000010000000000100000000111000000000010000000000000
000011111100000001100110100001001100100001010000000000
000011110000010000000010001011011010110111110010000100
010000010000001111100011111101111010101001000010000010
100000010000000111000010101001011101111111010000000100

.logic_tile 18 27
000010000000011000000000010011111011000010110000000000
000001101100101111000011101011001111000000010000000000
001000000000000000000111010011000000000000000100000000
100100000000000111000111100000000000000001000000000000
010000000000110000000011110111101010000010000000000000
110000000001110000000010010001010000001011000000000000
000000000000001111100000010000011010010110000000000000
000000000000001011000010100011001110000010000000000000
000010011010001001100000011001111011000110000000000000
000001010001000111000010000001111001101000000000000000
000000010000000111100110001001101001000010100000000000
000000010000000000000100001001011101010000100000000000
000010110000001000000111000011011110000110000000000000
000001010001000101000110001111000000000101000000000000
000000110000001001100110001111100000000010000000000000
000000010000000011100100000101001111000011000000000010

.ramb_tile 19 27
000010000000000000000000010001111010000000
000001010000000111000011110000100000000000
001000000000000000000110100111101110000000
100000001000000111000100000000010000100000
010000001010001000000000000111101110000000
010001000000001001000000000000010000000000
000000000010000111100000000001001110000000
000000000100000001100011111011010000000100
000000010000000000000010101101111010000000
000000111000000000000110110001100000000001
000000010000000101000000001011101110000000
000000010000000101100011110011110000010000
000000010000000000000011100101011010000000
000000110000001101000010001011000000000000
010000010010001001000000000011101110000000
110000010000000111100000000111010000000000

.logic_tile 20 27
000000100000000000000000000101111110000010010000000000
000000001110000101000000000001111010000010100000000000
001000000000010000000110010111111100000110000000000000
100000000000100000000010100000001111000001010001000000
110000000000000111000000011001111010111101010000000000
110010101010000000000010101111101110101110000000000000
000001000000000000000010110101111110000110000000000000
000000000111001011000110001101100000000101000001000000
000010110000000000000000000111100000000000000100000000
000001010000000000000000000000000000000001000001000000
000000110000001001100000000001000000000000000100000000
000000010000000001000011000000000000000001000000000000
000000010100010111100010001011100001000010000000000000
000000111100101111100010110111001001000011100000000000
000000010000001111100010000000011100010000000000000000
000000010000001111000010000000011110000000000000000000

.logic_tile 21 27
000010000000100000000110010000000000000000100100000000
000001001100010000000010100000001001000000000000000000
001000000000001001100111111111111001000111010010000000
100000000000001011100111010011101011000010100000000000
010000000000001000000011111001101011001000000000000000
110000000000000001000010001101101001001101000000000000
000000000000000001100011110000000001000000100100000000
000000000000000000000110000000001000000000000000000000
000000011000010000000000001101011100001110100000000010
000000010000100000000000000101101110001100000000000000
000000010000000001000000000001011000000000000000000000
000000010010000000000000000000110000001000000000000000
000000011000001001000000001001001111001101000000000000
000000010000001111100011111101111001001000000000000000
000000010001000000000110100000000000000000100100000000
000000010000000000000000000000001110000000000000000010

.logic_tile 22 27
000000000000000101000011100000000000000000100100000000
000000000000000000000011100000001100000000000000000000
001000000000000101000111100111100000000000000100000000
100000000100000000000000000000100000000001000000000000
000000000001010101000010010000000001000000100100000000
000000000000100000100110000000001100000000000000000000
000000000000000000000111100001011010100001010000000001
000000001010000000000100001101111000110111110001000000
000010110000000001100010001000001000010100100000000000
000001010000000111000000001111011010000000100000100000
000000010000001000000000000001011010111001110010000000
000000010000001111000000001011111100010001110001000000
000000010000010000000000001000011110000110100000000000
000000010000100000000000000111001011000000100000000000
010000010000001001000010001000000001000000000000000000
100000010000000101000100000001001001000000100000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000001100000000000000000000001010000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000100100000000
000001000001010000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000011000001000000000011000001
000000000010000000000000000000101001000000010011100011
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000000111000000000000100000000001000000000000
000000000000000000000110000000011010000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011001010000000001000000
000000000000000000000000000000011110000000000010100010
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 6 28
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 28
000000000000000000000000001001101000001100110000100000
000000000000100111000010100001000000110011000011010010
001000000000001011100000000101000000000010000000000000
100000000000001011100010100000000000000000000000000000
010000001010000111000010101011101110001001000000000000
100000000000000000000011111001000000001010000000000000
000000000000000101000010000011111010001101000000000000
000000000000000000000000000111110000001000000000000000
000000001100100001000000000011101110001001000000000000
000000000001000000000000001101100000001010000000000000
000010100000000101100110110101100000000000010000000000
000000000000000000000010100111001100000001110000000000
000000001110101000000000000111100000000000000100000000
000000000001010001000000000000101000000000010001000000
000000000000000000000000010000001000010100000000000000
000000000000000000000011110111011011010000100000000000

.logic_tile 8 28
000000001010010111100000010101000001000000010110000000
000001000000100000000010000101001000000010110001000000
001000000000001101100110100011011100010000000000000000
100000000000000101000000000000001000100001010000000000
000000000000000001100000001000011100010100000000000000
000000000000000001000000000011011100010000100000000000
000000000000000101000000000011111111010000100000000000
000000000000000000000000000000011100101000000000000000
000010000000001000000000001000011111000100000000000000
000000000000000001000000001011011100010100100000000000
000000000000001001100110001000001110000100000100000000
000000000000000011000010110001011010010100100010000100
000000000000000000000110000111101011010000000100000000
000001000000100000000000000000001010100001010000100010
110010100000001000000010111000001000000100000100000000
100001000000000001000110001001011010010100100001000001

.logic_tile 9 28
000000100001110000000110000101101110001001000000000000
000000000000110000000010011111000000001010000000000000
001000000000000111000110100000011110000100000010000000
100000001110000000000000000101001110010100100000000000
000001000000001000000110000001101110000000100000000000
000010000001010101000000000000001001101000010000000000
000000000000000001100011100011011011000000100110100000
000010100000000111000100000000011101101000010000000000
000000000000011000000000001001001110001001000000000000
000010100001110001000000001111100000001010000000000000
000000000000000001100110010011111011010000000110000001
000000000000000000000010000000111110100001010000000010
000000001000000000000111101111011000001000000000000000
000000101100001111000010000101110000001110000000000000
110000000000001011100011101000001010000100000000000000
100000000000000001100100000011011111010100100000000000

.logic_tile 10 28
000000000000000101000000000000000000000000100101000001
000000000000000000100000000000001010000000000010100000
001000000000001000000000000000001110000100000101000000
100000000000001111000000000000010000000000000010000001
110000000110001011000000000111011111000100000000000000
000000000001001111000000000000001110101000010000000000
000000000000000101000110000101111000100000000010000000
000000000000000000110000001111001000000000000011000000
000000000000000000000000000011100000000000000111000000
000000000000000000000000000000000000000001000010000011
000000001100001111100000000101111100100000000011000001
000000000000000101100000000101001000000000000010000001
000000000000100000000011101000001110000000000000000000
000000000000010011000010101101010000000100000000100000
000000000000000011000000000000011010000000000000000000
000000000000001101000000000101001000000100000000000000

.logic_tile 11 28
000000000000000101000011101000000000000000000100000101
000000000000000000100100000011000000000010000010000010
001000000000001000000010100101111000100010000000000000
100000000000000011000010110101011110001000100000000000
110000000000000101000000000001000000000000000100000001
000000000000001101000000000000100000000001000010000000
000000000000000111100010100000000001000010000000000000
000000000000000011100110100000001010000000000000100000
000000000110000000000000001001011011100000000000000000
000010100000000000000010001101011111000000010000000000
000000000000001000000000000000001100000100000100000011
000000000000000011000000000000010000000000000010100000
000001000001011000000000001000000000000000000110000000
000010100001110001000000000001000000000010000010100000
000000000000000000000110001001101010100010000000000000
000000000000000000000000001001101010001000100000000000

.logic_tile 12 28
000000000110100111000000010000000000000000000000000000
000000000001010101100010000000000000000000000000000000
001000000000001000000000000011100001000010110000000000
100000000000001111000010010101101110000000010000000000
000000000000100000000000010001000001000001010000000000
000000000000010111000011101111001110000010010000000000
000001000000000001100000000001011010010000000100000000
000010000000001101000000000000101011100001010010000000
000000000000101001100010001011101100000010000000000000
000000000001010011000000001001110000000111000000000000
000000000000000001000111101001000000000000000001000000
000000000000000000000010000101001110000000010001000100
000000000110001000000110001111101111101000010000000001
000010100000000011000010001111111000111101110010100000
110001000000001011100111110001001101110110100000000001
100010000000000001000110100011001100100001010000000100

.logic_tile 13 28
000000001011001111000110000000000000000000000000000000
000000000001111001100000000000000000000000000000000000
001000000000000000000000010101001101101111000010000000
100000000000000000000011010001001101001011000000000000
000001001010000011100110100000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000011101010000110000000000000
000000000110000000000000000000111100000001010000000000
000011000000001001000011000000000000000000000000000000
000010000000001001000010000001001111000000100010000000
000000000000000000000110010000000000000000000100000000
000000000000000000000011001011000000000010000000000100
000000001000000000000110100000000000000000000100000000
000000001111000000000111111011000000000010000000000000
010000000000000000000000000000011000000010000000000000
100000000000000000000000001001011111010110000000000000

.logic_tile 14 28
000000000110010111000000001001101010000001000000000000
000010100000101101000011110011100000000111000000000000
001000000000000011000010110001000000000001000000000000
100000001000000000100111101111101010000011100000000000
000001000110110111100000000011000000000000010000000000
000010000000110111100010110101001000000010000000000000
000000000000000101000111001101111001111001110000000001
000000000000000111100100000001111101110100010000000001
000010000000100111100010001101011100100010000000000000
000001100001000000100000000101101111001000100000000000
000000000000001011100110000001011110010100000000000000
000000000000000101100000000000101000001001000000000000
000001000000010101100011100001111010000001000000000000
000010000000100000000010100111100000000111000000000000
010000000000000101000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000000

.logic_tile 15 28
000001001000101101000010110000001110000100000100000000
000000000000000111100110100000010000000000000000000000
001000000000001000000000000000011100010110000000000000
100000000000011111000000000001011100000010000000000000
000001001001010000000010000111100000000000110000000000
000010001100101101000000000001001001000000000000000000
000001000000000101000010001111101110000001000000000001
000000000000000000000010111101000000000111000000000000
000000000000000001000010001101000001000010000000000000
000000101101010001000100001011001011000011100000000000
000000000000000001100000000111111010000110000000000000
000000000000000000000010100000101101000001010000000000
001001000110000111000000010011100001000001100000000000
000010100000000000000011111101001110000001010000000000
011000000000000101100010100001101100010000100000000000
100000001000001101000000000000001001000001010000000010

.logic_tile 16 28
000001000000001001100000000011111010111001110010000000
000010000000010101000010101001111000010001110000000000
001000000001000111100000011000000000000000000100000000
100010100010000011000010000001000000000010000000000000
110001000000111001100110011011111010110011000000000000
110000100000010001000010101001001010000000000000000000
000000000000000111000111111101111001100010000000000000
000000001100000011000011010001001100000100010000000000
000001001000101000000011100101000001000000000000000000
000010100000011011000100000000001101000000010000000000
000000000000000111000111100101101010110000000010000001
000000000000000000100110001011111011000000000011000001
000000000001010000000111100000000001000000100100000000
000000000000100000000100000000001010000000000000000000
000000000000000111000000010111101101110011000000000000
000000000000000000000010000001001111000000000000000000

.logic_tile 17 28
000001001100011011100110001001111100000000100000000000
000000100000100101100010110101111111101000010000000000
001000000000001000000110010011101100000010000000000100
100000000000000101000011011101001001101011010000000000
110000001001010011000000011111011001001000000000000000
010010101110100000100011111011011001001101000000000000
000000000000000101100010100001011010000000000000000000
000000000000000000000100000000000000001000000000000000
000000001100001000000000011101001110010010100000000000
000100100001000001000011100001111010010001100000100000
000000000000001111100010100011111010010100000000000000
000000000000001111100110110000011000001001000000100000
000000001000000000000111110111111100000001000000000000
000000000001000001000010001001000000000111000000100000
000000100000001000000000000001000000000000000100000000
000000000000000111000000000000000000000001000000000000

.logic_tile 18 28
000001000110010101100111100011001111010000000000000000
000110001101101101100000000000011100100001010000000000
000000000000000000000000000011011011010100100000000000
000000000000000000000000000000111101000000010000000010
000010100110000101000011100111001010001101000000000000
000001101101001011100100001111100000000100000000000000
000000000000010111000111000000011100010100000000000000
000000000000000000100011111111011110010000100000000000
000010101011010111100000010011101111000000100000000000
000001101110100000100011010000011010101000010000000010
000000000000001011000010010000001010010100000000000000
000000000010001111100111101111011000010000100000000000
000010001010100000000111110001011010001001000000000000
000111100000010001000111000001110000001010000000100000
000000000000000000000000000011001011010100100000000000
000000000000000000000000000000101011001000000000000010

.ramt_tile 19 28
000000000000000000000010010111011110000000
000000101100001111000010010000010000001000
001000000000001111000000000001111100000000
100000000000001011000000000000000000100000
110000000000010000000011110001011110000000
010000000000100000010111100000110000000000
000000000000000011100000001101011100000000
000000000000000000100000000001100000100000
000010100000000000000000010011111110010000
000001001000000001000011000111110000000000
000000000000000000000010000011011100000000
000000000000001001000100001101000000010000
000000001010000001000000000111011110000010
000000001100001111000010000001110000000000
010000000000101000000000011001011100000001
110000000000000011000011000111100000000000

.logic_tile 20 28
000000000001010000000000000111100001000010000000000000
000000100010100000000010111101101111000011010000000000
001000000000000011110110001011001110000010110010000000
100000000000000000000011110101101101000000100000000000
110000000000101000000110011101011000000111000000000000
110000001110010011000011010101010000000010000000000000
000000100010010111000000000000000001000000100100000000
000000000000000111100000000000001110000000000000000000
000010000000001000000011110011111101110101010000000000
000011101010000011000010000011011110111001010010000000
001000000001000101100111100101000000000010000000000000
000000000000000000000100000111101011000011100000000000
000000000000000111100111100000011001000000100000000000
000000000000000001000100001001001001000110100000100000
000000000000001111100110000000000000000000100100000000
000000000010000001100110000000001101000000000000000000

.logic_tile 21 28
000000000000000000000000001011101010000010000000000000
000000001100000000000010110001001011010010100000000000
001000000000001011100011100111011101000010100000100000
100000000000000101100100000000011100000001000000000000
000010000001011000000111100001100001000001100000000100
000001000000100101000100001111101100000010100000000000
000000000000000101100000001001111010000100000000000000
000000001000000000000000000001000000001110000000000000
000010001001011011100110101000001100000010100000000010
000101100000100001000000000011011110000010000000000000
000000000000001111100000010000000001000000100100000000
000000000000001111000010100000001001000000000000000000
000010100000010001000110001011000000000010000000000000
000001001100100000000000000011001001000011000000100000
010000000000000000000000001011000001000010100000000001
100000000000100000000000000011001001000010000000000000

.logic_tile 22 28
000011100000000000000010110000011110000100000100000100
000011001100001111000010000000000000000000000000000000
001000100000001000000000000001111011000000100000000000
100000000000000001000010010000001111001001010000000000
010000000000000111100111110011011101000110100000000000
110000000000000000000110010000101101000000010000000000
000000000000000101000110101001001110010010100000000000
000000000000000000000100001011001001010000000000000000
000010000001010000000111101000001011000110100000000000
000001001110100000000100001101011101000000100000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000001000000000001000000000001011110000010000000000000
000010001110000000000010000101111001101001000000000000
000000000000001000000000001001100000000010100000000000
000001001000001011000011110011101111000010010000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000111100111000000000010000100000000
110000000001000000000000001011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000111001001000000000001010000000000
000001001110000101000010100001101000000001100000000000
001000000000001111100000001001001110001101000000000000
100000000000000111000000000011010000000100000000000000
000000000000000001100010101001100001000000010000000000
000000000000001111000000000101001000000010110000000000
000000000000001001100000011011100001000000010000000000
000000000000000001000011000001101011000001110000000000
000000000000000000000110011101011000001001000000000000
000000000000000000000010001111000000001010000000000000
000000000000000101100000010101001100001101000110000000
000000000000000000000010001111010000001000000000000011
000000000110000000000011100000001101000100000110000000
000000000000000000000010001101011110010100100000100010
110000000000000001000110001111101000001000000100000000
100000000000000000000000000101010000001110000000100000

.logic_tile 8 29
000000000001000001100110001001100001000001010000000000
000000000000000000000011100111001111000010010000000000
001000000000001101100110101000011111010000000000000000
100000000000000011000000001011011011010010100000000000
000000000000001000000000000001011111010000000000000000
000000000000000101000000000000101111101001000000000000
000000000000000000000111000000001000010000000100100000
000000000000000000000010011111011010010010100000100000
000000000000001000000000001000011000010000000000000000
000000000000001001000000001101011100010110000000000000
000000000000000011000110000001111100000000100110000000
000000000000001001000000000000001110101000010001100000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000000001100011101011100000000001110110000000
100000000000000001000100000011001000000000100000100010

.logic_tile 9 29
000001001010000000000110110000000000000000000000000000
000010100000000000000010010000000000000000000000000000
001000000000000000000000000101101100010100000000000000
100000000000000000000000000000111001100000010000000000
000000000000000001100000000101000001000001010110100000
000000000000000000000010100101101100000010010001000000
000000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000111010000000000011000011010010000100110000000
000000000000100000000010000011001001010100000010000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000011100000000000000000000000000000
000010100000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100010000000000000000000000000001101000000000000000000
010000001110000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100110000101111111110110100010000000
000000000000000000000000000111111110010110100000000000
000011000110000000000011000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000100000000000000000000011010000100000100000100
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001010000000000010000001000000000010000010000000
000000000000000001000000000000101001000000000000000000

.logic_tile 11 29
000000000110000000000011101000000000000000000100000000
000000000000000000000010101101000000000010000010000000
001000000000000011100110001101111101100010000000000000
100000000000000000000000000011001011001000100000000000
010000001100000101000111111111001100110000000000000000
110000000000000000000111000111011010000000000000000000
000000000000000101000111000011101001100010000000000000
000000000000000000000010100011011001001000100000000000
000010101111000001100110000000001110000100000100000000
000011100000000000100000000000010000000000000010000000
000000000000001001100000000000000000000000000100000000
000000000000000001000000001001000000000010000010000000
000000000000001000000000000000001010000100000100000000
000000000000001001000010000000010000000000000010000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000

.logic_tile 12 29
000000001100000000000010000001011001110000110000000010
000000000000000000000100000111101100110101110000000000
001000000000001101000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000011000000000000000100000000
000000000001000000000100000000100000000001000000000000
000000000000000000000000001001100000001100110000000000
000000000000000001000000000001000000110011000000000000
000001001110000001000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000101100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000010100000100000100000000000000000000000000000000000
000010100000000001100000001011100000000000110000000000
000000000000000011100000000111001100000011110000100000
000000000000000000000111100001011010001001000001000000
000000000000000000000100001111010000000111000000000000
000000000000000000000000001001100000000000000000000100
000000000000001011000000000011101000000000100010000100

.logic_tile 14 29
000000001110000011100000010011100000000000000100000001
000010101101010000000011100000000000000001000000000010
001000000000100000000000010001011110001000000000000000
100000000000010101000010000101110000000001000000000000
000000000000101000000011100001000000000000000100000001
000000101101000001000100000000000000000001000000000001
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001101000000000010000001
000000001000000001100110000000000001000000100110000000
000000000001010000000000000000001110000000000001000010
000000000000001111100111100000001010000100000110000000
000000000000001011100100000000010000000000000000000010
000000000110000000000111000111101101110011000000000000
000000001100000000000000001111011100000000000000000000
010000000000001111100010000001111000000000000010000001
100000000000000001000100000000101100100000000011100010

.logic_tile 15 29
000000000000101000000000010000001010000100000100000000
000000000000010001000011110000000000000000000000000000
001000000000000001100110000000011010000100000100000000
100000000000000000100000000000000000000000000000000000
010000001110001000000000000000011101010010100000000000
010000000000001111000000000001001111000010000000000000
000001000000000111100000001011001110000001000000000000
000000000000000000000000000001010000001011000000000000
000000000110101001100000000000000000000000100100000000
000000100000010101000000000000001111000000000000000010
000000000000001001000010000000011111010110000000000000
000000000000000011000000000011011101000010000000000000
000000000110000000000110000111011001000110100000000000
000010100000000001000100000000011111000000010000000000
000000000000000000000110100000011100000100000100000000
000000000000000000000000000000000000000000000000100000

.logic_tile 16 29
000000000110001101000010111000011101000110100000000000
000000100000000111100111110101011000000100000000000000
001000000000001000000010100001011101110000000000000000
100000000000000101000000000001001100000000000000000000
000000000110000111000110001001011010100000000000000000
000000000000000000100010100011001011000000100000000000
000000000001000111000111100101101111100010000000000000
000000000000000111100100001001111110001000100000000000
000010000001010000000110110000000001000000100100000000
000001000001100000000010000000001111000000000000000000
000000000000001001100110000001001010110011000000000000
000000000000000001000000001011101001000000000000000000
000001001010000001100110100000011000010000000010000100
000010000000000000000000000000011101000000000011100010
010000000000001000000111000111000000000001000000000001
100001000001011011000100001101000000000000000011000010

.logic_tile 17 29
000010100000001111100000010111011111010100100000000100
000001000000000111100011100000011110001000000000000000
001000000000000001100110100000001010000100000100000000
100000000000000000000000000000010000000000000000100000
110010000000000000000010000101101101010100000000000000
010001100001010000000000000000111011001001000000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000011110000100000000001000000000000
000001000110000000000110110011111000000110000000000000
000010000000000000000011110001010000000101000000000000
000000000000001001000000000111001001010010100000000000
000000000000000001000000000000011001000001000000000000
000000000000000001100111100001100001000001100000000000
000000000001001001000100001101001110000001010000000100
000000000000000001100000010011111110000100000000000000
000000000000000000100010100000001000001001010000000000

.logic_tile 18 29
000000001110000000000010101011101110001001000000000000
000000000000000000000100001101010000000101000000000000
001000000000001000000000000111011110010100100000000000
100000000000000001000000000000011111001000000000000000
010000000110000000000111111000000000000000000100000000
110000001100000000000010001101000000000010000000000000
000000000000000000000111001000011100000010100000000000
000000000000000000000000000111001011000110000000000000
000000001000000101000000010111000000000000000100000000
000000000000000101000010100000000000000001000000000010
000000000000000001100000000011000001000001010000000000
000000000000000001000000001101101111000001100000000000
000000001010100011100000000011011111000110100000000000
000000000000010111100011100000011000001000000000000000
000000000000001000000110010011000001000010100000000000
000000000000010111000011101001001111000010010000000000

.ramb_tile 19 29
000010101000000000000000000011011110100000
000001010001010000000011110000010000000000
001000000000000000000011110101111100100000
100000000000000111000111000000110000000000
010010000000000000000000000101111110000000
010001100001010000000000000000010000000000
000000000000001111000111000111011100000000
000000000000000111100000001011110000000000
000000000110010111100110011001111110100000
000000000000100000100110010011110000000000
000000000000001001100000001001111100000000
000000000000001001100010100011010000000001
000000001010001000000010000111111110000000
000000000000001001000000001011010000000000
010000000000001000000000000001111100000000
110000000000000011000010100111110000100000

.logic_tile 20 29
000000000000100000000011100011001000010000100000000100
000000000000000000000000000000111110000001010000000000
001000000000001000000011111111100001000010100000000000
100000000000001011000011101001101010000001100000000000
110000000001010000000110100101111101000110100000000000
010000001110000000000000000000101001000000010000000000
000000000001001000000000010011100001000001010000100000
000010100000000111000010101001001111000001100000000000
000000000000000000000111111011100000000001110000000000
000000000000000000000111111001101011000000010000000000
000000000000001001100110000000000000000000000100000000
000000000000000001000000000111000000000010000000100000
000010000000000001100110100111100001000001000000000000
000001000000000111000000001111101000000011100000000010
000000000000000000000110010000000000000000100100000000
000000001000000000000011010000001001000000000000000000

.logic_tile 21 29
000010100000000001100000000000000000000000000100000100
000001000001010111000011110001000000000010000000000000
001000000000000000000111110000000000000000100100000000
100000000000000000000011010000001101000000000000000000
110000000000010000000000010111101101000110000000000000
010000000000100000000011001001011010010100000000000000
000000000000001001110110000111000001000010000000000000
000000000000001011000000000111101001000011010000000000
000010000000000111000111011101111110000110000000000010
000001000000000000100111111011010000000001000000000000
000000000000000000000000010000001110000110100000000000
000000000000000000000010001101001100000000100000000000
000010100000011001100011101011011111000011010000000000
000001000000100001000100001001111011000001000000000000
000000000000000000000111000111101110000110000000000000
000000000000001001000011100001110000001010000000000000

.logic_tile 22 29
000000000110000000000000010000011110000110100000000000
000000000000000101000010000111011000000100000000000000
001000000000001001100010100001001011000100000100000000
100000000000000001000100000000101100000000000000000000
000000000000000101000010101001100001000000010000000000
000000001100000000100100000111001100000000000000000000
000000000000000101000110001000001101010100000000100000
000000000000000000100010111011001110000110000000000000
000000000000001001100000001000011001000000000000000000
000000000000000001000000001101011101000010000000000000
000000000000000011100011110001100001000000000000100000
000000000000001001100010000011001011000001000000000000
000010100000000001000000000011100000000000100100000000
000001000000000000000000001001001011000000000000000000
010000000000001101100000010101101001000000000100000000
100000001000000011000011100000011100000001000000000000

.logic_tile 23 29
000000000000000000000000010000000000000000000000000000
000000000000000000010010100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000010000000000000000000011000011100001100110000000000
000001001110000000000010001011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001100000000001101000000000000100000000
000000000000000000000011011101010000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000101100000000000001000000000
000000000000000000010010100000000000000000000000001000
001000000000000011100000000001000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000010000001001001100111000000000
010000000000000000000010000000001111110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000000111000000000000001100110011000000000000
000000000000000000000110010011100001000000000000000000
000000000000000000000011111001001111000001000010000000
000000000000000001100000000111000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000000000011000000010000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110000000001110000000100100000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010011011010000100000100000000
010000000000000000000010000000000000000000000011000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000001000000000101101010001100110000000000
000010100000000000100000000000110000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000001110000100000100000010
000000000000000000000000000000000000000000000010100001

.logic_tile 9 30
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000001000000000000000000000000001100000100000100000100
000010000000000000000000000000000000000000000000000000
001000000000000000000010110000011100000010000100000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000001111010000110000000000000
000000000000000000000000000000110000001000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000111111001000010100001000000
000000000000000000000000000000111111100001010011000000
000000000000000000000110100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000111100000000111111101100000000000000000
000000000000000000100000000111111001000000000010000000
000000000000100000000110110000000000000000000000000000
000000000000010000000111100000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000010000111100000000010000100000000
000011001110000000000000000000100000000000000010000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 12 30
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001010000000000000001000
001000000000000101000111100101100001000000001000000000
100000000000001001000000000000101011000000000000000000
110001000000000000000110000011101001001100111000000000
110000100000000000000000000000001011110011000000000000
000000000000000001110111110111101001001100111000000000
000000000000000000000010100000101001110011000000000000
000000000000100000000110100011101001001100110000000000
000000000001000000000000000000101011110011000000000000
000001000010000101100110111011111000001001000100000000
000000000000000000000010000001100000000101000000000000
000000000000000000000010001000000001001100110000000000
000000000000000000000100000101001011110011000000000000
010000000000000000000110000001101010001101000100000000
000000000000000000000000001011010000000100000000000000

.logic_tile 13 30
000000001110000000000000010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001101100000000000000001000000001000000000
100000000000000001000000000000001110000000000000000000
110000000110000000000000010000001001001100111000000000
110000000000000000000010100000001110110011000000000000
000000000000001000000110100101101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000001010100000010011000011101000001100110000000000
000000000001000000000000000000100000110011000000000000
000000000000000000000110000000001000010000100100000000
000000000000000000000000001011011011010100000000000000
000000001000000000000011101001111111000010000000000010
000000000000000000000000000111001011000000000000000000
010000000000001001100000000001100001000001110100000000
000000000000000111000000001011001010000000010000000100

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000001000000100111100000001111111010000100000000000100
000000100001000000000000001111010000001100000000000000
001000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000001110000000000011001001000001000000100110000000
110000000001010000000000000001001111000001011000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 16 30
000000100001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000111100000001100000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000001001000100000000000000000000000000010000100000000
000000100000010000000000000000001100000000000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000001010000010000100000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000101100000000000000100000010
000010101100010000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000111101000000000000010000000000000
110000000000000000000000000001000000000000000001000010
000000000000000111100000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000000110000000000000
000000000001010000000000000101011100000010100000000000
000000000000000000000111101000011111000100000000000000
000001000000000000000000001101011100000110100000000010

.ramt_tile 19 30
000000000001000000000000010101011110000000
000000100000000000000010100000010000000000
001000000000000000000011100011011100000000
100000000000000000000100000000110000000000
010000000000000001000111110111111110000000
010000001111001111000011100000010000100000
000000000000001111000000000101011100000001
000000000000001011100000000111010000000000
000000100110000000000111101101111110100000
000000000000001001000010011111010000000000
000000000000000000000000011111011100100000
000000000000000000000010101001010000000000
000000001000100001000000000011011110100000
000010100000011001000000001101110000000000
010001000000000000000010010011011100100000
110010000000001111000110101101010000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000001000010000010000100
000000000000000000000000000001001010000000000010100100
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000101000000000001100001000000001000000000
000000000000000000000010100000001101000000000000000000
001000000000000001100010100000001000001100111000000000
100000000000000000100010100000001000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000011000000000000100000110011000000000000
000000000000000000000110000000001001001100110000000000
000000000000000000000011110000001001110011000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010001001011100000000000000000000
010000000000000000000011110001011111000000100100000000
100000000000000000000010000000111010000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000010000000010010
000011010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
000000000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
010001110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000011100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000001100
000000000000000100
001101010000000100
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 sys_rst_$glb_sr
.sym 6 clk12_$glb_clk
.sym 7 VexRiscv.reset_$glb_sr
.sym 8 $abc$38792$n2423_$glb_ce
.sym 9 $abc$38792$n147_$glb_sr
.sym 10 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 11 $abc$38792$n149_$glb_sr
.sym 12 $abc$38792$n2459_$glb_ce
.sym 14 spram_datain10[7]
.sym 15 spram_datain10[6]
.sym 16 spram_datain00[0]
.sym 17 spram_datain10[4]
.sym 19 spram_datain00[5]
.sym 20 spram_datain00[14]
.sym 21 spram_datain00[2]
.sym 22 spram_datain00[1]
.sym 23 spram_datain00[4]
.sym 24 spram_datain00[9]
.sym 25 spram_datain00[6]
.sym 26 spram_datain00[3]
.sym 27 spram_datain00[10]
.sym 30 spram_datain10[3]
.sym 31 spram_datain00[13]
.sym 32 spram_datain10[5]
.sym 34 spram_datain00[8]
.sym 35 spram_datain10[2]
.sym 37 spram_datain00[12]
.sym 38 spram_datain00[7]
.sym 39 spram_datain10[1]
.sym 40 spram_datain00[15]
.sym 42 spram_datain10[0]
.sym 44 spram_datain00[11]
.sym 45 spram_datain10[0]
.sym 46 spram_datain00[8]
.sym 47 spram_datain00[0]
.sym 48 spram_datain10[1]
.sym 49 spram_datain00[9]
.sym 50 spram_datain00[1]
.sym 51 spram_datain10[2]
.sym 52 spram_datain00[10]
.sym 53 spram_datain00[2]
.sym 54 spram_datain10[3]
.sym 55 spram_datain00[11]
.sym 56 spram_datain00[3]
.sym 57 spram_datain10[4]
.sym 58 spram_datain00[12]
.sym 59 spram_datain00[4]
.sym 60 spram_datain10[5]
.sym 61 spram_datain00[13]
.sym 62 spram_datain00[5]
.sym 63 spram_datain10[6]
.sym 64 spram_datain00[14]
.sym 65 spram_datain00[6]
.sym 66 spram_datain10[7]
.sym 67 spram_datain00[15]
.sym 68 spram_datain00[7]
.sym 101 $abc$38792$n6109
.sym 102 $abc$38792$n6142_1
.sym 103 $abc$38792$n6130_1
.sym 104 $abc$38792$n6118
.sym 105 $abc$38792$n6132_1
.sym 106 $abc$38792$n6138_1
.sym 107 $abc$38792$n6136_1
.sym 108 $abc$38792$n6140_1
.sym 116 $abc$38792$n6106
.sym 117 spram_datain00[11]
.sym 118 $abc$38792$n6124_1
.sym 119 spram_datain10[11]
.sym 120 spram_datain10[1]
.sym 121 $abc$38792$n6144_1
.sym 122 spram_datain00[1]
.sym 123 $abc$38792$n6121
.sym 131 spram_dataout00[0]
.sym 132 spram_dataout00[1]
.sym 133 spram_dataout00[2]
.sym 134 spram_dataout00[3]
.sym 135 spram_dataout00[4]
.sym 136 spram_dataout00[5]
.sym 137 spram_dataout00[6]
.sym 138 spram_dataout00[7]
.sym 183 array_muxed0[2]
.sym 187 array_muxed0[13]
.sym 204 spram_datain10[14]
.sym 205 spram_datain00[4]
.sym 206 spram_datain00[0]
.sym 209 spram_dataout00[7]
.sym 210 $abc$38792$n6138_1
.sym 212 $abc$38792$n6136_1
.sym 213 spram_dataout00[1]
.sym 214 spram_datain00[9]
.sym 215 spram_dataout10[10]
.sym 216 spram_datain10[4]
.sym 218 spram_dataout00[3]
.sym 219 $abc$38792$n6142_1
.sym 220 spram_dataout00[4]
.sym 221 spram_datain00[7]
.sym 223 spram_datain00[15]
.sym 225 spram_datain10[0]
.sym 226 slave_sel_r[2]
.sym 231 spram_datain10[1]
.sym 237 spram_dataout00[2]
.sym 239 spram_datain10[3]
.sym 241 spram_datain10[5]
.sym 244 spram_datain10[2]
.sym 246 spram_datain00[3]
.sym 247 slave_sel_r[2]
.sym 248 spram_datain00[14]
.sym 249 spram_datain00[2]
.sym 250 $abc$38792$n6130_1
.sym 251 spram_dataout10[8]
.sym 255 spram_dataout00[8]
.sym 256 spram_datain00[8]
.sym 257 spram_dataout00[9]
.sym 260 spram_dataout00[0]
.sym 261 spram_dataout00[11]
.sym 264 spram_dataout00[12]
.sym 265 spram_dataout10[14]
.sym 266 spram_dataout00[13]
.sym 268 spram_dataout00[14]
.sym 269 spram_datain00[1]
.sym 270 spram_datain10[6]
.sym 271 spram_dataout00[5]
.sym 272 spram_datain00[6]
.sym 273 spram_dataout00[6]
.sym 275 spram_datain00[5]
.sym 276 array_muxed1[1]
.sym 278 spram_dataout10[4]
.sym 279 spram_datain10[7]
.sym 280 spram_dataout10[5]
.sym 281 array_muxed0[3]
.sym 282 spram_dataout10[6]
.sym 283 spram_dataout10[9]
.sym 286 spram_datain00[12]
.sym 287 array_muxed0[7]
.sym 288 spram_dataout10[11]
.sym 289 array_muxed0[3]
.sym 290 spram_dataout10[12]
.sym 292 spram_dataout10[13]
.sym 293 spram_datain00[11]
.sym 296 spram_dataout10[1]
.sym 314 spram_datain00[10]
.sym 324 array_muxed0[4]
.sym 329 array_muxed0[8]
.sym 331 spram_dataout10[7]
.sym 336 spram_datain00[13]
.sym 338 array_muxed0[9]
.sym 350 array_muxed0[12]
.sym 353 spram_datain10[14]
.sym 355 spram_dataout10[10]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[10]
.sym 365 array_muxed0[6]
.sym 366 spram_datain10[13]
.sym 368 array_muxed0[7]
.sym 370 spram_datain10[9]
.sym 372 spram_datain10[8]
.sym 373 array_muxed0[3]
.sym 374 array_muxed0[4]
.sym 375 spram_datain10[15]
.sym 376 spram_datain10[10]
.sym 378 array_muxed0[0]
.sym 379 array_muxed0[0]
.sym 381 array_muxed0[9]
.sym 382 array_muxed0[5]
.sym 383 array_muxed0[2]
.sym 384 array_muxed0[1]
.sym 387 array_muxed0[13]
.sym 388 array_muxed0[11]
.sym 389 array_muxed0[8]
.sym 390 spram_datain10[14]
.sym 391 spram_datain10[11]
.sym 392 array_muxed0[1]
.sym 394 spram_datain10[12]
.sym 395 array_muxed0[12]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain10[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain10[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain10[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain10[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain10[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain10[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain10[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain10[15]
.sym 451 spram_datain00[12]
.sym 452 spram_datain10[6]
.sym 453 spram_datain00[6]
.sym 454 spram_datain00[5]
.sym 455 spram_datain00[7]
.sym 456 spram_datain10[7]
.sym 457 spram_datain10[12]
.sym 458 spram_datain10[5]
.sym 466 spram_dataout00[8]
.sym 467 spram_dataout00[9]
.sym 468 spram_dataout00[10]
.sym 469 spram_dataout00[11]
.sym 470 spram_dataout00[12]
.sym 471 spram_dataout00[13]
.sym 472 spram_dataout00[14]
.sym 473 spram_dataout00[15]
.sym 488 basesoc_dat_w[3]
.sym 494 slave_sel_r[2]
.sym 514 spram_datain10[8]
.sym 515 array_muxed0[6]
.sym 520 spram_datain10[9]
.sym 521 $abc$38792$n6144_1
.sym 524 spram_datain10[13]
.sym 529 array_muxed0[0]
.sym 530 array_muxed0[0]
.sym 532 array_muxed0[8]
.sym 533 array_muxed0[5]
.sym 537 spram_datain10[15]
.sym 544 array_muxed0[1]
.sym 548 spram_datain10[10]
.sym 557 array_muxed0[6]
.sym 558 spram_datain00[10]
.sym 560 array_muxed0[10]
.sym 561 spram_maskwren10[0]
.sym 563 spram_dataout00[10]
.sym 564 array_muxed0[5]
.sym 565 spram_dataout10[15]
.sym 566 array_muxed0[11]
.sym 567 spram_dataout10[8]
.sym 569 spram_datain10[5]
.sym 570 spram_dataout10[0]
.sym 572 spram_dataout10[1]
.sym 573 spram_dataout00[15]
.sym 576 spram_maskwren10[0]
.sym 582 spram_maskwren10[0]
.sym 584 array_muxed0[6]
.sym 591 $PACKER_VCC_NET
.sym 592 spram_maskwren00[2]
.sym 593 spram_maskwren10[2]
.sym 595 array_muxed0[9]
.sym 596 spram_maskwren10[2]
.sym 598 spram_wren0
.sym 599 array_muxed0[2]
.sym 600 spram_maskwren00[2]
.sym 601 array_muxed0[4]
.sym 602 array_muxed0[5]
.sym 603 array_muxed0[8]
.sym 604 array_muxed0[11]
.sym 605 array_muxed0[10]
.sym 606 spram_wren0
.sym 608 $PACKER_VCC_NET
.sym 611 array_muxed0[13]
.sym 613 spram_maskwren10[0]
.sym 614 spram_maskwren00[0]
.sym 616 array_muxed0[7]
.sym 617 array_muxed0[12]
.sym 618 array_muxed0[3]
.sym 619 spram_maskwren10[0]
.sym 620 spram_maskwren00[0]
.sym 621 array_muxed0[6]
.sym 623 spram_maskwren00[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren00[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren00[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren00[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren10[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren10[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren10[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren10[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout10[0]
.sym 694 spram_dataout10[1]
.sym 695 spram_dataout10[2]
.sym 696 spram_dataout10[3]
.sym 697 spram_dataout10[4]
.sym 698 spram_dataout10[5]
.sym 699 spram_dataout10[6]
.sym 700 spram_dataout10[7]
.sym 703 array_muxed0[2]
.sym 720 basesoc_dat_w[7]
.sym 741 $PACKER_VCC_NET
.sym 742 spram_maskwren00[2]
.sym 743 array_muxed0[4]
.sym 746 spram_maskwren10[2]
.sym 751 spram_maskwren10[2]
.sym 753 array_muxed0[4]
.sym 754 spram_dataout10[2]
.sym 756 spram_dataout10[3]
.sym 757 spram_wren0
.sym 768 $PACKER_VCC_NET
.sym 785 array_muxed0[10]
.sym 787 basesoc_dat_w[5]
.sym 792 spram_maskwren00[0]
.sym 793 spram_dataout10[14]
.sym 796 $PACKER_GND_NET
.sym 798 spram_maskwren00[0]
.sym 802 $PACKER_VCC_NET
.sym 804 basesoc_dat_w[5]
.sym 824 $PACKER_GND_NET
.sym 832 $PACKER_GND_NET
.sym 839 $PACKER_VCC_NET
.sym 847 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout10[8]
.sym 921 spram_dataout10[9]
.sym 922 spram_dataout10[10]
.sym 923 spram_dataout10[11]
.sym 924 spram_dataout10[12]
.sym 925 spram_dataout10[13]
.sym 926 spram_dataout10[14]
.sym 927 spram_dataout10[15]
.sym 949 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 951 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 991 basesoc_vexriscv_ibus_adr[18]
.sym 1002 array_muxed0[9]
.sym 1017 basesoc_dat_w[1]
.sym 1030 basesoc_vexriscv_ibus_adr[18]
.sym 1140 array_muxed0[13]
.sym 1141 basesoc_dat_w[6]
.sym 1160 $abc$38792$n2160
.sym 1161 basesoc_adr[4]
.sym 1181 $abc$38792$n6125_1
.sym 1190 array_muxed0[12]
.sym 1216 $abc$38792$n2160
.sym 1224 spiflash_bus_dat_r[5]
.sym 1236 $abc$38792$n2127
.sym 1237 $abc$38792$n2346
.sym 1247 spiflash_bus_dat_r[5]
.sym 1348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 1358 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 1365 basesoc_bus_wishbone_dat_r[3]
.sym 1366 $abc$38792$n6092_1
.sym 1369 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1384 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 1388 slave_sel_r[0]
.sym 1392 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 1396 basesoc_bus_wishbone_dat_r[2]
.sym 1404 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 1408 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 1428 $abc$38792$n149
.sym 1430 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 1432 $PACKER_GND_NET
.sym 1434 $abc$38792$n2160
.sym 1438 $abc$38792$n7
.sym 1439 $abc$38792$n2160
.sym 1441 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 1445 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 1447 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 1451 $abc$38792$n149
.sym 1545 $abc$38792$n84
.sym 1548 $abc$38792$n82
.sym 1554 VexRiscv._zz_136_[29]
.sym 1572 VexRiscv.decode_to_execute_RS2[12]
.sym 1573 basesoc_timer0_load_storage[0]
.sym 1593 basesoc_vexriscv_dbus_cyc
.sym 1598 VexRiscv.decode_to_execute_RS2[12]
.sym 1604 $PACKER_VCC_NET
.sym 1635 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 1636 basesoc_vexriscv_dbus_cyc
.sym 1643 VexRiscv._zz_171_[0]
.sym 1651 $PACKER_GND_NET
.sym 1652 basesoc_vexriscv_dbus_cyc
.sym 1655 basesoc_dat_w[5]
.sym 1660 $PACKER_VCC_NET
.sym 1756 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 1763 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 1765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 1775 $abc$38792$n3931_1
.sym 1780 $abc$38792$n2131
.sym 1804 $abc$38792$n3356_1
.sym 1809 basesoc_vexriscv_ibus_adr[5]
.sym 1810 $abc$38792$n4012_1
.sym 1811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 1835 $abc$38792$n3482
.sym 1848 basesoc_dat_w[7]
.sym 1849 $abc$38792$n3548_1
.sym 1850 basesoc_dat_w[1]
.sym 1853 $abc$38792$n82
.sym 1856 $abc$38792$n56
.sym 1859 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 1860 basesoc_dat_w[6]
.sym 1862 basesoc_vexriscv_ibus_adr[18]
.sym 1863 basesoc_dat_w[7]
.sym 1866 $abc$38792$n3482
.sym 1967 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 1968 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 1969 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 1970 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 1971 $abc$38792$n5170
.sym 1972 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 2009 $abc$38792$n2435
.sym 2010 $abc$38792$n3822
.sym 2029 basesoc_timer0_value[8]
.sym 2031 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 2032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 2034 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 2038 basesoc_vexriscv_ibus_adr[14]
.sym 2047 $abc$38792$n2422
.sym 2061 VexRiscv._zz_41_[11]
.sym 2062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 2072 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 2076 $abc$38792$n92
.sym 2078 $abc$38792$n2127
.sym 2082 $abc$38792$n2127
.sym 2083 $abc$38792$n2346
.sym 2086 $abc$38792$n2162
.sym 2095 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 2097 spiflash_bus_dat_r[5]
.sym 2190 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 2197 $abc$38792$n2127
.sym 2201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 2205 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 2217 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 2218 $abc$38792$n3980
.sym 2232 $abc$38792$n2425
.sym 2241 $abc$38792$n2425
.sym 2247 basesoc_timer0_load_storage[8]
.sym 2248 basesoc_vexriscv_ibus_adr[7]
.sym 2255 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 2260 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 2281 $abc$38792$n3557_1
.sym 2282 VexRiscv._zz_204_
.sym 2283 $abc$38792$n2425
.sym 2284 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 2288 $abc$38792$n2308
.sym 2289 $abc$38792$n7
.sym 2290 $PACKER_GND_NET
.sym 2291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 2293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 2296 $abc$38792$n2160
.sym 2299 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 2300 $abc$38792$n149
.sym 2302 $abc$38792$n3557_1
.sym 2307 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 2309 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 2397 $abc$38792$n90
.sym 2398 $abc$38792$n86
.sym 2408 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 2425 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 2427 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2453 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 2454 $abc$38792$n2420
.sym 2478 $PACKER_VCC_NET
.sym 2491 $abc$38792$n2133
.sym 2495 cas_b_n
.sym 2498 $abc$38792$n3524_1
.sym 2502 VexRiscv._zz_171_[0]
.sym 2503 $abc$38792$n2423
.sym 2507 basesoc_dat_w[5]
.sym 2508 basesoc_vexriscv_dbus_cyc
.sym 2511 $PACKER_VCC_NET
.sym 2512 $abc$38792$n2133
.sym 2514 $PACKER_VCC_NET
.sym 2604 $abc$38792$n80
.sym 2616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 2626 basesoc_uart_phy_storage[9]
.sym 2631 basesoc_timer0_value_status[6]
.sym 2636 basesoc_adr[2]
.sym 2637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 2643 basesoc_vexriscv_ibus_adr[6]
.sym 2654 basesoc_vexriscv_ibus_adr[6]
.sym 2675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 2695 basesoc_dat_w[3]
.sym 2699 $abc$38792$n86
.sym 2700 $abc$38792$n3548_1
.sym 2702 basesoc_uart_phy_storage[17]
.sym 2706 $abc$38792$n2482
.sym 2707 basesoc_dat_w[6]
.sym 2709 basesoc_dat_w[1]
.sym 2711 basesoc_dat_w[6]
.sym 2713 basesoc_vexriscv_ibus_adr[18]
.sym 2715 basesoc_vexriscv_ibus_adr[6]
.sym 2719 basesoc_dat_w[7]
.sym 2720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 2721 $abc$38792$n3482
.sym 2814 $abc$38792$n92
.sym 2815 $abc$38792$n98
.sym 2841 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 2864 $abc$38792$n2326
.sym 2876 VexRiscv._zz_41_[13]
.sym 2884 basesoc_uart_phy_storage[21]
.sym 2904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 2907 spiflash_bus_dat_r[5]
.sym 2916 $abc$38792$n3661
.sym 2920 $abc$38792$n92
.sym 2932 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3030 basesoc_timer0_load_storage[30]
.sym 3057 basesoc_ctrl_reset_reset_r
.sym 3067 basesoc_vexriscv_ibus_adr[20]
.sym 3069 $abc$38792$n3702
.sym 3071 basesoc_vexriscv_ibus_adr[21]
.sym 3095 $abc$38792$n2164
.sym 3096 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 3100 $abc$38792$n3571_1
.sym 3111 $abc$38792$n3570_1
.sym 3132 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 3134 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 3136 $abc$38792$n98
.sym 3137 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 3138 basesoc_ctrl_bus_errors[1]
.sym 3139 $abc$38792$n7
.sym 3140 $PACKER_GND_NET
.sym 3141 $abc$38792$n96
.sym 3142 basesoc_timer0_reload_storage[1]
.sym 3143 $abc$38792$n2308
.sym 3144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 3146 basesoc_uart_phy_storage[17]
.sym 3147 $abc$38792$n2314
.sym 3148 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 3149 $abc$38792$n149
.sym 3152 $abc$38792$n3557_1
.sym 3251 basesoc_timer0_reload_storage[1]
.sym 3261 basesoc_timer0_reload_storage[7]
.sym 3279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 3282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 3305 basesoc_timer0_load_storage[30]
.sym 3331 $abc$38792$n2316
.sym 3349 $abc$38792$n2423
.sym 3352 $abc$38792$n3524_1
.sym 3357 basesoc_ctrl_storage[29]
.sym 3359 $abc$38792$n2133
.sym 3360 $PACKER_VCC_NET
.sym 3361 basesoc_dat_w[5]
.sym 3366 basesoc_vexriscv_dbus_cyc
.sym 3456 $abc$38792$n100
.sym 3458 $abc$38792$n96
.sym 3461 $abc$38792$n94
.sym 3466 basesoc_timer0_load_storage[9]
.sym 3467 $abc$38792$n4151
.sym 3469 basesoc_vexriscv_ibus_adr[15]
.sym 3475 basesoc_vexriscv_ibus_adr[16]
.sym 3519 $abc$38792$n5098_1
.sym 3520 basesoc_vexriscv_ibus_adr[18]
.sym 3527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 3538 $abc$38792$n3935
.sym 3549 basesoc_vexriscv_ibus_adr[18]
.sym 3550 $abc$38792$n3482
.sym 3551 basesoc_vexriscv_ibus_adr[6]
.sym 3552 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 3553 basesoc_uart_phy_storage[17]
.sym 3558 $abc$38792$n2316
.sym 3561 basesoc_dat_w[1]
.sym 3562 $abc$38792$n2482
.sym 3563 $abc$38792$n2135
.sym 3569 $abc$38792$n3935
.sym 3572 basesoc_dat_w[7]
.sym 3665 basesoc_timer0_load_storage[1]
.sym 3693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 3766 $abc$38792$n94
.sym 3768 $abc$38792$n3661
.sym 3783 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3873 basesoc_uart_phy_storage[17]
.sym 3884 $abc$38792$n3768_1
.sym 3889 basesoc_timer0_value[0]
.sym 3921 $abc$38792$n149
.sym 3922 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 3937 basesoc_timer0_load_storage[1]
.sym 3948 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 3968 $abc$38792$n3356_1
.sym 3971 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 3972 $abc$38792$n7
.sym 3973 $PACKER_GND_NET
.sym 3975 basesoc_ctrl_bus_errors[1]
.sym 3976 $abc$38792$n2308
.sym 3978 basesoc_uart_phy_storage[17]
.sym 3980 $abc$38792$n5
.sym 3984 $abc$38792$n3557_1
.sym 4085 $PACKER_GND_NET
.sym 4091 basesoc_ctrl_bus_errors[0]
.sym 4127 VexRiscv._zz_323_[6]
.sym 4154 basesoc_vexriscv_ibus_adr[19]
.sym 4158 $abc$38792$n2326
.sym 4160 basesoc_dat_w[5]
.sym 4193 $abc$38792$n2423
.sym 4195 basesoc_vexriscv_dbus_cyc
.sym 4196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 4202 basesoc_ctrl_storage[29]
.sym 4209 $PACKER_VCC_NET
.sym 4210 $abc$38792$n2133
.sym 4315 $abc$38792$n70
.sym 4318 $abc$38792$n72
.sym 4338 $abc$38792$n3935
.sym 4358 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 4376 basesoc_ctrl_bus_errors[0]
.sym 4378 $abc$38792$n3935
.sym 4384 basesoc_ctrl_bus_errors[0]
.sym 4389 $PACKER_GND_NET
.sym 4398 $abc$38792$n2443
.sym 4422 basesoc_dat_w[7]
.sym 4425 $abc$38792$n2482
.sym 4434 $abc$38792$n2135
.sym 4546 basesoc_ctrl_bus_errors[1]
.sym 4576 $abc$38792$n2150
.sym 4582 VexRiscv._zz_288_[8]
.sym 4603 $abc$38792$n72
.sym 4645 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 4646 $abc$38792$n2150
.sym 4657 basesoc_ctrl_bus_errors[1]
.sym 4841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 4844 $abc$38792$n2146
.sym 4876 $abc$38792$n3557_1
.sym 4887 basesoc_ctrl_bus_errors[1]
.sym 5021 $abc$38792$n2482
.sym 5022 $abc$38792$n3430_1
.sym 5042 $abc$38792$n2109
.sym 5062 $abc$38792$n2133
.sym 5084 $abc$38792$n2109
.sym 5100 $PACKER_VCC_NET
.sym 5209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 5212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 5855 $PACKER_VCC_NET
.sym 5889 $PACKER_VCC_NET
.sym 6673 spram_datain00[2]
.sym 6674 spram_datain00[4]
.sym 6675 $abc$38792$n6134_1
.sym 6676 spram_datain10[2]
.sym 6677 $abc$38792$n6115
.sym 6678 $abc$38792$n6112
.sym 6679 spram_datain10[4]
.sym 6680 $abc$38792$n6127_1
.sym 6717 $abc$38792$n4898_1
.sym 6718 slave_sel_r[2]
.sym 6719 spram_dataout00[8]
.sym 6720 spram_dataout10[14]
.sym 6721 spram_dataout00[13]
.sym 6722 spram_dataout10[1]
.sym 6723 spram_dataout10[8]
.sym 6725 spram_dataout00[11]
.sym 6727 spram_dataout00[12]
.sym 6729 spram_dataout00[9]
.sym 6731 spram_dataout00[14]
.sym 6733 spram_dataout10[11]
.sym 6735 spram_dataout10[12]
.sym 6736 spram_dataout00[4]
.sym 6737 spram_dataout10[9]
.sym 6740 spram_dataout10[4]
.sym 6745 spram_dataout10[13]
.sym 6746 spram_dataout00[1]
.sym 6748 $abc$38792$n4898_1
.sym 6749 spram_dataout10[1]
.sym 6750 spram_dataout00[1]
.sym 6751 slave_sel_r[2]
.sym 6754 slave_sel_r[2]
.sym 6755 $abc$38792$n4898_1
.sym 6756 spram_dataout10[14]
.sym 6757 spram_dataout00[14]
.sym 6760 $abc$38792$n4898_1
.sym 6761 slave_sel_r[2]
.sym 6762 spram_dataout00[8]
.sym 6763 spram_dataout10[8]
.sym 6766 spram_dataout00[4]
.sym 6767 spram_dataout10[4]
.sym 6768 slave_sel_r[2]
.sym 6769 $abc$38792$n4898_1
.sym 6772 spram_dataout10[9]
.sym 6773 spram_dataout00[9]
.sym 6774 $abc$38792$n4898_1
.sym 6775 slave_sel_r[2]
.sym 6778 spram_dataout00[12]
.sym 6779 spram_dataout10[12]
.sym 6780 slave_sel_r[2]
.sym 6781 $abc$38792$n4898_1
.sym 6784 $abc$38792$n4898_1
.sym 6785 slave_sel_r[2]
.sym 6786 spram_dataout10[11]
.sym 6787 spram_dataout00[11]
.sym 6790 spram_dataout10[13]
.sym 6791 $abc$38792$n4898_1
.sym 6792 slave_sel_r[2]
.sym 6793 spram_dataout00[13]
.sym 6825 spram_datain00[13]
.sym 6826 spram_datain00[8]
.sym 6827 spram_datain00[9]
.sym 6828 spram_datain10[9]
.sym 6829 spram_datain10[8]
.sym 6830 spram_datain10[13]
.sym 6831 spram_datain10[10]
.sym 6832 spram_datain00[10]
.sym 6839 $abc$38792$n4898_1
.sym 6840 spram_datain10[2]
.sym 6843 spram_datain10[3]
.sym 6844 spram_dataout00[10]
.sym 6847 $abc$38792$n6132_1
.sym 6848 csrbankarray_csrbank2_bitbang_en0_w
.sym 6853 $abc$38792$n6106
.sym 6854 spram_datain00[13]
.sym 6865 $abc$38792$n6118
.sym 6866 $abc$38792$n6115
.sym 6868 $abc$38792$n6121
.sym 6870 $PACKER_VCC_NET
.sym 6874 array_muxed1[11]
.sym 6876 $abc$38792$n6109
.sym 6884 basesoc_dat_w[5]
.sym 6891 $abc$38792$n6140_1
.sym 6902 spram_dataout00[6]
.sym 6908 spram_dataout10[5]
.sym 6909 slave_sel_r[2]
.sym 6912 array_muxed1[1]
.sym 6914 spram_dataout00[0]
.sym 6916 spram_dataout00[5]
.sym 6922 spram_dataout10[0]
.sym 6925 spram_dataout10[15]
.sym 6926 spram_dataout10[6]
.sym 6928 array_muxed1[11]
.sym 6929 $abc$38792$n4898_1
.sym 6933 spram_dataout00[15]
.sym 6935 $abc$38792$n4898_1
.sym 6936 slave_sel_r[2]
.sym 6937 spram_dataout10[0]
.sym 6938 spram_dataout00[0]
.sym 6941 array_muxed1[11]
.sym 6944 $abc$38792$n4898_1
.sym 6947 spram_dataout00[6]
.sym 6948 spram_dataout10[6]
.sym 6949 $abc$38792$n4898_1
.sym 6950 slave_sel_r[2]
.sym 6954 $abc$38792$n4898_1
.sym 6955 array_muxed1[11]
.sym 6961 $abc$38792$n4898_1
.sym 6962 array_muxed1[1]
.sym 6965 spram_dataout10[15]
.sym 6966 $abc$38792$n4898_1
.sym 6967 slave_sel_r[2]
.sym 6968 spram_dataout00[15]
.sym 6971 $abc$38792$n4898_1
.sym 6974 array_muxed1[1]
.sym 6977 slave_sel_r[2]
.sym 6978 spram_dataout10[5]
.sym 6979 spram_dataout00[5]
.sym 6980 $abc$38792$n4898_1
.sym 7008 basesoc_dat_w[5]
.sym 7022 array_muxed0[1]
.sym 7029 spram_datain00[8]
.sym 7030 spram_maskwren00[0]
.sym 7032 spram_datain00[7]
.sym 7033 $abc$38792$n6124_1
.sym 7036 array_muxed1[10]
.sym 7037 spram_datain10[1]
.sym 7039 $abc$38792$n4898_1
.sym 7050 array_muxed1[6]
.sym 7054 array_muxed1[5]
.sym 7055 $abc$38792$n4898_1
.sym 7058 array_muxed1[12]
.sym 7060 array_muxed1[7]
.sym 7082 array_muxed1[12]
.sym 7084 $abc$38792$n4898_1
.sym 7088 array_muxed1[6]
.sym 7091 $abc$38792$n4898_1
.sym 7095 array_muxed1[6]
.sym 7096 $abc$38792$n4898_1
.sym 7100 array_muxed1[5]
.sym 7103 $abc$38792$n4898_1
.sym 7106 array_muxed1[7]
.sym 7108 $abc$38792$n4898_1
.sym 7113 $abc$38792$n4898_1
.sym 7115 array_muxed1[7]
.sym 7118 array_muxed1[12]
.sym 7120 $abc$38792$n4898_1
.sym 7124 array_muxed1[5]
.sym 7127 $abc$38792$n4898_1
.sym 7160 spiflash_miso1
.sym 7168 array_muxed1[12]
.sym 7169 basesoc_adr[3]
.sym 7170 array_muxed1[7]
.sym 7172 VexRiscv._zz_171_[0]
.sym 7174 array_muxed1[5]
.sym 7175 basesoc_dat_w[1]
.sym 7176 array_muxed1[1]
.sym 7178 array_muxed1[6]
.sym 7182 spiflash_miso1
.sym 7184 $abc$38792$n6106
.sym 7186 $abc$38792$n6118
.sym 7187 spiflash_bus_dat_r[0]
.sym 7302 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 7303 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 7306 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 7310 $abc$38792$n2359
.sym 7315 array_muxed0[3]
.sym 7317 array_muxed0[7]
.sym 7319 spiflash_miso
.sym 7320 $abc$38792$n2346
.sym 7325 spiflash_bus_dat_r[7]
.sym 7327 $abc$38792$n6115
.sym 7329 $abc$38792$n6121
.sym 7330 $abc$38792$n6109
.sym 7335 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 7449 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 7450 $abc$38792$n6113_1
.sym 7451 $abc$38792$n6110_1
.sym 7452 $abc$38792$n6107_1
.sym 7453 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 7454 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 7455 $abc$38792$n6116
.sym 7456 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 7457 $abc$38792$n3545_1
.sym 7458 basesoc_timer0_eventmanager_storage
.sym 7463 array_muxed0[5]
.sym 7466 $abc$38792$n2160
.sym 7468 array_muxed0[11]
.sym 7469 $PACKER_GND_NET
.sym 7470 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 7471 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 7473 $abc$38792$n2352
.sym 7476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 7477 basesoc_vexriscv_ibus_adr[3]
.sym 7478 basesoc_ctrl_reset_reset_r
.sym 7481 $abc$38792$n11
.sym 7482 basesoc_dat_w[5]
.sym 7484 $abc$38792$n2118
.sym 7599 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 7605 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 7606 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 7612 VexRiscv._zz_171_[0]
.sym 7615 basesoc_bus_wishbone_dat_r[0]
.sym 7620 spiflash_bus_dat_r[3]
.sym 7627 VexRiscv._zz_41_[11]
.sym 7628 csrbankarray_csrbank2_bitbang0_w[0]
.sym 7630 csrbankarray_csrbank2_bitbang0_w[3]
.sym 7631 $PACKER_VCC_NET
.sym 7743 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 7752 basesoc_timer0_reload_storage[17]
.sym 7755 $abc$38792$n56
.sym 7756 $PACKER_VCC_NET
.sym 7757 basesoc_dat_w[6]
.sym 7758 basesoc_timer0_reload_storage[17]
.sym 7759 basesoc_ctrl_reset_reset_r
.sym 7760 basesoc_dat_w[6]
.sym 7764 $abc$38792$n3548_1
.sym 7766 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 7768 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 7769 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 7770 spiflash_miso1
.sym 7772 spiflash_bus_dat_r[4]
.sym 7773 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 7774 spiflash_bus_dat_r[0]
.sym 7776 spiflash_bus_dat_r[5]
.sym 7777 basesoc_dat_w[6]
.sym 7778 $abc$38792$n2126
.sym 7786 $abc$38792$n7
.sym 7795 $abc$38792$n2160
.sym 7801 $abc$38792$n11
.sym 7823 $abc$38792$n11
.sym 7843 $abc$38792$n7
.sym 7863 $abc$38792$n2160
.sym 7864 clk12_$glb_clk
.sym 7890 $abc$38792$n3735_1
.sym 7891 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 7893 VexRiscv._zz_41_[11]
.sym 7897 VexRiscv._zz_41_[31]
.sym 7898 $PACKER_GND_NET
.sym 7901 $PACKER_GND_NET
.sym 7903 $abc$38792$n92
.sym 7906 $abc$38792$n84
.sym 7909 $abc$38792$n2162
.sym 7912 $abc$38792$n82
.sym 7913 cas_leds[0]
.sym 7914 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 7915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 7917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 7918 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 7919 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 7922 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 7923 basesoc_timer0_load_storage[9]
.sym 7925 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 7955 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 7984 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8011 clk12_$glb_clk
.sym 8037 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8042 $abc$38792$n2126
.sym 8046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 8047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 8049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 8052 VexRiscv._zz_41_[11]
.sym 8053 $abc$38792$n7
.sym 8056 VexRiscv._zz_41_[11]
.sym 8058 $abc$38792$n6445
.sym 8059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 8060 $abc$38792$n2308
.sym 8062 $abc$38792$n4055
.sym 8063 VexRiscv._zz_41_[11]
.sym 8064 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 8065 basesoc_vexriscv_ibus_adr[3]
.sym 8066 $abc$38792$n2352
.sym 8067 basesoc_ctrl_reset_reset_r
.sym 8069 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 8070 VexRiscv._zz_257_[4]
.sym 8071 $abc$38792$n96
.sym 8072 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 8086 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 8091 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 8093 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 8094 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8096 $abc$38792$n2126
.sym 8097 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 8098 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 8103 $PACKER_VCC_NET
.sym 8104 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 8107 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8110 $nextpnr_ICESTORM_LC_18$O
.sym 8113 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 8116 $auto$alumacc.cc:474:replace_alu$3930.C[2]
.sym 8119 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 8122 $auto$alumacc.cc:474:replace_alu$3930.C[3]
.sym 8124 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 8126 $auto$alumacc.cc:474:replace_alu$3930.C[2]
.sym 8128 $auto$alumacc.cc:474:replace_alu$3930.C[4]
.sym 8131 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 8132 $auto$alumacc.cc:474:replace_alu$3930.C[3]
.sym 8134 $auto$alumacc.cc:474:replace_alu$3930.C[5]
.sym 8137 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 8138 $auto$alumacc.cc:474:replace_alu$3930.C[4]
.sym 8140 $auto$alumacc.cc:474:replace_alu$3930.C[6]
.sym 8142 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 8144 $auto$alumacc.cc:474:replace_alu$3930.C[5]
.sym 8147 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8150 $auto$alumacc.cc:474:replace_alu$3930.C[6]
.sym 8154 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 8156 $PACKER_VCC_NET
.sym 8157 $abc$38792$n2126
.sym 8158 clk12_$glb_clk
.sym 8159 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8186 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 8189 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 8191 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 8193 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 8196 $abc$38792$n3524_1
.sym 8198 $abc$38792$n2423
.sym 8200 cas_b_n
.sym 8202 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 8205 basesoc_uart_phy_storage[29]
.sym 8206 $abc$38792$n3646
.sym 8208 csrbankarray_csrbank2_bitbang0_w[0]
.sym 8210 csrbankarray_csrbank2_bitbang0_w[3]
.sym 8211 VexRiscv._zz_41_[11]
.sym 8213 $PACKER_VCC_NET
.sym 8214 $abc$38792$n94
.sym 8215 $abc$38792$n3276
.sym 8217 $abc$38792$n3822
.sym 8219 spiflash_bus_dat_r[3]
.sym 8225 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8227 $abc$38792$n2127
.sym 8232 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 8241 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 8243 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8245 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8260 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 8301 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 8302 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 8303 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8304 $abc$38792$n2127
.sym 8305 clk12_$glb_clk
.sym 8306 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 8337 csrbankarray_csrbank2_bitbang0_w[0]
.sym 8338 csrbankarray_csrbank2_bitbang0_w[3]
.sym 8343 $abc$38792$n56
.sym 8346 $abc$38792$n82
.sym 8348 $abc$38792$n3548_1
.sym 8350 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 8352 $abc$38792$n2482
.sym 8353 basesoc_uart_phy_storage[17]
.sym 8355 spiflash_bus_dat_r[4]
.sym 8356 $abc$38792$n2314
.sym 8357 spiflash_bus_dat_r[0]
.sym 8358 spiflash_miso1
.sym 8359 spiflash_bus_dat_r[5]
.sym 8360 $abc$38792$n3665
.sym 8362 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 8363 basesoc_vexriscv_ibus_adr[3]
.sym 8364 $PACKER_GND_NET
.sym 8365 basesoc_dat_w[6]
.sym 8366 $abc$38792$n3658
.sym 8383 $abc$38792$n2162
.sym 8392 $abc$38792$n3
.sym 8399 $abc$38792$n9
.sym 8412 $abc$38792$n9
.sym 8417 $abc$38792$n3
.sym 8451 $abc$38792$n2162
.sym 8452 clk12_$glb_clk
.sym 8478 spiflash_bus_dat_r[5]
.sym 8479 spiflash_bus_dat_r[2]
.sym 8480 basesoc_uart_phy_storage[16]
.sym 8481 spiflash_bus_dat_r[1]
.sym 8482 $abc$38792$n3
.sym 8483 spiflash_bus_dat_r[3]
.sym 8484 spiflash_bus_dat_r[4]
.sym 8485 spiflash_bus_dat_r[0]
.sym 8486 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 8487 $abc$38792$n5959
.sym 8490 $abc$38792$n3661
.sym 8494 $abc$38792$n90
.sym 8496 $abc$38792$n86
.sym 8498 $abc$38792$n2346
.sym 8501 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 8503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 8504 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8506 basesoc_timer0_load_storage[9]
.sym 8507 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 8508 $abc$38792$n2133
.sym 8509 $abc$38792$n9
.sym 8510 $abc$38792$n80
.sym 8512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 8513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 8530 $abc$38792$n2160
.sym 8537 $abc$38792$n13
.sym 8554 $abc$38792$n13
.sym 8598 $abc$38792$n2160
.sym 8599 clk12_$glb_clk
.sym 8625 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 8626 $abc$38792$n11
.sym 8627 $abc$38792$n13
.sym 8628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 8634 sys_rst
.sym 8637 basesoc_uart_phy_storage[18]
.sym 8639 $PACKER_GND_NET
.sym 8640 basesoc_uart_phy_storage[17]
.sym 8643 $abc$38792$n2314
.sym 8645 $abc$38792$n98
.sym 8647 basesoc_ctrl_bus_errors[1]
.sym 8648 $abc$38792$n96
.sym 8650 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 8651 basesoc_ctrl_reset_reset_r
.sym 8652 basesoc_vexriscv_ibus_adr[19]
.sym 8654 basesoc_timer0_load_storage[8]
.sym 8655 $abc$38792$n2352
.sym 8656 VexRiscv._zz_41_[11]
.sym 8657 basesoc_vexriscv_ibus_adr[3]
.sym 8658 $abc$38792$n96
.sym 8660 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 8678 $abc$38792$n3
.sym 8684 $abc$38792$n2164
.sym 8685 $abc$38792$n9
.sym 8707 $abc$38792$n3
.sym 8714 $abc$38792$n9
.sym 8745 $abc$38792$n2164
.sym 8746 clk12_$glb_clk
.sym 8773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 8774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 8775 $abc$38792$n9
.sym 8776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 8781 $abc$38792$n102
.sym 8784 basesoc_ctrl_storage[16]
.sym 8786 basesoc_ctrl_storage[29]
.sym 8787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 8788 cas_b_n
.sym 8789 $abc$38792$n6433_1
.sym 8790 $abc$38792$n98
.sym 8791 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 8792 VexRiscv._zz_171_[0]
.sym 8793 $abc$38792$n6466
.sym 8797 basesoc_vexriscv_ibus_adr[8]
.sym 8798 $abc$38792$n2164
.sym 8800 basesoc_timer0_load_storage[14]
.sym 8802 $PACKER_VCC_NET
.sym 8803 basesoc_vexriscv_ibus_adr[22]
.sym 8804 $abc$38792$n2326
.sym 8805 $PACKER_VCC_NET
.sym 8806 $abc$38792$n94
.sym 8807 $abc$38792$n3276
.sym 8823 basesoc_dat_w[6]
.sym 8831 $abc$38792$n2314
.sym 8878 basesoc_dat_w[6]
.sym 8892 $abc$38792$n2314
.sym 8893 clk12_$glb_clk
.sym 8894 sys_rst_$glb_sr
.sym 8919 basesoc_timer0_load_storage[14]
.sym 8925 basesoc_timer0_load_storage[9]
.sym 8932 $abc$38792$n3548_1
.sym 8933 basesoc_timer0_load_storage[30]
.sym 8935 $abc$38792$n2316
.sym 8937 $abc$38792$n2135
.sym 8939 basesoc_dat_w[6]
.sym 8940 $abc$38792$n3548_1
.sym 8944 $PACKER_GND_NET
.sym 8945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 8946 $abc$38792$n11
.sym 8947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 8948 $abc$38792$n3665
.sym 8949 basesoc_dat_w[6]
.sym 8950 $abc$38792$n3658
.sym 8951 basesoc_vexriscv_ibus_adr[3]
.sym 8952 basesoc_timer0_load_storage[14]
.sym 8978 $abc$38792$n2316
.sym 8989 basesoc_dat_w[1]
.sym 9000 basesoc_dat_w[1]
.sym 9039 $abc$38792$n2316
.sym 9040 clk12_$glb_clk
.sym 9041 sys_rst_$glb_sr
.sym 9066 basesoc_vexriscv_ibus_adr[8]
.sym 9067 basesoc_vexriscv_ibus_adr[25]
.sym 9068 basesoc_vexriscv_ibus_adr[3]
.sym 9069 basesoc_vexriscv_ibus_adr[22]
.sym 9070 basesoc_vexriscv_ibus_adr[24]
.sym 9078 $abc$38792$n94
.sym 9079 $abc$38792$n4145
.sym 9081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 9086 $abc$38792$n2310
.sym 9087 VexRiscv._zz_198_
.sym 9088 VexRiscv._zz_323_[15]
.sym 9089 VexRiscv._zz_130_[6]
.sym 9091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 9092 $abc$38792$n2133
.sym 9095 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 9096 $abc$38792$n2135
.sym 9097 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9098 basesoc_timer0_load_storage[9]
.sym 9099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 9100 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9109 $abc$38792$n5
.sym 9117 $abc$38792$n7
.sym 9118 $abc$38792$n2164
.sym 9130 $abc$38792$n11
.sym 9143 $abc$38792$n11
.sym 9155 $abc$38792$n7
.sym 9171 $abc$38792$n5
.sym 9186 $abc$38792$n2164
.sym 9187 clk12_$glb_clk
.sym 9215 basesoc_ctrl_storage[22]
.sym 9217 basesoc_ctrl_storage[23]
.sym 9225 $abc$38792$n100
.sym 9226 basesoc_timer0_reload_storage[1]
.sym 9227 $abc$38792$n5
.sym 9236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 9237 basesoc_vexriscv_ibus_adr[3]
.sym 9238 $abc$38792$n96
.sym 9242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 9244 basesoc_ctrl_reset_reset_r
.sym 9246 basesoc_timer0_load_storage[8]
.sym 9247 basesoc_vexriscv_ibus_adr[19]
.sym 9259 basesoc_dat_w[1]
.sym 9281 $abc$38792$n2308
.sym 9293 basesoc_dat_w[1]
.sym 9333 $abc$38792$n2308
.sym 9334 clk12_$glb_clk
.sym 9335 sys_rst_$glb_sr
.sym 9363 basesoc_vexriscv_ibus_adr[19]
.sym 9372 grant
.sym 9381 $abc$38792$n3524_1
.sym 9382 VexRiscv.decode_to_execute_RS2[31]
.sym 9383 $abc$38792$n2423
.sym 9385 $PACKER_VCC_NET
.sym 9386 $abc$38792$n2164
.sym 9389 $PACKER_GND_NET
.sym 9393 $PACKER_VCC_NET
.sym 9394 $PACKER_VCC_NET
.sym 9401 basesoc_dat_w[1]
.sym 9412 $abc$38792$n2164
.sym 9436 basesoc_dat_w[1]
.sym 9480 $abc$38792$n2164
.sym 9481 clk12_$glb_clk
.sym 9482 sys_rst_$glb_sr
.sym 9509 basesoc_timer0_load_storage[13]
.sym 9511 basesoc_timer0_load_storage[8]
.sym 9516 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 9520 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 9531 $abc$38792$n149
.sym 9532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 9533 $abc$38792$n2150
.sym 9534 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 9537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 9538 $abc$38792$n3658
.sym 9539 $PACKER_GND_NET
.sym 9540 sys_rst
.sym 9570 basesoc_ctrl_bus_errors[0]
.sym 9573 $PACKER_VCC_NET
.sym 9575 $abc$38792$n2150
.sym 9617 basesoc_ctrl_bus_errors[0]
.sym 9619 $PACKER_VCC_NET
.sym 9627 $abc$38792$n2150
.sym 9628 clk12_$glb_clk
.sym 9629 sys_rst_$glb_sr
.sym 9655 $abc$38792$n2146
.sym 9657 basesoc_ctrl_storage[8]
.sym 9659 basesoc_ctrl_storage[15]
.sym 9660 basesoc_ctrl_storage[13]
.sym 9661 $abc$38792$n2150
.sym 9662 VexRiscv._zz_130_[5]
.sym 9666 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 9669 basesoc_ctrl_bus_errors[1]
.sym 9671 $abc$38792$n2486
.sym 9675 $abc$38792$n2310
.sym 9677 $abc$38792$n3661
.sym 9678 VexRiscv.CsrPlugin_interrupt_valid
.sym 9679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 9681 VexRiscv._zz_323_[1]
.sym 9683 $PACKER_VCC_NET
.sym 9685 $abc$38792$n2150
.sym 9688 $abc$38792$n2133
.sym 9697 $abc$38792$n5
.sym 9705 $abc$38792$n7
.sym 9713 $abc$38792$n2135
.sym 9748 $abc$38792$n7
.sym 9764 $abc$38792$n5
.sym 9774 $abc$38792$n2135
.sym 9775 clk12_$glb_clk
.sym 9801 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 9802 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 9804 VexRiscv.CsrPlugin_exception
.sym 9805 VexRiscv._zz_255_[0]
.sym 9806 $abc$38792$n4349
.sym 9807 VexRiscv.CsrPlugin_interrupt_valid
.sym 9810 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 9813 VexRiscv.lastStageIsFiring
.sym 9814 VexRiscv._zz_288_[8]
.sym 9819 basesoc_ctrl_bus_errors[1]
.sym 9820 VexRiscv._zz_41_[12]
.sym 9821 $abc$38792$n70
.sym 9824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 9825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 9831 basesoc_ctrl_storage[15]
.sym 9832 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 9833 basesoc_ctrl_reset_reset_r
.sym 9865 basesoc_ctrl_bus_errors[1]
.sym 9869 $abc$38792$n2146
.sym 9917 basesoc_ctrl_bus_errors[1]
.sym 9921 $abc$38792$n2146
.sym 9922 clk12_$glb_clk
.sym 9923 sys_rst_$glb_sr
.sym 9949 $abc$38792$n66
.sym 9964 basesoc_ctrl_storage[29]
.sym 9965 $abc$38792$n2423
.sym 9967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 9968 $abc$38792$n3524_1
.sym 9969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 9970 $abc$38792$n7852
.sym 9973 $PACKER_VCC_NET
.sym 9981 $PACKER_VCC_NET
.sym 10097 $abc$38792$n3514_1
.sym 10098 $abc$38792$n3518_1
.sym 10099 $abc$38792$n3517_1
.sym 10102 VexRiscv.decode_to_execute_IS_CSR
.sym 10104 $abc$38792$n3527_1
.sym 10112 $abc$38792$n2482
.sym 10116 $abc$38792$n66
.sym 10118 basesoc_ctrl_bus_errors[26]
.sym 10121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 10125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 10129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 10242 $abc$38792$n3516_1
.sym 10244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 10245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 10246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 10248 VexRiscv._zz_136_[15]
.sym 10249 $abc$38792$n3515_1
.sym 10267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 10274 VexRiscv.CsrPlugin_interrupt_valid
.sym 10275 $PACKER_VCC_NET
.sym 10389 $abc$38792$n6301_1
.sym 10392 $abc$38792$n3501
.sym 10396 $abc$38792$n6300
.sym 10401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 10417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 10540 $PACKER_VCC_NET
.sym 10554 $abc$38792$n3509
.sym 10559 $abc$38792$n3524_1
.sym 10561 $PACKER_VCC_NET
.sym 10838 VexRiscv._zz_161_
.sym 11229 spram_datain10[0]
.sym 11230 spram_datain00[15]
.sym 11231 spram_datain10[14]
.sym 11232 spram_datain10[15]
.sym 11233 spram_datain00[3]
.sym 11234 spram_datain00[14]
.sym 11235 spram_datain10[3]
.sym 11236 spram_datain00[0]
.sym 11239 $abc$38792$n6112
.sym 11241 $PACKER_VCC_NET
.sym 11250 basesoc_dat_w[5]
.sym 11255 basesoc_dat_w[5]
.sym 11271 spram_dataout00[10]
.sym 11278 $abc$38792$n4898_1
.sym 11281 array_muxed1[2]
.sym 11284 spram_dataout10[3]
.sym 11288 spram_dataout10[2]
.sym 11290 array_muxed1[4]
.sym 11291 spram_dataout00[2]
.sym 11292 spram_dataout10[7]
.sym 11293 spram_dataout00[7]
.sym 11297 spram_dataout10[10]
.sym 11298 slave_sel_r[2]
.sym 11301 spram_dataout00[3]
.sym 11305 $abc$38792$n4898_1
.sym 11307 array_muxed1[2]
.sym 11310 $abc$38792$n4898_1
.sym 11312 array_muxed1[4]
.sym 11316 spram_dataout00[10]
.sym 11317 $abc$38792$n4898_1
.sym 11318 slave_sel_r[2]
.sym 11319 spram_dataout10[10]
.sym 11322 array_muxed1[2]
.sym 11324 $abc$38792$n4898_1
.sym 11328 slave_sel_r[2]
.sym 11329 spram_dataout00[3]
.sym 11330 spram_dataout10[3]
.sym 11331 $abc$38792$n4898_1
.sym 11334 $abc$38792$n4898_1
.sym 11335 slave_sel_r[2]
.sym 11336 spram_dataout10[2]
.sym 11337 spram_dataout00[2]
.sym 11341 $abc$38792$n4898_1
.sym 11343 array_muxed1[4]
.sym 11346 $abc$38792$n4898_1
.sym 11347 spram_dataout00[7]
.sym 11348 spram_dataout10[7]
.sym 11349 slave_sel_r[2]
.sym 11357 spram_maskwren00[0]
.sym 11358 spram_maskwren10[2]
.sym 11359 spram_maskwren00[2]
.sym 11363 spram_maskwren10[0]
.sym 11370 VexRiscv._zz_130_[3]
.sym 11373 array_muxed1[2]
.sym 11375 $abc$38792$n6134_1
.sym 11376 spram_datain10[0]
.sym 11378 spram_datain00[15]
.sym 11382 array_muxed0[8]
.sym 11386 spram_dataout10[7]
.sym 11388 $abc$38792$n6127_1
.sym 11400 array_muxed1[14]
.sym 11402 array_muxed1[9]
.sym 11403 spram_dataout10[3]
.sym 11405 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 11406 spram_maskwren10[2]
.sym 11408 spram_dataout10[2]
.sym 11410 array_muxed1[4]
.sym 11412 array_muxed1[13]
.sym 11423 array_muxed0[3]
.sym 11442 array_muxed1[13]
.sym 11444 array_muxed1[8]
.sym 11458 array_muxed1[10]
.sym 11459 array_muxed1[9]
.sym 11461 $abc$38792$n4898_1
.sym 11468 array_muxed1[13]
.sym 11469 $abc$38792$n4898_1
.sym 11473 array_muxed1[8]
.sym 11476 $abc$38792$n4898_1
.sym 11479 $abc$38792$n4898_1
.sym 11481 array_muxed1[9]
.sym 11486 array_muxed1[9]
.sym 11488 $abc$38792$n4898_1
.sym 11491 $abc$38792$n4898_1
.sym 11494 array_muxed1[8]
.sym 11499 array_muxed1[13]
.sym 11500 $abc$38792$n4898_1
.sym 11503 $abc$38792$n4898_1
.sym 11506 array_muxed1[10]
.sym 11511 array_muxed1[10]
.sym 11512 $abc$38792$n4898_1
.sym 11516 basesoc_dat_w[7]
.sym 11517 basesoc_adr[3]
.sym 11522 basesoc_dat_w[4]
.sym 11523 basesoc_dat_w[1]
.sym 11526 spiflash_bus_dat_r[2]
.sym 11527 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 11528 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 11531 array_muxed0[5]
.sym 11532 array_muxed1[8]
.sym 11535 array_muxed0[8]
.sym 11541 spram_datain00[9]
.sym 11545 basesoc_dat_w[4]
.sym 11547 basesoc_dat_w[1]
.sym 11548 basesoc_dat_w[5]
.sym 11549 basesoc_dat_w[7]
.sym 11550 basesoc_vexriscv_ibus_adr[5]
.sym 11551 basesoc_adr[3]
.sym 11557 array_muxed1[5]
.sym 11590 array_muxed1[5]
.sym 11637 clk12_$glb_clk
.sym 11638 sys_rst_$glb_sr
.sym 11640 VexRiscv.lastStagePc[13]
.sym 11645 $abc$38792$n2359
.sym 11649 $abc$38792$n11
.sym 11650 basesoc_dat_w[5]
.sym 11652 basesoc_dat_w[4]
.sym 11656 basesoc_dat_w[1]
.sym 11658 basesoc_dat_w[7]
.sym 11660 array_muxed1[11]
.sym 11665 basesoc_adr[2]
.sym 11667 slave_sel_r[0]
.sym 11670 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 11674 basesoc_dat_w[2]
.sym 11686 spiflash_miso
.sym 11691 $abc$38792$n2359
.sym 11746 spiflash_miso
.sym 11759 $abc$38792$n2359
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 11765 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 11772 spiflash_bus_dat_r[1]
.sym 11775 $abc$38792$n2352
.sym 11776 $abc$38792$n6140_1
.sym 11780 basesoc_ctrl_reset_reset_r
.sym 11781 basesoc_vexriscv_ibus_adr[3]
.sym 11784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 11787 basesoc_dat_w[7]
.sym 11788 VexRiscv.decode_to_execute_RS2[12]
.sym 11789 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 11791 basesoc_bus_wishbone_dat_r[1]
.sym 11792 $abc$38792$n7852
.sym 11793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 11804 $abc$38792$n6113_1
.sym 11806 $abc$38792$n6107_1
.sym 11811 $abc$38792$n6124_1
.sym 11812 $abc$38792$n6106
.sym 11829 $abc$38792$n6112
.sym 11830 $abc$38792$n6125_1
.sym 11836 $abc$38792$n6125_1
.sym 11839 $abc$38792$n6124_1
.sym 11842 $abc$38792$n6113_1
.sym 11844 $abc$38792$n6112
.sym 11861 $abc$38792$n6107_1
.sym 11862 $abc$38792$n6106
.sym 11883 clk12_$glb_clk
.sym 11884 $abc$38792$n147_$glb_sr
.sym 11886 $abc$38792$n3655
.sym 11887 $abc$38792$n3564_1
.sym 11888 $abc$38792$n6122
.sym 11891 basesoc_timer0_reload_storage[30]
.sym 11892 $abc$38792$n6119
.sym 11893 basesoc_vexriscv_ibus_adr[8]
.sym 11894 slave_sel_r[1]
.sym 11896 basesoc_vexriscv_ibus_adr[8]
.sym 11897 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 11898 $abc$38792$n4898_1
.sym 11899 $abc$38792$n3646
.sym 11900 slave_sel_r[1]
.sym 11901 csrbankarray_csrbank2_bitbang0_w[0]
.sym 11902 $PACKER_VCC_NET
.sym 11903 csrbankarray_csrbank2_bitbang0_w[3]
.sym 11904 array_muxed1[10]
.sym 11907 $abc$38792$n3568_1
.sym 11909 sys_rst
.sym 11910 array_muxed1[13]
.sym 11911 $abc$38792$n11
.sym 11912 $abc$38792$n3354_1
.sym 11913 basesoc_vexriscv_ibus_adr[17]
.sym 11914 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 11916 basesoc_vexriscv_ibus_adr[9]
.sym 11920 $abc$38792$n3655
.sym 11926 $abc$38792$n6109
.sym 11927 basesoc_bus_wishbone_dat_r[3]
.sym 11928 slave_sel_r[1]
.sym 11931 $abc$38792$n6115
.sym 11932 $abc$38792$n6116
.sym 11934 basesoc_bus_wishbone_dat_r[0]
.sym 11935 spiflash_bus_dat_r[0]
.sym 11936 slave_sel_r[1]
.sym 11939 slave_sel_r[0]
.sym 11940 $abc$38792$n6118
.sym 11941 $abc$38792$n6121
.sym 11943 spiflash_bus_dat_r[2]
.sym 11944 $abc$38792$n6110_1
.sym 11946 spiflash_bus_dat_r[3]
.sym 11947 spiflash_bus_dat_r[1]
.sym 11949 $abc$38792$n6119
.sym 11951 basesoc_bus_wishbone_dat_r[1]
.sym 11952 basesoc_bus_wishbone_dat_r[2]
.sym 11953 $abc$38792$n6122
.sym 11954 slave_sel_r[0]
.sym 11960 $abc$38792$n6119
.sym 11962 $abc$38792$n6118
.sym 11965 basesoc_bus_wishbone_dat_r[2]
.sym 11966 slave_sel_r[1]
.sym 11967 spiflash_bus_dat_r[2]
.sym 11968 slave_sel_r[0]
.sym 11971 basesoc_bus_wishbone_dat_r[1]
.sym 11972 slave_sel_r[1]
.sym 11973 slave_sel_r[0]
.sym 11974 spiflash_bus_dat_r[1]
.sym 11977 slave_sel_r[0]
.sym 11978 slave_sel_r[1]
.sym 11979 basesoc_bus_wishbone_dat_r[0]
.sym 11980 spiflash_bus_dat_r[0]
.sym 11983 $abc$38792$n6110_1
.sym 11985 $abc$38792$n6109
.sym 11989 $abc$38792$n6115
.sym 11990 $abc$38792$n6116
.sym 11995 spiflash_bus_dat_r[3]
.sym 11996 basesoc_bus_wishbone_dat_r[3]
.sym 11997 slave_sel_r[0]
.sym 11998 slave_sel_r[1]
.sym 12002 $abc$38792$n6121
.sym 12004 $abc$38792$n6122
.sym 12006 clk12_$glb_clk
.sym 12007 $abc$38792$n147_$glb_sr
.sym 12010 basesoc_timer0_reload_storage[14]
.sym 12015 basesoc_timer0_reload_storage[8]
.sym 12016 basesoc_timer0_load_storage[24]
.sym 12017 basesoc_bus_wishbone_dat_r[4]
.sym 12020 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 12022 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 12023 basesoc_dat_w[6]
.sym 12024 slave_sel_r[1]
.sym 12025 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 12026 spiflash_bus_dat_r[4]
.sym 12028 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12029 $abc$38792$n3655
.sym 12030 spiflash_bus_dat_r[5]
.sym 12031 $abc$38792$n3564_1
.sym 12032 basesoc_vexriscv_ibus_adr[14]
.sym 12033 basesoc_adr[4]
.sym 12034 $abc$38792$n2119
.sym 12035 $abc$38792$n3545_1
.sym 12036 $abc$38792$n5169
.sym 12037 basesoc_vexriscv_ibus_adr[6]
.sym 12038 basesoc_dat_w[4]
.sym 12039 basesoc_adr[3]
.sym 12040 basesoc_dat_w[1]
.sym 12041 VexRiscv._zz_41_[13]
.sym 12043 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 12076 $abc$38792$n2121
.sym 12078 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12101 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12128 $abc$38792$n2121
.sym 12129 clk12_$glb_clk
.sym 12130 VexRiscv.reset_$glb_sr
.sym 12131 $abc$38792$n2118
.sym 12132 $abc$38792$n3355_1
.sym 12133 $abc$38792$n2114
.sym 12134 $abc$38792$n2121
.sym 12137 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 12138 $abc$38792$n2119
.sym 12139 $PACKER_VCC_NET
.sym 12142 $PACKER_VCC_NET
.sym 12144 basesoc_timer0_load_storage[9]
.sym 12146 grant
.sym 12147 $abc$38792$n7851
.sym 12148 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 12152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12153 VexRiscv._zz_136_[29]
.sym 12154 basesoc_timer0_reload_storage[14]
.sym 12155 basesoc_dat_w[2]
.sym 12157 basesoc_vexriscv_ibus_adr[7]
.sym 12158 VexRiscv._zz_41_[31]
.sym 12159 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 12160 basesoc_timer0_value[1]
.sym 12162 $abc$38792$n2326
.sym 12163 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 12164 basesoc_vexriscv_ibus_adr[6]
.sym 12166 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 12174 $abc$38792$n2118
.sym 12181 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12205 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12251 $abc$38792$n2118
.sym 12252 clk12_$glb_clk
.sym 12253 VexRiscv.reset_$glb_sr
.sym 12254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 12258 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 12259 $abc$38792$n7
.sym 12266 $abc$38792$n4055
.sym 12267 VexRiscv._zz_257_[4]
.sym 12268 $abc$38792$n3593_1
.sym 12269 $abc$38792$n96
.sym 12270 grant
.sym 12272 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 12273 $abc$38792$n2118
.sym 12276 basesoc_dat_w[5]
.sym 12278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 12280 basesoc_dat_w[7]
.sym 12281 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 12282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12283 $abc$38792$n7852
.sym 12284 $abc$38792$n2420
.sym 12285 basesoc_vexriscv_ibus_adr[5]
.sym 12287 $abc$38792$n3520_1
.sym 12288 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12289 VexRiscv.CsrPlugin_hadException
.sym 12295 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 12298 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 12301 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12303 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12309 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 12315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 12323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 12328 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12329 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12330 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 12331 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 12334 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 12335 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 12337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 12348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 12372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 12374 $abc$38792$n2423_$glb_ce
.sym 12375 clk12_$glb_clk
.sym 12378 $abc$38792$n2420
.sym 12379 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 12382 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 12383 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 12384 $abc$38792$n2425
.sym 12386 $abc$38792$n4013_1
.sym 12389 $abc$38792$n3735_1
.sym 12391 $abc$38792$n2422
.sym 12392 $abc$38792$n3276
.sym 12393 $abc$38792$n3822
.sym 12397 $abc$38792$n2422
.sym 12398 $abc$38792$n94
.sym 12400 $PACKER_VCC_NET
.sym 12401 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 12402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12403 basesoc_vexriscv_ibus_adr[9]
.sym 12404 $abc$38792$n3646
.sym 12405 basesoc_vexriscv_ibus_adr[17]
.sym 12406 sys_rst
.sym 12407 $abc$38792$n11
.sym 12408 $abc$38792$n3655
.sym 12409 array_muxed1[13]
.sym 12410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 12411 basesoc_vexriscv_ibus_adr[5]
.sym 12412 $abc$38792$n4012_1
.sym 12418 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12422 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12427 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12432 $abc$38792$n5170
.sym 12451 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12452 $abc$38792$n5170
.sym 12482 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12484 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12498 clk12_$glb_clk
.sym 12499 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 12500 basesoc_vexriscv_ibus_adr[17]
.sym 12501 $abc$38792$n3481
.sym 12502 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12503 basesoc_vexriscv_ibus_adr[5]
.sym 12504 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 12505 basesoc_vexriscv_ibus_adr[7]
.sym 12506 $abc$38792$n2133
.sym 12507 basesoc_vexriscv_ibus_adr[9]
.sym 12508 basesoc_timer0_load_storage[13]
.sym 12509 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 12511 basesoc_timer0_load_storage[13]
.sym 12512 $abc$38792$n2314
.sym 12513 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 12514 $abc$38792$n3665
.sym 12515 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 12516 basesoc_vexriscv_ibus_adr[3]
.sym 12517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 12518 $abc$38792$n3658
.sym 12520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 12521 $abc$38792$n3545_1
.sym 12522 $PACKER_GND_NET
.sym 12523 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 12524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 12525 basesoc_dat_w[1]
.sym 12526 $abc$38792$n2119
.sym 12527 $abc$38792$n3545_1
.sym 12528 VexRiscv._zz_41_[13]
.sym 12529 basesoc_vexriscv_ibus_adr[6]
.sym 12530 basesoc_vexriscv_ibus_adr[14]
.sym 12531 basesoc_adr[3]
.sym 12532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 12533 basesoc_adr[4]
.sym 12534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 12535 basesoc_dat_w[4]
.sym 12541 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12557 $abc$38792$n3822
.sym 12559 $abc$38792$n2420
.sym 12561 basesoc_vexriscv_ibus_adr[8]
.sym 12562 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 12564 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 12569 basesoc_vexriscv_ibus_adr[3]
.sym 12586 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12588 basesoc_vexriscv_ibus_adr[8]
.sym 12589 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 12607 $abc$38792$n3822
.sym 12616 basesoc_vexriscv_ibus_adr[3]
.sym 12617 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12618 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 12620 $abc$38792$n2420
.sym 12621 clk12_$glb_clk
.sym 12622 VexRiscv.reset_$glb_sr
.sym 12623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 12624 $abc$38792$n6401_1
.sym 12625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 12626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 12627 $abc$38792$n3661
.sym 12628 basesoc_uart_phy_storage[13]
.sym 12629 basesoc_uart_phy_storage[8]
.sym 12630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 12631 basesoc_dat_w[5]
.sym 12632 $abc$38792$n3523_1
.sym 12633 $abc$38792$n11
.sym 12634 basesoc_dat_w[5]
.sym 12636 $abc$38792$n2133
.sym 12637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 12638 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 12639 $abc$38792$n80
.sym 12640 basesoc_vexriscv_ibus_adr[9]
.sym 12641 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 12642 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 12643 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 12644 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 12645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 12646 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12647 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 12648 basesoc_vexriscv_ibus_adr[6]
.sym 12649 $abc$38792$n2326
.sym 12650 VexRiscv._zz_41_[31]
.sym 12651 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 12652 basesoc_timer0_load_storage[8]
.sym 12653 basesoc_vexriscv_ibus_adr[7]
.sym 12654 basesoc_adr[2]
.sym 12655 $abc$38792$n2164
.sym 12656 basesoc_timer0_value[1]
.sym 12658 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 12671 basesoc_ctrl_reset_reset_r
.sym 12675 $abc$38792$n2346
.sym 12693 basesoc_dat_w[3]
.sym 12734 basesoc_ctrl_reset_reset_r
.sym 12742 basesoc_dat_w[3]
.sym 12743 $abc$38792$n2346
.sym 12744 clk12_$glb_clk
.sym 12745 sys_rst_$glb_sr
.sym 12746 $abc$38792$n6462_1
.sym 12747 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 12748 $abc$38792$n2164
.sym 12749 basesoc_uart_phy_storage[21]
.sym 12750 basesoc_uart_phy_storage[18]
.sym 12751 $abc$38792$n3667
.sym 12752 $abc$38792$n5151
.sym 12753 $abc$38792$n2326
.sym 12754 basesoc_timer0_value[30]
.sym 12755 basesoc_uart_phy_storage[13]
.sym 12757 $abc$38792$n13
.sym 12759 basesoc_uart_phy_storage[8]
.sym 12760 basesoc_timer0_value[8]
.sym 12761 basesoc_uart_phy_storage[5]
.sym 12762 basesoc_vexriscv_ibus_adr[19]
.sym 12763 VexRiscv._zz_257_[4]
.sym 12764 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 12767 $abc$38792$n4055
.sym 12769 basesoc_timer0_load_storage[8]
.sym 12770 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 12771 $abc$38792$n3521_1
.sym 12772 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 12773 basesoc_timer0_load_storage[30]
.sym 12774 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 12775 $abc$38792$n7852
.sym 12776 $abc$38792$n6378_1
.sym 12777 $abc$38792$n2326
.sym 12778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 12780 basesoc_dat_w[7]
.sym 12781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12788 spiflash_bus_dat_r[2]
.sym 12789 sys_rst
.sym 12793 spiflash_bus_dat_r[4]
.sym 12794 spiflash_miso1
.sym 12802 spiflash_bus_dat_r[0]
.sym 12804 $abc$38792$n92
.sym 12805 $abc$38792$n2352
.sym 12806 spiflash_bus_dat_r[1]
.sym 12809 basesoc_ctrl_reset_reset_r
.sym 12816 spiflash_bus_dat_r[3]
.sym 12822 spiflash_bus_dat_r[4]
.sym 12826 spiflash_bus_dat_r[1]
.sym 12833 $abc$38792$n92
.sym 12841 spiflash_bus_dat_r[0]
.sym 12844 basesoc_ctrl_reset_reset_r
.sym 12846 sys_rst
.sym 12850 spiflash_bus_dat_r[2]
.sym 12856 spiflash_bus_dat_r[3]
.sym 12862 spiflash_miso1
.sym 12866 $abc$38792$n2352
.sym 12867 clk12_$glb_clk
.sym 12868 sys_rst_$glb_sr
.sym 12869 $abc$38792$n5061_1
.sym 12870 $abc$38792$n6406_1
.sym 12871 basesoc_ctrl_storage[24]
.sym 12872 $abc$38792$n3570_1
.sym 12873 basesoc_ctrl_storage[30]
.sym 12874 basesoc_ctrl_storage[27]
.sym 12875 basesoc_ctrl_storage[31]
.sym 12876 $abc$38792$n6461
.sym 12881 $PACKER_VCC_NET
.sym 12882 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 12883 basesoc_timer0_load_storage[14]
.sym 12884 basesoc_vexriscv_ibus_adr[22]
.sym 12885 VexRiscv._zz_41_[11]
.sym 12886 $abc$38792$n2326
.sym 12887 basesoc_uart_phy_storage[16]
.sym 12888 basesoc_vexriscv_ibus_adr[8]
.sym 12891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 12892 $abc$38792$n2164
.sym 12893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 12894 sys_rst
.sym 12895 basesoc_vexriscv_ibus_adr[3]
.sym 12896 $abc$38792$n4012_1
.sym 12897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 12898 $abc$38792$n6460
.sym 12901 array_muxed1[13]
.sym 12902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12903 $abc$38792$n11
.sym 12904 $abc$38792$n3646
.sym 12917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 12918 sys_rst
.sym 12921 basesoc_dat_w[6]
.sym 12926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12931 basesoc_dat_w[1]
.sym 12943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 12951 sys_rst
.sym 12952 basesoc_dat_w[6]
.sym 12956 sys_rst
.sym 12958 basesoc_dat_w[1]
.sym 12961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 12989 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 12990 clk12_$glb_clk
.sym 12992 $abc$38792$n2137
.sym 12993 basesoc_timer0_reload_storage[4]
.sym 12994 basesoc_timer0_reload_storage[0]
.sym 12995 basesoc_timer0_reload_storage[3]
.sym 12996 basesoc_timer0_reload_storage[6]
.sym 12997 $abc$38792$n2316
.sym 12998 $abc$38792$n2135
.sym 12999 basesoc_timer0_reload_storage[7]
.sym 13001 basesoc_ctrl_storage[27]
.sym 13004 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 13005 basesoc_timer0_load_storage[14]
.sym 13007 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 13008 $abc$38792$n11
.sym 13009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13010 $abc$38792$n13
.sym 13011 basesoc_dat_w[6]
.sym 13012 $abc$38792$n2314
.sym 13013 $abc$38792$n6406_1
.sym 13016 basesoc_vexriscv_ibus_adr[6]
.sym 13017 basesoc_dat_w[1]
.sym 13018 $abc$38792$n3935
.sym 13019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 13020 basesoc_ctrl_storage[30]
.sym 13021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 13022 basesoc_vexriscv_ibus_adr[10]
.sym 13023 basesoc_adr[3]
.sym 13024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 13025 basesoc_adr[4]
.sym 13026 basesoc_vexriscv_ibus_adr[14]
.sym 13027 basesoc_dat_w[4]
.sym 13037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 13054 sys_rst
.sym 13057 basesoc_dat_w[5]
.sym 13073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 13084 sys_rst
.sym 13086 basesoc_dat_w[5]
.sym 13092 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13112 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 13113 clk12_$glb_clk
.sym 13115 basesoc_vexriscv_ibus_adr[26]
.sym 13116 basesoc_vexriscv_ibus_adr[10]
.sym 13117 basesoc_vexriscv_ibus_adr[28]
.sym 13118 basesoc_vexriscv_ibus_adr[14]
.sym 13119 basesoc_vexriscv_ibus_adr[15]
.sym 13120 basesoc_vexriscv_ibus_adr[18]
.sym 13121 basesoc_vexriscv_ibus_adr[6]
.sym 13122 basesoc_vexriscv_ibus_adr[16]
.sym 13123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 13124 $abc$38792$n4511
.sym 13126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 13128 $abc$38792$n2135
.sym 13130 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 13134 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 13135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13136 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 13139 basesoc_timer0_load_storage[8]
.sym 13140 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 13141 basesoc_timer0_value[0]
.sym 13142 $abc$38792$n9
.sym 13143 basesoc_timer0_value[1]
.sym 13144 basesoc_vexriscv_ibus_adr[6]
.sym 13145 $abc$38792$n5
.sym 13146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13147 $abc$38792$n2135
.sym 13148 VexRiscv.CsrPlugin_hadException
.sym 13150 basesoc_timer0_load_storage[1]
.sym 13167 $abc$38792$n2310
.sym 13177 basesoc_dat_w[1]
.sym 13179 basesoc_dat_w[6]
.sym 13192 basesoc_dat_w[6]
.sym 13228 basesoc_dat_w[1]
.sym 13235 $abc$38792$n2310
.sym 13236 clk12_$glb_clk
.sym 13237 sys_rst_$glb_sr
.sym 13238 basesoc_timer0_value[1]
.sym 13239 $abc$38792$n5
.sym 13241 $abc$38792$n2338
.sym 13242 $abc$38792$n5098_1
.sym 13243 $abc$38792$n5141
.sym 13244 $abc$38792$n6378_1
.sym 13246 $abc$38792$n4519
.sym 13250 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 13252 $abc$38792$n4527
.sym 13253 basesoc_vexriscv_ibus_adr[14]
.sym 13254 $abc$38792$n4525
.sym 13255 basesoc_vexriscv_ibus_adr[16]
.sym 13256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13257 basesoc_vexriscv_ibus_adr[26]
.sym 13258 VexRiscv._zz_41_[11]
.sym 13260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 13261 rgb_led0_r
.sym 13263 $abc$38792$n3521_1
.sym 13264 basesoc_vexriscv_ibus_adr[19]
.sym 13265 $abc$38792$n2326
.sym 13266 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 13267 $abc$38792$n6378_1
.sym 13268 basesoc_dat_w[7]
.sym 13269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 13270 $PACKER_VCC_NET
.sym 13271 $abc$38792$n7852
.sym 13272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 13273 $abc$38792$n5
.sym 13279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 13298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13306 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 13309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 13320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 13331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13358 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13359 clk12_$glb_clk
.sym 13361 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 13362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13365 $abc$38792$n3855
.sym 13366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 13367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 13373 $PACKER_VCC_NET
.sym 13377 basesoc_vexriscv_ibus_adr[25]
.sym 13378 $abc$38792$n2326
.sym 13379 $PACKER_GND_NET
.sym 13380 $abc$38792$n3276
.sym 13383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 13386 basesoc_vexriscv_ibus_adr[3]
.sym 13387 sys_rst
.sym 13388 $abc$38792$n3522_1
.sym 13389 $abc$38792$n5098_1
.sym 13390 basesoc_vexriscv_ibus_adr[24]
.sym 13393 array_muxed1[13]
.sym 13395 $abc$38792$n4012_1
.sym 13396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13404 $abc$38792$n2135
.sym 13409 basesoc_dat_w[6]
.sym 13428 basesoc_dat_w[7]
.sym 13450 basesoc_dat_w[6]
.sym 13460 basesoc_dat_w[7]
.sym 13481 $abc$38792$n2135
.sym 13482 clk12_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13484 $abc$38792$n3521_1
.sym 13485 VexRiscv._zz_238_[1]
.sym 13487 $abc$38792$n4012_1
.sym 13488 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 13489 $abc$38792$n4053
.sym 13490 basesoc_vexriscv_dbus_cyc
.sym 13491 VexRiscv._zz_136_[22]
.sym 13496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 13497 $abc$38792$n149
.sym 13498 $abc$38792$n4563
.sym 13499 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13500 sys_rst
.sym 13502 $abc$38792$n3665
.sym 13503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 13505 $abc$38792$n2464
.sym 13506 basesoc_ctrl_storage[23]
.sym 13507 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 13509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13510 $abc$38792$n3935
.sym 13511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 13512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 13514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 13517 basesoc_ctrl_bus_errors[8]
.sym 13518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 13536 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 13577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 13604 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13605 clk12_$glb_clk
.sym 13608 VexRiscv._zz_136_[2]
.sym 13610 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 13611 $abc$38792$n5059_1
.sym 13612 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 13613 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 13614 $abc$38792$n3935
.sym 13618 $PACKER_VCC_NET
.sym 13619 $abc$38792$n4121
.sym 13623 $abc$38792$n3431
.sym 13624 VexRiscv._zz_136_[22]
.sym 13625 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 13626 VexRiscv._zz_323_[0]
.sym 13627 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13629 VexRiscv._zz_323_[1]
.sym 13631 basesoc_timer0_load_storage[8]
.sym 13632 $abc$38792$n6299_1
.sym 13633 $abc$38792$n5
.sym 13635 VexRiscv.CsrPlugin_hadException
.sym 13636 $abc$38792$n3430_1
.sym 13637 $abc$38792$n3403_1
.sym 13638 $abc$38792$n2146
.sym 13639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 13642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13650 $abc$38792$n2310
.sym 13654 basesoc_ctrl_reset_reset_r
.sym 13671 basesoc_dat_w[5]
.sym 13696 basesoc_dat_w[5]
.sym 13707 basesoc_ctrl_reset_reset_r
.sym 13727 $abc$38792$n2310
.sym 13728 clk12_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 VexRiscv.CsrPlugin_hadException
.sym 13731 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 13732 $abc$38792$n4345_1
.sym 13733 $abc$38792$n5071_1
.sym 13734 VexRiscv.lastStageIsFiring
.sym 13735 $abc$38792$n5091
.sym 13736 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 13737 VexRiscv._zz_238_[0]
.sym 13739 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 13743 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 13746 basesoc_ctrl_bus_errors[7]
.sym 13747 $abc$38792$n3935
.sym 13750 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 13751 basesoc_ctrl_storage[15]
.sym 13753 VexRiscv.execute_arbitration_isValid
.sym 13754 basesoc_dat_w[1]
.sym 13756 basesoc_dat_w[7]
.sym 13757 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 13758 $abc$38792$n7852
.sym 13759 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 13760 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 13761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 13762 $PACKER_VCC_NET
.sym 13763 VexRiscv.CsrPlugin_hadException
.sym 13765 $abc$38792$n3426_1
.sym 13776 sys_rst
.sym 13780 $abc$38792$n3573_1
.sym 13782 basesoc_dat_w[7]
.sym 13791 basesoc_ctrl_reset_reset_r
.sym 13793 basesoc_ctrl_bus_errors[0]
.sym 13798 $abc$38792$n2133
.sym 13799 basesoc_dat_w[5]
.sym 13811 $abc$38792$n3573_1
.sym 13812 sys_rst
.sym 13813 basesoc_ctrl_bus_errors[0]
.sym 13825 basesoc_ctrl_reset_reset_r
.sym 13835 basesoc_dat_w[7]
.sym 13841 basesoc_dat_w[5]
.sym 13846 sys_rst
.sym 13849 $abc$38792$n3573_1
.sym 13850 $abc$38792$n2133
.sym 13851 clk12_$glb_clk
.sym 13852 sys_rst_$glb_sr
.sym 13853 $abc$38792$n7852
.sym 13854 basesoc_ctrl_storage[26]
.sym 13855 $abc$38792$n4347
.sym 13856 $abc$38792$n3404_1
.sym 13858 basesoc_ctrl_storage[29]
.sym 13859 $abc$38792$n3557_1
.sym 13860 $abc$38792$n3522_1
.sym 13865 VexRiscv._zz_41_[12]
.sym 13866 $PACKER_VCC_NET
.sym 13868 $abc$38792$n5071_1
.sym 13869 basesoc_ctrl_bus_errors[13]
.sym 13871 $abc$38792$n3520_1
.sym 13872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 13873 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 13874 $abc$38792$n5092_1
.sym 13875 $abc$38792$n149
.sym 13876 $abc$38792$n3573_1
.sym 13878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 13880 $abc$38792$n151
.sym 13882 VexRiscv.execute_arbitration_isValid
.sym 13884 $abc$38792$n3522_1
.sym 13885 $abc$38792$n151
.sym 13887 $abc$38792$n2471
.sym 13888 $abc$38792$n2150
.sym 13894 VexRiscv._zz_35_[10]
.sym 13896 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 13903 $abc$38792$n149
.sym 13904 $abc$38792$n151
.sym 13908 $abc$38792$n2423
.sym 13911 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 13912 $abc$38792$n4347
.sym 13913 $abc$38792$n2471
.sym 13915 $abc$38792$n4349
.sym 13916 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 13929 VexRiscv._zz_35_[10]
.sym 13933 $abc$38792$n2423
.sym 13935 $abc$38792$n4349
.sym 13936 $abc$38792$n4347
.sym 13945 $abc$38792$n151
.sym 13946 $abc$38792$n149
.sym 13947 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 13948 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 13953 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 13957 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 13958 $abc$38792$n149
.sym 13959 $abc$38792$n151
.sym 13960 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 13964 $abc$38792$n2471
.sym 13974 clk12_$glb_clk
.sym 13975 VexRiscv.reset_$glb_sr
.sym 13977 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 13978 $abc$38792$n3430_1
.sym 13983 $abc$38792$n2109
.sym 13984 VexRiscv._zz_35_[10]
.sym 13989 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 13992 $abc$38792$n3576_1
.sym 13993 $abc$38792$n2150
.sym 13996 $abc$38792$n3658
.sym 13998 VexRiscv._zz_255_[0]
.sym 13999 basesoc_vexriscv_ibus_adr[23]
.sym 14000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 14002 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 14003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 14004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14005 VexRiscv._zz_255_[0]
.sym 14006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14028 $abc$38792$n2133
.sym 14044 $abc$38792$n13
.sym 14059 $abc$38792$n13
.sym 14096 $abc$38792$n2133
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$38792$n3417_1
.sym 14100 VexRiscv._zz_136_[6]
.sym 14101 $abc$38792$n3519_1
.sym 14103 $abc$38792$n3489
.sym 14104 $abc$38792$n3513
.sym 14105 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 14106 $abc$38792$n3415_1
.sym 14107 basesoc_dat_w[5]
.sym 14108 $abc$38792$n11
.sym 14112 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 14113 VexRiscv._zz_37_[0]
.sym 14115 VexRiscv._zz_323_[1]
.sym 14116 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 14118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14119 $abc$38792$n3527_1
.sym 14120 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 14121 $PACKER_VCC_NET
.sym 14122 $abc$38792$n3430_1
.sym 14123 $abc$38792$n3430_1
.sym 14124 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 14125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14127 $abc$38792$n3812
.sym 14128 $PACKER_VCC_NET
.sym 14131 $abc$38792$n6299_1
.sym 14132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14144 $abc$38792$n3517_1
.sym 14146 VexRiscv._zz_136_[15]
.sym 14148 $abc$38792$n3516_1
.sym 14150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14155 $abc$38792$n3515_1
.sym 14156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14167 $abc$38792$n3518_1
.sym 14168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14185 $abc$38792$n3515_1
.sym 14186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14187 $abc$38792$n3517_1
.sym 14188 $abc$38792$n3516_1
.sym 14191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14197 $abc$38792$n3518_1
.sym 14198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14218 VexRiscv._zz_136_[15]
.sym 14219 $abc$38792$n2423_$glb_ce
.sym 14220 clk12_$glb_clk
.sym 14222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14224 $abc$38792$n6299_1
.sym 14225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14227 $abc$38792$n6297
.sym 14228 $abc$38792$n3487
.sym 14229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 14239 $abc$38792$n3415_1
.sym 14243 VexRiscv._zz_136_[6]
.sym 14244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 14246 $abc$38792$n7852
.sym 14247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 14253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14254 $PACKER_VCC_NET
.sym 14265 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 14269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 14274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14280 $abc$38792$n3498_1
.sym 14281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 14287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14293 $abc$38792$n3509
.sym 14294 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14299 $abc$38792$n3498_1
.sym 14308 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 14314 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 14320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 14332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 14339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14340 $abc$38792$n3509
.sym 14341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14342 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 14343 clk12_$glb_clk
.sym 14345 $abc$38792$n3492
.sym 14346 $abc$38792$n3498_1
.sym 14347 $abc$38792$n6302_1
.sym 14348 $abc$38792$n6298_1
.sym 14349 $abc$38792$n3467
.sym 14350 $abc$38792$n3499
.sym 14351 $abc$38792$n3509
.sym 14352 VexRiscv._zz_136_[25]
.sym 14361 VexRiscv._zz_195_[13]
.sym 14362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 14374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14400 VexRiscv._zz_136_[15]
.sym 14409 $abc$38792$n6300
.sym 14413 $abc$38792$n3501
.sym 14419 $abc$38792$n3501
.sym 14420 $abc$38792$n6300
.sym 14421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14422 VexRiscv._zz_136_[15]
.sym 14437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14468 VexRiscv._zz_29_
.sym 14485 VexRiscv._zz_136_[25]
.sym 14490 VexRiscv.memory_arbitration_isValid
.sym 14492 $PACKER_VCC_NET
.sym 14603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14604 VexRiscv.execute_arbitration_isValid
.sym 14608 VexRiscv.CsrPlugin_interrupt_valid
.sym 14613 $PACKER_VCC_NET
.sym 14620 $PACKER_VCC_NET
.sym 14977 $abc$38792$n2174
.sym 15066 csrbankarray_csrbank2_bitbang_en0_w
.sym 15073 $abc$38792$n3655
.sym 15075 $abc$38792$n3564_1
.sym 15078 basesoc_dat_w[1]
.sym 15087 array_muxed1[3]
.sym 15090 spiflash_i
.sym 15106 array_muxed1[0]
.sym 15107 array_muxed1[15]
.sym 15120 $abc$38792$n4898_1
.sym 15123 array_muxed1[3]
.sym 15128 array_muxed1[14]
.sym 15135 $abc$38792$n4898_1
.sym 15137 array_muxed1[0]
.sym 15143 array_muxed1[15]
.sym 15144 $abc$38792$n4898_1
.sym 15147 $abc$38792$n4898_1
.sym 15150 array_muxed1[14]
.sym 15154 $abc$38792$n4898_1
.sym 15155 array_muxed1[15]
.sym 15159 $abc$38792$n4898_1
.sym 15162 array_muxed1[3]
.sym 15165 array_muxed1[14]
.sym 15166 $abc$38792$n4898_1
.sym 15172 array_muxed1[3]
.sym 15173 $abc$38792$n4898_1
.sym 15178 array_muxed1[0]
.sym 15180 $abc$38792$n4898_1
.sym 15189 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 15190 $abc$38792$n5347
.sym 15192 $abc$38792$n5346
.sym 15194 $abc$38792$n5344_1
.sym 15196 VexRiscv._zz_130_[3]
.sym 15199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15201 array_muxed0[8]
.sym 15204 $abc$38792$n6138_1
.sym 15206 array_muxed1[0]
.sym 15207 array_muxed1[15]
.sym 15208 $abc$38792$n6142_1
.sym 15209 $abc$38792$n6136_1
.sym 15211 basesoc_dat_w[5]
.sym 15216 csrbankarray_csrbank2_bitbang_en0_w
.sym 15222 $abc$38792$n2348
.sym 15228 spram_datain10[15]
.sym 15229 VexRiscv._zz_171_[1]
.sym 15236 $abc$38792$n7851
.sym 15238 spram_maskwren00[2]
.sym 15243 basesoc_dat_w[4]
.sym 15245 basesoc_dat_w[1]
.sym 15248 basesoc_dat_w[7]
.sym 15249 VexRiscv._zz_130_[4]
.sym 15250 basesoc_adr[3]
.sym 15268 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 15278 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15287 $abc$38792$n5113_1
.sym 15288 $abc$38792$n4898_1
.sym 15291 $abc$38792$n5347
.sym 15298 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15299 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 15300 $abc$38792$n5113_1
.sym 15301 $abc$38792$n4898_1
.sym 15304 $abc$38792$n5347
.sym 15305 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15306 $abc$38792$n4898_1
.sym 15307 $abc$38792$n5113_1
.sym 15310 $abc$38792$n5113_1
.sym 15311 $abc$38792$n5347
.sym 15312 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15313 $abc$38792$n4898_1
.sym 15334 $abc$38792$n5113_1
.sym 15335 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 15336 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15337 $abc$38792$n4898_1
.sym 15348 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 15349 array_muxed1[12]
.sym 15350 array_muxed1[4]
.sym 15351 array_muxed1[5]
.sym 15352 array_muxed1[1]
.sym 15353 $abc$38792$n5113_1
.sym 15354 array_muxed1[7]
.sym 15355 basesoc_we
.sym 15357 basesoc_vexriscv_ibus_adr[5]
.sym 15358 basesoc_we
.sym 15361 basesoc_dat_w[2]
.sym 15363 $abc$38792$n6144_1
.sym 15364 array_muxed0[0]
.sym 15366 basesoc_dat_w[2]
.sym 15368 array_muxed0[0]
.sym 15369 $abc$38792$n6127_1
.sym 15370 basesoc_adr[2]
.sym 15372 $abc$38792$n3568_1
.sym 15374 $abc$38792$n4898_1
.sym 15375 basesoc_dat_w[4]
.sym 15377 basesoc_dat_w[1]
.sym 15378 VexRiscv.lastStagePc[13]
.sym 15379 basesoc_dat_w[7]
.sym 15380 spiflash_bus_dat_r[5]
.sym 15381 basesoc_adr[3]
.sym 15395 array_muxed0[3]
.sym 15407 array_muxed1[4]
.sym 15409 array_muxed1[1]
.sym 15411 array_muxed1[7]
.sym 15422 array_muxed1[7]
.sym 15427 array_muxed0[3]
.sym 15460 array_muxed1[4]
.sym 15463 array_muxed1[1]
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15473 spiflash_bus_dat_r[6]
.sym 15476 spiflash_bus_dat_r[7]
.sym 15479 array_muxed1[3]
.sym 15480 $abc$38792$n3655
.sym 15481 $abc$38792$n6299_1
.sym 15482 basesoc_dat_w[7]
.sym 15484 spram_wren0
.sym 15485 array_muxed1[4]
.sym 15487 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 15488 array_muxed1[9]
.sym 15490 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 15492 VexRiscv.decode_to_execute_RS2[12]
.sym 15493 array_muxed1[14]
.sym 15496 $abc$38792$n3655
.sym 15499 basesoc_adr[0]
.sym 15501 $abc$38792$n149
.sym 15502 $abc$38792$n5113_1
.sym 15514 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 15520 sys_rst
.sym 15529 $abc$38792$n7852
.sym 15530 spiflash_i
.sym 15552 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 15580 sys_rst
.sym 15581 spiflash_i
.sym 15590 $abc$38792$n7852
.sym 15591 clk12_$glb_clk
.sym 15593 $abc$38792$n3568_1
.sym 15594 $abc$38792$n2332
.sym 15596 $abc$38792$n2160
.sym 15597 $abc$38792$n6125_1
.sym 15600 basesoc_timer0_eventmanager_storage
.sym 15601 $abc$38792$n3593_1
.sym 15602 basesoc_vexriscv_ibus_adr[7]
.sym 15603 basesoc_vexriscv_ibus_adr[7]
.sym 15604 $abc$38792$n3593_1
.sym 15605 $abc$38792$n3546_1
.sym 15606 sys_rst
.sym 15607 basesoc_vexriscv_ibus_adr[17]
.sym 15608 basesoc_vexriscv_ibus_adr[9]
.sym 15609 $abc$38792$n3354_1
.sym 15611 $abc$38792$n5051_1
.sym 15612 array_muxed0[3]
.sym 15615 $abc$38792$n11
.sym 15617 basesoc_dat_w[5]
.sym 15618 VexRiscv._zz_171_[1]
.sym 15619 basesoc_we
.sym 15620 basesoc_timer0_eventmanager_status_w
.sym 15622 $abc$38792$n6100_1
.sym 15625 $abc$38792$n3309
.sym 15628 $abc$38792$n7851
.sym 15635 VexRiscv._zz_41_[13]
.sym 15656 $PACKER_GND_NET
.sym 15661 $abc$38792$n149
.sym 15667 $PACKER_GND_NET
.sym 15687 VexRiscv._zz_41_[13]
.sym 15713 $abc$38792$n149
.sym 15714 clk12_$glb_clk
.sym 15716 basesoc_bus_wishbone_dat_r[6]
.sym 15717 $abc$38792$n6084_1
.sym 15718 $abc$38792$n6086_1
.sym 15719 $abc$38792$n6082_1
.sym 15720 basesoc_bus_wishbone_dat_r[0]
.sym 15721 $abc$38792$n6441_1
.sym 15722 $abc$38792$n6081_1
.sym 15723 basesoc_bus_wishbone_dat_r[5]
.sym 15724 spiflash_i
.sym 15725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 15727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 15728 basesoc_adr[4]
.sym 15729 VexRiscv._zz_41_[13]
.sym 15730 basesoc_dat_w[6]
.sym 15731 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 15732 basesoc_dat_w[7]
.sym 15733 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 15734 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15735 basesoc_vexriscv_ibus_adr[5]
.sym 15736 basesoc_vexriscv_ibus_adr[14]
.sym 15737 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 15738 $abc$38792$n3545_1
.sym 15739 basesoc_vexriscv_ibus_adr[6]
.sym 15740 $abc$38792$n3571_1
.sym 15741 basesoc_dat_w[4]
.sym 15742 $abc$38792$n3355_1
.sym 15744 basesoc_timer0_reload_storage[30]
.sym 15745 basesoc_dat_w[7]
.sym 15747 basesoc_adr[3]
.sym 15748 basesoc_adr[0]
.sym 15749 basesoc_dat_w[3]
.sym 15750 $abc$38792$n3655
.sym 15751 basesoc_dat_w[1]
.sym 15759 $abc$38792$n2322
.sym 15760 basesoc_adr[2]
.sym 15762 spiflash_bus_dat_r[5]
.sym 15763 basesoc_adr[3]
.sym 15764 slave_sel_r[1]
.sym 15766 spiflash_bus_dat_r[4]
.sym 15767 basesoc_bus_wishbone_dat_r[4]
.sym 15770 slave_sel_r[0]
.sym 15771 basesoc_dat_w[6]
.sym 15777 $abc$38792$n3565_1
.sym 15788 basesoc_bus_wishbone_dat_r[5]
.sym 15796 basesoc_adr[2]
.sym 15797 basesoc_adr[3]
.sym 15799 $abc$38792$n3565_1
.sym 15802 $abc$38792$n3565_1
.sym 15803 basesoc_adr[2]
.sym 15804 basesoc_adr[3]
.sym 15808 spiflash_bus_dat_r[5]
.sym 15809 basesoc_bus_wishbone_dat_r[5]
.sym 15810 slave_sel_r[1]
.sym 15811 slave_sel_r[0]
.sym 15829 basesoc_dat_w[6]
.sym 15832 slave_sel_r[1]
.sym 15833 slave_sel_r[0]
.sym 15834 basesoc_bus_wishbone_dat_r[4]
.sym 15835 spiflash_bus_dat_r[4]
.sym 15836 $abc$38792$n2322
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15839 VexRiscv._zz_136_[29]
.sym 15840 basesoc_timer0_reload_storage[20]
.sym 15843 basesoc_timer0_reload_storage[19]
.sym 15844 $abc$38792$n7851
.sym 15845 $abc$38792$n3571_1
.sym 15846 basesoc_timer0_reload_storage[17]
.sym 15847 basesoc_vexriscv_ibus_adr[28]
.sym 15850 basesoc_vexriscv_ibus_adr[28]
.sym 15851 slave_sel[0]
.sym 15852 basesoc_vexriscv_ibus_adr[6]
.sym 15853 $abc$38792$n2322
.sym 15854 $abc$38792$n2326
.sym 15855 $abc$38792$n3655
.sym 15856 basesoc_vexriscv_ibus_adr[7]
.sym 15857 $abc$38792$n3564_1
.sym 15858 slave_sel_r[0]
.sym 15859 $abc$38792$n2326
.sym 15860 csrbankarray_sel_r
.sym 15862 basesoc_timer0_value[1]
.sym 15863 $abc$38792$n3565_1
.sym 15864 $abc$38792$n3564_1
.sym 15865 $abc$38792$n3568_1
.sym 15866 VexRiscv.lastStagePc[13]
.sym 15867 basesoc_adr[3]
.sym 15868 $abc$38792$n3571_1
.sym 15869 basesoc_timer0_reload_storage[8]
.sym 15871 $abc$38792$n3255
.sym 15872 basesoc_timer0_reload_storage[30]
.sym 15873 $abc$38792$n7
.sym 15874 basesoc_adr[1]
.sym 15882 $abc$38792$n2318
.sym 15906 basesoc_ctrl_reset_reset_r
.sym 15907 basesoc_dat_w[6]
.sym 15925 basesoc_dat_w[6]
.sym 15957 basesoc_ctrl_reset_reset_r
.sym 15959 $abc$38792$n2318
.sym 15960 clk12_$glb_clk
.sym 15961 sys_rst_$glb_sr
.sym 15962 $abc$38792$n4052
.sym 15963 $abc$38792$n4054_1
.sym 15964 basesoc_timer0_load_storage[5]
.sym 15965 $abc$38792$n4011_1
.sym 15966 $abc$38792$n2162
.sym 15967 basesoc_timer0_load_storage[6]
.sym 15969 $abc$38792$n4920
.sym 15971 $abc$38792$n7851
.sym 15972 $abc$38792$n3655
.sym 15973 basesoc_timer0_reload_storage[6]
.sym 15975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15976 VexRiscv.CsrPlugin_hadException
.sym 15977 basesoc_vexriscv_ibus_adr[5]
.sym 15978 $abc$38792$n2318
.sym 15980 basesoc_bus_wishbone_dat_r[1]
.sym 15981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 15982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 15986 $abc$38792$n3812
.sym 15987 basesoc_timer0_reload_storage[14]
.sym 15988 $abc$38792$n3655
.sym 15989 VexRiscv._zz_204_
.sym 15990 $abc$38792$n3557_1
.sym 15991 $abc$38792$n3589_1
.sym 15992 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 15994 $abc$38792$n3571_1
.sym 15996 $abc$38792$n2166
.sym 16004 $abc$38792$n3355_1
.sym 16005 $abc$38792$n2114
.sym 16008 $abc$38792$n3557_1
.sym 16009 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 16011 $abc$38792$n5169
.sym 16012 $abc$38792$n3812
.sym 16018 grant
.sym 16020 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 16022 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 16027 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16033 $abc$38792$n3356_1
.sym 16034 $abc$38792$n2119
.sym 16036 $abc$38792$n3812
.sym 16037 $abc$38792$n3557_1
.sym 16039 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 16042 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 16045 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 16048 grant
.sym 16049 $abc$38792$n3355_1
.sym 16050 $abc$38792$n2119
.sym 16051 $abc$38792$n3356_1
.sym 16056 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16057 $abc$38792$n2119
.sym 16075 $abc$38792$n5169
.sym 16080 $abc$38792$n5169
.sym 16081 $abc$38792$n3812
.sym 16082 $abc$38792$n2114
.sym 16083 clk12_$glb_clk
.sym 16084 VexRiscv.reset_$glb_sr
.sym 16085 $abc$38792$n3567_1
.sym 16086 $abc$38792$n3734
.sym 16087 $abc$38792$n5139
.sym 16088 $abc$38792$n3725_1
.sym 16089 $abc$38792$n5637
.sym 16090 $abc$38792$n6445
.sym 16091 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 16092 $abc$38792$n2422
.sym 16094 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16095 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16096 $abc$38792$n3564_1
.sym 16097 $abc$38792$n4012_1
.sym 16098 basesoc_vexriscv_ibus_adr[5]
.sym 16099 $abc$38792$n3650
.sym 16100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 16101 $abc$38792$n3354_1
.sym 16102 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 16103 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 16105 $abc$38792$n2308
.sym 16106 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 16107 $abc$38792$n3646
.sym 16108 basesoc_timer0_load_storage[5]
.sym 16109 basesoc_timer0_reload_storage[0]
.sym 16110 $abc$38792$n3652
.sym 16111 basesoc_we
.sym 16112 $abc$38792$n4053
.sym 16113 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16114 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 16115 basesoc_timer0_load_storage[6]
.sym 16116 $abc$38792$n3932
.sym 16117 basesoc_dat_w[5]
.sym 16118 $abc$38792$n3567_1
.sym 16119 basesoc_timer0_eventmanager_status_w
.sym 16120 $abc$38792$n3933
.sym 16126 $abc$38792$n4052
.sym 16127 $abc$38792$n4054_1
.sym 16128 $abc$38792$n2435
.sym 16136 $abc$38792$n4013_1
.sym 16137 $abc$38792$n4011_1
.sym 16138 basesoc_dat_w[2]
.sym 16140 $abc$38792$n3276
.sym 16141 $abc$38792$n3822
.sym 16143 $abc$38792$n3255
.sym 16151 sys_rst
.sym 16159 $abc$38792$n3822
.sym 16160 $abc$38792$n4013_1
.sym 16161 $abc$38792$n4011_1
.sym 16162 $abc$38792$n3255
.sym 16183 $abc$38792$n4052
.sym 16184 $abc$38792$n4054_1
.sym 16185 $abc$38792$n3822
.sym 16186 $abc$38792$n3276
.sym 16189 basesoc_dat_w[2]
.sym 16190 sys_rst
.sym 16205 $abc$38792$n2435
.sym 16206 clk12_$glb_clk
.sym 16207 VexRiscv.reset_$glb_sr
.sym 16208 $abc$38792$n6375_1
.sym 16209 $abc$38792$n3665
.sym 16210 $abc$38792$n6098_1
.sym 16211 $abc$38792$n4915_1
.sym 16212 $abc$38792$n2314
.sym 16213 basesoc_uart_phy_storage[29]
.sym 16214 $abc$38792$n3658
.sym 16215 basesoc_uart_phy_storage[24]
.sym 16216 VexRiscv._zz_239_
.sym 16218 VexRiscv.CsrPlugin_mepc[16]
.sym 16219 VexRiscv.CsrPlugin_hadException
.sym 16220 $abc$38792$n5169
.sym 16221 basesoc_dat_w[4]
.sym 16222 VexRiscv.CsrPlugin_mepc[13]
.sym 16223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 16225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 16226 VexRiscv._zz_239_
.sym 16227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 16228 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 16229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 16230 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 16231 basesoc_dat_w[1]
.sym 16232 basesoc_timer0_reload_storage[30]
.sym 16233 basesoc_adr[0]
.sym 16234 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 16235 basesoc_adr[3]
.sym 16236 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 16238 $abc$38792$n3562_1
.sym 16239 $abc$38792$n3481
.sym 16240 $abc$38792$n86
.sym 16241 $abc$38792$n3521_1
.sym 16242 $abc$38792$n3822
.sym 16243 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 16249 $abc$38792$n3822
.sym 16252 basesoc_vexriscv_ibus_adr[5]
.sym 16253 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16254 $abc$38792$n3520_1
.sym 16257 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16260 $abc$38792$n3725_1
.sym 16261 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 16262 basesoc_vexriscv_ibus_adr[7]
.sym 16265 $abc$38792$n3524_1
.sym 16267 $abc$38792$n2425
.sym 16268 $abc$38792$n6299_1
.sym 16269 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 16275 $abc$38792$n2423
.sym 16288 $abc$38792$n3520_1
.sym 16289 $abc$38792$n3725_1
.sym 16290 $abc$38792$n6299_1
.sym 16291 $abc$38792$n3524_1
.sym 16295 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 16296 basesoc_vexriscv_ibus_adr[7]
.sym 16297 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16312 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16314 basesoc_vexriscv_ibus_adr[5]
.sym 16315 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 16318 $abc$38792$n3822
.sym 16320 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16325 $abc$38792$n3725_1
.sym 16326 $abc$38792$n2423
.sym 16328 $abc$38792$n2425
.sym 16329 clk12_$glb_clk
.sym 16330 VexRiscv.reset_$glb_sr
.sym 16331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16332 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 16333 $abc$38792$n6456_1
.sym 16334 $abc$38792$n6398_1
.sym 16335 basesoc_uart_phy_storage[1]
.sym 16336 $abc$38792$n4917_1
.sym 16337 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 16338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 16339 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 16340 basesoc_dat_w[1]
.sym 16341 basesoc_dat_w[1]
.sym 16343 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 16344 $abc$38792$n3658
.sym 16345 basesoc_vexriscv_ibus_adr[7]
.sym 16346 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 16347 VexRiscv._zz_41_[31]
.sym 16348 basesoc_uart_phy_storage[24]
.sym 16349 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16350 basesoc_vexriscv_ibus_adr[6]
.sym 16351 basesoc_adr[2]
.sym 16352 basesoc_timer0_load_storage[8]
.sym 16354 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 16355 $abc$38792$n3255
.sym 16356 $abc$38792$n3564_1
.sym 16357 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 16358 basesoc_timer0_reload_storage[4]
.sym 16359 $abc$38792$n2133
.sym 16360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16361 basesoc_timer0_value[8]
.sym 16362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 16363 $abc$38792$n3658
.sym 16364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16365 basesoc_timer0_reload_storage[30]
.sym 16366 basesoc_timer0_reload_storage[8]
.sym 16372 $abc$38792$n3564_1
.sym 16373 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16374 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 16381 sys_rst
.sym 16382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 16385 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 16387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 16388 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16391 $abc$38792$n3548_1
.sym 16393 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 16395 basesoc_we
.sym 16396 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16397 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 16400 basesoc_vexriscv_ibus_adr[6]
.sym 16403 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 16408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 16411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 16412 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 16413 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16414 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 16417 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 16418 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16420 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 16430 basesoc_vexriscv_ibus_adr[6]
.sym 16431 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 16432 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 16436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 16441 $abc$38792$n3564_1
.sym 16442 $abc$38792$n3548_1
.sym 16443 sys_rst
.sym 16444 basesoc_we
.sym 16450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 16451 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16452 clk12_$glb_clk
.sym 16454 $abc$38792$n4929_1
.sym 16455 basesoc_timer0_value[8]
.sym 16456 $abc$38792$n5155_1
.sym 16457 $abc$38792$n5199_1
.sym 16458 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 16459 $abc$38792$n4930
.sym 16460 basesoc_timer0_value[30]
.sym 16461 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 16462 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 16463 basesoc_dat_w[2]
.sym 16464 basesoc_dat_w[2]
.sym 16465 $abc$38792$n2137
.sym 16466 basesoc_vexriscv_ibus_adr[17]
.sym 16467 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 16468 basesoc_vexriscv_ibus_adr[7]
.sym 16470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 16471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 16472 $abc$38792$n3972
.sym 16473 $abc$38792$n3521_1
.sym 16474 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16475 $abc$38792$n6378_1
.sym 16476 $abc$38792$n3520_1
.sym 16477 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16478 $abc$38792$n3661
.sym 16479 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16480 basesoc_timer0_reload_storage[14]
.sym 16481 $abc$38792$n2166
.sym 16482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 16483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 16484 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 16485 VexRiscv._zz_204_
.sym 16486 $abc$38792$n3571_1
.sym 16487 $abc$38792$n2133
.sym 16488 $abc$38792$n3655
.sym 16489 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 16497 $abc$38792$n3571_1
.sym 16501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16502 $abc$38792$n3545_1
.sym 16505 basesoc_adr[3]
.sym 16509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 16510 basesoc_adr[2]
.sym 16513 $abc$38792$n90
.sym 16515 $abc$38792$n86
.sym 16517 $abc$38792$n3655
.sym 16518 basesoc_timer0_reload_storage[6]
.sym 16522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 16526 basesoc_timer0_load_storage[30]
.sym 16530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16534 $abc$38792$n3545_1
.sym 16535 $abc$38792$n3655
.sym 16536 basesoc_timer0_reload_storage[6]
.sym 16537 basesoc_timer0_load_storage[30]
.sym 16541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 16549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 16552 basesoc_adr[2]
.sym 16554 $abc$38792$n3571_1
.sym 16555 basesoc_adr[3]
.sym 16561 $abc$38792$n90
.sym 16564 $abc$38792$n86
.sym 16571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16574 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 16575 clk12_$glb_clk
.sym 16577 $abc$38792$n3913_1
.sym 16578 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 16579 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 16580 $abc$38792$n3909
.sym 16581 $abc$38792$n3912
.sym 16582 basesoc_timer0_value[6]
.sym 16583 $abc$38792$n3911
.sym 16584 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 16586 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16587 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16589 $abc$38792$n3655
.sym 16590 basesoc_timer0_value[30]
.sym 16591 sys_rst
.sym 16592 $abc$38792$n5727
.sym 16594 basesoc_vexriscv_ibus_adr[3]
.sym 16595 $abc$38792$n6460
.sym 16596 basesoc_vexriscv_ibus_adr[5]
.sym 16597 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16599 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 16600 basesoc_ctrl_storage[7]
.sym 16601 $abc$38792$n6407_1
.sym 16602 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 16603 basesoc_timer0_load_storage[6]
.sym 16604 $abc$38792$n4053
.sym 16605 basesoc_timer0_reload_storage[0]
.sym 16606 $abc$38792$n3567_1
.sym 16607 basesoc_timer0_reload_storage[3]
.sym 16608 $abc$38792$n5086_1
.sym 16609 $abc$38792$n3652
.sym 16610 basesoc_timer0_eventmanager_status_w
.sym 16611 basesoc_we
.sym 16618 basesoc_adr[4]
.sym 16621 basesoc_adr[2]
.sym 16623 sys_rst
.sym 16624 basesoc_adr[3]
.sym 16625 $abc$38792$n6461
.sym 16626 $abc$38792$n5655
.sym 16629 $abc$38792$n2119
.sym 16634 basesoc_timer0_eventmanager_status_w
.sym 16635 $abc$38792$n96
.sym 16636 $PACKER_GND_NET
.sym 16638 basesoc_timer0_reload_storage[6]
.sym 16640 $abc$38792$n98
.sym 16641 $abc$38792$n3646
.sym 16643 $abc$38792$n6460
.sym 16645 basesoc_we
.sym 16646 $abc$38792$n3571_1
.sym 16647 $abc$38792$n3667
.sym 16649 $abc$38792$n3593_1
.sym 16651 $abc$38792$n6460
.sym 16652 $abc$38792$n6461
.sym 16653 basesoc_adr[3]
.sym 16654 basesoc_adr[2]
.sym 16660 $PACKER_GND_NET
.sym 16663 $abc$38792$n3593_1
.sym 16664 sys_rst
.sym 16665 basesoc_we
.sym 16666 $abc$38792$n3571_1
.sym 16670 $abc$38792$n98
.sym 16676 $abc$38792$n96
.sym 16681 $abc$38792$n3571_1
.sym 16682 basesoc_adr[4]
.sym 16683 basesoc_adr[2]
.sym 16684 basesoc_adr[3]
.sym 16687 basesoc_timer0_reload_storage[6]
.sym 16688 $abc$38792$n5655
.sym 16689 basesoc_timer0_eventmanager_status_w
.sym 16693 $abc$38792$n3646
.sym 16694 $abc$38792$n3667
.sym 16695 sys_rst
.sym 16697 $abc$38792$n2119
.sym 16698 clk12_$glb_clk
.sym 16700 $abc$38792$n6434
.sym 16701 $abc$38792$n6438_1
.sym 16702 $abc$38792$n3652
.sym 16703 $abc$38792$n6433_1
.sym 16704 $abc$38792$n3906
.sym 16705 $abc$38792$n6466
.sym 16706 $abc$38792$n6407_1
.sym 16707 $abc$38792$n102
.sym 16708 $abc$38792$n5655
.sym 16710 $abc$38792$n3570_1
.sym 16711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 16713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 16714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 16715 VexRiscv._zz_41_[13]
.sym 16716 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 16717 spiflash_counter[7]
.sym 16719 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 16720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 16721 basesoc_vexriscv_ibus_adr[10]
.sym 16722 $abc$38792$n3935
.sym 16723 spiflash_counter[6]
.sym 16724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 16725 $abc$38792$n3521_1
.sym 16726 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 16727 basesoc_adr[3]
.sym 16728 VexRiscv._zz_204_
.sym 16729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 16730 $abc$38792$n3562_1
.sym 16731 basesoc_ctrl_reset_reset_r
.sym 16732 $abc$38792$n3481
.sym 16733 basesoc_dat_w[3]
.sym 16734 $abc$38792$n3482
.sym 16741 basesoc_dat_w[6]
.sym 16743 basesoc_ctrl_storage[24]
.sym 16744 $abc$38792$n3570_1
.sym 16745 basesoc_ctrl_reset_reset_r
.sym 16747 basesoc_adr[2]
.sym 16755 basesoc_dat_w[7]
.sym 16757 basesoc_dat_w[3]
.sym 16758 $abc$38792$n3571_1
.sym 16759 basesoc_ctrl_storage[29]
.sym 16760 basesoc_adr[3]
.sym 16764 basesoc_ctrl_bus_errors[31]
.sym 16765 basesoc_ctrl_storage[16]
.sym 16766 $abc$38792$n3567_1
.sym 16768 $abc$38792$n2137
.sym 16769 basesoc_ctrl_bus_errors[29]
.sym 16771 basesoc_ctrl_storage[31]
.sym 16772 $abc$38792$n3571_1
.sym 16774 basesoc_ctrl_storage[24]
.sym 16775 basesoc_ctrl_storage[16]
.sym 16776 $abc$38792$n3567_1
.sym 16777 $abc$38792$n3570_1
.sym 16780 basesoc_ctrl_bus_errors[29]
.sym 16781 basesoc_adr[2]
.sym 16782 $abc$38792$n3571_1
.sym 16783 basesoc_ctrl_storage[29]
.sym 16788 basesoc_ctrl_reset_reset_r
.sym 16792 $abc$38792$n3571_1
.sym 16794 basesoc_adr[3]
.sym 16795 basesoc_adr[2]
.sym 16798 basesoc_dat_w[6]
.sym 16805 basesoc_dat_w[3]
.sym 16813 basesoc_dat_w[7]
.sym 16816 basesoc_ctrl_storage[31]
.sym 16817 basesoc_adr[2]
.sym 16818 basesoc_ctrl_bus_errors[31]
.sym 16819 $abc$38792$n3571_1
.sym 16820 $abc$38792$n2137
.sym 16821 clk12_$glb_clk
.sym 16822 sys_rst_$glb_sr
.sym 16823 $abc$38792$n3910_1
.sym 16824 $abc$38792$n6437
.sym 16825 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 16826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 16827 $abc$38792$n3914
.sym 16828 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 16829 $abc$38792$n6465_1
.sym 16830 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 16831 $abc$38792$n5679
.sym 16835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16836 VexRiscv.CsrPlugin_hadException
.sym 16837 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 16838 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 16839 VexRiscv._zz_41_[31]
.sym 16840 $abc$38792$n2326
.sym 16841 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 16842 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 16843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16844 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 16845 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 16846 $abc$38792$n3652
.sym 16847 VexRiscv._zz_323_[12]
.sym 16848 $abc$38792$n3658
.sym 16849 $abc$38792$n2316
.sym 16850 basesoc_ctrl_bus_errors[31]
.sym 16851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16852 $abc$38792$n5057_1
.sym 16853 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 16855 basesoc_ctrl_bus_errors[29]
.sym 16856 $abc$38792$n3564_1
.sym 16857 basesoc_timer0_reload_storage[4]
.sym 16858 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 16867 basesoc_dat_w[7]
.sym 16869 sys_rst
.sym 16875 $abc$38792$n3570_1
.sym 16876 $abc$38792$n3567_1
.sym 16877 sys_rst
.sym 16879 $abc$38792$n3646
.sym 16881 $abc$38792$n3548_1
.sym 16882 $abc$38792$n2316
.sym 16883 basesoc_we
.sym 16888 basesoc_adr[4]
.sym 16889 $abc$38792$n3655
.sym 16890 basesoc_dat_w[4]
.sym 16891 basesoc_ctrl_reset_reset_r
.sym 16893 basesoc_dat_w[3]
.sym 16894 basesoc_dat_w[6]
.sym 16895 $abc$38792$n3548_1
.sym 16897 $abc$38792$n3570_1
.sym 16898 basesoc_we
.sym 16899 sys_rst
.sym 16900 $abc$38792$n3548_1
.sym 16905 basesoc_dat_w[4]
.sym 16911 basesoc_ctrl_reset_reset_r
.sym 16916 basesoc_dat_w[3]
.sym 16922 basesoc_dat_w[6]
.sym 16927 sys_rst
.sym 16928 $abc$38792$n3646
.sym 16929 basesoc_adr[4]
.sym 16930 $abc$38792$n3655
.sym 16933 $abc$38792$n3548_1
.sym 16934 basesoc_we
.sym 16935 sys_rst
.sym 16936 $abc$38792$n3567_1
.sym 16939 basesoc_dat_w[7]
.sym 16943 $abc$38792$n2316
.sym 16944 clk12_$glb_clk
.sym 16945 sys_rst_$glb_sr
.sym 16946 VexRiscv._zz_323_[4]
.sym 16947 $abc$38792$n4527
.sym 16948 VexRiscv._zz_323_[3]
.sym 16949 VexRiscv._zz_323_[14]
.sym 16950 VexRiscv._zz_323_[11]
.sym 16951 $abc$38792$n4525
.sym 16952 VexRiscv._zz_323_[12]
.sym 16953 $abc$38792$n3407_1
.sym 16954 $abc$38792$n4503
.sym 16955 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 16956 $abc$38792$n3655
.sym 16957 $abc$38792$n6299_1
.sym 16958 $abc$38792$n2137
.sym 16959 $abc$38792$n7852
.sym 16960 $PACKER_VCC_NET
.sym 16961 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 16962 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 16963 basesoc_vexriscv_ibus_adr[19]
.sym 16964 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 16965 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 16968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 16969 $PACKER_VCC_NET
.sym 16970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 16971 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16972 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16973 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 16974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 16975 $abc$38792$n3661
.sym 16976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 16977 $abc$38792$n5
.sym 16978 $abc$38792$n3661
.sym 16979 $abc$38792$n3570_1
.sym 16980 $abc$38792$n3655
.sym 16981 VexRiscv._zz_204_
.sym 16990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 16998 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 17005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 17006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 17009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 17012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 17013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 17017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 17021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 17026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 17033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 17041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 17046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 17053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 17057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 17064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 17066 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17067 clk12_$glb_clk
.sym 17069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 17070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 17071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 17072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 17073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 17074 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 17075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 17076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 17078 basesoc_timer0_en_storage
.sym 17079 basesoc_timer0_en_storage
.sym 17081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 17083 basesoc_vexriscv_ibus_adr[18]
.sym 17084 $abc$38792$n5098_1
.sym 17085 basesoc_vexriscv_ibus_adr[10]
.sym 17086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 17087 basesoc_vexriscv_ibus_adr[28]
.sym 17089 basesoc_vexriscv_ibus_adr[18]
.sym 17091 basesoc_vexriscv_ibus_adr[15]
.sym 17092 basesoc_vexriscv_ibus_adr[24]
.sym 17093 $abc$38792$n4133
.sym 17094 basesoc_ctrl_bus_errors[24]
.sym 17095 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 17096 VexRiscv._zz_323_[13]
.sym 17098 $abc$38792$n3567_1
.sym 17099 $abc$38792$n4124
.sym 17100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 17101 $abc$38792$n4127
.sym 17102 basesoc_timer0_eventmanager_status_w
.sym 17103 $abc$38792$n4053
.sym 17113 basesoc_timer0_eventmanager_status_w
.sym 17115 basesoc_ctrl_storage[30]
.sym 17116 basesoc_timer0_value[0]
.sym 17117 basesoc_timer0_load_storage[1]
.sym 17118 basesoc_timer0_value[1]
.sym 17120 basesoc_dat_w[4]
.sym 17122 $abc$38792$n3567_1
.sym 17123 $abc$38792$n5141
.sym 17125 basesoc_timer0_load_storage[1]
.sym 17128 basesoc_ctrl_storage[22]
.sym 17131 $abc$38792$n3655
.sym 17132 basesoc_timer0_en_storage
.sym 17133 $abc$38792$n3564_1
.sym 17135 basesoc_timer0_reload_storage[1]
.sym 17137 $abc$38792$n2338
.sym 17139 $abc$38792$n3570_1
.sym 17140 sys_rst
.sym 17143 basesoc_timer0_en_storage
.sym 17144 basesoc_timer0_load_storage[1]
.sym 17145 $abc$38792$n5141
.sym 17149 basesoc_dat_w[4]
.sym 17151 sys_rst
.sym 17162 basesoc_timer0_en_storage
.sym 17163 sys_rst
.sym 17164 basesoc_timer0_value[0]
.sym 17167 $abc$38792$n3570_1
.sym 17168 $abc$38792$n3567_1
.sym 17169 basesoc_ctrl_storage[22]
.sym 17170 basesoc_ctrl_storage[30]
.sym 17173 basesoc_timer0_value[1]
.sym 17174 basesoc_timer0_reload_storage[1]
.sym 17175 basesoc_timer0_eventmanager_status_w
.sym 17179 basesoc_timer0_load_storage[1]
.sym 17180 $abc$38792$n3564_1
.sym 17181 basesoc_timer0_reload_storage[1]
.sym 17182 $abc$38792$n3655
.sym 17189 $abc$38792$n2338
.sym 17190 clk12_$glb_clk
.sym 17191 sys_rst_$glb_sr
.sym 17192 $abc$38792$n4351_1
.sym 17193 $abc$38792$n4563
.sym 17194 $abc$38792$n3386_1
.sym 17195 $abc$38792$n5104_1
.sym 17196 $abc$38792$n3427_1
.sym 17197 VexRiscv._zz_204_
.sym 17198 $abc$38792$n5060_1
.sym 17199 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 17200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17204 basesoc_timer0_value[1]
.sym 17207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17212 basesoc_dat_w[1]
.sym 17216 $abc$38792$n3665
.sym 17218 $abc$38792$n3562_1
.sym 17219 VexRiscv._zz_204_
.sym 17220 $abc$38792$n3481
.sym 17221 $abc$38792$n3521_1
.sym 17222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 17223 basesoc_vexriscv_dbus_we
.sym 17224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 17225 $abc$38792$n3482
.sym 17226 $abc$38792$n3822
.sym 17233 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 17239 basesoc_vexriscv_dbus_cyc
.sym 17242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17247 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17249 $abc$38792$n4351_1
.sym 17250 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17257 grant
.sym 17261 $abc$38792$n3356_1
.sym 17262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 17269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17290 basesoc_vexriscv_dbus_cyc
.sym 17291 $abc$38792$n3356_1
.sym 17292 $abc$38792$n4351_1
.sym 17293 grant
.sym 17299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 17305 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 17312 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 17313 clk12_$glb_clk
.sym 17315 VexRiscv._zz_323_[1]
.sym 17316 VexRiscv._zz_323_[13]
.sym 17317 $abc$38792$n7427
.sym 17318 VexRiscv._zz_323_[2]
.sym 17319 $abc$38792$n7429
.sym 17320 $abc$38792$n7430
.sym 17321 VexRiscv._zz_323_[5]
.sym 17322 VexRiscv._zz_323_[15]
.sym 17327 $abc$38792$n6299_1
.sym 17329 basesoc_timer0_value[0]
.sym 17332 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 17333 $abc$38792$n3430_1
.sym 17336 $abc$38792$n3403_1
.sym 17337 $abc$38792$n9
.sym 17338 $abc$38792$n2135
.sym 17339 $abc$38792$n5057_1
.sym 17340 $abc$38792$n7429
.sym 17341 $abc$38792$n3658
.sym 17342 $abc$38792$n7430
.sym 17343 VexRiscv._zz_198_
.sym 17344 VexRiscv._zz_323_[12]
.sym 17345 VexRiscv._zz_136_[22]
.sym 17346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 17347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 17349 $abc$38792$n3564_1
.sym 17350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 17359 VexRiscv.CsrPlugin_mepc[23]
.sym 17361 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 17363 $abc$38792$n3935
.sym 17367 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 17368 $abc$38792$n3855
.sym 17369 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 17371 $abc$38792$n3522_1
.sym 17372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17377 VexRiscv.CsrPlugin_mepc[16]
.sym 17379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17387 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17389 $abc$38792$n3522_1
.sym 17391 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17397 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 17407 $abc$38792$n3935
.sym 17408 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 17409 VexRiscv.CsrPlugin_mepc[16]
.sym 17416 $abc$38792$n3855
.sym 17419 VexRiscv.CsrPlugin_mepc[23]
.sym 17420 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 17421 $abc$38792$n3935
.sym 17426 $abc$38792$n3855
.sym 17433 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17436 clk12_$glb_clk
.sym 17437 VexRiscv.reset_$glb_sr
.sym 17438 VexRiscv._zz_198_
.sym 17439 $abc$38792$n6412_1
.sym 17440 array_muxed1[13]
.sym 17441 basesoc_vexriscv_dbus_we
.sym 17442 $abc$38792$n3482
.sym 17443 $abc$38792$n5058_1
.sym 17444 $abc$38792$n5057_1
.sym 17445 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17446 VexRiscv._zz_316_[9]
.sym 17450 VexRiscv._zz_323_[0]
.sym 17451 $abc$38792$n4166
.sym 17452 $abc$38792$n5
.sym 17453 VexRiscv.CsrPlugin_mepc[23]
.sym 17455 $abc$38792$n2326
.sym 17456 $abc$38792$n3426_1
.sym 17457 VexRiscv._zz_323_[17]
.sym 17458 $abc$38792$n7433
.sym 17459 $abc$38792$n4157
.sym 17460 $abc$38792$n2326
.sym 17461 $abc$38792$n7427
.sym 17462 $abc$38792$n7852
.sym 17463 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17464 $abc$38792$n149
.sym 17465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 17466 $abc$38792$n3661
.sym 17467 $abc$38792$n3570_1
.sym 17468 $abc$38792$n3661
.sym 17469 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17471 VexRiscv._zz_198_
.sym 17472 $abc$38792$n6299_1
.sym 17473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 17480 VexRiscv._zz_238_[1]
.sym 17483 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 17484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17489 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17491 VexRiscv.lastStageIsFiring
.sym 17492 basesoc_ctrl_bus_errors[8]
.sym 17494 VexRiscv._zz_238_[0]
.sym 17495 $abc$38792$n3564_1
.sym 17498 basesoc_ctrl_storage[8]
.sym 17499 VexRiscv._zz_29_
.sym 17503 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 17505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17506 $abc$38792$n2486
.sym 17509 $abc$38792$n3655
.sym 17518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17533 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 17536 basesoc_ctrl_bus_errors[8]
.sym 17537 $abc$38792$n3655
.sym 17538 $abc$38792$n3564_1
.sym 17539 basesoc_ctrl_storage[8]
.sym 17542 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 17551 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 17554 VexRiscv.lastStageIsFiring
.sym 17555 VexRiscv._zz_29_
.sym 17556 VexRiscv._zz_238_[1]
.sym 17557 VexRiscv._zz_238_[0]
.sym 17558 $abc$38792$n2486
.sym 17559 clk12_$glb_clk
.sym 17561 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 17562 $abc$38792$n3402_1
.sym 17563 VexRiscv._zz_288_[8]
.sym 17564 VexRiscv._zz_41_[25]
.sym 17565 VexRiscv._zz_41_[12]
.sym 17566 VexRiscv._zz_41_[8]
.sym 17567 $abc$38792$n6408_1
.sym 17568 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 17571 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17574 basesoc_ctrl_storage[0]
.sym 17576 $PACKER_GND_NET
.sym 17578 $abc$38792$n2150
.sym 17579 VexRiscv.execute_arbitration_isValid
.sym 17582 basesoc_ctrl_bus_errors[0]
.sym 17583 $abc$38792$n5059_1
.sym 17584 array_muxed1[13]
.sym 17585 VexRiscv._zz_29_
.sym 17586 $abc$38792$n2423
.sym 17587 $abc$38792$n3524_1
.sym 17588 basesoc_dat_w[5]
.sym 17589 $abc$38792$n3430_1
.sym 17590 $abc$38792$n3567_1
.sym 17592 $abc$38792$n3456
.sym 17593 VexRiscv.CsrPlugin_hadException
.sym 17594 VexRiscv.memory_arbitration_isValid
.sym 17596 $abc$38792$n3402_1
.sym 17603 basesoc_ctrl_storage[26]
.sym 17604 $abc$38792$n4345_1
.sym 17605 $abc$38792$n3524_1
.sym 17606 $abc$38792$n3567_1
.sym 17607 $abc$38792$n149
.sym 17608 basesoc_ctrl_storage[13]
.sym 17609 basesoc_ctrl_bus_errors[13]
.sym 17610 $abc$38792$n2423
.sym 17611 $abc$38792$n3520_1
.sym 17612 $abc$38792$n4347
.sym 17613 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 17615 $abc$38792$n6299_1
.sym 17616 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 17617 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17618 VexRiscv.memory_arbitration_isValid
.sym 17620 $abc$38792$n3426_1
.sym 17621 $abc$38792$n3564_1
.sym 17627 $abc$38792$n3570_1
.sym 17628 $abc$38792$n4345_1
.sym 17629 VexRiscv.CsrPlugin_exception
.sym 17630 $abc$38792$n151
.sym 17631 $abc$38792$n3655
.sym 17632 $abc$38792$n70
.sym 17635 VexRiscv.CsrPlugin_exception
.sym 17641 $abc$38792$n4347
.sym 17642 $abc$38792$n3426_1
.sym 17643 $abc$38792$n2423
.sym 17644 $abc$38792$n4345_1
.sym 17647 $abc$38792$n6299_1
.sym 17648 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 17649 $abc$38792$n3520_1
.sym 17650 $abc$38792$n3524_1
.sym 17653 $abc$38792$n70
.sym 17654 $abc$38792$n3570_1
.sym 17655 basesoc_ctrl_storage[26]
.sym 17656 $abc$38792$n3567_1
.sym 17659 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17660 $abc$38792$n149
.sym 17661 VexRiscv.memory_arbitration_isValid
.sym 17662 $abc$38792$n151
.sym 17665 basesoc_ctrl_bus_errors[13]
.sym 17666 $abc$38792$n3655
.sym 17667 $abc$38792$n3564_1
.sym 17668 basesoc_ctrl_storage[13]
.sym 17671 $abc$38792$n3426_1
.sym 17672 $abc$38792$n4345_1
.sym 17678 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 17682 clk12_$glb_clk
.sym 17683 VexRiscv.reset_$glb_sr
.sym 17684 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 17685 $abc$38792$n3403_1
.sym 17686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 17687 $abc$38792$n5082
.sym 17688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17689 $abc$38792$n2439
.sym 17690 $abc$38792$n5084
.sym 17691 $abc$38792$n5083_1
.sym 17693 VexRiscv.CsrPlugin_mepc[16]
.sym 17696 VexRiscv.CsrPlugin_hadException
.sym 17697 VexRiscv._zz_323_[17]
.sym 17698 basesoc_timer0_value_status[14]
.sym 17699 VexRiscv._zz_41_[25]
.sym 17700 basesoc_timer0_value_status[13]
.sym 17703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17704 basesoc_timer0_value_status[30]
.sym 17705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17706 basesoc_ctrl_bus_errors[8]
.sym 17707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17709 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17710 $abc$38792$n3527_1
.sym 17712 $abc$38792$n3481
.sym 17713 VexRiscv.lastStageIsFiring
.sym 17714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 17715 $abc$38792$n151
.sym 17717 $abc$38792$n3430_1
.sym 17718 basesoc_ctrl_bus_errors[12]
.sym 17719 VexRiscv._zz_204_
.sym 17726 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 17728 VexRiscv.CsrPlugin_exception
.sym 17730 $abc$38792$n3481
.sym 17731 VexRiscv.CsrPlugin_interrupt_valid
.sym 17734 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 17736 VexRiscv.CsrPlugin_exception
.sym 17737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17739 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 17743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17748 basesoc_dat_w[5]
.sym 17751 basesoc_dat_w[2]
.sym 17752 $abc$38792$n2137
.sym 17755 $abc$38792$n3524_1
.sym 17756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17758 VexRiscv.CsrPlugin_exception
.sym 17764 basesoc_dat_w[2]
.sym 17772 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 17773 $abc$38792$n3524_1
.sym 17776 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 17777 VexRiscv.CsrPlugin_interrupt_valid
.sym 17778 VexRiscv.CsrPlugin_exception
.sym 17779 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 17790 basesoc_dat_w[5]
.sym 17794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17797 $abc$38792$n3481
.sym 17800 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 17801 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 17802 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 17803 VexRiscv.CsrPlugin_exception
.sym 17804 $abc$38792$n2137
.sym 17805 clk12_$glb_clk
.sym 17806 sys_rst_$glb_sr
.sym 17807 VexRiscv.dBus_cmd_payload_wr
.sym 17808 VexRiscv._zz_37_[0]
.sym 17809 $abc$38792$n7438
.sym 17810 $abc$38792$n2482
.sym 17811 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 17812 $abc$38792$n7436
.sym 17813 $abc$38792$n7439
.sym 17814 $abc$38792$n3527_1
.sym 17819 $abc$38792$n7852
.sym 17820 $abc$38792$n64
.sym 17821 $abc$38792$n3655
.sym 17824 $abc$38792$n5
.sym 17825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17826 $abc$38792$n3812
.sym 17827 $abc$38792$n3564_1
.sym 17828 $abc$38792$n3403_1
.sym 17829 $abc$38792$n5066_1
.sym 17830 $PACKER_VCC_NET
.sym 17831 $abc$38792$n72
.sym 17832 VexRiscv._zz_323_[12]
.sym 17833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 17835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 17836 $abc$38792$n7439
.sym 17837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17838 VexRiscv._zz_136_[6]
.sym 17839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17841 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17849 VexRiscv.execute_arbitration_isValid
.sym 17854 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 17857 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17866 $abc$38792$n2109
.sym 17871 VexRiscv.decode_to_execute_IS_CSR
.sym 17872 $abc$38792$n3812
.sym 17879 VexRiscv._zz_204_
.sym 17888 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17894 VexRiscv.execute_arbitration_isValid
.sym 17896 VexRiscv.decode_to_execute_IS_CSR
.sym 17924 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 17925 $abc$38792$n3812
.sym 17926 VexRiscv._zz_204_
.sym 17927 $abc$38792$n2109
.sym 17928 clk12_$glb_clk
.sym 17929 VexRiscv.reset_$glb_sr
.sym 17930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 17931 VexRiscv._zz_136_[5]
.sym 17932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 17933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 17934 $abc$38792$n3416
.sym 17935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 17936 $abc$38792$n7428
.sym 17937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 17943 basesoc_dat_w[1]
.sym 17944 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 17945 $abc$38792$n2482
.sym 17946 $PACKER_VCC_NET
.sym 17948 $abc$38792$n3430_1
.sym 17949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17950 $abc$38792$n7431
.sym 17951 VexRiscv._zz_37_[0]
.sym 17952 VexRiscv.CsrPlugin_hadException
.sym 17953 $abc$38792$n7438
.sym 17954 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 17956 $abc$38792$n149
.sym 17957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 17963 $abc$38792$n6299_1
.sym 17965 $abc$38792$n2439
.sym 17974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17981 $abc$38792$n3514_1
.sym 17982 $abc$38792$n2471
.sym 17984 $abc$38792$n3481
.sym 17986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 17989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17991 $PACKER_VCC_NET
.sym 17997 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 17998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 17999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 18017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 18018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 18035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 18036 $abc$38792$n3514_1
.sym 18037 $abc$38792$n3481
.sym 18040 $PACKER_VCC_NET
.sym 18046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18050 $abc$38792$n2471
.sym 18051 clk12_$glb_clk
.sym 18053 $abc$38792$n3504
.sym 18054 $abc$38792$n7437
.sym 18055 $abc$38792$n3488
.sym 18056 $abc$38792$n7440
.sym 18057 $abc$38792$n3505
.sym 18058 $abc$38792$n3495
.sym 18059 $abc$38792$n6296_1
.sym 18060 $abc$38792$n3494
.sym 18061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 18066 $abc$38792$n7428
.sym 18068 $abc$38792$n2471
.sym 18069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 18070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 18071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 18074 VexRiscv._zz_136_[5]
.sym 18075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 18076 $abc$38792$n151
.sym 18077 VexRiscv._zz_29_
.sym 18081 VexRiscv.memory_arbitration_isValid
.sym 18083 $abc$38792$n3507
.sym 18084 $abc$38792$n3456
.sym 18085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18086 $abc$38792$n3508
.sym 18096 $abc$38792$n3519_1
.sym 18097 $abc$38792$n6298_1
.sym 18098 $abc$38792$n3489
.sym 18099 $abc$38792$n6297
.sym 18103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 18104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 18105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 18106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18107 $abc$38792$n3513
.sym 18111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18114 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 18116 $abc$38792$n6296_1
.sym 18118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 18130 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 18134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 18139 $abc$38792$n3513
.sym 18140 $abc$38792$n6297
.sym 18141 $abc$38792$n3519_1
.sym 18142 $abc$38792$n6298_1
.sym 18146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 18153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 18157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18158 $abc$38792$n3489
.sym 18159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18160 $abc$38792$n6296_1
.sym 18164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 18173 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 18174 clk12_$glb_clk
.sym 18176 VexRiscv.memory_arbitration_isValid
.sym 18177 $abc$38792$n6295_1
.sym 18178 $abc$38792$n7441
.sym 18179 $abc$38792$n3410
.sym 18180 $abc$38792$n3478
.sym 18181 $abc$38792$n3506
.sym 18182 $abc$38792$n3503
.sym 18183 $abc$38792$n3512
.sym 18185 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 18188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18189 $PACKER_VCC_NET
.sym 18190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 18194 VexRiscv._zz_255_[0]
.sym 18196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18204 $abc$38792$n3509
.sym 18205 VexRiscv.lastStageIsFiring
.sym 18208 VexRiscv._zz_18_
.sym 18209 $abc$38792$n3481
.sym 18217 $abc$38792$n6301_1
.sym 18221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18223 $abc$38792$n6296_1
.sym 18224 $abc$38792$n3494
.sym 18225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18227 $abc$38792$n6302_1
.sym 18231 $abc$38792$n3509
.sym 18232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18233 $abc$38792$n3492
.sym 18234 $abc$38792$n3498_1
.sym 18236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18246 $abc$38792$n3499
.sym 18247 $abc$38792$n3503
.sym 18250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18262 $abc$38792$n6301_1
.sym 18263 $abc$38792$n3494
.sym 18264 $abc$38792$n3499
.sym 18265 $abc$38792$n3498_1
.sym 18268 $abc$38792$n6302_1
.sym 18269 $abc$38792$n3492
.sym 18270 $abc$38792$n3503
.sym 18271 $abc$38792$n6296_1
.sym 18274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18275 $abc$38792$n3509
.sym 18276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18299 $abc$38792$n3457
.sym 18300 $abc$38792$n3480
.sym 18302 $abc$38792$n3456
.sym 18303 VexRiscv.lastStagePc[14]
.sym 18306 $abc$38792$n3479
.sym 18313 VexRiscv._zz_195_[14]
.sym 18314 $abc$38792$n3410
.sym 18315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 18334 VexRiscv._zz_136_[25]
.sym 18370 VexRiscv._zz_16_
.sym 18374 VexRiscv._zz_16_
.sym 18420 clk12_$glb_clk
.sym 18428 VexRiscv._zz_16_
.sym 18443 $abc$38792$n7852
.sym 18445 $abc$38792$n3458
.sym 18448 $abc$38792$n149
.sym 18567 VexRiscv._zz_161_
.sym 18689 $PACKER_VCC_NET
.sym 18801 $PACKER_VCC_NET
.sym 18891 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 18892 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 18893 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 18897 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 18905 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 18907 $abc$38792$n3567_1
.sym 18913 basesoc_vexriscv_dbus_we
.sym 18915 $abc$38792$n6098_1
.sym 18935 $abc$38792$n2348
.sym 18952 basesoc_ctrl_reset_reset_r
.sym 19005 basesoc_ctrl_reset_reset_r
.sym 19012 $abc$38792$n2348
.sym 19013 clk12_$glb_clk
.sym 19014 sys_rst_$glb_sr
.sym 19020 $abc$38792$n2348
.sym 19022 $abc$38792$n5343
.sym 19023 csrbankarray_csrbank2_bitbang0_w[1]
.sym 19026 csrbankarray_csrbank2_bitbang0_w[2]
.sym 19029 $abc$38792$n5082
.sym 19030 $abc$38792$n3568_1
.sym 19033 basesoc_dat_w[4]
.sym 19035 basesoc_dat_w[7]
.sym 19036 slave_sel_r[2]
.sym 19038 $abc$38792$n6130_1
.sym 19046 basesoc_ctrl_reset_reset_r
.sym 19054 basesoc_adr[2]
.sym 19064 array_muxed1[6]
.sym 19071 VexRiscv._zz_130_[1]
.sym 19074 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 19081 basesoc_adr[2]
.sym 19082 VexRiscv._zz_130_[7]
.sym 19083 csrbankarray_csrbank2_bitbang_en0_w
.sym 19084 $abc$38792$n2346
.sym 19085 sys_rst
.sym 19089 $abc$38792$n6132_1
.sym 19097 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 19098 $abc$38792$n5347
.sym 19101 VexRiscv._zz_171_[1]
.sym 19105 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 19107 $abc$38792$n7851
.sym 19110 $abc$38792$n5113_1
.sym 19112 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19113 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 19119 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19121 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 19135 VexRiscv._zz_171_[1]
.sym 19142 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 19143 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 19144 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19153 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19154 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 19155 $abc$38792$n5347
.sym 19156 $abc$38792$n5113_1
.sym 19165 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 19166 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19167 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 19175 $abc$38792$n7851
.sym 19176 clk12_$glb_clk
.sym 19180 array_muxed1[6]
.sym 19181 $abc$38792$n2346
.sym 19183 array_muxed1[11]
.sym 19185 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19186 $abc$38792$n5346
.sym 19189 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 19191 csrbankarray_csrbank2_bitbang_en0_w
.sym 19193 $abc$38792$n5343
.sym 19194 $abc$38792$n5113_1
.sym 19196 basesoc_adr[0]
.sym 19197 array_muxed0[6]
.sym 19199 $abc$38792$n2348
.sym 19200 array_muxed0[10]
.sym 19201 $abc$38792$n3692_1
.sym 19202 $abc$38792$n3568_1
.sym 19203 spiflash_bus_dat_r[7]
.sym 19204 $abc$38792$n2332
.sym 19205 basesoc_uart_phy_storage[0]
.sym 19206 csrbankarray_csrbank2_bitbang0_w[1]
.sym 19207 $abc$38792$n4898_1
.sym 19208 $abc$38792$n2160
.sym 19209 basesoc_ctrl_reset_reset_r
.sym 19210 $abc$38792$n15
.sym 19211 spiflash_i
.sym 19212 csrbankarray_csrbank2_bitbang0_w[2]
.sym 19219 VexRiscv._zz_171_[1]
.sym 19221 $abc$38792$n7851
.sym 19224 VexRiscv.decode_to_execute_RS2[12]
.sym 19229 VexRiscv._zz_130_[4]
.sym 19236 basesoc_vexriscv_dbus_we
.sym 19237 VexRiscv._zz_130_[1]
.sym 19241 VexRiscv._zz_171_[0]
.sym 19244 VexRiscv._zz_130_[5]
.sym 19245 grant
.sym 19247 VexRiscv._zz_130_[7]
.sym 19261 VexRiscv._zz_171_[0]
.sym 19264 VexRiscv._zz_171_[0]
.sym 19265 VexRiscv._zz_130_[4]
.sym 19266 VexRiscv._zz_171_[1]
.sym 19267 VexRiscv.decode_to_execute_RS2[12]
.sym 19272 VexRiscv._zz_130_[4]
.sym 19276 VexRiscv._zz_130_[5]
.sym 19285 VexRiscv._zz_130_[1]
.sym 19289 basesoc_vexriscv_dbus_we
.sym 19291 grant
.sym 19296 VexRiscv._zz_130_[7]
.sym 19298 $abc$38792$n7851
.sym 19299 clk12_$glb_clk
.sym 19302 basesoc_timer0_reload_storage[11]
.sym 19303 $abc$38792$n2352
.sym 19305 $abc$38792$n3546_1
.sym 19307 $abc$38792$n5051_1
.sym 19308 $abc$38792$n5052_1
.sym 19311 basesoc_uart_phy_storage[29]
.sym 19312 $abc$38792$n3910_1
.sym 19315 $abc$38792$n7851
.sym 19317 array_muxed0[4]
.sym 19318 basesoc_we
.sym 19319 basesoc_dat_w[5]
.sym 19320 $abc$38792$n3692_1
.sym 19321 array_muxed0[10]
.sym 19324 $abc$38792$n3309
.sym 19325 basesoc_adr[2]
.sym 19326 basesoc_we
.sym 19327 VexRiscv.decode_to_execute_RS2[11]
.sym 19328 $abc$38792$n3692
.sym 19329 basesoc_adr[0]
.sym 19330 VexRiscv._zz_130_[5]
.sym 19331 grant
.sym 19332 sys_rst
.sym 19333 $abc$38792$n3685
.sym 19334 VexRiscv._zz_171_[0]
.sym 19335 basesoc_adr[1]
.sym 19336 $abc$38792$n3692_1
.sym 19345 spiflash_bus_dat_r[6]
.sym 19355 spiflash_bus_dat_r[5]
.sym 19360 $abc$38792$n2352
.sym 19396 spiflash_bus_dat_r[5]
.sym 19412 spiflash_bus_dat_r[6]
.sym 19421 $abc$38792$n2352
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 $abc$38792$n3545_1
.sym 19425 basesoc_dat_w[6]
.sym 19426 $abc$38792$n4898_1
.sym 19427 $abc$38792$n3696
.sym 19428 basesoc_adr[4]
.sym 19429 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 19430 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 19431 slave_sel_r[1]
.sym 19433 basesoc_vexriscv_ibus_adr[16]
.sym 19434 basesoc_vexriscv_ibus_adr[16]
.sym 19435 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 19437 $abc$38792$n3571_1
.sym 19439 basesoc_vexriscv_ibus_adr[18]
.sym 19440 basesoc_dat_w[3]
.sym 19441 $abc$38792$n3355_1
.sym 19442 basesoc_dat_w[7]
.sym 19444 basesoc_dat_w[4]
.sym 19445 VexRiscv._zz_130_[4]
.sym 19446 array_muxed0[9]
.sym 19447 basesoc_adr[0]
.sym 19449 $abc$38792$n2984
.sym 19450 slave_sel[2]
.sym 19451 $abc$38792$n3548_1
.sym 19452 $abc$38792$n3546_1
.sym 19453 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 19454 $abc$38792$n3547_1
.sym 19456 basesoc_timer0_reload_storage[19]
.sym 19458 $abc$38792$n7851
.sym 19459 basesoc_dat_w[6]
.sym 19465 basesoc_bus_wishbone_dat_r[6]
.sym 19468 spiflash_bus_dat_r[6]
.sym 19471 slave_sel_r[0]
.sym 19472 $abc$38792$n3565_1
.sym 19474 basesoc_adr[0]
.sym 19476 $abc$38792$n2332
.sym 19479 basesoc_ctrl_reset_reset_r
.sym 19481 $abc$38792$n3545_1
.sym 19486 basesoc_we
.sym 19488 slave_sel_r[1]
.sym 19491 $abc$38792$n3646
.sym 19492 sys_rst
.sym 19493 basesoc_adr[4]
.sym 19494 $abc$38792$n3593_1
.sym 19495 basesoc_adr[1]
.sym 19498 basesoc_adr[0]
.sym 19501 basesoc_adr[1]
.sym 19504 basesoc_adr[4]
.sym 19505 sys_rst
.sym 19506 $abc$38792$n3646
.sym 19507 $abc$38792$n3545_1
.sym 19516 basesoc_we
.sym 19517 sys_rst
.sym 19518 $abc$38792$n3565_1
.sym 19519 $abc$38792$n3593_1
.sym 19522 basesoc_bus_wishbone_dat_r[6]
.sym 19523 slave_sel_r[1]
.sym 19524 slave_sel_r[0]
.sym 19525 spiflash_bus_dat_r[6]
.sym 19540 basesoc_ctrl_reset_reset_r
.sym 19544 $abc$38792$n2332
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19547 basesoc_timer0_value_status[9]
.sym 19548 $abc$38792$n3588_1
.sym 19549 $abc$38792$n4985_1
.sym 19550 $abc$38792$n3591_1
.sym 19551 slave_sel[0]
.sym 19552 slave_sel[1]
.sym 19553 basesoc_timer0_value_status[1]
.sym 19554 slave_sel[2]
.sym 19556 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 19558 $abc$38792$n3567_1
.sym 19559 $abc$38792$n3568_1
.sym 19560 basesoc_dat_w[1]
.sym 19561 basesoc_adr[1]
.sym 19562 basesoc_adr[3]
.sym 19563 array_muxed0[12]
.sym 19564 basesoc_dat_w[7]
.sym 19565 $abc$38792$n3571_1
.sym 19566 $abc$38792$n4970
.sym 19567 slave_sel_r[0]
.sym 19568 $abc$38792$n3565_1
.sym 19569 $abc$38792$n6125_1
.sym 19570 $abc$38792$n4898_1
.sym 19571 $abc$38792$n92
.sym 19573 basesoc_timer0_en_storage
.sym 19574 $abc$38792$n3593_1
.sym 19575 basesoc_adr[4]
.sym 19576 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 19578 basesoc_timer0_reload_storage[20]
.sym 19580 $abc$38792$n3593_1
.sym 19581 $abc$38792$n3702
.sym 19582 sys_rst
.sym 19588 $abc$38792$n3568_1
.sym 19589 $abc$38792$n6100_1
.sym 19590 csrbankarray_sel_r
.sym 19591 $abc$38792$n6083_1
.sym 19592 $abc$38792$n3309
.sym 19597 $abc$38792$n6084_1
.sym 19598 $abc$38792$n3692
.sym 19602 $abc$38792$n6092_1
.sym 19603 basesoc_timer0_eventmanager_status_w
.sym 19605 $abc$38792$n3685
.sym 19608 $abc$38792$n6098_1
.sym 19609 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 19610 $abc$38792$n6081_1
.sym 19611 basesoc_timer0_reload_storage[8]
.sym 19613 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 19615 $abc$38792$n6082_1
.sym 19618 basesoc_adr[3]
.sym 19621 csrbankarray_sel_r
.sym 19622 $abc$38792$n6100_1
.sym 19623 $abc$38792$n6084_1
.sym 19624 $abc$38792$n3692
.sym 19627 $abc$38792$n3685
.sym 19628 $abc$38792$n3309
.sym 19630 csrbankarray_sel_r
.sym 19633 $abc$38792$n3309
.sym 19634 $abc$38792$n3692
.sym 19635 $abc$38792$n6084_1
.sym 19639 $abc$38792$n3692
.sym 19640 csrbankarray_sel_r
.sym 19641 $abc$38792$n3685
.sym 19642 $abc$38792$n3309
.sym 19645 $abc$38792$n6081_1
.sym 19647 $abc$38792$n6084_1
.sym 19648 $abc$38792$n3692
.sym 19651 basesoc_timer0_reload_storage[8]
.sym 19652 $abc$38792$n3568_1
.sym 19653 basesoc_adr[3]
.sym 19654 basesoc_timer0_eventmanager_status_w
.sym 19657 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 19658 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 19659 $abc$38792$n6082_1
.sym 19660 $abc$38792$n6083_1
.sym 19664 $abc$38792$n6098_1
.sym 19665 $abc$38792$n6092_1
.sym 19666 $abc$38792$n6082_1
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19670 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 19671 $abc$38792$n4984
.sym 19672 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 19673 basesoc_timer0_value[0]
.sym 19674 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 19675 $abc$38792$n3353_1
.sym 19676 basesoc_bus_wishbone_dat_r[1]
.sym 19677 grant
.sym 19678 VexRiscv.decode_to_execute_RS2[11]
.sym 19682 $abc$38792$n4965_1
.sym 19683 $abc$38792$n3812
.sym 19684 $abc$38792$n6441_1
.sym 19685 basesoc_bus_wishbone_dat_r[2]
.sym 19686 VexRiscv._zz_204_
.sym 19687 $abc$38792$n6083_1
.sym 19689 $abc$38792$n2166
.sym 19690 $abc$38792$n3548_1
.sym 19691 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 19692 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 19693 $abc$38792$n3589_1
.sym 19694 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 19696 $abc$38792$n7851
.sym 19697 basesoc_uart_phy_storage[0]
.sym 19698 $abc$38792$n5139
.sym 19699 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 19700 $abc$38792$n3650
.sym 19701 $abc$38792$n15
.sym 19702 basesoc_adr[1]
.sym 19703 basesoc_dat_w[6]
.sym 19704 $abc$38792$n3822
.sym 19705 $abc$38792$n3407_1
.sym 19711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19712 $abc$38792$n3407_1
.sym 19714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19715 basesoc_adr[0]
.sym 19716 basesoc_dat_w[3]
.sym 19722 $abc$38792$n2320
.sym 19724 basesoc_dat_w[4]
.sym 19725 basesoc_vexriscv_dbus_cyc
.sym 19726 basesoc_dat_w[1]
.sym 19737 basesoc_adr[1]
.sym 19742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 19744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 19745 $abc$38792$n3407_1
.sym 19746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 19747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 19753 basesoc_dat_w[4]
.sym 19771 basesoc_dat_w[3]
.sym 19776 basesoc_vexriscv_dbus_cyc
.sym 19781 basesoc_adr[1]
.sym 19782 basesoc_adr[0]
.sym 19789 basesoc_dat_w[1]
.sym 19790 $abc$38792$n2320
.sym 19791 clk12_$glb_clk
.sym 19792 sys_rst_$glb_sr
.sym 19793 $abc$38792$n3646
.sym 19794 $abc$38792$n3650
.sym 19795 $abc$38792$n2131
.sym 19796 $abc$38792$n4921_1
.sym 19797 $abc$38792$n4962
.sym 19798 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 19799 $abc$38792$n2984
.sym 19800 $abc$38792$n4914
.sym 19801 basesoc_timer0_reload_storage[19]
.sym 19803 $abc$38792$n3665
.sym 19804 $abc$38792$n3911
.sym 19805 $abc$38792$n3652
.sym 19806 basesoc_vexriscv_dbus_cyc
.sym 19807 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 19808 basesoc_timer0_value[0]
.sym 19809 basesoc_timer0_reload_storage[20]
.sym 19810 $abc$38792$n2320
.sym 19811 $abc$38792$n6100_1
.sym 19812 $PACKER_VCC_NET
.sym 19813 basesoc_vexriscv_dbus_cyc
.sym 19814 VexRiscv._zz_171_[1]
.sym 19816 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 19817 basesoc_adr[0]
.sym 19818 basesoc_we
.sym 19819 basesoc_timer0_value[0]
.sym 19820 basesoc_adr[1]
.sym 19821 basesoc_vexriscv_ibus_adr[11]
.sym 19822 cas_b_n
.sym 19823 $abc$38792$n4915_1
.sym 19824 sys_rst
.sym 19825 basesoc_adr[2]
.sym 19826 $abc$38792$n3646
.sym 19827 grant
.sym 19828 $abc$38792$n149
.sym 19834 basesoc_we
.sym 19835 basesoc_adr[0]
.sym 19836 $abc$38792$n3931_1
.sym 19840 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 19844 $abc$38792$n3931_1
.sym 19845 $abc$38792$n2308
.sym 19847 $abc$38792$n4012_1
.sym 19848 $abc$38792$n3568_1
.sym 19849 basesoc_adr[1]
.sym 19850 $abc$38792$n4055
.sym 19852 sys_rst
.sym 19853 $abc$38792$n3932
.sym 19854 basesoc_dat_w[5]
.sym 19855 $abc$38792$n82
.sym 19857 $abc$38792$n4053
.sym 19860 $abc$38792$n3593_1
.sym 19861 $abc$38792$n96
.sym 19863 basesoc_dat_w[6]
.sym 19864 $abc$38792$n3822
.sym 19865 $abc$38792$n3933
.sym 19867 $abc$38792$n3931_1
.sym 19868 $abc$38792$n4053
.sym 19869 $abc$38792$n3933
.sym 19870 $abc$38792$n3932
.sym 19873 $abc$38792$n3931_1
.sym 19874 $abc$38792$n4055
.sym 19875 $abc$38792$n3822
.sym 19876 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 19881 basesoc_dat_w[5]
.sym 19885 $abc$38792$n3932
.sym 19886 $abc$38792$n3933
.sym 19887 $abc$38792$n3931_1
.sym 19888 $abc$38792$n4012_1
.sym 19891 sys_rst
.sym 19892 $abc$38792$n3593_1
.sym 19893 basesoc_we
.sym 19894 $abc$38792$n3568_1
.sym 19898 basesoc_dat_w[6]
.sym 19909 basesoc_adr[0]
.sym 19910 basesoc_adr[1]
.sym 19911 $abc$38792$n82
.sym 19912 $abc$38792$n96
.sym 19913 $abc$38792$n2308
.sym 19914 clk12_$glb_clk
.sym 19915 sys_rst_$glb_sr
.sym 19916 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 19917 $abc$38792$n3657
.sym 19918 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 19919 $abc$38792$n4380
.sym 19920 $abc$38792$n5169
.sym 19921 $abc$38792$n7490
.sym 19922 VexRiscv._zz_239_
.sym 19923 $abc$38792$n2433
.sym 19924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 19926 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 19927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 19928 $abc$38792$n2131
.sym 19929 $abc$38792$n3562_1
.sym 19930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 19931 $abc$38792$n3822
.sym 19932 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 19933 $abc$38792$n3356_1
.sym 19934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 19935 $abc$38792$n3655
.sym 19936 basesoc_adr[3]
.sym 19937 $abc$38792$n3482
.sym 19938 basesoc_adr[0]
.sym 19939 $abc$38792$n2131
.sym 19940 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 19941 basesoc_vexriscv_ibus_adr[4]
.sym 19942 $abc$38792$n3647_1
.sym 19943 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 19944 $abc$38792$n3546_1
.sym 19945 $abc$38792$n2162
.sym 19946 $abc$38792$n2482
.sym 19947 $abc$38792$n2433
.sym 19948 $abc$38792$n2984
.sym 19949 basesoc_ctrl_reset_reset_r
.sym 19950 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 19951 $abc$38792$n3548_1
.sym 19957 $abc$38792$n6375_1
.sym 19960 $abc$38792$n3725_1
.sym 19961 $abc$38792$n3812
.sym 19963 $abc$38792$n3822
.sym 19965 $abc$38792$n3557_1
.sym 19966 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 19968 $abc$38792$n3568_1
.sym 19969 $abc$38792$n5637
.sym 19970 basesoc_adr[3]
.sym 19971 $abc$38792$n3655
.sym 19973 $abc$38792$n3735_1
.sym 19974 basesoc_timer0_reload_storage[0]
.sym 19975 $abc$38792$n2422
.sym 19978 $abc$38792$n3521_1
.sym 19979 basesoc_timer0_value[0]
.sym 19982 $PACKER_VCC_NET
.sym 19984 basesoc_timer0_eventmanager_status_w
.sym 19985 basesoc_adr[2]
.sym 19986 basesoc_adr[4]
.sym 19987 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 19988 $abc$38792$n149
.sym 19990 basesoc_adr[3]
.sym 19991 basesoc_adr[2]
.sym 19992 $abc$38792$n3568_1
.sym 19996 $abc$38792$n3557_1
.sym 19997 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 19998 $abc$38792$n3521_1
.sym 19999 $abc$38792$n3735_1
.sym 20002 basesoc_timer0_eventmanager_status_w
.sym 20003 basesoc_timer0_reload_storage[0]
.sym 20005 $abc$38792$n5637
.sym 20009 $abc$38792$n3812
.sym 20011 $abc$38792$n3822
.sym 20014 basesoc_timer0_value[0]
.sym 20016 $PACKER_VCC_NET
.sym 20020 basesoc_timer0_reload_storage[0]
.sym 20021 $abc$38792$n6375_1
.sym 20022 $abc$38792$n3655
.sym 20023 basesoc_adr[4]
.sym 20026 $abc$38792$n3822
.sym 20029 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 20032 $abc$38792$n3725_1
.sym 20033 $abc$38792$n149
.sym 20036 $abc$38792$n2422
.sym 20037 clk12_$glb_clk
.sym 20038 VexRiscv.reset_$glb_sr
.sym 20039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 20040 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 20041 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 20042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 20043 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 20044 $abc$38792$n3938
.sym 20045 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20049 $abc$38792$n6412_1
.sym 20050 $abc$38792$n3567_1
.sym 20051 $abc$38792$n3567_1
.sym 20053 $abc$38792$n2133
.sym 20054 $abc$38792$n4380
.sym 20055 basesoc_timer0_reload_storage[4]
.sym 20056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 20057 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20058 $abc$38792$n7
.sym 20059 $abc$38792$n3725_1
.sym 20060 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 20061 VexRiscv.lastStagePc[13]
.sym 20062 basesoc_timer0_value[8]
.sym 20063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 20065 basesoc_timer0_en_storage
.sym 20066 cas_leds[0]
.sym 20067 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 20068 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 20070 VexRiscv._zz_204_
.sym 20071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20072 basesoc_adr[4]
.sym 20073 $abc$38792$n3665
.sym 20074 $abc$38792$n3593_1
.sym 20080 $abc$38792$n3567_1
.sym 20081 $abc$38792$n3665
.sym 20082 basesoc_timer0_load_storage[8]
.sym 20083 basesoc_timer0_en_storage
.sym 20086 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 20087 basesoc_uart_phy_storage[24]
.sym 20089 basesoc_adr[0]
.sym 20090 basesoc_adr[1]
.sym 20091 $abc$38792$n2166
.sym 20092 basesoc_dat_w[5]
.sym 20094 sys_rst
.sym 20096 basesoc_adr[4]
.sym 20097 basesoc_adr[2]
.sym 20098 basesoc_adr[3]
.sym 20099 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 20100 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 20101 $abc$38792$n3646
.sym 20103 $abc$38792$n3568_1
.sym 20104 $abc$38792$n3546_1
.sym 20105 $abc$38792$n86
.sym 20109 basesoc_ctrl_reset_reset_r
.sym 20110 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 20111 $abc$38792$n3545_1
.sym 20113 $abc$38792$n3567_1
.sym 20114 $abc$38792$n3665
.sym 20115 basesoc_timer0_load_storage[8]
.sym 20116 basesoc_timer0_en_storage
.sym 20119 $abc$38792$n3546_1
.sym 20120 basesoc_adr[3]
.sym 20125 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 20126 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 20127 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 20128 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 20131 basesoc_adr[1]
.sym 20132 basesoc_adr[0]
.sym 20133 basesoc_uart_phy_storage[24]
.sym 20134 $abc$38792$n86
.sym 20137 $abc$38792$n3545_1
.sym 20138 sys_rst
.sym 20139 basesoc_adr[4]
.sym 20140 $abc$38792$n3646
.sym 20145 basesoc_dat_w[5]
.sym 20149 basesoc_adr[3]
.sym 20150 $abc$38792$n3568_1
.sym 20152 basesoc_adr[2]
.sym 20156 basesoc_ctrl_reset_reset_r
.sym 20159 $abc$38792$n2166
.sym 20160 clk12_$glb_clk
.sym 20161 sys_rst_$glb_sr
.sym 20162 $abc$38792$n6379_1
.sym 20163 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 20164 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 20165 $abc$38792$n6087_1
.sym 20166 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 20167 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 20168 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 20169 $abc$38792$n3523_1
.sym 20170 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 20172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 20173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 20174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 20175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 20176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 20177 $abc$38792$n3589_1
.sym 20178 VexRiscv._zz_204_
.sym 20179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20181 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 20183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 20185 $abc$38792$n3571_1
.sym 20186 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20187 basesoc_timer0_value[30]
.sym 20188 $abc$38792$n15
.sym 20189 $abc$38792$n7
.sym 20190 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20191 $abc$38792$n2314
.sym 20192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20193 $abc$38792$n7851
.sym 20194 basesoc_adr[1]
.sym 20195 $abc$38792$n6464
.sym 20196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 20197 $abc$38792$n3407_1
.sym 20204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20205 basesoc_adr[1]
.sym 20206 $abc$38792$n6464
.sym 20209 $abc$38792$n3658
.sym 20213 $abc$38792$n3562_1
.sym 20216 basesoc_adr[0]
.sym 20217 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20218 basesoc_timer0_load_storage[6]
.sym 20219 $abc$38792$n3564_1
.sym 20220 $abc$38792$n6401_1
.sym 20222 basesoc_timer0_reload_storage[30]
.sym 20223 $abc$38792$n6466
.sym 20224 basesoc_uart_phy_storage[17]
.sym 20227 $abc$38792$n3910_1
.sym 20229 $abc$38792$n80
.sym 20230 $abc$38792$n6398_1
.sym 20233 basesoc_timer0_reload_storage[14]
.sym 20234 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 20238 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 20242 $abc$38792$n6464
.sym 20243 $abc$38792$n6466
.sym 20244 $abc$38792$n3910_1
.sym 20248 $abc$38792$n6398_1
.sym 20249 basesoc_timer0_reload_storage[14]
.sym 20250 $abc$38792$n3658
.sym 20251 $abc$38792$n6401_1
.sym 20254 $abc$38792$n3562_1
.sym 20255 basesoc_timer0_load_storage[6]
.sym 20256 basesoc_timer0_reload_storage[30]
.sym 20257 $abc$38792$n3564_1
.sym 20263 $abc$38792$n80
.sym 20266 basesoc_uart_phy_storage[17]
.sym 20267 basesoc_adr[0]
.sym 20268 $abc$38792$n80
.sym 20269 basesoc_adr[1]
.sym 20273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20282 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 20283 clk12_$glb_clk
.sym 20285 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 20286 $abc$38792$n3660
.sym 20287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 20288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 20289 $abc$38792$n4918
.sym 20290 basesoc_uart_phy_storage[10]
.sym 20291 $abc$38792$n6460
.sym 20292 $abc$38792$n15
.sym 20294 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 20295 basesoc_vexriscv_dbus_we
.sym 20296 VexRiscv.dBus_cmd_payload_wr
.sym 20297 basesoc_timer0_reload_storage[3]
.sym 20298 $abc$38792$n3932
.sym 20299 $abc$38792$n6458
.sym 20300 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 20302 basesoc_dat_w[5]
.sym 20303 $PACKER_VCC_NET
.sym 20304 $abc$38792$n3933
.sym 20305 basesoc_uart_phy_tx_busy
.sym 20306 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 20307 basesoc_uart_phy_storage[1]
.sym 20308 basesoc_uart_phy_storage[2]
.sym 20309 $abc$38792$n6466
.sym 20310 $abc$38792$n2984
.sym 20311 spiflash_counter[4]
.sym 20312 basesoc_vexriscv_ibus_adr[11]
.sym 20313 $abc$38792$n5661
.sym 20314 $abc$38792$n98
.sym 20315 $abc$38792$n149
.sym 20316 $abc$38792$n6408_1
.sym 20317 basesoc_adr[0]
.sym 20318 $abc$38792$n3646
.sym 20319 grant
.sym 20320 cas_switches_status[1]
.sym 20326 basesoc_adr[0]
.sym 20329 $abc$38792$n5199_1
.sym 20330 $abc$38792$n98
.sym 20332 $abc$38792$n5727
.sym 20334 $abc$38792$n4929_1
.sym 20335 basesoc_timer0_reload_storage[30]
.sym 20336 $abc$38792$n5155_1
.sym 20337 basesoc_timer0_en_storage
.sym 20339 $abc$38792$n5661
.sym 20340 $abc$38792$n6408_1
.sym 20341 basesoc_timer0_reload_storage[8]
.sym 20343 basesoc_timer0_load_storage[8]
.sym 20344 $abc$38792$n3593_1
.sym 20345 basesoc_uart_phy_storage[5]
.sym 20346 $abc$38792$n6407_1
.sym 20347 basesoc_timer0_eventmanager_status_w
.sym 20348 basesoc_uart_phy_storage[29]
.sym 20349 $abc$38792$n90
.sym 20351 basesoc_timer0_load_storage[30]
.sym 20353 $abc$38792$n3548_1
.sym 20354 basesoc_adr[1]
.sym 20355 $abc$38792$n4930
.sym 20359 $abc$38792$n98
.sym 20360 basesoc_uart_phy_storage[5]
.sym 20361 basesoc_adr[0]
.sym 20362 basesoc_adr[1]
.sym 20365 basesoc_timer0_load_storage[8]
.sym 20366 basesoc_timer0_en_storage
.sym 20367 $abc$38792$n5155_1
.sym 20371 $abc$38792$n5661
.sym 20372 basesoc_timer0_eventmanager_status_w
.sym 20373 basesoc_timer0_reload_storage[8]
.sym 20377 basesoc_timer0_eventmanager_status_w
.sym 20378 $abc$38792$n5727
.sym 20380 basesoc_timer0_reload_storage[30]
.sym 20383 $abc$38792$n3548_1
.sym 20385 $abc$38792$n6407_1
.sym 20386 $abc$38792$n6408_1
.sym 20389 basesoc_adr[1]
.sym 20390 basesoc_adr[0]
.sym 20391 $abc$38792$n90
.sym 20392 basesoc_uart_phy_storage[29]
.sym 20395 basesoc_timer0_en_storage
.sym 20397 basesoc_timer0_load_storage[30]
.sym 20398 $abc$38792$n5199_1
.sym 20401 $abc$38792$n4929_1
.sym 20402 $abc$38792$n4930
.sym 20404 $abc$38792$n3593_1
.sym 20406 clk12_$glb_clk
.sym 20407 sys_rst_$glb_sr
.sym 20408 $abc$38792$n3349_1
.sym 20409 $abc$38792$n3908
.sym 20410 $abc$38792$n3925_1
.sym 20411 $abc$38792$n88
.sym 20412 $abc$38792$n6464
.sym 20413 $abc$38792$n3927
.sym 20414 $abc$38792$n3926
.sym 20415 $abc$38792$n6313_1
.sym 20417 basesoc_timer0_reload_storage[22]
.sym 20419 VexRiscv._zz_323_[4]
.sym 20420 basesoc_ctrl_reset_reset_r
.sym 20421 $abc$38792$n3347_1
.sym 20422 VexRiscv._zz_204_
.sym 20423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 20424 basesoc_dat_w[3]
.sym 20425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20426 $abc$38792$n3482
.sym 20427 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 20428 basesoc_vexriscv_ibus_adr[6]
.sym 20429 $abc$38792$n3660
.sym 20430 basesoc_adr[3]
.sym 20431 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 20432 $abc$38792$n5104_1
.sym 20433 $abc$38792$n56
.sym 20434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 20435 $abc$38792$n102
.sym 20436 basesoc_ctrl_bus_errors[23]
.sym 20437 basesoc_timer0_load_storage[30]
.sym 20438 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 20439 $abc$38792$n3548_1
.sym 20440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 20441 $abc$38792$n3546_1
.sym 20442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 20443 $abc$38792$n2162
.sym 20449 $abc$38792$n6462_1
.sym 20450 $abc$38792$n5104_1
.sym 20453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20455 $abc$38792$n5151
.sym 20456 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 20457 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20458 $abc$38792$n5057_1
.sym 20459 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 20460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20463 $abc$38792$n3548_1
.sym 20464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20465 $abc$38792$n3913_1
.sym 20466 $abc$38792$n5082
.sym 20469 $abc$38792$n5060_1
.sym 20470 basesoc_timer0_en_storage
.sym 20471 $abc$38792$n5086_1
.sym 20473 $abc$38792$n5061_1
.sym 20474 $abc$38792$n6412_1
.sym 20476 basesoc_timer0_load_storage[6]
.sym 20477 $abc$38792$n3912
.sym 20482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20485 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 20488 $abc$38792$n3548_1
.sym 20489 $abc$38792$n6462_1
.sym 20490 $abc$38792$n5104_1
.sym 20491 $abc$38792$n6412_1
.sym 20495 $abc$38792$n3548_1
.sym 20496 $abc$38792$n5086_1
.sym 20497 $abc$38792$n5082
.sym 20500 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20502 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 20503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20507 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20513 basesoc_timer0_load_storage[6]
.sym 20514 basesoc_timer0_en_storage
.sym 20515 $abc$38792$n5151
.sym 20518 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20519 $abc$38792$n3912
.sym 20520 $abc$38792$n3913_1
.sym 20521 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 20524 $abc$38792$n3548_1
.sym 20525 $abc$38792$n5057_1
.sym 20526 $abc$38792$n5061_1
.sym 20527 $abc$38792$n5060_1
.sym 20529 clk12_$glb_clk
.sym 20530 sys_rst_$glb_sr
.sym 20531 $abc$38792$n6309_1
.sym 20532 basesoc_vexriscv_ibus_adr[11]
.sym 20533 basesoc_vexriscv_ibus_adr[20]
.sym 20534 $abc$38792$n3702
.sym 20535 basesoc_vexriscv_ibus_adr[21]
.sym 20536 $abc$38792$n3699
.sym 20537 $abc$38792$n3698
.sym 20538 basesoc_vexriscv_ibus_adr[12]
.sym 20541 $abc$38792$n5082
.sym 20542 VexRiscv._zz_323_[5]
.sym 20543 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 20544 $abc$38792$n3255
.sym 20545 basesoc_timer0_value[6]
.sym 20546 $abc$38792$n2326
.sym 20547 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 20548 basesoc_uart_phy_storage[21]
.sym 20549 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20550 spiflash_counter[5]
.sym 20551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 20553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20554 $abc$38792$n5057_1
.sym 20555 $abc$38792$n5060_1
.sym 20556 basesoc_timer0_en_storage
.sym 20557 VexRiscv._zz_130_[6]
.sym 20558 $abc$38792$n5097
.sym 20559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20560 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 20561 VexRiscv._zz_130_[7]
.sym 20562 VexRiscv._zz_204_
.sym 20563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 20565 basesoc_adr[4]
.sym 20566 basesoc_ctrl_bus_errors[5]
.sym 20572 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 20573 $abc$38792$n6437
.sym 20574 $abc$38792$n2166
.sym 20575 $abc$38792$n3570_1
.sym 20576 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 20577 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 20578 $abc$38792$n6465_1
.sym 20580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20582 $abc$38792$n3925_1
.sym 20583 $abc$38792$n3909
.sym 20584 $abc$38792$n3906
.sym 20586 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 20588 $abc$38792$n6309_1
.sym 20589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20590 basesoc_ctrl_bus_errors[5]
.sym 20591 basesoc_adr[4]
.sym 20592 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 20595 $abc$38792$n6406_1
.sym 20596 $abc$38792$n6434
.sym 20597 $abc$38792$n6438_1
.sym 20598 basesoc_adr[3]
.sym 20599 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 20600 $abc$38792$n13
.sym 20601 $abc$38792$n3546_1
.sym 20602 $abc$38792$n6433_1
.sym 20603 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20605 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 20606 $abc$38792$n6433_1
.sym 20607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 20608 $abc$38792$n3906
.sym 20611 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 20612 $abc$38792$n3909
.sym 20613 $abc$38792$n6437
.sym 20614 $abc$38792$n6309_1
.sym 20618 basesoc_adr[4]
.sym 20620 $abc$38792$n3570_1
.sym 20623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 20624 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 20625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20626 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20629 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 20630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20631 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 20632 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20635 $abc$38792$n3925_1
.sym 20636 $abc$38792$n6438_1
.sym 20637 $abc$38792$n6434
.sym 20638 $abc$38792$n6465_1
.sym 20641 $abc$38792$n3546_1
.sym 20642 basesoc_adr[3]
.sym 20643 basesoc_ctrl_bus_errors[5]
.sym 20644 $abc$38792$n6406_1
.sym 20649 $abc$38792$n13
.sym 20651 $abc$38792$n2166
.sym 20652 clk12_$glb_clk
.sym 20654 array_muxed1[30]
.sym 20655 $abc$38792$n4515
.sym 20656 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 20657 $abc$38792$n4513
.sym 20658 $abc$38792$n4507
.sym 20659 $abc$38792$n4894_1
.sym 20660 $abc$38792$n4503
.sym 20661 $abc$38792$n4511
.sym 20662 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 20664 VexRiscv._zz_323_[15]
.sym 20665 VexRiscv._zz_323_[3]
.sym 20666 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 20667 $abc$38792$n3698
.sym 20668 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 20669 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20670 $abc$38792$n2133
.sym 20671 spiflash_counter[6]
.sym 20672 $abc$38792$n3652
.sym 20673 spiflash_counter[5]
.sym 20674 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20677 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 20678 VexRiscv._zz_161_
.sym 20679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 20680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20681 $abc$38792$n3407_1
.sym 20682 VexRiscv._zz_130_[3]
.sym 20683 VexRiscv._zz_198_
.sym 20684 $abc$38792$n3347_1
.sym 20685 $abc$38792$n7851
.sym 20686 $abc$38792$n3932
.sym 20687 basesoc_timer0_value[30]
.sym 20688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 20689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 20696 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 20699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 20700 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20701 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 20702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20704 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 20707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 20708 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 20709 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 20711 $abc$38792$n3911
.sym 20714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 20715 $abc$38792$n3914
.sym 20716 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 20719 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20720 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 20722 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 20723 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20726 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 20728 $abc$38792$n3911
.sym 20729 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 20730 $abc$38792$n3914
.sym 20731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 20735 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 20736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 20737 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 20741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 20749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 20752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 20753 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 20754 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 20755 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 20760 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 20764 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 20765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20766 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 20767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20772 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20774 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 20775 clk12_$glb_clk
.sym 20777 $abc$38792$n3590_1
.sym 20778 $abc$38792$n5097
.sym 20779 $abc$38792$n4523
.sym 20780 $abc$38792$n4055
.sym 20781 $abc$38792$n4076
.sym 20782 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 20783 rgb_led0_r
.sym 20784 $abc$38792$n4529
.sym 20787 VexRiscv._zz_323_[14]
.sym 20790 $abc$38792$n4124
.sym 20791 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 20792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 20793 $abc$38792$n4501
.sym 20794 $abc$38792$n4127
.sym 20795 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 20797 $abc$38792$n5086_1
.sym 20798 $abc$38792$n4133
.sym 20799 basesoc_timer0_eventmanager_status_w
.sym 20800 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 20801 VexRiscv._zz_41_[25]
.sym 20802 $abc$38792$n2984
.sym 20803 $abc$38792$n6408_1
.sym 20804 cas_b_n
.sym 20805 VexRiscv.decode_to_execute_RS2[14]
.sym 20806 $abc$38792$n149
.sym 20807 grant
.sym 20808 VexRiscv.decode_to_execute_RS2[30]
.sym 20809 VexRiscv._zz_171_[0]
.sym 20810 VexRiscv.decode_to_execute_RS2[13]
.sym 20811 VexRiscv._zz_171_[1]
.sym 20812 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 20818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20819 $abc$38792$n4151
.sym 20821 VexRiscv.decode_to_execute_RS2[13]
.sym 20822 $abc$38792$n149
.sym 20823 $abc$38792$n4154
.sym 20826 VexRiscv._zz_323_[4]
.sym 20827 $abc$38792$n4160
.sym 20830 $abc$38792$n149
.sym 20832 VexRiscv._zz_323_[12]
.sym 20837 VexRiscv._zz_323_[5]
.sym 20838 $abc$38792$n4127
.sym 20839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 20840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 20842 VexRiscv.decode_to_execute_RS2[12]
.sym 20844 VexRiscv._zz_198_
.sym 20845 $abc$38792$n4130
.sym 20846 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 20847 VexRiscv._zz_323_[15]
.sym 20849 VexRiscv._zz_323_[13]
.sym 20851 $abc$38792$n149
.sym 20852 VexRiscv._zz_323_[5]
.sym 20853 $abc$38792$n4130
.sym 20857 VexRiscv.decode_to_execute_RS2[13]
.sym 20859 VexRiscv._zz_198_
.sym 20863 $abc$38792$n149
.sym 20865 $abc$38792$n4127
.sym 20866 VexRiscv._zz_323_[4]
.sym 20870 $abc$38792$n4160
.sym 20871 $abc$38792$n149
.sym 20872 VexRiscv._zz_323_[15]
.sym 20875 $abc$38792$n149
.sym 20876 $abc$38792$n4151
.sym 20878 VexRiscv._zz_323_[12]
.sym 20881 VexRiscv.decode_to_execute_RS2[12]
.sym 20883 VexRiscv._zz_198_
.sym 20887 $abc$38792$n149
.sym 20889 VexRiscv._zz_323_[13]
.sym 20890 $abc$38792$n4154
.sym 20893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 20894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 20896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 20897 $abc$38792$n2459_$glb_ce
.sym 20898 clk12_$glb_clk
.sym 20900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 20901 $abc$38792$n4541
.sym 20902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 20903 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 20904 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 20905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 20906 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 20907 $abc$38792$n3428_1
.sym 20908 basesoc_vexriscv_dbus_adr[26]
.sym 20910 VexRiscv._zz_323_[13]
.sym 20912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 20913 VexRiscv.decode_to_execute_RS2[11]
.sym 20914 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 20915 $abc$38792$n3822
.sym 20916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 20917 $abc$38792$n4529
.sym 20918 $abc$38792$n3935
.sym 20919 $abc$38792$n4154
.sym 20921 $abc$38792$n3562_1
.sym 20923 $abc$38792$n4160
.sym 20924 VexRiscv.CsrPlugin_mepc[27]
.sym 20925 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 20926 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 20928 VexRiscv.decode_to_execute_RS2[12]
.sym 20929 VexRiscv._zz_323_[11]
.sym 20930 $abc$38792$n2482
.sym 20931 $abc$38792$n4130
.sym 20932 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 20933 $abc$38792$n56
.sym 20934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 20935 $abc$38792$n5104_1
.sym 20948 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 20952 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20954 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 20956 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 20977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 20983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20992 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 21005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21018 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21020 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$38792$n4118
.sym 21024 $abc$38792$n3768_1
.sym 21025 $abc$38792$n149
.sym 21026 $abc$38792$n4553
.sym 21027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 21028 $abc$38792$n2464
.sym 21029 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 21030 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 21032 $abc$38792$n4535
.sym 21034 $abc$38792$n3567_1
.sym 21036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 21037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 21038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21039 basesoc_ctrl_bus_errors[31]
.sym 21040 $abc$38792$n2316
.sym 21041 basesoc_ctrl_bus_errors[29]
.sym 21042 VexRiscv._zz_198_
.sym 21043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21044 $abc$38792$n4541
.sym 21045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 21046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 21047 VexRiscv._zz_198_
.sym 21049 VexRiscv._zz_204_
.sym 21050 VexRiscv._zz_323_[15]
.sym 21051 $abc$38792$n5060_1
.sym 21052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 21053 VexRiscv._zz_323_[10]
.sym 21054 $abc$38792$n4145
.sym 21055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21056 VexRiscv._zz_321_
.sym 21057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21058 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 21066 $abc$38792$n3403_1
.sym 21067 $abc$38792$n3655
.sym 21070 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 21071 $abc$38792$n3428_1
.sym 21072 $abc$38792$n2984
.sym 21073 $abc$38792$n3430_1
.sym 21075 basesoc_ctrl_bus_errors[15]
.sym 21076 $abc$38792$n3661
.sym 21077 basesoc_ctrl_bus_errors[24]
.sym 21078 $abc$38792$n3356_1
.sym 21079 grant
.sym 21080 basesoc_ctrl_storage[23]
.sym 21082 $abc$38792$n3524_1
.sym 21083 $abc$38792$n3822
.sym 21084 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 21086 basesoc_vexriscv_dbus_we
.sym 21087 $abc$38792$n3567_1
.sym 21090 $abc$38792$n149
.sym 21092 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 21093 VexRiscv.decode_to_execute_RS2[31]
.sym 21094 basesoc_vexriscv_dbus_cyc
.sym 21098 $abc$38792$n149
.sym 21099 $abc$38792$n3524_1
.sym 21100 $abc$38792$n3428_1
.sym 21104 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 21106 VexRiscv.decode_to_execute_RS2[31]
.sym 21109 basesoc_vexriscv_dbus_we
.sym 21110 $abc$38792$n3356_1
.sym 21111 grant
.sym 21112 basesoc_vexriscv_dbus_cyc
.sym 21115 $abc$38792$n3567_1
.sym 21116 basesoc_ctrl_storage[23]
.sym 21117 $abc$38792$n3655
.sym 21118 basesoc_ctrl_bus_errors[15]
.sym 21121 $abc$38792$n3403_1
.sym 21122 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 21123 $abc$38792$n3430_1
.sym 21124 $abc$38792$n3428_1
.sym 21127 $abc$38792$n2984
.sym 21133 basesoc_ctrl_bus_errors[24]
.sym 21136 $abc$38792$n3661
.sym 21139 $abc$38792$n3822
.sym 21140 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 21144 clk12_$glb_clk
.sym 21145 VexRiscv.reset_$glb_sr
.sym 21146 VexRiscv._zz_323_[9]
.sym 21147 VexRiscv._zz_323_[10]
.sym 21148 $abc$38792$n3524_1
.sym 21149 $abc$38792$n2423
.sym 21150 VexRiscv._zz_323_[0]
.sym 21151 VexRiscv._zz_323_[16]
.sym 21152 $abc$38792$n3426_1
.sym 21153 $abc$38792$n7433
.sym 21158 $abc$38792$n5
.sym 21159 $abc$38792$n7852
.sym 21161 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21162 $abc$38792$n3570_1
.sym 21163 basesoc_ctrl_bus_errors[15]
.sym 21164 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 21165 $abc$38792$n4501
.sym 21166 $abc$38792$n3356_1
.sym 21167 VexRiscv._zz_36_[11]
.sym 21168 VexRiscv._zz_198_
.sym 21169 $abc$38792$n149
.sym 21170 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 21171 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 21172 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 21173 VexRiscv._zz_130_[3]
.sym 21174 VexRiscv._zz_161_
.sym 21175 VexRiscv._zz_198_
.sym 21176 VexRiscv._zz_171_[0]
.sym 21177 $abc$38792$n7851
.sym 21178 VexRiscv._zz_257_[3]
.sym 21179 basesoc_timer0_value[30]
.sym 21180 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 21181 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 21188 $abc$38792$n4133
.sym 21189 $abc$38792$n4157
.sym 21190 $abc$38792$n4163
.sym 21197 $abc$38792$n149
.sym 21198 VexRiscv._zz_323_[6]
.sym 21202 $abc$38792$n4124
.sym 21206 VexRiscv._zz_323_[4]
.sym 21210 VexRiscv._zz_323_[3]
.sym 21211 $abc$38792$n4121
.sym 21212 VexRiscv._zz_323_[14]
.sym 21214 VexRiscv._zz_323_[2]
.sym 21216 VexRiscv._zz_323_[16]
.sym 21217 VexRiscv._zz_323_[5]
.sym 21221 $abc$38792$n4121
.sym 21222 VexRiscv._zz_323_[2]
.sym 21223 $abc$38792$n149
.sym 21226 $abc$38792$n149
.sym 21227 VexRiscv._zz_323_[14]
.sym 21229 $abc$38792$n4157
.sym 21234 VexRiscv._zz_323_[2]
.sym 21238 $abc$38792$n149
.sym 21239 $abc$38792$n4124
.sym 21240 VexRiscv._zz_323_[3]
.sym 21247 VexRiscv._zz_323_[4]
.sym 21250 VexRiscv._zz_323_[5]
.sym 21256 VexRiscv._zz_323_[6]
.sym 21257 $abc$38792$n4133
.sym 21259 $abc$38792$n149
.sym 21262 $abc$38792$n149
.sym 21264 $abc$38792$n4163
.sym 21265 VexRiscv._zz_323_[16]
.sym 21266 $abc$38792$n2459_$glb_ce
.sym 21267 clk12_$glb_clk
.sym 21271 VexRiscv._zz_257_[3]
.sym 21272 VexRiscv._zz_257_[4]
.sym 21273 $abc$38792$n3809
.sym 21274 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 21275 VexRiscv.execute_arbitration_isValid
.sym 21276 $abc$38792$n2443
.sym 21277 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 21278 $abc$38792$n3665
.sym 21281 basesoc_ctrl_bus_errors[24]
.sym 21282 $abc$38792$n3426_1
.sym 21283 $abc$38792$n3430_1
.sym 21284 $abc$38792$n2423
.sym 21285 VexRiscv.CsrPlugin_hadException
.sym 21286 $abc$38792$n4163
.sym 21288 VexRiscv._zz_323_[9]
.sym 21289 $abc$38792$n3456
.sym 21292 $abc$38792$n3524_1
.sym 21293 $abc$38792$n3524_1
.sym 21294 $abc$38792$n6408_1
.sym 21295 $abc$38792$n2423
.sym 21296 cas_b_n
.sym 21297 $abc$38792$n7442
.sym 21298 VexRiscv.execute_arbitration_isValid
.sym 21299 VexRiscv._zz_323_[16]
.sym 21300 VexRiscv.decode_to_execute_RS2[30]
.sym 21301 VexRiscv._zz_171_[1]
.sym 21302 VexRiscv.decode_to_execute_RS2[31]
.sym 21303 VexRiscv.decode_to_execute_RS2[13]
.sym 21304 VexRiscv._zz_41_[25]
.sym 21310 VexRiscv.decode_to_execute_RS2[13]
.sym 21311 $abc$38792$n3402_1
.sym 21312 $abc$38792$n3524_1
.sym 21313 VexRiscv.decode_to_execute_RS2[31]
.sym 21314 basesoc_ctrl_storage[0]
.sym 21315 $abc$38792$n5059_1
.sym 21316 $abc$38792$n3658
.sym 21318 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 21319 $abc$38792$n3665
.sym 21320 basesoc_ctrl_bus_errors[16]
.sym 21321 $abc$38792$n3562_1
.sym 21322 basesoc_ctrl_bus_errors[0]
.sym 21323 $abc$38792$n3481
.sym 21324 $abc$38792$n3564_1
.sym 21325 VexRiscv._zz_130_[5]
.sym 21326 VexRiscv.CsrPlugin_hadException
.sym 21327 VexRiscv._zz_171_[1]
.sym 21328 basesoc_ctrl_bus_errors[7]
.sym 21329 $abc$38792$n6299_1
.sym 21330 VexRiscv._zz_29_
.sym 21331 $abc$38792$n5058_1
.sym 21333 basesoc_ctrl_storage[15]
.sym 21336 VexRiscv._zz_171_[0]
.sym 21337 $abc$38792$n7851
.sym 21338 VexRiscv.lastStageIsFiring
.sym 21341 VexRiscv.dBus_cmd_payload_wr
.sym 21344 VexRiscv.decode_to_execute_RS2[31]
.sym 21346 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 21349 basesoc_ctrl_storage[15]
.sym 21350 $abc$38792$n3665
.sym 21351 $abc$38792$n3564_1
.sym 21352 basesoc_ctrl_bus_errors[7]
.sym 21355 VexRiscv.decode_to_execute_RS2[13]
.sym 21356 VexRiscv._zz_171_[0]
.sym 21357 VexRiscv._zz_130_[5]
.sym 21358 VexRiscv._zz_171_[1]
.sym 21364 VexRiscv.dBus_cmd_payload_wr
.sym 21367 $abc$38792$n3524_1
.sym 21368 $abc$38792$n6299_1
.sym 21369 $abc$38792$n3481
.sym 21373 basesoc_ctrl_bus_errors[16]
.sym 21374 $abc$38792$n3658
.sym 21375 basesoc_ctrl_bus_errors[0]
.sym 21376 $abc$38792$n3665
.sym 21379 basesoc_ctrl_storage[0]
.sym 21380 $abc$38792$n5059_1
.sym 21381 $abc$38792$n3562_1
.sym 21382 $abc$38792$n5058_1
.sym 21385 $abc$38792$n3402_1
.sym 21386 VexRiscv.CsrPlugin_hadException
.sym 21387 VexRiscv.lastStageIsFiring
.sym 21388 VexRiscv._zz_29_
.sym 21389 $abc$38792$n7851
.sym 21390 clk12_$glb_clk
.sym 21392 $abc$38792$n7442
.sym 21393 basesoc_timer0_value_status[14]
.sym 21394 $abc$38792$n5070_1
.sym 21395 $abc$38792$n5069_1
.sym 21396 rgb_led0_g
.sym 21397 basesoc_timer0_value_status[13]
.sym 21398 $abc$38792$n3573_1
.sym 21399 basesoc_timer0_value_status[30]
.sym 21401 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 21404 VexRiscv._zz_198_
.sym 21405 $abc$38792$n3430_1
.sym 21406 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21407 basesoc_ctrl_bus_errors[12]
.sym 21408 basesoc_ctrl_bus_errors[16]
.sym 21409 $abc$38792$n2443
.sym 21410 basesoc_ctrl_bus_errors[0]
.sym 21411 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21412 $abc$38792$n2443
.sym 21413 $abc$38792$n3665
.sym 21414 $abc$38792$n3527_1
.sym 21415 basesoc_dat_w[7]
.sym 21416 $abc$38792$n66
.sym 21417 VexRiscv._zz_323_[6]
.sym 21418 basesoc_ctrl_bus_errors[26]
.sym 21419 basesoc_ctrl_bus_errors[30]
.sym 21420 basesoc_ctrl_bus_errors[28]
.sym 21421 VexRiscv._zz_323_[11]
.sym 21422 $abc$38792$n2482
.sym 21424 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 21425 $abc$38792$n2108
.sym 21426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21427 VexRiscv.CsrPlugin_mepc[27]
.sym 21433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21434 basesoc_ctrl_bus_errors[21]
.sym 21436 $abc$38792$n3658
.sym 21440 VexRiscv._zz_136_[22]
.sym 21442 $abc$38792$n3403_1
.sym 21445 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21446 $abc$38792$n5091
.sym 21447 VexRiscv.execute_arbitration_isValid
.sym 21451 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 21452 $abc$38792$n3404_1
.sym 21458 VexRiscv._zz_136_[2]
.sym 21459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 21462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21464 $abc$38792$n5092_1
.sym 21466 VexRiscv._zz_136_[2]
.sym 21472 VexRiscv.execute_arbitration_isValid
.sym 21473 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 21474 $abc$38792$n3404_1
.sym 21475 $abc$38792$n3403_1
.sym 21478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21486 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21493 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 21497 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21502 $abc$38792$n5091
.sym 21503 basesoc_ctrl_bus_errors[21]
.sym 21504 $abc$38792$n5092_1
.sym 21505 $abc$38792$n3658
.sym 21509 VexRiscv._zz_136_[2]
.sym 21510 VexRiscv._zz_136_[22]
.sym 21512 $abc$38792$n2423_$glb_ce
.sym 21513 clk12_$glb_clk
.sym 21515 $abc$38792$n5066_1
.sym 21516 $abc$38792$n5099
.sym 21517 $abc$38792$n3574_1
.sym 21518 $abc$38792$n5085
.sym 21519 $abc$38792$n3575_1
.sym 21520 $abc$38792$n3577_1
.sym 21521 basesoc_vexriscv_ibus_adr[23]
.sym 21522 basesoc_vexriscv_ibus_adr[13]
.sym 21527 $abc$38792$n7429
.sym 21528 basesoc_ctrl_bus_errors[21]
.sym 21529 VexRiscv._zz_41_[8]
.sym 21530 VexRiscv._zz_198_
.sym 21531 basesoc_ctrl_bus_errors[2]
.sym 21533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 21534 $abc$38792$n147
.sym 21535 $abc$38792$n2150
.sym 21537 $abc$38792$n7430
.sym 21538 $abc$38792$n3658
.sym 21539 $abc$38792$n3414_1
.sym 21540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21541 VexRiscv._zz_136_[5]
.sym 21542 $abc$38792$n3661
.sym 21543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 21545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21546 $abc$38792$n5506_1
.sym 21547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21549 VexRiscv._zz_204_
.sym 21550 VexRiscv._zz_323_[10]
.sym 21557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 21559 $abc$38792$n149
.sym 21560 $abc$38792$n3570_1
.sym 21561 VexRiscv.memory_arbitration_isValid
.sym 21562 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21563 $abc$38792$n3655
.sym 21564 $abc$38792$n3812
.sym 21565 $abc$38792$n76
.sym 21570 $abc$38792$n5084
.sym 21571 $abc$38792$n3661
.sym 21575 $abc$38792$n5085
.sym 21576 VexRiscv.lastStageIsFiring
.sym 21578 $abc$38792$n151
.sym 21579 $abc$38792$n3567_1
.sym 21580 basesoc_ctrl_bus_errors[28]
.sym 21583 basesoc_ctrl_bus_errors[12]
.sym 21584 $abc$38792$n72
.sym 21586 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21587 $abc$38792$n5083_1
.sym 21590 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 21596 VexRiscv.lastStageIsFiring
.sym 21597 VexRiscv.memory_arbitration_isValid
.sym 21604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21607 $abc$38792$n5085
.sym 21608 $abc$38792$n3661
.sym 21609 basesoc_ctrl_bus_errors[28]
.sym 21610 $abc$38792$n5083_1
.sym 21616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21619 $abc$38792$n149
.sym 21620 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21621 $abc$38792$n3812
.sym 21622 $abc$38792$n151
.sym 21625 $abc$38792$n3570_1
.sym 21626 $abc$38792$n72
.sym 21627 $abc$38792$n76
.sym 21628 $abc$38792$n3567_1
.sym 21631 $abc$38792$n3655
.sym 21633 $abc$38792$n5084
.sym 21634 basesoc_ctrl_bus_errors[12]
.sym 21635 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21640 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 21641 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 21642 $abc$38792$n2108
.sym 21643 $abc$38792$n7435
.sym 21644 $abc$38792$n7426
.sym 21645 $abc$38792$n7431
.sym 21646 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21650 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21651 $abc$38792$n7852
.sym 21652 $abc$38792$n2439
.sym 21653 $abc$38792$n3661
.sym 21654 $abc$38792$n3403_1
.sym 21656 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21657 $abc$38792$n3661
.sym 21658 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21661 $abc$38792$n76
.sym 21662 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 21663 VexRiscv.lastStageIsFiring
.sym 21664 $abc$38792$n7436
.sym 21665 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 21666 VexRiscv._zz_161_
.sym 21670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 21672 VexRiscv._zz_130_[3]
.sym 21673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21681 $abc$38792$n3402_1
.sym 21683 $abc$38792$n3416
.sym 21687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 21688 VexRiscv._zz_136_[5]
.sym 21689 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21691 VexRiscv._zz_323_[11]
.sym 21692 VexRiscv.CsrPlugin_hadException
.sym 21696 VexRiscv._zz_323_[14]
.sym 21697 VexRiscv._zz_323_[13]
.sym 21699 $abc$38792$n3414_1
.sym 21700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 21701 VexRiscv._zz_136_[6]
.sym 21702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 21709 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 21718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 21719 $abc$38792$n3416
.sym 21720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 21721 $abc$38792$n3414_1
.sym 21724 VexRiscv._zz_323_[13]
.sym 21730 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21731 $abc$38792$n3402_1
.sym 21732 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21733 VexRiscv.CsrPlugin_hadException
.sym 21736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21742 VexRiscv._zz_323_[11]
.sym 21751 VexRiscv._zz_323_[14]
.sym 21755 VexRiscv._zz_136_[6]
.sym 21757 VexRiscv._zz_136_[5]
.sym 21758 $abc$38792$n2423_$glb_ce
.sym 21759 clk12_$glb_clk
.sym 21761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 21763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 21764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 21768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21769 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 21773 VexRiscv.dBus_cmd_payload_wr
.sym 21775 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21778 VexRiscv.CsrPlugin_hadException
.sym 21780 VexRiscv.memory_arbitration_isValid
.sym 21781 $abc$38792$n2133
.sym 21782 $abc$38792$n2109
.sym 21785 $abc$38792$n7442
.sym 21786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 21788 $abc$38792$n2482
.sym 21789 cas_b_n
.sym 21790 VexRiscv.execute_arbitration_isValid
.sym 21791 VexRiscv._zz_323_[16]
.sym 21792 $abc$38792$n2423
.sym 21793 $abc$38792$n3524_1
.sym 21795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 21796 $abc$38792$n3527_1
.sym 21802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21803 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 21805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 21807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 21810 $abc$38792$n3417_1
.sym 21817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 21818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21826 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 21829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21830 VexRiscv._zz_323_[3]
.sym 21836 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 21842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21844 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 21855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 21859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21861 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21862 $abc$38792$n3417_1
.sym 21867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 21872 VexRiscv._zz_323_[3]
.sym 21880 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 21881 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21882 clk12_$glb_clk
.sym 21884 $abc$38792$n4620
.sym 21885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 21886 $abc$38792$n4617_1
.sym 21887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 21888 $abc$38792$n145
.sym 21889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21890 $abc$38792$n3383_1
.sym 21891 $abc$38792$n3390_1
.sym 21893 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 21897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 21901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 21904 $abc$38792$n151
.sym 21905 VexRiscv._zz_196_[5]
.sym 21910 $abc$38792$n3495
.sym 21911 VexRiscv.CsrPlugin_mepc[27]
.sym 21912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21913 VexRiscv.memory_arbitration_isValid
.sym 21917 $abc$38792$n2482
.sym 21918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21925 VexRiscv._zz_323_[12]
.sym 21927 $abc$38792$n3488
.sym 21928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21934 $abc$38792$n6295_1
.sym 21936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21939 $abc$38792$n3487
.sym 21940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21941 $abc$38792$n3417_1
.sym 21943 VexRiscv._zz_323_[15]
.sym 21945 $abc$38792$n3505
.sym 21946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21954 $abc$38792$n3495
.sym 21958 $abc$38792$n3505
.sym 21959 $abc$38792$n3487
.sym 21960 $abc$38792$n3488
.sym 21961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21965 VexRiscv._zz_323_[12]
.sym 21970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21977 VexRiscv._zz_323_[15]
.sym 21984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21994 $abc$38792$n6295_1
.sym 21996 $abc$38792$n3488
.sym 21997 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 22000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 22001 $abc$38792$n3495
.sym 22002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 22003 $abc$38792$n3417_1
.sym 22007 $abc$38792$n4623_1
.sym 22008 VexRiscv._zz_195_[14]
.sym 22009 VexRiscv._zz_195_[16]
.sym 22010 VexRiscv._zz_195_[13]
.sym 22011 $abc$38792$n4613_1
.sym 22012 $abc$38792$n4619_1
.sym 22013 VexRiscv._zz_195_[15]
.sym 22014 $abc$38792$n4616
.sym 22015 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 22021 VexRiscv._zz_136_[25]
.sym 22022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 22023 $abc$38792$n7437
.sym 22025 $abc$38792$n7439
.sym 22026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 22027 $abc$38792$n7440
.sym 22028 VexRiscv._zz_196_[13]
.sym 22031 VexRiscv._zz_196_[32]
.sym 22033 VexRiscv._zz_321_
.sym 22035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 22039 VexRiscv.memory_arbitration_isValid
.sym 22040 VexRiscv._zz_196_[32]
.sym 22042 $abc$38792$n5506_1
.sym 22048 $abc$38792$n3504
.sym 22050 $abc$38792$n2439
.sym 22052 $abc$38792$n145
.sym 22053 $abc$38792$n3508
.sym 22054 $abc$38792$n3509
.sym 22055 VexRiscv._zz_136_[25]
.sym 22056 $abc$38792$n3492
.sym 22058 $abc$38792$n3507
.sym 22059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 22060 VexRiscv.execute_arbitration_isValid
.sym 22061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 22062 $abc$38792$n2423
.sym 22063 VexRiscv._zz_323_[16]
.sym 22064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 22068 $abc$38792$n3524_1
.sym 22069 $abc$38792$n3506
.sym 22070 $abc$38792$n3495
.sym 22072 $abc$38792$n3510
.sym 22073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 22075 $abc$38792$n3410
.sym 22076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 22078 $abc$38792$n3487
.sym 22079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 22082 VexRiscv.execute_arbitration_isValid
.sym 22083 $abc$38792$n3524_1
.sym 22084 $abc$38792$n2423
.sym 22087 $abc$38792$n3492
.sym 22088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 22089 $abc$38792$n3487
.sym 22090 $abc$38792$n3410
.sym 22093 VexRiscv._zz_323_[16]
.sym 22100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 22102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 22108 VexRiscv._zz_136_[25]
.sym 22111 $abc$38792$n3507
.sym 22112 $abc$38792$n3509
.sym 22113 $abc$38792$n3508
.sym 22114 $abc$38792$n3495
.sym 22117 $abc$38792$n145
.sym 22118 $abc$38792$n3510
.sym 22119 $abc$38792$n3504
.sym 22120 $abc$38792$n3506
.sym 22123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 22124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 22125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 22126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22127 $abc$38792$n2439
.sym 22128 clk12_$glb_clk
.sym 22129 VexRiscv.reset_$glb_sr
.sym 22130 $abc$38792$n3510
.sym 22131 VexRiscv.CsrPlugin_mepc[27]
.sym 22132 $abc$38792$n7452
.sym 22133 $abc$38792$n3469
.sym 22134 $abc$38792$n4622
.sym 22135 $abc$38792$n7454
.sym 22136 $abc$38792$n4382
.sym 22137 VexRiscv.CsrPlugin_mepc[14]
.sym 22142 VexRiscv.memory_arbitration_isValid
.sym 22143 VexRiscv._zz_195_[15]
.sym 22144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22145 VexRiscv._zz_195_[13]
.sym 22146 VexRiscv._zz_196_[15]
.sym 22148 $abc$38792$n7441
.sym 22150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 22153 VexRiscv._zz_195_[16]
.sym 22155 VexRiscv._zz_195_[17]
.sym 22156 VexRiscv.lastStageIsFiring
.sym 22157 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 22158 VexRiscv._zz_161_
.sym 22162 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 22171 VexRiscv.memory_arbitration_isValid
.sym 22172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22173 $abc$38792$n7852
.sym 22175 VexRiscv._zz_18_
.sym 22179 VexRiscv._zz_29_
.sym 22180 VexRiscv.lastStageIsFiring
.sym 22181 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 22183 $abc$38792$n3458
.sym 22184 $abc$38792$n3481
.sym 22185 VexRiscv._zz_16_
.sym 22186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22188 VexRiscv.execute_arbitration_isValid
.sym 22190 $abc$38792$n3469
.sym 22191 $abc$38792$n3467
.sym 22195 $abc$38792$n3457
.sym 22196 $abc$38792$n3480
.sym 22202 $abc$38792$n3479
.sym 22204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22206 $abc$38792$n3467
.sym 22207 $abc$38792$n3458
.sym 22210 VexRiscv._zz_16_
.sym 22211 VexRiscv.memory_arbitration_isValid
.sym 22212 VexRiscv._zz_29_
.sym 22213 VexRiscv.lastStageIsFiring
.sym 22222 $abc$38792$n3469
.sym 22223 $abc$38792$n3479
.sym 22224 $abc$38792$n3457
.sym 22225 $abc$38792$n3481
.sym 22231 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 22246 VexRiscv.execute_arbitration_isValid
.sym 22247 $abc$38792$n3480
.sym 22249 VexRiscv._zz_18_
.sym 22250 $abc$38792$n7852
.sym 22251 clk12_$glb_clk
.sym 22253 VexRiscv._zz_161_
.sym 22256 VexRiscv._zz_51_
.sym 22257 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 22258 $abc$38792$n5506_1
.sym 22268 $abc$38792$n3474
.sym 22269 $abc$38792$n3507
.sym 22270 $PACKER_VCC_NET
.sym 22271 $abc$38792$n4353
.sym 22274 VexRiscv.CsrPlugin_mepc[27]
.sym 22275 $abc$38792$n3508
.sym 22281 cas_b_n
.sym 22287 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 22303 VexRiscv._zz_18_
.sym 22321 $abc$38792$n149
.sym 22365 VexRiscv._zz_18_
.sym 22373 $abc$38792$n149
.sym 22374 clk12_$glb_clk
.sym 22378 basesoc_uart_phy_tx_bitcount[1]
.sym 22385 $abc$38792$n5506_1
.sym 22391 $abc$38792$n3509
.sym 22392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22395 VexRiscv._zz_161_
.sym 22399 VexRiscv._zz_18_
.sym 22400 $abc$38792$n2423
.sym 22501 $abc$38792$n5906
.sym 22502 $abc$38792$n5908
.sym 22503 $abc$38792$n3602_1
.sym 22504 basesoc_uart_phy_tx_bitcount[3]
.sym 22505 rgb_led0_b
.sym 22506 basesoc_uart_phy_tx_bitcount[2]
.sym 22631 basesoc_uart_phy_tx_bitcount[0]
.sym 22667 rgb_led0_b
.sym 22682 rgb_led0_b
.sym 22733 array_muxed0[4]
.sym 22734 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 22738 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 22740 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 22741 $abc$38792$n2131
.sym 22743 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 22746 $abc$38792$n4962
.sym 22756 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 22767 spiflash_bus_dat_r[12]
.sym 22772 $abc$38792$n6132_1
.sym 22775 spiflash_bus_dat_r[9]
.sym 22776 spiflash_bus_dat_r[10]
.sym 22781 $abc$38792$n6134_1
.sym 22782 $abc$38792$n6138_1
.sym 22784 spiflash_bus_dat_r[11]
.sym 22787 $abc$38792$n6136_1
.sym 22795 slave_sel_r[1]
.sym 22797 spiflash_bus_dat_r[11]
.sym 22799 slave_sel_r[1]
.sym 22800 $abc$38792$n6136_1
.sym 22803 spiflash_bus_dat_r[12]
.sym 22804 $abc$38792$n6138_1
.sym 22806 slave_sel_r[1]
.sym 22809 slave_sel_r[1]
.sym 22810 $abc$38792$n6134_1
.sym 22812 spiflash_bus_dat_r[10]
.sym 22833 spiflash_bus_dat_r[9]
.sym 22834 $abc$38792$n6132_1
.sym 22835 slave_sel_r[1]
.sym 22844 clk12_$glb_clk
.sym 22845 $abc$38792$n147_$glb_sr
.sym 22858 spiflash_bus_dat_r[25]
.sym 22861 VexRiscv._zz_130_[1]
.sym 22863 array_muxed0[6]
.sym 22865 spiflash_bus_dat_r[9]
.sym 22866 $abc$38792$n15
.sym 22867 spiflash_bus_dat_r[12]
.sym 22868 spiflash_bus_dat_r[10]
.sym 22870 basesoc_ctrl_reset_reset_r
.sym 22871 $abc$38792$n2160
.sym 22872 basesoc_uart_phy_storage[0]
.sym 22873 csrbankarray_csrbank2_bitbang_en0_w
.sym 22878 spiflash_bus_dat_r[11]
.sym 22888 $abc$38792$n149
.sym 22890 slave_sel_r[1]
.sym 22893 VexRiscv._zz_171_[1]
.sym 22894 basesoc_dat_w[1]
.sym 22901 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 22903 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 22904 csrbankarray_csrbank2_bitbang0_w[1]
.sym 22905 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 22909 $abc$38792$n2352
.sym 22911 VexRiscv._zz_130_[6]
.sym 22914 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 22927 basesoc_we
.sym 22933 $abc$38792$n5344_1
.sym 22934 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 22938 $abc$38792$n2346
.sym 22939 $abc$38792$n3692_1
.sym 22945 sys_rst
.sym 22948 basesoc_dat_w[2]
.sym 22949 basesoc_dat_w[1]
.sym 22955 $abc$38792$n3568_1
.sym 22956 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 22957 $abc$38792$n5113_1
.sym 22966 $abc$38792$n3568_1
.sym 22967 basesoc_we
.sym 22968 $abc$38792$n3692_1
.sym 22969 sys_rst
.sym 22978 $abc$38792$n5113_1
.sym 22979 $abc$38792$n5344_1
.sym 22980 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 22981 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 22986 basesoc_dat_w[1]
.sym 23004 basesoc_dat_w[2]
.sym 23006 $abc$38792$n2346
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23017 csrbankarray_csrbank2_bitbang0_w[1]
.sym 23019 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23020 $abc$38792$n2984
.sym 23021 basesoc_we
.sym 23022 basesoc_adr[2]
.sym 23023 VexRiscv._zz_130_[5]
.sym 23024 basesoc_adr[0]
.sym 23025 array_muxed0[1]
.sym 23027 $abc$38792$n3692_1
.sym 23028 basesoc_adr[1]
.sym 23031 $abc$38792$n3692
.sym 23032 $abc$38792$n3685
.sym 23033 VexRiscv._zz_130_[3]
.sym 23034 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 23036 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 23037 $abc$38792$n4898_1
.sym 23039 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23040 $abc$38792$n2318
.sym 23042 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23043 slave_sel_r[1]
.sym 23044 csrbankarray_csrbank2_bitbang0_w[2]
.sym 23056 basesoc_we
.sym 23057 sys_rst
.sym 23058 $abc$38792$n3692_1
.sym 23059 VexRiscv._zz_130_[3]
.sym 23060 VexRiscv._zz_171_[1]
.sym 23061 $abc$38792$n7851
.sym 23063 $abc$38792$n3547_1
.sym 23076 VexRiscv._zz_130_[6]
.sym 23077 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23079 VexRiscv._zz_171_[0]
.sym 23080 VexRiscv.decode_to_execute_RS2[11]
.sym 23096 VexRiscv._zz_130_[6]
.sym 23101 sys_rst
.sym 23102 basesoc_we
.sym 23103 $abc$38792$n3692_1
.sym 23104 $abc$38792$n3547_1
.sym 23113 VexRiscv.decode_to_execute_RS2[11]
.sym 23114 VexRiscv._zz_171_[0]
.sym 23115 VexRiscv._zz_171_[1]
.sym 23116 VexRiscv._zz_130_[3]
.sym 23126 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23129 $abc$38792$n7851
.sym 23130 clk12_$glb_clk
.sym 23140 array_muxed1[30]
.sym 23143 array_muxed1[30]
.sym 23144 $abc$38792$n2984
.sym 23145 $abc$38792$n3547_1
.sym 23147 $abc$38792$n7851
.sym 23148 $abc$38792$n3548_1
.sym 23149 VexRiscv._zz_171_[0]
.sym 23151 $abc$38792$n3547_1
.sym 23152 basesoc_adr[3]
.sym 23154 slave_sel[2]
.sym 23155 basesoc_dat_w[1]
.sym 23156 $abc$38792$n3546_1
.sym 23157 array_muxed1[6]
.sym 23159 slave_sel_r[1]
.sym 23160 $abc$38792$n149
.sym 23161 $abc$38792$n3545_1
.sym 23163 basesoc_dat_w[6]
.sym 23164 $abc$38792$n3686
.sym 23165 basesoc_vexriscv_ibus_adr[3]
.sym 23167 $abc$38792$n3696
.sym 23175 sys_rst
.sym 23176 spiflash_miso
.sym 23180 basesoc_dat_w[3]
.sym 23181 csrbankarray_csrbank2_bitbang_en0_w
.sym 23182 csrbankarray_csrbank2_bitbang0_w[1]
.sym 23185 $abc$38792$n3571_1
.sym 23186 spiflash_i
.sym 23187 basesoc_adr[2]
.sym 23188 $abc$38792$n5052_1
.sym 23191 $abc$38792$n3547_1
.sym 23197 $abc$38792$n3568_1
.sym 23200 $abc$38792$n2318
.sym 23212 basesoc_dat_w[3]
.sym 23218 sys_rst
.sym 23220 spiflash_i
.sym 23230 $abc$38792$n3547_1
.sym 23231 basesoc_adr[2]
.sym 23242 $abc$38792$n5052_1
.sym 23243 csrbankarray_csrbank2_bitbang_en0_w
.sym 23244 csrbankarray_csrbank2_bitbang0_w[1]
.sym 23245 $abc$38792$n3568_1
.sym 23248 spiflash_miso
.sym 23250 $abc$38792$n3571_1
.sym 23252 $abc$38792$n2318
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 23258 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 23260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 23262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 23263 VexRiscv.decode_to_execute_RS2[15]
.sym 23265 $abc$38792$n88
.sym 23266 $abc$38792$n3590_1
.sym 23267 spiflash_bus_dat_r[7]
.sym 23268 array_muxed0[3]
.sym 23269 sys_rst
.sym 23270 array_muxed0[7]
.sym 23271 basesoc_timer0_reload_storage[11]
.sym 23272 spiflash_miso
.sym 23273 $abc$38792$n3702
.sym 23275 sys_rst
.sym 23277 $abc$38792$n3593_1
.sym 23278 VexRiscv._zz_130_[7]
.sym 23279 basesoc_adr[4]
.sym 23280 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 23281 $abc$38792$n3354_1
.sym 23282 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23283 grant
.sym 23284 $abc$38792$n6379_1
.sym 23285 slave_sel_r[1]
.sym 23286 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23287 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 23289 $abc$38792$n3353_1
.sym 23290 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 23296 $abc$38792$n3353_1
.sym 23297 basesoc_vexriscv_dbus_adr[14]
.sym 23300 $abc$38792$n3546_1
.sym 23301 slave_sel[1]
.sym 23302 basesoc_adr[3]
.sym 23303 $abc$38792$n3692_1
.sym 23307 spiflash_i
.sym 23309 csrbankarray_csrbank2_bitbang0_w[1]
.sym 23313 csrbankarray_csrbank2_bitbang0_w[3]
.sym 23315 array_muxed0[4]
.sym 23317 array_muxed1[6]
.sym 23318 basesoc_vexriscv_ibus_adr[14]
.sym 23319 grant
.sym 23327 $abc$38792$n3547_1
.sym 23329 basesoc_adr[3]
.sym 23331 $abc$38792$n3546_1
.sym 23337 array_muxed1[6]
.sym 23341 basesoc_vexriscv_ibus_adr[14]
.sym 23342 basesoc_vexriscv_dbus_adr[14]
.sym 23344 grant
.sym 23347 slave_sel[1]
.sym 23348 $abc$38792$n3353_1
.sym 23350 spiflash_i
.sym 23356 array_muxed0[4]
.sym 23359 csrbankarray_csrbank2_bitbang0_w[3]
.sym 23361 $abc$38792$n3692_1
.sym 23362 $abc$38792$n3547_1
.sym 23365 $abc$38792$n3547_1
.sym 23367 csrbankarray_csrbank2_bitbang0_w[1]
.sym 23368 $abc$38792$n3692_1
.sym 23371 slave_sel[1]
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 23381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 23383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 23385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 23386 basesoc_adr[4]
.sym 23387 basesoc_vexriscv_dbus_adr[14]
.sym 23388 $abc$38792$n3702
.sym 23389 cas_switches_status[0]
.sym 23390 $abc$38792$n3545_1
.sym 23391 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 23392 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23393 csrbankarray_csrbank2_bitbang0_w[2]
.sym 23394 basesoc_dat_w[6]
.sym 23395 spiflash_i
.sym 23397 array_muxed0[11]
.sym 23398 spiflash_bus_dat_r[7]
.sym 23399 array_muxed0[5]
.sym 23400 basesoc_adr[4]
.sym 23401 basesoc_adr[1]
.sym 23402 $abc$38792$n6087_1
.sym 23403 $abc$38792$n3647_1
.sym 23405 grant
.sym 23406 $abc$38792$n3593_1
.sym 23407 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23408 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 23410 $abc$38792$n4962
.sym 23411 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23413 slave_sel_r[1]
.sym 23419 basesoc_timer0_value_status[9]
.sym 23421 $abc$38792$n4962
.sym 23423 $abc$38792$n3589_1
.sym 23424 $abc$38792$n4965_1
.sym 23426 basesoc_vexriscv_dbus_adr[28]
.sym 23427 basesoc_timer0_value[9]
.sym 23428 $abc$38792$n3588_1
.sym 23431 basesoc_vexriscv_ibus_adr[28]
.sym 23434 grant
.sym 23438 $abc$38792$n3591_1
.sym 23439 $abc$38792$n3590_1
.sym 23444 basesoc_timer0_value[1]
.sym 23446 $abc$38792$n2326
.sym 23449 basesoc_timer0_value_status[1]
.sym 23455 basesoc_timer0_value[9]
.sym 23459 $abc$38792$n3589_1
.sym 23461 $abc$38792$n3590_1
.sym 23464 $abc$38792$n4962
.sym 23465 $abc$38792$n4965_1
.sym 23466 basesoc_timer0_value_status[9]
.sym 23467 basesoc_timer0_value_status[1]
.sym 23470 basesoc_vexriscv_ibus_adr[28]
.sym 23472 basesoc_vexriscv_dbus_adr[28]
.sym 23473 grant
.sym 23477 $abc$38792$n3591_1
.sym 23478 $abc$38792$n3588_1
.sym 23482 $abc$38792$n3591_1
.sym 23483 $abc$38792$n3588_1
.sym 23488 basesoc_timer0_value[1]
.sym 23494 $abc$38792$n3591_1
.sym 23495 $abc$38792$n3589_1
.sym 23497 $abc$38792$n3590_1
.sym 23498 $abc$38792$n2326
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 23504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 23506 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 23508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 23509 array_muxed0[4]
.sym 23511 basesoc_timer0_value[0]
.sym 23514 $abc$38792$n3646
.sym 23515 basesoc_vexriscv_ibus_adr[11]
.sym 23516 $abc$38792$n3692
.sym 23518 VexRiscv.decode_to_execute_RS2[11]
.sym 23519 grant
.sym 23521 sys_rst
.sym 23522 basesoc_vexriscv_dbus_adr[28]
.sym 23523 basesoc_timer0_value[9]
.sym 23524 $abc$38792$n3685
.sym 23525 $abc$38792$n3568_1
.sym 23526 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 23527 $abc$38792$n3657
.sym 23528 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 23529 basesoc_timer0_load_storage[17]
.sym 23530 $abc$38792$n3646
.sym 23531 basesoc_vexriscv_ibus_adr[8]
.sym 23532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 23533 $PACKER_VCC_NET
.sym 23534 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 23535 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 23536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 23542 $abc$38792$n6382_1
.sym 23544 $abc$38792$n4985_1
.sym 23545 $abc$38792$n4921_1
.sym 23546 basesoc_vexriscv_dbus_cyc
.sym 23547 $abc$38792$n3652
.sym 23548 basesoc_timer0_en_storage
.sym 23549 $abc$38792$n4914
.sym 23551 $abc$38792$n4984
.sym 23552 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 23553 $abc$38792$n3354_1
.sym 23554 $abc$38792$n6379_1
.sym 23555 basesoc_timer0_load_storage[17]
.sym 23556 basesoc_timer0_load_storage[0]
.sym 23557 $abc$38792$n3593_1
.sym 23560 $abc$38792$n6086_1
.sym 23562 $abc$38792$n6087_1
.sym 23563 $abc$38792$n3647_1
.sym 23565 $abc$38792$n4920
.sym 23566 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 23568 $abc$38792$n4915_1
.sym 23571 $abc$38792$n5139
.sym 23572 grant
.sym 23575 $abc$38792$n4984
.sym 23576 $abc$38792$n6379_1
.sym 23577 $abc$38792$n6382_1
.sym 23578 $abc$38792$n3647_1
.sym 23581 $abc$38792$n3652
.sym 23582 $abc$38792$n4985_1
.sym 23584 basesoc_timer0_load_storage[17]
.sym 23588 $abc$38792$n4920
.sym 23589 $abc$38792$n3593_1
.sym 23590 $abc$38792$n4921_1
.sym 23593 basesoc_timer0_load_storage[0]
.sym 23594 $abc$38792$n5139
.sym 23596 basesoc_timer0_en_storage
.sym 23599 $abc$38792$n3593_1
.sym 23600 $abc$38792$n4914
.sym 23602 $abc$38792$n4915_1
.sym 23606 $abc$38792$n3354_1
.sym 23607 grant
.sym 23608 basesoc_vexriscv_dbus_cyc
.sym 23611 $abc$38792$n6087_1
.sym 23612 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 23613 $abc$38792$n6086_1
.sym 23614 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 23618 $abc$38792$n3354_1
.sym 23619 grant
.sym 23620 basesoc_vexriscv_dbus_cyc
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 23627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 23629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 23631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 23632 $abc$38792$n6382_1
.sym 23633 $abc$38792$n6344
.sym 23635 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23636 $abc$38792$n56
.sym 23637 $PACKER_VCC_NET
.sym 23638 $abc$38792$n3353_1
.sym 23639 $abc$38792$n3932
.sym 23640 basesoc_ctrl_reset_reset_r
.sym 23641 $abc$38792$n3647_1
.sym 23642 $abc$38792$n2162
.sym 23643 $abc$38792$n3932
.sym 23644 basesoc_vexriscv_ibus_adr[4]
.sym 23645 basesoc_timer0_reload_storage[17]
.sym 23647 basesoc_timer0_reload_storage[19]
.sym 23648 $abc$38792$n5069_1
.sym 23649 $abc$38792$n3686
.sym 23650 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23651 basesoc_timer0_value[0]
.sym 23652 cas_switches_status[2]
.sym 23653 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 23654 $abc$38792$n3545_1
.sym 23655 $abc$38792$n3696
.sym 23656 $abc$38792$n149
.sym 23657 basesoc_vexriscv_ibus_adr[3]
.sym 23658 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 23659 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 23666 $abc$38792$n92
.sym 23667 basesoc_uart_phy_storage[26]
.sym 23669 basesoc_adr[1]
.sym 23670 basesoc_adr[0]
.sym 23671 $abc$38792$n3356_1
.sym 23672 grant
.sym 23673 $abc$38792$n3647_1
.sym 23676 basesoc_adr[3]
.sym 23677 $abc$38792$n3562_1
.sym 23678 basesoc_adr[4]
.sym 23679 VexRiscv._zz_239_
.sym 23680 basesoc_uart_phy_storage[0]
.sym 23681 $abc$38792$n3567_1
.sym 23682 basesoc_adr[2]
.sym 23683 $abc$38792$n3354_1
.sym 23687 sys_rst
.sym 23689 basesoc_we
.sym 23690 $abc$38792$n88
.sym 23691 basesoc_adr[1]
.sym 23692 $abc$38792$n2433
.sym 23695 $abc$38792$n3571_1
.sym 23696 $abc$38792$n3548_1
.sym 23699 $abc$38792$n3647_1
.sym 23701 basesoc_we
.sym 23705 basesoc_adr[4]
.sym 23707 $abc$38792$n3567_1
.sym 23710 sys_rst
.sym 23711 $abc$38792$n3562_1
.sym 23712 $abc$38792$n3548_1
.sym 23713 basesoc_we
.sym 23716 basesoc_adr[0]
.sym 23717 $abc$38792$n88
.sym 23718 basesoc_adr[1]
.sym 23719 basesoc_uart_phy_storage[26]
.sym 23722 basesoc_adr[3]
.sym 23723 $abc$38792$n3571_1
.sym 23724 basesoc_adr[4]
.sym 23725 basesoc_adr[2]
.sym 23730 VexRiscv._zz_239_
.sym 23734 $abc$38792$n3356_1
.sym 23735 grant
.sym 23736 $abc$38792$n3354_1
.sym 23740 basesoc_adr[0]
.sym 23741 basesoc_uart_phy_storage[0]
.sym 23742 $abc$38792$n92
.sym 23743 basesoc_adr[1]
.sym 23744 $abc$38792$n2433
.sym 23745 clk12_$glb_clk
.sym 23746 VexRiscv.reset_$glb_sr
.sym 23748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 23750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 23752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 23754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 23756 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 23757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 23758 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 23759 basesoc_timer0_reload_storage[20]
.sym 23760 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 23761 basesoc_uart_phy_storage[26]
.sym 23762 $abc$38792$n3931_1
.sym 23763 $abc$38792$n3650
.sym 23764 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 23765 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 23766 $abc$38792$n84
.sym 23767 VexRiscv._zz_204_
.sym 23768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 23769 $abc$38792$n4962
.sym 23770 cas_leds[0]
.sym 23771 $abc$38792$n6379_1
.sym 23772 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 23773 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23774 $abc$38792$n7851
.sym 23775 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 23777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 23778 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 23779 basesoc_adr[4]
.sym 23780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 23781 $abc$38792$n3657
.sym 23782 basesoc_vexriscv_ibus_adr[12]
.sym 23789 $abc$38792$n3734
.sym 23790 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23791 $abc$38792$n3725_1
.sym 23792 basesoc_adr[0]
.sym 23793 VexRiscv.lastStagePc[13]
.sym 23797 cas_b_n
.sym 23799 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23802 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 23804 cas_switches_status[0]
.sym 23805 basesoc_adr[4]
.sym 23806 VexRiscv.CsrPlugin_mepc[13]
.sym 23807 VexRiscv._zz_204_
.sym 23808 VexRiscv._zz_239_
.sym 23809 $abc$38792$n3686
.sym 23810 $abc$38792$n3658
.sym 23811 cas_leds[0]
.sym 23812 cas_switches_status[2]
.sym 23814 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23816 $abc$38792$n5169
.sym 23817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 23818 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 23819 $abc$38792$n2482
.sym 23821 cas_b_n
.sym 23822 cas_switches_status[2]
.sym 23823 basesoc_adr[0]
.sym 23824 $abc$38792$n3686
.sym 23829 basesoc_adr[4]
.sym 23830 $abc$38792$n3658
.sym 23833 basesoc_adr[0]
.sym 23834 cas_leds[0]
.sym 23835 cas_switches_status[0]
.sym 23836 $abc$38792$n3686
.sym 23840 $abc$38792$n2482
.sym 23841 VexRiscv.lastStagePc[13]
.sym 23842 VexRiscv.CsrPlugin_mepc[13]
.sym 23845 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23846 VexRiscv._zz_204_
.sym 23847 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23848 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23851 $abc$38792$n5169
.sym 23853 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 23858 $abc$38792$n3734
.sym 23860 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 23863 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 23864 VexRiscv._zz_239_
.sym 23865 $abc$38792$n3725_1
.sym 23866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 23868 clk12_$glb_clk
.sym 23869 sys_rst_$glb_sr
.sym 23871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 23873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 23875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 23877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 23878 $abc$38792$n4017_1
.sym 23879 VexRiscv._zz_152_[28]
.sym 23881 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 23882 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 23883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 23884 $abc$38792$n6445
.sym 23885 $abc$38792$n3822
.sym 23886 $abc$38792$n3657
.sym 23887 $abc$38792$n7851
.sym 23888 $abc$38792$n2314
.sym 23889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 23890 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 23891 $abc$38792$n3650
.sym 23892 VexRiscv._zz_41_[11]
.sym 23893 $abc$38792$n2308
.sym 23894 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23895 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23896 $abc$38792$n3660
.sym 23897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 23898 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 23899 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23900 $abc$38792$n3547_1
.sym 23901 $abc$38792$n7490
.sym 23902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 23903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 23904 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23905 $abc$38792$n6087_1
.sym 23912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 23914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 23916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 23922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 23923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 23932 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23935 $abc$38792$n3426_1
.sym 23936 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23938 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 23941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 23946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 23950 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 23957 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 23964 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 23969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 23975 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 23976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 23980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 23981 $abc$38792$n3426_1
.sym 23982 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 23983 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 23987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 23990 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 23994 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 23996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 23998 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 24003 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24004 $abc$38792$n2131
.sym 24005 $abc$38792$n6348
.sym 24006 $abc$38792$n3933
.sym 24007 $abc$38792$n3938
.sym 24008 cas_b_n
.sym 24009 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 24010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 24011 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 24012 grant
.sym 24013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24014 basesoc_uart_phy_storage[29]
.sym 24015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 24016 sys_rst
.sym 24017 $abc$38792$n3568_1
.sym 24018 $PACKER_VCC_NET
.sym 24019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24021 $abc$38792$n3426_1
.sym 24022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 24026 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24027 basesoc_vexriscv_ibus_adr[8]
.sym 24028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 24034 basesoc_timer0_reload_storage[9]
.sym 24035 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24036 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 24037 basesoc_uart_phy_tx_busy
.sym 24038 $abc$38792$n4918
.sym 24039 basesoc_adr[4]
.sym 24040 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 24041 $abc$38792$n3593_1
.sym 24042 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24043 $abc$38792$n5935
.sym 24044 $abc$38792$n6456_1
.sym 24045 $abc$38792$n3647_1
.sym 24047 $abc$38792$n4917_1
.sym 24048 basesoc_vexriscv_ibus_adr[4]
.sym 24049 $abc$38792$n6458
.sym 24051 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 24052 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24053 $abc$38792$n3657
.sym 24056 $abc$38792$n3686
.sym 24057 cas_switches_status[1]
.sym 24058 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 24059 cas_g_n
.sym 24062 basesoc_adr[0]
.sym 24063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24064 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24065 $abc$38792$n6378_1
.sym 24067 $abc$38792$n6378_1
.sym 24068 basesoc_adr[4]
.sym 24069 basesoc_timer0_reload_storage[9]
.sym 24070 $abc$38792$n3657
.sym 24073 basesoc_adr[0]
.sym 24074 cas_g_n
.sym 24075 cas_switches_status[1]
.sym 24076 $abc$38792$n3686
.sym 24080 basesoc_vexriscv_ibus_adr[4]
.sym 24081 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24082 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24085 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 24086 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 24087 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 24088 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 24091 $abc$38792$n3647_1
.sym 24092 $abc$38792$n6456_1
.sym 24093 $abc$38792$n6458
.sym 24094 basesoc_adr[4]
.sym 24099 basesoc_uart_phy_tx_busy
.sym 24100 $abc$38792$n5935
.sym 24103 $abc$38792$n4918
.sym 24104 $abc$38792$n3593_1
.sym 24105 $abc$38792$n4917_1
.sym 24109 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24111 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24114 clk12_$glb_clk
.sym 24115 sys_rst_$glb_sr
.sym 24117 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 24119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 24121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 24123 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 24124 basesoc_timer0_reload_storage[9]
.sym 24125 $abc$38792$n5935
.sym 24126 $abc$38792$n5099
.sym 24127 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24130 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 24131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24132 $abc$38792$n82
.sym 24133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24134 $abc$38792$n2162
.sym 24135 $abc$38792$n3546_1
.sym 24136 basesoc_vexriscv_ibus_adr[4]
.sym 24137 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24140 $abc$38792$n149
.sym 24141 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 24142 $abc$38792$n3686
.sym 24143 $abc$38792$n3696
.sym 24144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 24145 cas_g_n
.sym 24146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24148 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 24149 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 24150 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24151 $abc$38792$n5069_1
.sym 24157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 24159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24160 $abc$38792$n88
.sym 24161 basesoc_adr[1]
.sym 24162 basesoc_uart_phy_storage[9]
.sym 24164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24165 $abc$38792$n3349_1
.sym 24167 basesoc_adr[4]
.sym 24168 $abc$38792$n3661
.sym 24169 $abc$38792$n3347_1
.sym 24172 $abc$38792$n3547_1
.sym 24174 basesoc_ctrl_storage[7]
.sym 24175 sys_rst
.sym 24177 $abc$38792$n3568_1
.sym 24180 $abc$38792$n102
.sym 24181 basesoc_ctrl_bus_errors[23]
.sym 24182 basesoc_adr[0]
.sym 24190 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 24196 basesoc_adr[4]
.sym 24199 $abc$38792$n3661
.sym 24204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24214 basesoc_adr[1]
.sym 24215 basesoc_uart_phy_storage[9]
.sym 24216 basesoc_adr[0]
.sym 24217 $abc$38792$n102
.sym 24222 $abc$38792$n88
.sym 24226 $abc$38792$n3568_1
.sym 24227 basesoc_ctrl_storage[7]
.sym 24228 $abc$38792$n3547_1
.sym 24229 basesoc_ctrl_bus_errors[23]
.sym 24232 $abc$38792$n3347_1
.sym 24233 sys_rst
.sym 24234 $abc$38792$n3349_1
.sym 24236 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 24237 clk12_$glb_clk
.sym 24239 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24240 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24241 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24242 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24243 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 24244 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 24245 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24246 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24247 $abc$38792$n4962
.sym 24248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 24249 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 24250 cas_switches_status[1]
.sym 24251 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24252 VexRiscv._zz_130_[7]
.sym 24253 basesoc_uart_phy_storage[10]
.sym 24254 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 24255 basesoc_adr[4]
.sym 24256 $abc$38792$n3661
.sym 24257 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 24258 $abc$38792$n3665
.sym 24259 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24260 $abc$38792$n5097
.sym 24261 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 24262 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24263 $abc$38792$n3933
.sym 24264 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24265 basesoc_vexriscv_ibus_adr[9]
.sym 24266 basesoc_vexriscv_ibus_adr[12]
.sym 24269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 24270 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 24271 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 24272 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 24273 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24274 $abc$38792$n7851
.sym 24280 spiflash_counter[5]
.sym 24281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 24282 $abc$38792$n7
.sym 24283 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24286 spiflash_counter[4]
.sym 24287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24289 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24290 $abc$38792$n3908
.sym 24292 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24293 $abc$38792$n3927
.sym 24294 $abc$38792$n3926
.sym 24295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24296 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24297 spiflash_counter[6]
.sym 24298 $abc$38792$n2162
.sym 24299 spiflash_counter[7]
.sym 24300 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 24303 $abc$38792$n6313_1
.sym 24304 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24305 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24306 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24307 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24308 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24311 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24313 spiflash_counter[4]
.sym 24314 spiflash_counter[6]
.sym 24315 spiflash_counter[5]
.sym 24316 spiflash_counter[7]
.sym 24319 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24320 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24325 $abc$38792$n3927
.sym 24326 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24327 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24328 $abc$38792$n3926
.sym 24332 $abc$38792$n7
.sym 24337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24338 $abc$38792$n3908
.sym 24339 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24340 $abc$38792$n6313_1
.sym 24343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24344 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24345 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24346 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 24349 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24350 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 24351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 24352 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24356 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24357 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24358 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24359 $abc$38792$n2162
.sym 24360 clk12_$glb_clk
.sym 24362 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24363 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24364 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24365 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24366 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24367 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24368 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 24369 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 24373 VexRiscv._zz_130_[1]
.sym 24374 $abc$38792$n3349_1
.sym 24375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 24376 $abc$38792$n2314
.sym 24377 basesoc_uart_phy_storage[17]
.sym 24378 $abc$38792$n3908
.sym 24379 $abc$38792$n3932
.sym 24380 basesoc_ctrl_bus_errors[1]
.sym 24382 VexRiscv._zz_161_
.sym 24383 $abc$38792$n3347_1
.sym 24384 basesoc_uart_phy_storage[18]
.sym 24385 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24386 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 24387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 24388 VexRiscv._zz_257_[4]
.sym 24389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24390 basesoc_vexriscv_ibus_adr[14]
.sym 24391 VexRiscv._zz_130_[5]
.sym 24392 $abc$38792$n4055
.sym 24393 $abc$38792$n7490
.sym 24394 basesoc_vexriscv_ibus_adr[16]
.sym 24395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 24396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 24397 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24403 spiflash_counter[5]
.sym 24404 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24405 spiflash_counter[4]
.sym 24408 $abc$38792$n3699
.sym 24409 spiflash_counter[6]
.sym 24414 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 24415 spiflash_counter[7]
.sym 24417 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24421 $abc$38792$n3347_1
.sym 24422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 24424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 24426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 24430 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 24432 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 24436 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 24437 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24438 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 24449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 24455 spiflash_counter[5]
.sym 24456 $abc$38792$n3699
.sym 24457 spiflash_counter[4]
.sym 24461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 24467 $abc$38792$n3347_1
.sym 24468 spiflash_counter[7]
.sym 24469 spiflash_counter[6]
.sym 24472 spiflash_counter[4]
.sym 24473 $abc$38792$n3699
.sym 24474 spiflash_counter[5]
.sym 24480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 24482 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 24483 clk12_$glb_clk
.sym 24493 basesoc_ctrl_reset_reset_r
.sym 24495 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 24496 VexRiscv.execute_arbitration_isValid
.sym 24497 $abc$38792$n5661
.sym 24498 VexRiscv._zz_41_[25]
.sym 24499 spiflash_counter[4]
.sym 24500 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 24501 $abc$38792$n3646
.sym 24502 VexRiscv._zz_171_[0]
.sym 24503 spiflash_counter[7]
.sym 24504 VexRiscv._zz_171_[1]
.sym 24505 spiflash_counter[0]
.sym 24507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 24508 basesoc_ctrl_storage[16]
.sym 24509 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24510 $PACKER_VCC_NET
.sym 24511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24512 basesoc_vexriscv_ibus_adr[25]
.sym 24513 $abc$38792$n3426_1
.sym 24514 $PACKER_GND_NET
.sym 24515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 24518 $abc$38792$n149
.sym 24519 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24520 basesoc_vexriscv_ibus_adr[13]
.sym 24528 VexRiscv._zz_130_[7]
.sym 24529 VexRiscv._zz_171_[0]
.sym 24532 VexRiscv._zz_130_[6]
.sym 24539 $abc$38792$n4894_1
.sym 24544 $abc$38792$n7851
.sym 24545 VexRiscv.decode_to_execute_RS2[30]
.sym 24546 VexRiscv._zz_130_[1]
.sym 24548 VexRiscv._zz_171_[1]
.sym 24550 VexRiscv.decode_to_execute_RS2[14]
.sym 24551 VexRiscv._zz_130_[5]
.sym 24553 $abc$38792$n7490
.sym 24554 VexRiscv._zz_198_
.sym 24555 VexRiscv._zz_130_[3]
.sym 24559 $abc$38792$n4894_1
.sym 24561 VexRiscv._zz_171_[1]
.sym 24562 VexRiscv.decode_to_execute_RS2[30]
.sym 24567 VexRiscv._zz_198_
.sym 24568 VexRiscv._zz_130_[7]
.sym 24573 $abc$38792$n7490
.sym 24579 VexRiscv._zz_198_
.sym 24580 VexRiscv._zz_130_[6]
.sym 24584 VexRiscv._zz_198_
.sym 24585 VexRiscv._zz_130_[3]
.sym 24589 VexRiscv._zz_171_[0]
.sym 24590 VexRiscv._zz_130_[6]
.sym 24591 VexRiscv.decode_to_execute_RS2[14]
.sym 24592 VexRiscv._zz_171_[1]
.sym 24597 VexRiscv._zz_130_[1]
.sym 24598 VexRiscv._zz_198_
.sym 24602 VexRiscv._zz_130_[5]
.sym 24603 VexRiscv._zz_198_
.sym 24605 $abc$38792$n7851
.sym 24606 clk12_$glb_clk
.sym 24609 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24610 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24611 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24612 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24613 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24614 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24615 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 24618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 24620 $abc$38792$n4130
.sym 24621 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24622 $abc$38792$n2316
.sym 24624 $abc$38792$n4515
.sym 24625 VexRiscv._zz_171_[0]
.sym 24626 $abc$38792$n4505
.sym 24627 basesoc_ctrl_bus_errors[23]
.sym 24628 $abc$38792$n4513
.sym 24629 $abc$38792$n2482
.sym 24630 $abc$38792$n4507
.sym 24632 basesoc_timer0_value[14]
.sym 24633 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 24634 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 24635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24636 $abc$38792$n149
.sym 24637 $abc$38792$n13
.sym 24638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24639 basesoc_vexriscv_ibus_adr[23]
.sym 24640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 24641 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 24642 VexRiscv._zz_313_
.sym 24643 $abc$38792$n5069_1
.sym 24650 $abc$38792$n3935
.sym 24651 $abc$38792$n2486
.sym 24652 basesoc_vexriscv_dbus_adr[26]
.sym 24653 $abc$38792$n3932
.sym 24654 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 24657 cas_leds[0]
.sym 24658 VexRiscv._zz_198_
.sym 24659 $abc$38792$n3562_1
.sym 24661 VexRiscv.decode_to_execute_RS2[11]
.sym 24662 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 24665 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 24667 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 24668 $abc$38792$n5098_1
.sym 24669 VexRiscv.CsrPlugin_mepc[27]
.sym 24670 VexRiscv.decode_to_execute_RS2[14]
.sym 24671 $abc$38792$n5099
.sym 24673 basesoc_vexriscv_ibus_adr[26]
.sym 24677 $abc$38792$n3933
.sym 24678 $abc$38792$n56
.sym 24680 grant
.sym 24682 grant
.sym 24683 basesoc_vexriscv_ibus_adr[26]
.sym 24685 basesoc_vexriscv_dbus_adr[26]
.sym 24688 $abc$38792$n5098_1
.sym 24689 $abc$38792$n56
.sym 24690 $abc$38792$n3562_1
.sym 24691 $abc$38792$n5099
.sym 24694 VexRiscv._zz_198_
.sym 24697 VexRiscv.decode_to_execute_RS2[11]
.sym 24700 $abc$38792$n3933
.sym 24701 $abc$38792$n3932
.sym 24702 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 24703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 24706 VexRiscv.CsrPlugin_mepc[27]
.sym 24707 $abc$38792$n3935
.sym 24708 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 24715 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 24719 cas_leds[0]
.sym 24726 VexRiscv.decode_to_execute_RS2[14]
.sym 24727 VexRiscv._zz_198_
.sym 24728 $abc$38792$n2486
.sym 24729 clk12_$glb_clk
.sym 24739 $abc$38792$n4076
.sym 24742 $abc$38792$n149
.sym 24743 cas_leds[0]
.sym 24744 VexRiscv._zz_198_
.sym 24745 $abc$38792$n4145
.sym 24746 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24747 $abc$38792$n2486
.sym 24748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 24749 $abc$38792$n4523
.sym 24750 basesoc_ctrl_bus_errors[5]
.sym 24751 $abc$38792$n2310
.sym 24752 basesoc_timer0_en_storage
.sym 24753 $abc$38792$n94
.sym 24754 VexRiscv._zz_130_[6]
.sym 24755 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24756 $abc$38792$n3527_1
.sym 24757 VexRiscv._zz_136_[22]
.sym 24758 VexRiscv._zz_41_[14]
.sym 24759 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24760 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24761 $abc$38792$n4121
.sym 24763 $abc$38792$n3933
.sym 24764 $abc$38792$n149
.sym 24765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 24766 basesoc_vexriscv_ibus_adr[29]
.sym 24775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24776 VexRiscv.decode_to_execute_RS2[20]
.sym 24780 VexRiscv._zz_90_
.sym 24783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24789 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 24792 VexRiscv._zz_198_
.sym 24794 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 24795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 24799 VexRiscv.execute_arbitration_isValid
.sym 24807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 24812 VexRiscv.decode_to_execute_RS2[20]
.sym 24814 VexRiscv._zz_198_
.sym 24818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 24829 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 24838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 24847 VexRiscv._zz_90_
.sym 24848 VexRiscv.execute_arbitration_isValid
.sym 24849 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 24851 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 24852 clk12_$glb_clk
.sym 24862 cas_switches_status[0]
.sym 24866 VexRiscv._zz_90_
.sym 24870 VexRiscv._zz_257_[3]
.sym 24871 $abc$38792$n100
.sym 24872 VexRiscv.decode_to_execute_RS2[20]
.sym 24873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 24874 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24875 VexRiscv._zz_171_[0]
.sym 24877 VexRiscv._zz_198_
.sym 24878 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 24879 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 24880 $abc$38792$n2464
.sym 24881 rgb_led0_r
.sym 24882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24883 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 24884 VexRiscv._zz_257_[4]
.sym 24885 $abc$38792$n3390_1
.sym 24886 $abc$38792$n4148
.sym 24887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 24888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 24889 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 24895 $abc$38792$n4501
.sym 24896 VexRiscv._zz_171_[0]
.sym 24897 $abc$38792$n3386_1
.sym 24901 VexRiscv.decode_to_execute_RS2[30]
.sym 24903 VexRiscv.decode_to_execute_RS2[31]
.sym 24905 VexRiscv._zz_36_[11]
.sym 24906 VexRiscv._zz_171_[1]
.sym 24909 $abc$38792$n3390_1
.sym 24910 VexRiscv.decode_to_execute_RS2[26]
.sym 24911 VexRiscv._zz_321_
.sym 24912 VexRiscv._zz_198_
.sym 24913 $abc$38792$n149
.sym 24914 VexRiscv._zz_313_
.sym 24918 VexRiscv._zz_41_[14]
.sym 24923 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 24929 VexRiscv._zz_198_
.sym 24930 $abc$38792$n4501
.sym 24934 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 24935 VexRiscv.decode_to_execute_RS2[30]
.sym 24936 VexRiscv.decode_to_execute_RS2[31]
.sym 24937 VexRiscv._zz_171_[1]
.sym 24940 $abc$38792$n3386_1
.sym 24941 $abc$38792$n3390_1
.sym 24942 VexRiscv._zz_321_
.sym 24943 VexRiscv._zz_313_
.sym 24946 VexRiscv._zz_198_
.sym 24947 VexRiscv.decode_to_execute_RS2[26]
.sym 24953 VexRiscv._zz_36_[11]
.sym 24958 $abc$38792$n3390_1
.sym 24959 $abc$38792$n3386_1
.sym 24960 VexRiscv._zz_313_
.sym 24961 VexRiscv._zz_321_
.sym 24965 VexRiscv._zz_171_[0]
.sym 24972 VexRiscv._zz_41_[14]
.sym 24974 $abc$38792$n149
.sym 24975 clk12_$glb_clk
.sym 24985 basesoc_ctrl_reset_reset_r
.sym 24987 $abc$38792$n2423
.sym 24989 VexRiscv.decode_to_execute_RS2[14]
.sym 24991 $abc$38792$n2464
.sym 24992 VexRiscv.decode_to_execute_RS2[13]
.sym 24994 VexRiscv.decode_to_execute_RS2[13]
.sym 24995 $abc$38792$n149
.sym 24996 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 24997 $abc$38792$n4553
.sym 24998 VexRiscv.decode_to_execute_RS2[26]
.sym 24999 VexRiscv.decode_to_execute_RS2[31]
.sym 25000 VexRiscv._zz_171_[1]
.sym 25001 $PACKER_VCC_NET
.sym 25002 $abc$38792$n149
.sym 25003 $abc$38792$n2326
.sym 25004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25005 $abc$38792$n3426_1
.sym 25006 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 25007 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 25008 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25009 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25011 $abc$38792$n3812
.sym 25012 basesoc_vexriscv_ibus_adr[13]
.sym 25018 $abc$38792$n4118
.sym 25019 VexRiscv._zz_323_[10]
.sym 25020 $abc$38792$n149
.sym 25021 $abc$38792$n3456
.sym 25025 $abc$38792$n151
.sym 25026 VexRiscv._zz_323_[1]
.sym 25028 VexRiscv._zz_323_[8]
.sym 25029 $abc$38792$n4145
.sym 25030 VexRiscv._zz_323_[11]
.sym 25033 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 25035 $abc$38792$n4166
.sym 25038 $abc$38792$n3427_1
.sym 25039 VexRiscv._zz_323_[17]
.sym 25041 $abc$38792$n3431
.sym 25046 $abc$38792$n4148
.sym 25049 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 25051 $abc$38792$n149
.sym 25052 VexRiscv._zz_323_[10]
.sym 25053 $abc$38792$n4145
.sym 25057 VexRiscv._zz_323_[11]
.sym 25059 $abc$38792$n4148
.sym 25060 $abc$38792$n149
.sym 25063 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 25065 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 25066 $abc$38792$n151
.sym 25070 $abc$38792$n3427_1
.sym 25071 $abc$38792$n3431
.sym 25072 $abc$38792$n149
.sym 25075 $abc$38792$n4118
.sym 25077 $abc$38792$n149
.sym 25078 VexRiscv._zz_323_[1]
.sym 25081 $abc$38792$n4166
.sym 25082 $abc$38792$n149
.sym 25083 VexRiscv._zz_323_[17]
.sym 25087 $abc$38792$n3427_1
.sym 25088 $abc$38792$n3431
.sym 25089 $abc$38792$n149
.sym 25090 $abc$38792$n3456
.sym 25093 VexRiscv._zz_323_[8]
.sym 25097 $abc$38792$n2459_$glb_ce
.sym 25098 clk12_$glb_clk
.sym 25108 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 25112 VexRiscv._zz_323_[6]
.sym 25114 VexRiscv._zz_323_[8]
.sym 25117 VexRiscv.CsrPlugin_mepc[27]
.sym 25118 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 25119 VexRiscv.decode_to_execute_RS2[12]
.sym 25120 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 25121 $abc$38792$n151
.sym 25122 VexRiscv._zz_323_[0]
.sym 25124 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 25125 cas_g_n
.sym 25126 basesoc_vexriscv_ibus_adr[23]
.sym 25127 basesoc_timer0_value[13]
.sym 25128 $abc$38792$n3525_1
.sym 25129 $abc$38792$n3665
.sym 25130 $abc$38792$n13
.sym 25131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 25132 basesoc_timer0_value[14]
.sym 25133 $abc$38792$n3426_1
.sym 25134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25135 $abc$38792$n5069_1
.sym 25143 $abc$38792$n3524_1
.sym 25144 $abc$38792$n2423
.sym 25145 $abc$38792$n3809
.sym 25146 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 25148 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 25152 $abc$38792$n2443
.sym 25153 $abc$38792$n3482
.sym 25154 $abc$38792$n3525_1
.sym 25155 $abc$38792$n3426_1
.sym 25156 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 25161 $PACKER_VCC_NET
.sym 25167 $PACKER_VCC_NET
.sym 25168 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25171 $abc$38792$n3812
.sym 25173 $nextpnr_ICESTORM_LC_15$O
.sym 25176 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 25179 $auto$alumacc.cc:474:replace_alu$3912.C[3]
.sym 25181 $PACKER_VCC_NET
.sym 25182 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 25185 $auto$alumacc.cc:474:replace_alu$3912.C[4]
.sym 25187 $PACKER_VCC_NET
.sym 25188 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25189 $auto$alumacc.cc:474:replace_alu$3912.C[3]
.sym 25192 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 25193 $PACKER_VCC_NET
.sym 25195 $auto$alumacc.cc:474:replace_alu$3912.C[4]
.sym 25199 $abc$38792$n3426_1
.sym 25201 $abc$38792$n3482
.sym 25205 $abc$38792$n3809
.sym 25207 $abc$38792$n3525_1
.sym 25212 $abc$38792$n3809
.sym 25216 $abc$38792$n2423
.sym 25218 $abc$38792$n3812
.sym 25219 $abc$38792$n3524_1
.sym 25220 $abc$38792$n2443
.sym 25221 clk12_$glb_clk
.sym 25222 VexRiscv.reset_$glb_sr
.sym 25231 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 25235 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25238 basesoc_ctrl_bus_errors[1]
.sym 25239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 25240 $abc$38792$n2486
.sym 25241 $abc$38792$n2310
.sym 25242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25243 $abc$38792$n5506_1
.sym 25244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 25245 VexRiscv._zz_321_
.sym 25246 VexRiscv._zz_323_[24]
.sym 25247 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25248 $abc$38792$n3527_1
.sym 25249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 25250 basesoc_vexriscv_ibus_adr[13]
.sym 25251 VexRiscv._zz_323_[29]
.sym 25252 $abc$38792$n149
.sym 25253 $PACKER_VCC_NET
.sym 25254 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25255 VexRiscv._zz_323_[27]
.sym 25256 VexRiscv.execute_arbitration_isValid
.sym 25257 basesoc_ctrl_bus_errors[31]
.sym 25258 basesoc_ctrl_bus_errors[25]
.sym 25264 basesoc_timer0_value[30]
.sym 25266 $abc$38792$n3579_1
.sym 25272 $abc$38792$n147
.sym 25274 $abc$38792$n3574_1
.sym 25275 $abc$38792$n2326
.sym 25277 $abc$38792$n5072_1
.sym 25279 basesoc_ctrl_bus_errors[2]
.sym 25281 VexRiscv._zz_323_[17]
.sym 25283 basesoc_ctrl_bus_errors[26]
.sym 25285 cas_g_n
.sym 25287 basesoc_timer0_value[13]
.sym 25289 $abc$38792$n3665
.sym 25290 $abc$38792$n5070_1
.sym 25292 basesoc_timer0_value[14]
.sym 25294 $abc$38792$n5071_1
.sym 25295 $abc$38792$n3661
.sym 25300 VexRiscv._zz_323_[17]
.sym 25303 basesoc_timer0_value[14]
.sym 25309 $abc$38792$n3665
.sym 25311 basesoc_ctrl_bus_errors[2]
.sym 25312 $abc$38792$n5071_1
.sym 25315 $abc$38792$n5070_1
.sym 25316 $abc$38792$n3661
.sym 25317 basesoc_ctrl_bus_errors[26]
.sym 25318 $abc$38792$n5072_1
.sym 25322 cas_g_n
.sym 25327 basesoc_timer0_value[13]
.sym 25333 $abc$38792$n3579_1
.sym 25334 $abc$38792$n147
.sym 25336 $abc$38792$n3574_1
.sym 25340 basesoc_timer0_value[30]
.sym 25343 $abc$38792$n2326
.sym 25344 clk12_$glb_clk
.sym 25345 sys_rst_$glb_sr
.sym 25354 rgb_led0_g
.sym 25357 rgb_led0_g
.sym 25358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 25359 VexRiscv._zz_288_[8]
.sym 25360 $abc$38792$n3579_1
.sym 25362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 25364 VexRiscv._zz_288_[8]
.sym 25365 $abc$38792$n5072_1
.sym 25366 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 25367 basesoc_ctrl_bus_errors[1]
.sym 25368 VexRiscv._zz_41_[12]
.sym 25369 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 25370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25371 $abc$38792$n7426
.sym 25373 VexRiscv.CsrPlugin_mepc[14]
.sym 25374 rgb_led0_r
.sym 25376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25377 $abc$38792$n3390_1
.sym 25378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 25380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25381 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 25387 $abc$38792$n3661
.sym 25388 basesoc_ctrl_bus_errors[22]
.sym 25389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 25390 basesoc_ctrl_bus_errors[23]
.sym 25392 basesoc_ctrl_bus_errors[20]
.sym 25393 basesoc_ctrl_bus_errors[29]
.sym 25394 basesoc_ctrl_bus_errors[21]
.sym 25395 basesoc_ctrl_bus_errors[28]
.sym 25396 basesoc_ctrl_bus_errors[22]
.sym 25397 $abc$38792$n3578_1
.sym 25398 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25399 $abc$38792$n66
.sym 25400 basesoc_ctrl_bus_errors[20]
.sym 25401 $abc$38792$n3661
.sym 25402 basesoc_ctrl_bus_errors[30]
.sym 25404 $abc$38792$n64
.sym 25406 $abc$38792$n3658
.sym 25407 $abc$38792$n3575_1
.sym 25409 $abc$38792$n3564_1
.sym 25410 $abc$38792$n3576_1
.sym 25414 $abc$38792$n3658
.sym 25415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 25416 $abc$38792$n3577_1
.sym 25417 basesoc_ctrl_bus_errors[31]
.sym 25418 basesoc_ctrl_bus_errors[25]
.sym 25420 $abc$38792$n3564_1
.sym 25421 $abc$38792$n3661
.sym 25422 basesoc_ctrl_bus_errors[25]
.sym 25423 $abc$38792$n66
.sym 25426 $abc$38792$n3658
.sym 25427 $abc$38792$n3661
.sym 25428 basesoc_ctrl_bus_errors[22]
.sym 25429 basesoc_ctrl_bus_errors[30]
.sym 25432 $abc$38792$n3577_1
.sym 25433 $abc$38792$n3578_1
.sym 25434 $abc$38792$n3575_1
.sym 25435 $abc$38792$n3576_1
.sym 25438 $abc$38792$n64
.sym 25439 $abc$38792$n3564_1
.sym 25440 basesoc_ctrl_bus_errors[20]
.sym 25441 $abc$38792$n3658
.sym 25444 basesoc_ctrl_bus_errors[20]
.sym 25445 basesoc_ctrl_bus_errors[21]
.sym 25446 basesoc_ctrl_bus_errors[22]
.sym 25447 basesoc_ctrl_bus_errors[23]
.sym 25450 basesoc_ctrl_bus_errors[28]
.sym 25451 basesoc_ctrl_bus_errors[29]
.sym 25452 basesoc_ctrl_bus_errors[31]
.sym 25453 basesoc_ctrl_bus_errors[30]
.sym 25458 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 25462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 25466 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25467 clk12_$glb_clk
.sym 25477 $abc$38792$n2131
.sym 25478 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 25482 VexRiscv.decode_to_execute_RS2[30]
.sym 25484 basesoc_ctrl_bus_errors[23]
.sym 25485 $abc$38792$n3578_1
.sym 25486 $abc$38792$n3527_1
.sym 25487 $abc$38792$n7852
.sym 25488 basesoc_ctrl_bus_errors[20]
.sym 25489 basesoc_ctrl_bus_errors[29]
.sym 25490 basesoc_ctrl_bus_errors[21]
.sym 25491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 25492 basesoc_ctrl_bus_errors[22]
.sym 25494 $abc$38792$n149
.sym 25495 $abc$38792$n7435
.sym 25496 $abc$38792$n3812
.sym 25497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25499 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 25501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25502 $abc$38792$n149
.sym 25503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 25504 basesoc_vexriscv_ibus_adr[13]
.sym 25512 $abc$38792$n2108
.sym 25516 VexRiscv._zz_204_
.sym 25518 VexRiscv._zz_323_[6]
.sym 25520 $abc$38792$n3812
.sym 25525 VexRiscv._zz_323_[10]
.sym 25528 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25533 VexRiscv._zz_323_[1]
.sym 25536 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 25537 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 25539 $PACKER_VCC_NET
.sym 25542 $nextpnr_ICESTORM_LC_17$O
.sym 25545 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 25548 $auto$alumacc.cc:474:replace_alu$3927.C[2]
.sym 25551 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 25555 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25558 $auto$alumacc.cc:474:replace_alu$3927.C[2]
.sym 25562 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 25564 $PACKER_VCC_NET
.sym 25568 $abc$38792$n3812
.sym 25569 VexRiscv._zz_204_
.sym 25574 VexRiscv._zz_323_[10]
.sym 25582 VexRiscv._zz_323_[1]
.sym 25585 VexRiscv._zz_323_[6]
.sym 25589 $abc$38792$n2108
.sym 25590 clk12_$glb_clk
.sym 25591 VexRiscv.reset_$glb_sr
.sym 25600 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 25605 basesoc_ctrl_bus_errors[26]
.sym 25606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 25608 $abc$38792$n2108
.sym 25609 $abc$38792$n2482
.sym 25610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 25611 basesoc_ctrl_bus_errors[28]
.sym 25614 VexRiscv._zz_323_[0]
.sym 25615 basesoc_ctrl_bus_errors[30]
.sym 25616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 25618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25619 VexRiscv.memory_arbitration_isValid
.sym 25620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25621 $abc$38792$n3426_1
.sym 25622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 25623 VexRiscv._zz_313_
.sym 25626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 25642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 25649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 25650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25652 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 25668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 25674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 25698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 25712 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 25713 clk12_$glb_clk
.sym 25723 cas_switches_status[1]
.sym 25724 $abc$38792$n4997
.sym 25728 $abc$38792$n3414_1
.sym 25729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25731 VexRiscv.memory_arbitration_isValid
.sym 25732 VexRiscv._zz_136_[5]
.sym 25733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25734 VexRiscv._zz_195_[2]
.sym 25735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25739 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 25741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 25742 $PACKER_VCC_NET
.sym 25743 VexRiscv._zz_323_[29]
.sym 25744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 25745 $abc$38792$n149
.sym 25747 VexRiscv._zz_323_[27]
.sym 25748 VexRiscv.execute_arbitration_isValid
.sym 25749 $abc$38792$n7454
.sym 25756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25759 VexRiscv._zz_195_[13]
.sym 25760 VexRiscv._zz_196_[14]
.sym 25761 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 25762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25765 VexRiscv._zz_195_[14]
.sym 25766 VexRiscv._zz_196_[13]
.sym 25767 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 25770 $abc$38792$n3383_1
.sym 25771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 25772 VexRiscv.memory_arbitration_isValid
.sym 25773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 25780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25784 VexRiscv._zz_196_[32]
.sym 25785 VexRiscv._zz_196_[32]
.sym 25789 VexRiscv._zz_196_[14]
.sym 25791 VexRiscv._zz_195_[14]
.sym 25792 VexRiscv._zz_196_[32]
.sym 25797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25801 VexRiscv._zz_196_[32]
.sym 25802 VexRiscv._zz_195_[13]
.sym 25804 VexRiscv._zz_196_[13]
.sym 25808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 25813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 25816 $abc$38792$n3383_1
.sym 25819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25832 VexRiscv.memory_arbitration_isValid
.sym 25833 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 25834 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 25835 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 25836 clk12_$glb_clk
.sym 25846 VexRiscv._zz_130_[1]
.sym 25850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 25852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 25853 VexRiscv._zz_130_[3]
.sym 25855 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 25856 VexRiscv._zz_196_[14]
.sym 25858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 25859 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 25860 $abc$38792$n145
.sym 25861 $abc$38792$n7436
.sym 25862 VexRiscv._zz_161_
.sym 25865 VexRiscv.CsrPlugin_mepc[14]
.sym 25868 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 25871 rgb_led0_r
.sym 25872 $abc$38792$n5506_1
.sym 25873 $abc$38792$n3390_1
.sym 25879 $abc$38792$n4620
.sym 25881 $abc$38792$n4617_1
.sym 25884 $abc$38792$n4619_1
.sym 25886 VexRiscv._zz_196_[15]
.sym 25887 $abc$38792$n4623_1
.sym 25890 VexRiscv._zz_195_[13]
.sym 25891 $abc$38792$n4622
.sym 25892 $abc$38792$n4614
.sym 25893 VexRiscv._zz_313_
.sym 25895 VexRiscv._zz_196_[32]
.sym 25896 VexRiscv._zz_195_[14]
.sym 25897 VexRiscv._zz_195_[16]
.sym 25898 VexRiscv._zz_321_
.sym 25901 VexRiscv._zz_195_[15]
.sym 25906 VexRiscv._zz_321_
.sym 25907 $abc$38792$n4613_1
.sym 25910 $abc$38792$n4616
.sym 25912 VexRiscv._zz_195_[15]
.sym 25913 VexRiscv._zz_196_[15]
.sym 25914 VexRiscv._zz_196_[32]
.sym 25919 $abc$38792$n4616
.sym 25920 VexRiscv._zz_321_
.sym 25921 $abc$38792$n4617_1
.sym 25924 VexRiscv._zz_321_
.sym 25925 $abc$38792$n4623_1
.sym 25927 $abc$38792$n4622
.sym 25930 VexRiscv._zz_321_
.sym 25931 $abc$38792$n4614
.sym 25932 $abc$38792$n4613_1
.sym 25937 VexRiscv._zz_313_
.sym 25938 VexRiscv._zz_195_[13]
.sym 25939 VexRiscv._zz_195_[14]
.sym 25942 VexRiscv._zz_313_
.sym 25943 VexRiscv._zz_195_[16]
.sym 25945 VexRiscv._zz_195_[15]
.sym 25948 $abc$38792$n4620
.sym 25949 VexRiscv._zz_321_
.sym 25951 $abc$38792$n4619_1
.sym 25954 VexRiscv._zz_195_[14]
.sym 25956 VexRiscv._zz_313_
.sym 25957 VexRiscv._zz_195_[15]
.sym 25959 clk12_$glb_clk
.sym 25960 $abc$38792$n149_$glb_sr
.sym 25969 VexRiscv.execute_arbitration_isValid
.sym 25970 $abc$38792$n5952_1
.sym 25973 $abc$38792$n3509
.sym 25974 $abc$38792$n7442
.sym 25976 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 25977 $abc$38792$n2482
.sym 25978 VexRiscv._zz_195_[23]
.sym 25979 VexRiscv._zz_195_[16]
.sym 25980 $abc$38792$n4614
.sym 25981 VexRiscv._zz_195_[13]
.sym 25988 VexRiscv._zz_195_[13]
.sym 25990 VexRiscv._zz_161_
.sym 25991 $abc$38792$n3470
.sym 25996 $abc$38792$n2180
.sym 26003 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 26004 VexRiscv._zz_195_[16]
.sym 26006 VexRiscv.lastStagePc[14]
.sym 26007 $abc$38792$n4408
.sym 26008 $abc$38792$n3474
.sym 26009 $abc$38792$n3470
.sym 26010 $abc$38792$n2482
.sym 26011 $abc$38792$n4353
.sym 26012 $abc$38792$n3511
.sym 26015 VexRiscv._zz_323_[29]
.sym 26016 $abc$38792$n4382
.sym 26017 VexRiscv.CsrPlugin_mepc[14]
.sym 26019 VexRiscv._zz_323_[27]
.sym 26024 VexRiscv.CsrPlugin_interrupt_valid
.sym 26025 VexRiscv._zz_313_
.sym 26026 VexRiscv._zz_195_[17]
.sym 26030 $abc$38792$n3478
.sym 26032 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 26033 $abc$38792$n3512
.sym 26035 $abc$38792$n3512
.sym 26036 $abc$38792$n3511
.sym 26041 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 26043 $abc$38792$n4408
.sym 26044 $abc$38792$n4353
.sym 26050 VexRiscv._zz_323_[27]
.sym 26053 $abc$38792$n3470
.sym 26054 $abc$38792$n3474
.sym 26055 $abc$38792$n3478
.sym 26056 VexRiscv.CsrPlugin_interrupt_valid
.sym 26059 VexRiscv._zz_195_[16]
.sym 26060 VexRiscv._zz_313_
.sym 26062 VexRiscv._zz_195_[17]
.sym 26068 VexRiscv._zz_323_[29]
.sym 26071 VexRiscv.CsrPlugin_mepc[14]
.sym 26072 $abc$38792$n2482
.sym 26073 VexRiscv.lastStagePc[14]
.sym 26077 $abc$38792$n4382
.sym 26079 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 26080 $abc$38792$n4353
.sym 26082 clk12_$glb_clk
.sym 26096 VexRiscv._zz_196_[28]
.sym 26097 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 26098 VexRiscv.memory_arbitration_isValid
.sym 26100 $abc$38792$n3511
.sym 26102 $abc$38792$n7452
.sym 26103 $abc$38792$n4408
.sym 26107 VexRiscv._zz_195_[24]
.sym 26111 VexRiscv._zz_313_
.sym 26116 VexRiscv._zz_161_
.sym 26131 VexRiscv.lastStageIsFiring
.sym 26137 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 26140 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 26144 VexRiscv._zz_51_
.sym 26153 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 26159 VexRiscv._zz_51_
.sym 26160 VexRiscv.lastStageIsFiring
.sym 26177 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 26185 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 26190 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 26191 VexRiscv.lastStageIsFiring
.sym 26205 clk12_$glb_clk
.sym 26215 $abc$38792$n149
.sym 26216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 26219 VexRiscv._zz_161_
.sym 26221 $abc$38792$n5506_1
.sym 26222 VexRiscv._zz_195_[27]
.sym 26224 VexRiscv._zz_321_
.sym 26229 VexRiscv._zz_196_[32]
.sym 26230 VexRiscv.memory_arbitration_isValid
.sym 26259 $abc$38792$n2183
.sym 26266 $abc$38792$n2180
.sym 26274 basesoc_uart_phy_tx_bitcount[1]
.sym 26293 $abc$38792$n2180
.sym 26294 basesoc_uart_phy_tx_bitcount[1]
.sym 26327 $abc$38792$n2183
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26345 $abc$38792$n2183
.sym 26346 VexRiscv._zz_195_[18]
.sym 26348 VexRiscv._zz_195_[6]
.sym 26349 VexRiscv._zz_161_
.sym 26351 VexRiscv._zz_195_[17]
.sym 26364 rgb_led0_r
.sym 26373 basesoc_uart_phy_tx_bitcount[1]
.sym 26376 cas_b_n
.sym 26381 $abc$38792$n5906
.sym 26383 basesoc_uart_phy_tx_bitcount[0]
.sym 26389 $abc$38792$n2174
.sym 26390 $abc$38792$n5908
.sym 26392 basesoc_uart_phy_tx_bitcount[3]
.sym 26396 $abc$38792$n2180
.sym 26402 basesoc_uart_phy_tx_bitcount[2]
.sym 26403 $nextpnr_ICESTORM_LC_1$O
.sym 26405 basesoc_uart_phy_tx_bitcount[0]
.sym 26409 $auto$alumacc.cc:474:replace_alu$3837.C[2]
.sym 26411 basesoc_uart_phy_tx_bitcount[1]
.sym 26415 $auto$alumacc.cc:474:replace_alu$3837.C[3]
.sym 26418 basesoc_uart_phy_tx_bitcount[2]
.sym 26419 $auto$alumacc.cc:474:replace_alu$3837.C[2]
.sym 26424 basesoc_uart_phy_tx_bitcount[3]
.sym 26425 $auto$alumacc.cc:474:replace_alu$3837.C[3]
.sym 26428 basesoc_uart_phy_tx_bitcount[1]
.sym 26429 basesoc_uart_phy_tx_bitcount[3]
.sym 26430 basesoc_uart_phy_tx_bitcount[2]
.sym 26434 $abc$38792$n5908
.sym 26435 $abc$38792$n2180
.sym 26443 cas_b_n
.sym 26448 $abc$38792$n5906
.sym 26449 $abc$38792$n2180
.sym 26450 $abc$38792$n2174
.sym 26451 clk12_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26471 $abc$38792$n3602_1
.sym 26478 $abc$38792$n2180
.sym 26498 rgb_led0_g
.sym 26511 rgb_led0_g
.sym 26523 $abc$38792$n2423
.sym 26527 $abc$38792$n149
.sym 26542 $abc$38792$n149
.sym 26575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 26576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 26631 $abc$38792$n3686
.sym 26635 $abc$38792$n3692_1
.sym 26636 basesoc_vexriscv_ibus_adr[1]
.sym 26669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 26671 $abc$38792$n2318
.sym 26672 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 26673 $abc$38792$n4898_1
.sym 26674 array_muxed1[2]
.sym 26675 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 26676 csrbankarray_csrbank2_bitbang0_w[2]
.sym 26677 slave_sel_r[1]
.sym 26679 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 26680 spiflash_bus_dat_r[26]
.sym 26719 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 26722 $abc$38792$n3354_1
.sym 26724 $abc$38792$n3951
.sym 26767 $abc$38792$n2397
.sym 26768 $abc$38792$n3687
.sym 26769 $abc$38792$n3354_1
.sym 26770 basesoc_adr[12]
.sym 26771 basesoc_adr[11]
.sym 26772 $abc$38792$n3548_1
.sym 26773 $abc$38792$n3549_1
.sym 26774 $abc$38792$n3594_1
.sym 26805 slave_sel_r[2]
.sym 26807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 26809 basesoc_adr[1]
.sym 26810 spiflash_bus_dat_r[11]
.sym 26811 $abc$38792$n149
.sym 26812 array_muxed1[8]
.sym 26814 basesoc_vexriscv_ibus_adr[1]
.sym 26815 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 26816 array_muxed0[8]
.sym 26817 $abc$38792$n3546_1
.sym 26818 slave_sel_r[1]
.sym 26819 array_muxed0[5]
.sym 26820 $abc$38792$n3686
.sym 26821 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 26826 $abc$38792$n3549_1
.sym 26829 $abc$38792$n3692_1
.sym 26830 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 26831 $abc$38792$n6142_1
.sym 26832 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 26869 $abc$38792$n3593_1
.sym 26870 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 26871 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 26872 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 26873 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 26874 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 26875 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 26876 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 26907 $PACKER_VCC_NET
.sym 26909 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 26910 $PACKER_VCC_NET
.sym 26911 slave_sel_r[1]
.sym 26912 basesoc_dat_w[4]
.sym 26913 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 26914 $abc$38792$n3353_1
.sym 26915 VexRiscv._zz_171_[1]
.sym 26916 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 26917 $abc$38792$n3353_1
.sym 26918 grant
.sym 26921 basesoc_dat_w[7]
.sym 26922 $abc$38792$n3354_1
.sym 26923 $abc$38792$n6127_1
.sym 26924 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 26925 basesoc_adr[2]
.sym 26926 $abc$38792$n6144_1
.sym 26927 slave_sel_r[0]
.sym 26929 csrbankarray_sel_r
.sym 26930 slave_sel[0]
.sym 26931 $abc$38792$n3812
.sym 26932 basesoc_adr[0]
.sym 26933 basesoc_bus_wishbone_dat_r[7]
.sym 26934 basesoc_vexriscv_ibus_adr[15]
.sym 26971 slave_sel_r[0]
.sym 26972 csrbankarray_sel_r
.sym 26973 $abc$38792$n6128_1
.sym 26974 basesoc_adr[10]
.sym 26975 $abc$38792$n4970
.sym 26976 $abc$38792$n3565_1
.sym 26977 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 26978 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 27009 basesoc_vexriscv_dbus_adr[17]
.sym 27011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 27013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 27014 $abc$38792$n6140_1
.sym 27016 $abc$38792$n2352
.sym 27017 grant
.sym 27018 slave_sel_r[1]
.sym 27019 basesoc_ctrl_reset_reset_r
.sym 27020 $abc$38792$n3593_1
.sym 27021 $abc$38792$n3647_1
.sym 27022 VexRiscv._zz_130_[6]
.sym 27023 basesoc_vexriscv_ibus_adr[3]
.sym 27025 $abc$38792$n6096_1
.sym 27026 $abc$38792$n4970
.sym 27027 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27028 spiflash_bus_dat_r[31]
.sym 27029 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27030 basesoc_vexriscv_ibus_adr[5]
.sym 27031 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27032 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27033 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27034 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27035 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27036 $abc$38792$n3547_1
.sym 27041 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27043 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27044 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27050 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27052 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 27056 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 27058 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27059 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27061 $PACKER_VCC_NET
.sym 27062 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27063 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27067 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27070 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27071 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27072 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27073 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 27074 basesoc_bus_wishbone_dat_r[4]
.sym 27075 $abc$38792$n6095_1
.sym 27076 $abc$38792$n6083_1
.sym 27077 $abc$38792$n6089_1
.sym 27078 $abc$38792$n6090_1
.sym 27079 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 27080 basesoc_bus_wishbone_dat_r[2]
.sym 27089 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27090 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27093 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27094 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27095 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27096 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27097 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27098 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27100 clk12_$glb_clk
.sym 27101 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27102 $PACKER_VCC_NET
.sym 27103 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27105 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27107 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 27109 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 27111 $abc$38792$n3682_1
.sym 27113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 27115 array_muxed0[11]
.sym 27116 VexRiscv._zz_171_[1]
.sym 27117 csrbankarray_csrbank2_bitbang0_w[0]
.sym 27120 $abc$38792$n3657
.sym 27121 $abc$38792$n3646
.sym 27122 array_muxed1[10]
.sym 27123 $PACKER_VCC_NET
.sym 27125 $abc$38792$n3657
.sym 27126 basesoc_vexriscv_dbus_adr[1]
.sym 27127 $abc$38792$n11
.sym 27128 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 27130 $abc$38792$n3951
.sym 27131 $abc$38792$n4970
.sym 27132 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27133 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 27135 $abc$38792$n5051_1
.sym 27136 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27137 basesoc_uart_phy_rx
.sym 27138 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27143 basesoc_vexriscv_ibus_adr[3]
.sym 27146 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27147 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27156 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27159 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27161 VexRiscv._zz_204_
.sym 27163 $PACKER_VCC_NET
.sym 27164 basesoc_vexriscv_ibus_adr[4]
.sym 27165 basesoc_vexriscv_ibus_adr[7]
.sym 27166 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27168 basesoc_vexriscv_ibus_adr[5]
.sym 27169 basesoc_vexriscv_ibus_adr[8]
.sym 27170 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27171 basesoc_vexriscv_ibus_adr[6]
.sym 27172 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27175 $abc$38792$n3974
.sym 27176 $abc$38792$n3940_1
.sym 27177 $abc$38792$n6320_1
.sym 27178 $abc$38792$n4098
.sym 27179 $abc$38792$n56
.sym 27180 $abc$38792$n3945
.sym 27181 $abc$38792$n5073
.sym 27182 $abc$38792$n3969
.sym 27191 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27192 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27194 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27195 basesoc_vexriscv_ibus_adr[3]
.sym 27196 basesoc_vexriscv_ibus_adr[4]
.sym 27197 basesoc_vexriscv_ibus_adr[5]
.sym 27198 basesoc_vexriscv_ibus_adr[6]
.sym 27199 basesoc_vexriscv_ibus_adr[7]
.sym 27200 basesoc_vexriscv_ibus_adr[8]
.sym 27202 clk12_$glb_clk
.sym 27203 VexRiscv._zz_204_
.sym 27204 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27206 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27208 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27210 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27212 $PACKER_VCC_NET
.sym 27215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 27217 $abc$38792$n6427_1
.sym 27218 $abc$38792$n5069_1
.sym 27219 $abc$38792$n3545_1
.sym 27220 cas_switches_status[2]
.sym 27221 basesoc_uart_phy_storage[30]
.sym 27222 $abc$38792$n3655
.sym 27223 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 27225 basesoc_dat_w[6]
.sym 27226 $abc$38792$n3546_1
.sym 27227 $abc$38792$n3562_1
.sym 27228 $abc$38792$n3564_1
.sym 27229 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27230 basesoc_vexriscv_ibus_adr[4]
.sym 27231 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27232 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 27233 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27234 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27235 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27236 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27237 $abc$38792$n3941
.sym 27238 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27239 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27240 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27249 $PACKER_VCC_NET
.sym 27252 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27254 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27256 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27258 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27260 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27262 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27263 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27264 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27269 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27270 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27272 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27273 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27274 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27276 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27277 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27278 $abc$38792$n3942
.sym 27279 $abc$38792$n3947
.sym 27280 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27281 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27282 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27283 $abc$38792$n3971
.sym 27284 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27293 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27296 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27297 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27298 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27299 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27300 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27301 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27304 clk12_$glb_clk
.sym 27305 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27306 $PACKER_VCC_NET
.sym 27307 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27309 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27311 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27313 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 27319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 27320 basesoc_adr[4]
.sym 27321 $abc$38792$n7851
.sym 27322 VexRiscv._zz_136_[29]
.sym 27324 basesoc_vexriscv_ibus_adr[12]
.sym 27325 basesoc_timer0_load_storage[9]
.sym 27328 $abc$38792$n3975
.sym 27329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 27330 basesoc_timer0_reload_storage[14]
.sym 27331 $abc$38792$n3948
.sym 27332 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 27333 $abc$38792$n4965_1
.sym 27334 $abc$38792$n3655
.sym 27335 basesoc_vexriscv_ibus_adr[6]
.sym 27336 $abc$38792$n3812
.sym 27337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 27338 basesoc_adr[2]
.sym 27339 $abc$38792$n3564_1
.sym 27340 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27341 $abc$38792$n3943_1
.sym 27342 $abc$38792$n3977
.sym 27351 $PACKER_VCC_NET
.sym 27352 basesoc_vexriscv_ibus_adr[6]
.sym 27353 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27357 basesoc_vexriscv_ibus_adr[8]
.sym 27358 VexRiscv._zz_204_
.sym 27361 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27363 basesoc_vexriscv_ibus_adr[3]
.sym 27365 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27367 basesoc_vexriscv_ibus_adr[5]
.sym 27368 basesoc_vexriscv_ibus_adr[4]
.sym 27372 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27374 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27376 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27377 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27378 basesoc_vexriscv_ibus_adr[7]
.sym 27379 $abc$38792$n3952_1
.sym 27380 $abc$38792$n4013_1
.sym 27381 $abc$38792$n6330
.sym 27382 $abc$38792$n3930
.sym 27383 $abc$38792$n4016_1
.sym 27384 $abc$38792$n3976
.sym 27385 $abc$38792$n3950
.sym 27386 $abc$38792$n3936
.sym 27395 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27396 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27398 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27399 basesoc_vexriscv_ibus_adr[3]
.sym 27400 basesoc_vexriscv_ibus_adr[4]
.sym 27401 basesoc_vexriscv_ibus_adr[5]
.sym 27402 basesoc_vexriscv_ibus_adr[6]
.sym 27403 basesoc_vexriscv_ibus_adr[7]
.sym 27404 basesoc_vexriscv_ibus_adr[8]
.sym 27406 clk12_$glb_clk
.sym 27407 VexRiscv._zz_204_
.sym 27408 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27410 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27412 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27414 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27416 $PACKER_VCC_NET
.sym 27417 $abc$38792$n5005_1
.sym 27419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27421 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 27422 $abc$38792$n3547_1
.sym 27423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 27424 basesoc_dat_w[5]
.sym 27425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 27426 $abc$38792$n4962
.sym 27427 VexRiscv._zz_257_[4]
.sym 27428 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27429 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27431 $abc$38792$n3660
.sym 27432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27433 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27434 $abc$38792$n4970
.sym 27435 $abc$38792$n3216
.sym 27436 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27437 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27438 $abc$38792$n3972
.sym 27439 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27440 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27441 $abc$38792$n3231
.sym 27442 $abc$38792$n3234
.sym 27443 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27444 basesoc_vexriscv_ibus_adr[7]
.sym 27449 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27452 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27455 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27457 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27458 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27460 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27461 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27462 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27464 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27465 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27469 $PACKER_VCC_NET
.sym 27470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27476 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27478 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27479 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27481 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27482 $abc$38792$n3953_1
.sym 27483 $abc$38792$n6414_1
.sym 27484 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 27485 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27486 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27487 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27488 $abc$38792$n3589_1
.sym 27497 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27498 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27500 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27501 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27502 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27503 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27504 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27505 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27508 clk12_$glb_clk
.sym 27509 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27510 $PACKER_VCC_NET
.sym 27511 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27513 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27515 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27517 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27519 VexRiscv._zz_41_[14]
.sym 27521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 27522 VexRiscv._zz_41_[14]
.sym 27524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 27525 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 27526 $abc$38792$n4004_1
.sym 27527 $abc$38792$n6339
.sym 27528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 27529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 27530 basesoc_timer0_load_storage[17]
.sym 27531 $abc$38792$n3822
.sym 27532 $abc$38792$n94
.sym 27533 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27534 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 27535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 27536 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27537 basesoc_uart_phy_rx
.sym 27538 $abc$38792$n3951
.sym 27539 $abc$38792$n4970
.sym 27540 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 27542 basesoc_vexriscv_ibus_adr[5]
.sym 27543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 27544 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 27546 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27551 basesoc_vexriscv_ibus_adr[3]
.sym 27553 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27555 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27557 basesoc_vexriscv_ibus_adr[5]
.sym 27565 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27568 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27569 VexRiscv._zz_204_
.sym 27571 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27573 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27575 basesoc_vexriscv_ibus_adr[6]
.sym 27578 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27579 basesoc_vexriscv_ibus_adr[4]
.sym 27580 $PACKER_VCC_NET
.sym 27581 basesoc_vexriscv_ibus_adr[8]
.sym 27582 basesoc_vexriscv_ibus_adr[7]
.sym 27583 $abc$38792$n5024
.sym 27584 VexRiscv.CsrPlugin_mepc[13]
.sym 27585 $abc$38792$n4014_1
.sym 27586 $abc$38792$n2428
.sym 27587 multiregimpl0_regs0
.sym 27588 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27589 basesoc_uart_phy_storage[2]
.sym 27590 basesoc_uart_phy_rx
.sym 27599 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27600 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27602 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27603 basesoc_vexriscv_ibus_adr[3]
.sym 27604 basesoc_vexriscv_ibus_adr[4]
.sym 27605 basesoc_vexriscv_ibus_adr[5]
.sym 27606 basesoc_vexriscv_ibus_adr[6]
.sym 27607 basesoc_vexriscv_ibus_adr[7]
.sym 27608 basesoc_vexriscv_ibus_adr[8]
.sym 27610 clk12_$glb_clk
.sym 27611 VexRiscv._zz_204_
.sym 27612 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27614 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27616 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27618 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27620 $PACKER_VCC_NET
.sym 27623 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 27625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 27626 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 27627 cas_g_n
.sym 27628 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 27629 $abc$38792$n2340
.sym 27630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 27631 $PACKER_GND_NET
.sym 27632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 27633 $abc$38792$n149
.sym 27635 basesoc_timer0_value[0]
.sym 27636 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 27637 basesoc_timer0_value_status[13]
.sym 27638 basesoc_timer0_value_status[30]
.sym 27639 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27640 basesoc_timer0_value_status[14]
.sym 27641 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27642 VexRiscv._zz_239_
.sym 27643 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27644 basesoc_vexriscv_ibus_adr[27]
.sym 27645 basesoc_vexriscv_ibus_adr[4]
.sym 27646 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 27648 VexRiscv.CsrPlugin_mepc[13]
.sym 27653 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27655 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27656 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27657 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27658 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27659 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27664 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27666 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27667 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27668 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27673 $PACKER_VCC_NET
.sym 27674 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27680 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27684 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27685 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 27686 $abc$38792$n5035_1
.sym 27687 $abc$38792$n6457
.sym 27688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 27689 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 27690 $abc$38792$n5033_1
.sym 27691 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 27692 $abc$38792$n6458
.sym 27701 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27702 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27704 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27705 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27706 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27707 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27708 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27709 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27712 clk12_$glb_clk
.sym 27713 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27714 $PACKER_VCC_NET
.sym 27715 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27717 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27719 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27721 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 27725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 27727 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 27728 $abc$38792$n3933
.sym 27729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 27730 $abc$38792$n3657
.sym 27731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 27733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27734 $abc$38792$n5024
.sym 27735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 27736 $abc$38792$n3527_1
.sym 27737 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 27739 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27740 $abc$38792$n3812
.sym 27741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 27742 $abc$38792$n3655
.sym 27743 $abc$38792$n3564_1
.sym 27744 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 27745 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 27746 $abc$38792$n3658
.sym 27747 spiflash_counter[3]
.sym 27748 basesoc_uart_phy_storage[24]
.sym 27749 $abc$38792$n4965_1
.sym 27750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 27755 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27761 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27764 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27766 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27767 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27768 $PACKER_VCC_NET
.sym 27769 basesoc_vexriscv_ibus_adr[8]
.sym 27771 basesoc_vexriscv_ibus_adr[5]
.sym 27773 VexRiscv._zz_204_
.sym 27776 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27777 basesoc_vexriscv_ibus_adr[3]
.sym 27783 basesoc_vexriscv_ibus_adr[4]
.sym 27784 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27785 basesoc_vexriscv_ibus_adr[6]
.sym 27786 basesoc_vexriscv_ibus_adr[7]
.sym 27789 $abc$38792$n5612
.sym 27790 $abc$38792$n5614
.sym 27791 $abc$38792$n5616
.sym 27792 $abc$38792$n5618
.sym 27793 $abc$38792$n5620
.sym 27794 $abc$38792$n5622
.sym 27803 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27804 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27806 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27807 basesoc_vexriscv_ibus_adr[3]
.sym 27808 basesoc_vexriscv_ibus_adr[4]
.sym 27809 basesoc_vexriscv_ibus_adr[5]
.sym 27810 basesoc_vexriscv_ibus_adr[6]
.sym 27811 basesoc_vexriscv_ibus_adr[7]
.sym 27812 basesoc_vexriscv_ibus_adr[8]
.sym 27814 clk12_$glb_clk
.sym 27815 VexRiscv._zz_204_
.sym 27816 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27818 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27820 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27822 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27824 $PACKER_VCC_NET
.sym 27827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 27829 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 27830 $abc$38792$n4933_1
.sym 27831 basesoc_vexriscv_ibus_adr[19]
.sym 27832 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 27834 basesoc_uart_phy_storage[5]
.sym 27835 basesoc_uart_phy_storage[8]
.sym 27836 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 27837 basesoc_timer0_value[8]
.sym 27838 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27839 $abc$38792$n6352
.sym 27840 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27841 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27842 basesoc_vexriscv_ibus_adr[17]
.sym 27843 basesoc_vexriscv_ibus_adr[19]
.sym 27844 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27845 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27846 $PACKER_VCC_NET
.sym 27847 $abc$38792$n3216
.sym 27848 $abc$38792$n3231
.sym 27849 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 27850 $abc$38792$n3234
.sym 27851 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 27852 basesoc_vexriscv_ibus_adr[7]
.sym 27857 basesoc_vexriscv_ibus_adr[17]
.sym 27859 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27860 basesoc_vexriscv_ibus_adr[22]
.sym 27861 $PACKER_VCC_NET
.sym 27866 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27867 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27868 basesoc_vexriscv_ibus_adr[19]
.sym 27872 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27873 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27876 $abc$38792$n7490
.sym 27877 basesoc_vexriscv_ibus_adr[21]
.sym 27878 basesoc_vexriscv_ibus_adr[18]
.sym 27881 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27883 basesoc_vexriscv_ibus_adr[20]
.sym 27884 $abc$38792$n7490
.sym 27885 basesoc_vexriscv_ibus_adr[16]
.sym 27886 basesoc_vexriscv_ibus_adr[15]
.sym 27887 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27889 $abc$38792$n5608
.sym 27890 spiflash_counter[4]
.sym 27891 spiflash_counter[2]
.sym 27892 spiflash_counter[6]
.sym 27893 spiflash_counter[5]
.sym 27894 $abc$38792$n2368
.sym 27895 spiflash_counter[7]
.sym 27896 spiflash_counter[0]
.sym 27897 $abc$38792$n7490
.sym 27898 $abc$38792$n7490
.sym 27899 $abc$38792$n7490
.sym 27900 $abc$38792$n7490
.sym 27901 $abc$38792$n7490
.sym 27902 $abc$38792$n7490
.sym 27903 $abc$38792$n7490
.sym 27904 $abc$38792$n7490
.sym 27905 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27906 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27908 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27911 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27916 clk12_$glb_clk
.sym 27917 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27918 $PACKER_VCC_NET
.sym 27919 basesoc_vexriscv_ibus_adr[17]
.sym 27920 basesoc_vexriscv_ibus_adr[18]
.sym 27921 basesoc_vexriscv_ibus_adr[19]
.sym 27922 basesoc_vexriscv_ibus_adr[20]
.sym 27923 basesoc_vexriscv_ibus_adr[21]
.sym 27924 basesoc_vexriscv_ibus_adr[22]
.sym 27925 basesoc_vexriscv_ibus_adr[15]
.sym 27926 basesoc_vexriscv_ibus_adr[16]
.sym 27929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 27931 $abc$38792$n2655
.sym 27932 $abc$38792$n149
.sym 27933 VexRiscv._zz_41_[11]
.sym 27934 basesoc_vexriscv_ibus_adr[22]
.sym 27935 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27936 $abc$38792$n2326
.sym 27937 basesoc_uart_phy_storage[16]
.sym 27938 $abc$38792$n2164
.sym 27939 basesoc_timer0_load_storage[14]
.sym 27941 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 27942 $PACKER_GND_NET
.sym 27943 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 27944 basesoc_vexriscv_ibus_adr[18]
.sym 27945 basesoc_ctrl_storage[7]
.sym 27946 basesoc_vexriscv_ibus_adr[10]
.sym 27947 $abc$38792$n5727
.sym 27948 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 27949 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 27950 basesoc_timer0_value[30]
.sym 27951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 27952 basesoc_vexriscv_ibus_adr[15]
.sym 27953 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27959 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 27960 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 27963 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 27965 basesoc_vexriscv_ibus_adr[9]
.sym 27966 basesoc_vexriscv_ibus_adr[12]
.sym 27968 basesoc_vexriscv_ibus_adr[11]
.sym 27969 basesoc_vexriscv_ibus_adr[10]
.sym 27975 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 27976 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 27977 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 27980 basesoc_vexriscv_ibus_adr[14]
.sym 27981 $abc$38792$n7490
.sym 27982 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27985 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 27986 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 27988 $PACKER_VCC_NET
.sym 27989 $abc$38792$n7490
.sym 27990 basesoc_vexriscv_ibus_adr[13]
.sym 27992 $abc$38792$n4121
.sym 27993 $abc$38792$n4124
.sym 27994 $abc$38792$n4127
.sym 27995 $abc$38792$n4130
.sym 27996 $abc$38792$n4133
.sym 27997 $abc$38792$n4136
.sym 27998 $abc$38792$n4139
.sym 27999 $abc$38792$n7490
.sym 28000 $abc$38792$n7490
.sym 28001 $abc$38792$n7490
.sym 28002 $abc$38792$n7490
.sym 28003 $abc$38792$n7490
.sym 28004 $abc$38792$n7490
.sym 28005 $abc$38792$n7490
.sym 28006 $abc$38792$n7490
.sym 28007 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28008 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28010 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28011 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28012 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28013 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28018 clk12_$glb_clk
.sym 28019 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28020 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28021 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28022 basesoc_vexriscv_ibus_adr[9]
.sym 28023 basesoc_vexriscv_ibus_adr[10]
.sym 28024 basesoc_vexriscv_ibus_adr[11]
.sym 28025 basesoc_vexriscv_ibus_adr[12]
.sym 28026 basesoc_vexriscv_ibus_adr[13]
.sym 28027 basesoc_vexriscv_ibus_adr[14]
.sym 28028 $PACKER_VCC_NET
.sym 28031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 28033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 28034 basesoc_timer0_value[14]
.sym 28035 $abc$38792$n149
.sym 28036 sys_rst
.sym 28038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 28039 basesoc_uart_phy_storage[25]
.sym 28040 VexRiscv._zz_313_
.sym 28041 $abc$38792$n2314
.sym 28043 $abc$38792$n3696
.sym 28044 basesoc_timer0_load_storage[14]
.sym 28045 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28046 basesoc_timer0_value_status[30]
.sym 28047 spiflash_counter[6]
.sym 28048 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28049 basesoc_timer0_value_status[13]
.sym 28050 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28051 $PACKER_VCC_NET
.sym 28052 basesoc_timer0_value_status[14]
.sym 28053 spiflash_counter[7]
.sym 28054 basesoc_vexriscv_ibus_adr[27]
.sym 28055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 28056 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28062 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28065 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28070 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28071 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28073 $PACKER_VCC_NET
.sym 28079 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28081 $PACKER_VCC_NET
.sym 28088 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28091 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28092 $PACKER_VCC_NET
.sym 28093 $abc$38792$n4142
.sym 28094 $abc$38792$n4145
.sym 28095 $abc$38792$n4148
.sym 28096 $abc$38792$n4151
.sym 28097 $abc$38792$n4154
.sym 28098 $abc$38792$n4157
.sym 28099 $abc$38792$n4160
.sym 28100 $abc$38792$n4163
.sym 28101 $PACKER_VCC_NET
.sym 28102 $PACKER_VCC_NET
.sym 28103 $PACKER_VCC_NET
.sym 28104 $PACKER_VCC_NET
.sym 28105 $PACKER_VCC_NET
.sym 28106 $PACKER_VCC_NET
.sym 28107 $PACKER_VCC_NET
.sym 28108 $PACKER_VCC_NET
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 clk12_$glb_clk
.sym 28121 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28122 $PACKER_VCC_NET
.sym 28131 $PACKER_VCC_NET
.sym 28132 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 28133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 28134 $PACKER_VCC_NET
.sym 28135 $abc$38792$n3527_1
.sym 28136 $abc$38792$n149
.sym 28138 $abc$38792$n2369
.sym 28141 $abc$38792$n7851
.sym 28142 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 28143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 28144 $abc$38792$n4121
.sym 28145 VexRiscv._zz_136_[22]
.sym 28146 $abc$38792$n2135
.sym 28147 $abc$38792$n3564_1
.sym 28148 $abc$38792$n3812
.sym 28149 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28151 $abc$38792$n3655
.sym 28152 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 28154 spiflash_counter[3]
.sym 28155 $abc$38792$n3658
.sym 28156 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 28158 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 28166 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28169 $abc$38792$n7490
.sym 28171 basesoc_vexriscv_ibus_adr[26]
.sym 28174 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28176 $PACKER_VCC_NET
.sym 28177 $abc$38792$n7490
.sym 28178 basesoc_vexriscv_ibus_adr[25]
.sym 28179 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28180 basesoc_vexriscv_ibus_adr[28]
.sym 28181 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28184 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28185 basesoc_vexriscv_ibus_adr[23]
.sym 28187 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28190 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28191 basesoc_vexriscv_ibus_adr[24]
.sym 28192 basesoc_vexriscv_ibus_adr[27]
.sym 28193 $PACKER_VCC_NET
.sym 28194 basesoc_vexriscv_ibus_adr[29]
.sym 28195 $abc$38792$n4166
.sym 28196 $abc$38792$n4169
.sym 28197 $abc$38792$n4172
.sym 28198 $abc$38792$n4175
.sym 28199 $abc$38792$n4178
.sym 28200 $abc$38792$n4181
.sym 28201 $abc$38792$n4184
.sym 28202 $abc$38792$n4187
.sym 28203 $abc$38792$n7490
.sym 28204 $abc$38792$n7490
.sym 28205 $abc$38792$n7490
.sym 28206 $abc$38792$n7490
.sym 28207 $abc$38792$n7490
.sym 28208 $abc$38792$n7490
.sym 28209 $abc$38792$n7490
.sym 28210 $PACKER_VCC_NET
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28215 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28216 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28217 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28224 basesoc_vexriscv_ibus_adr[23]
.sym 28225 basesoc_vexriscv_ibus_adr[24]
.sym 28226 basesoc_vexriscv_ibus_adr[25]
.sym 28227 basesoc_vexriscv_ibus_adr[26]
.sym 28228 basesoc_vexriscv_ibus_adr[27]
.sym 28229 basesoc_vexriscv_ibus_adr[28]
.sym 28230 basesoc_vexriscv_ibus_adr[29]
.sym 28232 $PACKER_VCC_NET
.sym 28235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 28237 $abc$38792$n2282
.sym 28238 $abc$38792$n4527
.sym 28239 $abc$38792$n4525
.sym 28240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 28241 VexRiscv._zz_41_[11]
.sym 28242 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28243 VexRiscv._zz_130_[5]
.sym 28245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 28247 basesoc_vexriscv_ibus_adr[26]
.sym 28248 $abc$38792$n4148
.sym 28249 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28250 VexRiscv._zz_323_[17]
.sym 28253 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 28254 $PACKER_VCC_NET
.sym 28255 $abc$38792$n4157
.sym 28256 $abc$38792$n2137
.sym 28258 $abc$38792$n4166
.sym 28259 $PACKER_VCC_NET
.sym 28260 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 28297 $abc$38792$n4190
.sym 28298 $abc$38792$n4193
.sym 28299 $abc$38792$n4196
.sym 28300 $abc$38792$n4199
.sym 28301 $abc$38792$n4202
.sym 28302 $abc$38792$n4205
.sym 28303 $abc$38792$n4208
.sym 28304 VexRiscv._zz_323_[31]
.sym 28336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28339 $abc$38792$n149
.sym 28340 $abc$38792$n4545
.sym 28341 $abc$38792$n3264
.sym 28342 $abc$38792$n3812
.sym 28343 $abc$38792$n3276
.sym 28344 $abc$38792$n4539
.sym 28346 $abc$38792$n4537
.sym 28347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 28348 $abc$38792$n4547
.sym 28350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 28352 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28355 $abc$38792$n4178
.sym 28357 $abc$38792$n4181
.sym 28358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 28359 $abc$38792$n4184
.sym 28361 $abc$38792$n4187
.sym 28362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 28399 VexRiscv._zz_323_[17]
.sym 28400 VexRiscv._zz_323_[8]
.sym 28401 VexRiscv._zz_323_[27]
.sym 28402 VexRiscv._zz_323_[29]
.sym 28403 VexRiscv._zz_323_[6]
.sym 28404 VexRiscv._zz_323_[30]
.sym 28405 VexRiscv._zz_323_[28]
.sym 28406 VexRiscv._zz_323_[7]
.sym 28439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 28441 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 28442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 28443 $abc$38792$n4563
.sym 28444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 28445 sys_rst
.sym 28446 $abc$38792$n4557
.sym 28447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 28448 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 28449 cas_g_n
.sym 28450 $abc$38792$n2464
.sym 28451 basesoc_timer0_value[13]
.sym 28452 $abc$38792$n4555
.sym 28453 VexRiscv.execute_arbitration_isStuckByOthers
.sym 28454 basesoc_timer0_value_status[30]
.sym 28456 basesoc_timer0_value_status[13]
.sym 28457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 28458 VexRiscv._zz_323_[28]
.sym 28459 $PACKER_VCC_NET
.sym 28460 basesoc_dat_w[1]
.sym 28461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 28462 VexRiscv._zz_323_[17]
.sym 28464 basesoc_timer0_value_status[14]
.sym 28501 VexRiscv._zz_323_[19]
.sym 28502 VexRiscv._zz_323_[18]
.sym 28503 $abc$38792$n3580_1
.sym 28504 VexRiscv._zz_323_[20]
.sym 28505 VexRiscv._zz_323_[21]
.sym 28506 VexRiscv._zz_323_[23]
.sym 28507 VexRiscv._zz_323_[22]
.sym 28508 $abc$38792$n5095_1
.sym 28543 VexRiscv.decode_to_execute_RS2[18]
.sym 28544 VexRiscv._zz_323_[0]
.sym 28545 basesoc_vexriscv_ibus_adr[29]
.sym 28546 VexRiscv._zz_323_[29]
.sym 28547 $abc$38792$n149
.sym 28549 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 28550 $abc$38792$n3527_1
.sym 28551 $abc$38792$n3431
.sym 28552 basesoc_vexriscv_ibus_adr[13]
.sym 28554 VexRiscv._zz_323_[27]
.sym 28555 $abc$38792$n3564_1
.sym 28556 $abc$38792$n3812
.sym 28558 $abc$38792$n5066_1
.sym 28559 $abc$38792$n3655
.sym 28560 $abc$38792$n3564_1
.sym 28561 VexRiscv._zz_323_[30]
.sym 28562 $abc$38792$n2135
.sym 28563 $abc$38792$n3658
.sym 28564 $abc$38792$n9
.sym 28565 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 28603 $abc$38792$n5064_1
.sym 28604 $abc$38792$n3579_1
.sym 28605 $abc$38792$n5096
.sym 28606 $abc$38792$n74
.sym 28607 $abc$38792$n3583_1
.sym 28608 $abc$38792$n5063_1
.sym 28609 $abc$38792$n3582_1
.sym 28610 $abc$38792$n3581_1
.sym 28642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 28645 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 28647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 28648 $abc$38792$n3935
.sym 28649 VexRiscv.CsrPlugin_mepc[14]
.sym 28650 $abc$38792$n2464
.sym 28651 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 28653 basesoc_ctrl_bus_errors[7]
.sym 28654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 28655 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 28656 VexRiscv.execute_arbitration_isValid
.sym 28659 $abc$38792$n5
.sym 28660 $abc$38792$n7427
.sym 28661 VexRiscv._zz_323_[21]
.sym 28662 $abc$38792$n68
.sym 28663 VexRiscv._zz_323_[23]
.sym 28664 $abc$38792$n2137
.sym 28666 $PACKER_VCC_NET
.sym 28667 $abc$38792$n7433
.sym 28668 $abc$38792$n3430_1
.sym 28705 $abc$38792$n7445
.sym 28706 $abc$38792$n7434
.sym 28707 $abc$38792$n5522_1
.sym 28708 $abc$38792$n78
.sym 28709 $abc$38792$n5065_1
.sym 28710 $abc$38792$n3578_1
.sym 28711 $abc$38792$n76
.sym 28712 $abc$38792$n7455
.sym 28747 $abc$38792$n149
.sym 28748 $abc$38792$n3520_1
.sym 28749 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 28750 $abc$38792$n5092_1
.sym 28751 basesoc_ctrl_bus_errors[13]
.sym 28752 basesoc_ctrl_storage[17]
.sym 28753 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 28755 $abc$38792$n149
.sym 28756 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 28757 VexRiscv._zz_41_[12]
.sym 28759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 28760 VexRiscv._zz_196_[32]
.sym 28761 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28762 VexRiscv._zz_323_[18]
.sym 28765 basesoc_ctrl_bus_errors[0]
.sym 28766 VexRiscv._zz_323_[19]
.sym 28767 VexRiscv._zz_194_[31]
.sym 28768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28807 $abc$38792$n7425
.sym 28808 $abc$38792$n7444
.sym 28809 $abc$38792$n68
.sym 28810 $abc$38792$n7432
.sym 28811 $abc$38792$n7447
.sym 28812 $abc$38792$n7443
.sym 28813 $abc$38792$n7446
.sym 28814 $abc$38792$n7448
.sym 28849 VexRiscv._zz_313_
.sym 28850 $abc$38792$n13
.sym 28851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 28852 $abc$38792$n3576_1
.sym 28853 $abc$38792$n3426_1
.sym 28854 $abc$38792$n2150
.sym 28855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 28856 $abc$38792$n3525_1
.sym 28858 VexRiscv.memory_arbitration_isValid
.sym 28859 VexRiscv._zz_255_[0]
.sym 28862 VexRiscv._zz_195_[7]
.sym 28865 VexRiscv.CsrPlugin_hadException
.sym 28866 VexRiscv._zz_323_[28]
.sym 28867 $PACKER_VCC_NET
.sym 28872 VexRiscv.execute_arbitration_isStuckByOthers
.sym 28910 VexRiscv._zz_196_[1]
.sym 28911 VexRiscv._zz_196_[2]
.sym 28912 VexRiscv._zz_196_[3]
.sym 28913 VexRiscv._zz_196_[4]
.sym 28914 VexRiscv._zz_196_[5]
.sym 28915 VexRiscv._zz_196_[6]
.sym 28916 VexRiscv._zz_196_[7]
.sym 28948 $abc$38792$n5547_1
.sym 28951 $abc$38792$n3430_1
.sym 28952 VexRiscv._zz_37_[0]
.sym 28953 basesoc_ctrl_bus_errors[25]
.sym 28956 $abc$38792$n3055
.sym 28957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 28958 $abc$38792$n3430_1
.sym 28959 basesoc_ctrl_bus_errors[31]
.sym 28960 $PACKER_VCC_NET
.sym 28961 VexRiscv.execute_arbitration_isValid
.sym 28963 VexRiscv._zz_195_[6]
.sym 28964 VexRiscv._zz_195_[12]
.sym 28965 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28967 $abc$38792$n7447
.sym 28968 VexRiscv._zz_195_[10]
.sym 28969 $abc$38792$n7443
.sym 28971 $abc$38792$n7446
.sym 28973 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 28974 VexRiscv._zz_195_[14]
.sym 29011 VexRiscv._zz_196_[8]
.sym 29012 VexRiscv._zz_196_[9]
.sym 29013 VexRiscv._zz_196_[10]
.sym 29014 VexRiscv._zz_196_[11]
.sym 29015 VexRiscv._zz_196_[12]
.sym 29016 VexRiscv._zz_196_[13]
.sym 29017 VexRiscv._zz_196_[14]
.sym 29018 VexRiscv._zz_196_[15]
.sym 29050 $abc$38792$n151
.sym 29053 $abc$38792$n7426
.sym 29055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 29056 VexRiscv._zz_196_[3]
.sym 29057 VexRiscv.CsrPlugin_mepc[14]
.sym 29058 VexRiscv._zz_136_[6]
.sym 29059 $abc$38792$n5506_1
.sym 29060 $abc$38792$n3409_1
.sym 29061 $abc$38792$n3415_1
.sym 29062 VexRiscv._zz_196_[1]
.sym 29064 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 29068 $abc$38792$n7438
.sym 29069 $abc$38792$n7427
.sym 29070 VexRiscv._zz_195_[21]
.sym 29072 $abc$38792$n7431
.sym 29075 $abc$38792$n7433
.sym 29076 VexRiscv._zz_196_[9]
.sym 29113 VexRiscv._zz_196_[16]
.sym 29114 VexRiscv._zz_196_[17]
.sym 29115 VexRiscv._zz_196_[18]
.sym 29116 VexRiscv._zz_196_[19]
.sym 29117 VexRiscv._zz_196_[20]
.sym 29118 VexRiscv._zz_196_[21]
.sym 29119 VexRiscv._zz_196_[22]
.sym 29120 VexRiscv._zz_196_[23]
.sym 29155 $abc$38792$n149
.sym 29156 $abc$38792$n3470
.sym 29157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 29158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 29159 $abc$38792$n149
.sym 29160 VexRiscv._zz_195_[11]
.sym 29161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 29162 VexRiscv._zz_195_[13]
.sym 29163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 29164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 29166 $abc$38792$n7435
.sym 29168 VexRiscv._zz_196_[32]
.sym 29170 VexRiscv._zz_195_[26]
.sym 29171 VexRiscv._zz_196_[24]
.sym 29172 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 29173 VexRiscv._zz_196_[25]
.sym 29176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 29178 VexRiscv._zz_196_[17]
.sym 29215 VexRiscv._zz_196_[24]
.sym 29216 VexRiscv._zz_196_[25]
.sym 29217 VexRiscv._zz_196_[26]
.sym 29218 VexRiscv._zz_196_[27]
.sym 29219 VexRiscv._zz_196_[28]
.sym 29220 VexRiscv._zz_196_[29]
.sym 29221 VexRiscv._zz_196_[30]
.sym 29222 VexRiscv._zz_196_[31]
.sym 29254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 29258 VexRiscv._zz_195_[22]
.sym 29259 $abc$38792$n3426_1
.sym 29260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 29261 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 29263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 29264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 29265 VexRiscv._zz_136_[25]
.sym 29266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 29267 VexRiscv.memory_arbitration_isValid
.sym 29268 VexRiscv._zz_196_[18]
.sym 29269 $PACKER_VCC_NET
.sym 29270 VexRiscv._zz_195_[32]
.sym 29271 VexRiscv._zz_196_[19]
.sym 29273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 29274 VexRiscv._zz_323_[28]
.sym 29276 VexRiscv._zz_195_[7]
.sym 29317 VexRiscv._zz_196_[32]
.sym 29318 $abc$38792$n7453
.sym 29319 $abc$38792$n4668_1
.sym 29320 $abc$38792$n4593_1
.sym 29321 $abc$38792$n4659_1
.sym 29322 $abc$38792$n4665_1
.sym 29323 VexRiscv._zz_18_
.sym 29324 $abc$38792$n4656_1
.sym 29355 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 29356 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 29359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 29360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 29362 $abc$38792$n7454
.sym 29365 $PACKER_VCC_NET
.sym 29368 $abc$38792$n149
.sym 29369 $PACKER_VCC_NET
.sym 29371 VexRiscv._zz_195_[6]
.sym 29373 VexRiscv._zz_195_[31]
.sym 29382 $abc$38792$n2174
.sym 29419 $abc$38792$n4635_1
.sym 29420 $abc$38792$n4629_1
.sym 29421 $abc$38792$n4628
.sym 29422 $abc$38792$n4592
.sym 29423 $abc$38792$n4667_1
.sym 29424 VexRiscv._zz_195_[18]
.sym 29425 VexRiscv._zz_195_[6]
.sym 29426 VexRiscv._zz_195_[31]
.sym 29457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 29458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 29462 VexRiscv._zz_161_
.sym 29468 $abc$38792$n5506_1
.sym 29470 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 29471 VexRiscv._zz_195_[28]
.sym 29473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 29523 basesoc_uart_phy_tx_bitcount[0]
.sym 29525 $abc$38792$n5902
.sym 29563 VexRiscv._zz_313_
.sym 29564 VexRiscv._zz_195_[19]
.sym 29565 $abc$38792$n2180
.sym 29567 VexRiscv._zz_195_[17]
.sym 29569 VexRiscv._zz_161_
.sym 29571 VexRiscv._zz_195_[1]
.sym 29572 VexRiscv._zz_313_
.sym 29582 VexRiscv._zz_196_[17]
.sym 29664 $abc$38792$n2174
.sym 29672 VexRiscv._zz_161_
.sym 29697 $abc$38792$n2423
.sym 29698 rgb_led0_r
.sym 29713 rgb_led0_r
.sym 29719 $abc$38792$n2423
.sym 29754 spiflash_bus_dat_r[16]
.sym 29756 spiflash_bus_dat_r[12]
.sym 29760 spiflash_bus_dat_r[9]
.sym 29771 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 29775 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 29779 $abc$38792$n2397
.sym 29881 basesoc_adr[13]
.sym 29883 basesoc_adr[2]
.sym 29884 basesoc_adr[9]
.sym 29885 basesoc_adr[1]
.sym 29886 basesoc_dat_w[3]
.sym 29887 slave_sel_r[2]
.sym 29889 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 29891 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 29892 $abc$38792$n4014_1
.sym 29894 array_muxed0[8]
.sym 29895 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 29899 array_muxed1[0]
.sym 29900 array_muxed1[15]
.sym 29902 spiflash_bus_dat_r[16]
.sym 29903 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 29904 basesoc_dat_w[5]
.sym 29913 $abc$38792$n3686
.sym 29914 spiflash_bus_dat_r[11]
.sym 29915 spiflash_bus_dat_r[15]
.sym 29916 $abc$38792$n2354
.sym 29922 $abc$38792$n3692_1
.sym 29924 basesoc_vexriscv_ibus_adr[1]
.sym 29926 array_muxed0[2]
.sym 29931 array_muxed0[11]
.sym 29933 $abc$38792$n2233
.sym 29936 basesoc_adr[1]
.sym 29937 basesoc_uart_phy_rx_busy
.sym 29938 basesoc_dat_w[3]
.sym 29943 $abc$38792$n2354
.sym 29944 $abc$38792$n3355_1
.sym 29945 basesoc_adr[13]
.sym 29967 $abc$38792$n3687
.sym 29973 basesoc_vexriscv_ibus_adr[1]
.sym 29977 basesoc_adr[9]
.sym 29984 basesoc_adr[10]
.sym 29985 $abc$38792$n2397
.sym 30004 basesoc_adr[9]
.sym 30005 $abc$38792$n3687
.sym 30006 basesoc_adr[10]
.sym 30027 $abc$38792$n3687
.sym 30028 basesoc_adr[9]
.sym 30030 basesoc_adr[10]
.sym 30034 basesoc_vexriscv_ibus_adr[1]
.sym 30037 $abc$38792$n2397
.sym 30038 clk12_$glb_clk
.sym 30039 VexRiscv.reset_$glb_sr
.sym 30042 $abc$38792$n5831
.sym 30043 $abc$38792$n5833
.sym 30044 basesoc_uart_phy_rx_bitcount[2]
.sym 30045 basesoc_uart_phy_rx_bitcount[3]
.sym 30046 $abc$38792$n5827
.sym 30047 basesoc_uart_phy_rx_bitcount[0]
.sym 30049 basesoc_dat_w[3]
.sym 30053 array_muxed0[9]
.sym 30054 basesoc_vexriscv_ibus_adr[15]
.sym 30055 slave_sel[0]
.sym 30056 basesoc_dat_w[2]
.sym 30059 basesoc_bus_wishbone_dat_r[7]
.sym 30060 array_muxed0[13]
.sym 30061 array_muxed0[0]
.sym 30062 basesoc_adr[0]
.sym 30063 basesoc_adr[2]
.sym 30064 slave_sel_r[0]
.sym 30065 $abc$38792$n6176_1
.sym 30066 basesoc_adr[9]
.sym 30067 array_muxed0[12]
.sym 30068 basesoc_adr[1]
.sym 30070 basesoc_adr[10]
.sym 30071 $abc$38792$n6154_1
.sym 30072 slave_sel_r[2]
.sym 30073 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 30074 basesoc_adr[3]
.sym 30075 $abc$38792$n6130_1
.sym 30085 basesoc_adr[11]
.sym 30087 $abc$38792$n3549_1
.sym 30088 basesoc_vexriscv_ibus_adr[1]
.sym 30089 basesoc_adr[13]
.sym 30090 basesoc_vexriscv_ibus_adr[2]
.sym 30091 array_muxed0[12]
.sym 30092 basesoc_adr[9]
.sym 30094 basesoc_vexriscv_ibus_adr[0]
.sym 30096 basesoc_adr[10]
.sym 30097 array_muxed0[11]
.sym 30100 basesoc_adr[12]
.sym 30101 $abc$38792$n3812
.sym 30105 $abc$38792$n2984
.sym 30109 $abc$38792$n3355_1
.sym 30114 basesoc_vexriscv_ibus_adr[0]
.sym 30116 $abc$38792$n3812
.sym 30117 $abc$38792$n2984
.sym 30120 basesoc_adr[12]
.sym 30122 basesoc_adr[13]
.sym 30123 basesoc_adr[11]
.sym 30126 basesoc_vexriscv_ibus_adr[2]
.sym 30127 $abc$38792$n3355_1
.sym 30128 basesoc_vexriscv_ibus_adr[0]
.sym 30129 basesoc_vexriscv_ibus_adr[1]
.sym 30134 array_muxed0[12]
.sym 30138 array_muxed0[11]
.sym 30145 $abc$38792$n3549_1
.sym 30146 basesoc_adr[12]
.sym 30147 basesoc_adr[11]
.sym 30150 basesoc_adr[10]
.sym 30151 basesoc_adr[13]
.sym 30152 basesoc_adr[9]
.sym 30157 basesoc_adr[11]
.sym 30158 basesoc_adr[12]
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30163 array_muxed0[3]
.sym 30164 spiflash_bus_dat_r[8]
.sym 30165 $abc$38792$n3621_1
.sym 30166 $abc$38792$n2354
.sym 30167 spiflash_bus_dat_r[13]
.sym 30168 spiflash_bus_dat_r[14]
.sym 30169 spiflash_bus_dat_r[15]
.sym 30170 $abc$38792$n3647_1
.sym 30171 spiflash_bus_dat_r[28]
.sym 30172 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 30173 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 30175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 30176 basesoc_vexriscv_ibus_adr[2]
.sym 30177 spram_wren0
.sym 30178 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 30179 spiflash_bus_dat_r[31]
.sym 30181 $abc$38792$n3547_1
.sym 30182 basesoc_vexriscv_ibus_adr[0]
.sym 30183 array_muxed1[14]
.sym 30184 $abc$38792$n6096_1
.sym 30185 array_muxed1[9]
.sym 30186 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 30187 $abc$38792$n3686
.sym 30188 spiflash_bus_dat_r[20]
.sym 30190 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30192 spiflash_bus_dat_r[15]
.sym 30193 $abc$38792$n4961_1
.sym 30194 $abc$38792$n3548_1
.sym 30196 array_muxed0[10]
.sym 30197 array_muxed0[6]
.sym 30198 $abc$38792$n3594_1
.sym 30206 $abc$38792$n6128_1
.sym 30207 basesoc_adr[10]
.sym 30208 $abc$38792$n6140_1
.sym 30210 slave_sel_r[1]
.sym 30211 $abc$38792$n3594_1
.sym 30212 spiflash_bus_dat_r[20]
.sym 30218 $abc$38792$n6142_1
.sym 30220 basesoc_adr[13]
.sym 30221 spiflash_bus_dat_r[8]
.sym 30222 $abc$38792$n6144_1
.sym 30225 $abc$38792$n6176_1
.sym 30226 basesoc_adr[9]
.sym 30227 spiflash_bus_dat_r[31]
.sym 30229 $abc$38792$n6127_1
.sym 30231 $abc$38792$n6154_1
.sym 30232 spiflash_bus_dat_r[13]
.sym 30233 spiflash_bus_dat_r[14]
.sym 30234 spiflash_bus_dat_r[15]
.sym 30235 $abc$38792$n6130_1
.sym 30237 basesoc_adr[13]
.sym 30238 basesoc_adr[10]
.sym 30239 basesoc_adr[9]
.sym 30240 $abc$38792$n3594_1
.sym 30244 slave_sel_r[1]
.sym 30245 spiflash_bus_dat_r[8]
.sym 30246 $abc$38792$n6130_1
.sym 30249 slave_sel_r[1]
.sym 30250 spiflash_bus_dat_r[15]
.sym 30251 $abc$38792$n6144_1
.sym 30255 spiflash_bus_dat_r[20]
.sym 30256 slave_sel_r[1]
.sym 30258 $abc$38792$n6154_1
.sym 30261 $abc$38792$n6127_1
.sym 30263 $abc$38792$n6128_1
.sym 30267 $abc$38792$n6176_1
.sym 30269 spiflash_bus_dat_r[31]
.sym 30270 slave_sel_r[1]
.sym 30273 slave_sel_r[1]
.sym 30274 spiflash_bus_dat_r[13]
.sym 30275 $abc$38792$n6140_1
.sym 30279 $abc$38792$n6142_1
.sym 30280 spiflash_bus_dat_r[14]
.sym 30282 slave_sel_r[1]
.sym 30284 clk12_$glb_clk
.sym 30285 $abc$38792$n147_$glb_sr
.sym 30286 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 30287 $abc$38792$n4961_1
.sym 30289 array_muxed0[6]
.sym 30290 array_muxed0[11]
.sym 30292 $abc$38792$n3682_1
.sym 30293 VexRiscv.externalInterruptArray_regNext[1]
.sym 30294 basesoc_vexriscv_dbus_adr[21]
.sym 30295 basesoc_vexriscv_dbus_adr[9]
.sym 30296 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30297 basesoc_vexriscv_ibus_adr[15]
.sym 30298 $abc$38792$n3593_1
.sym 30299 basesoc_vexriscv_ibus_adr[17]
.sym 30300 sys_rst
.sym 30301 $abc$38792$n3951
.sym 30302 spiflash_mosi
.sym 30303 $abc$38792$n3546_1
.sym 30304 basesoc_uart_phy_rx
.sym 30305 array_muxed0[3]
.sym 30306 $abc$38792$n4502
.sym 30307 basesoc_vexriscv_ibus_adr[9]
.sym 30308 basesoc_vexriscv_dbus_adr[3]
.sym 30309 $abc$38792$n3621_1
.sym 30310 $abc$38792$n3621_1
.sym 30311 array_muxed0[11]
.sym 30312 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30313 array_muxed0[4]
.sym 30314 $abc$38792$n3933
.sym 30315 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 30316 $abc$38792$n3309
.sym 30317 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 30318 $abc$38792$n3309
.sym 30319 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 30320 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30321 $abc$38792$n4961_1
.sym 30328 $abc$38792$n3692_1
.sym 30329 slave_sel_r[1]
.sym 30330 slave_sel[0]
.sym 30332 basesoc_adr[0]
.sym 30333 basesoc_adr[2]
.sym 30339 $abc$38792$n3549_1
.sym 30340 basesoc_adr[1]
.sym 30341 basesoc_bus_wishbone_dat_r[7]
.sym 30342 csrbankarray_csrbank2_bitbang0_w[0]
.sym 30343 basesoc_adr[4]
.sym 30345 $abc$38792$n3547_1
.sym 30348 $abc$38792$n3568_1
.sym 30349 spiflash_bus_dat_r[7]
.sym 30351 slave_sel_r[0]
.sym 30354 csrbankarray_csrbank2_bitbang0_w[2]
.sym 30355 $abc$38792$n5051_1
.sym 30356 array_muxed0[10]
.sym 30357 basesoc_adr[3]
.sym 30358 $abc$38792$n3594_1
.sym 30363 slave_sel[0]
.sym 30366 $abc$38792$n3549_1
.sym 30367 $abc$38792$n3594_1
.sym 30372 slave_sel_r[1]
.sym 30373 basesoc_bus_wishbone_dat_r[7]
.sym 30374 spiflash_bus_dat_r[7]
.sym 30375 slave_sel_r[0]
.sym 30379 array_muxed0[10]
.sym 30384 basesoc_adr[2]
.sym 30385 $abc$38792$n3568_1
.sym 30386 basesoc_adr[4]
.sym 30387 basesoc_adr[3]
.sym 30392 basesoc_adr[0]
.sym 30393 basesoc_adr[1]
.sym 30396 $abc$38792$n3547_1
.sym 30397 $abc$38792$n3692_1
.sym 30398 csrbankarray_csrbank2_bitbang0_w[2]
.sym 30402 $abc$38792$n5051_1
.sym 30403 $abc$38792$n3547_1
.sym 30404 $abc$38792$n3692_1
.sym 30405 csrbankarray_csrbank2_bitbang0_w[0]
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 $abc$38792$n3562_1
.sym 30410 $abc$38792$n6426_1
.sym 30411 $abc$38792$n4965_1
.sym 30412 basesoc_uart_phy_storage[27]
.sym 30413 $abc$38792$n6427_1
.sym 30414 basesoc_uart_phy_storage[30]
.sym 30415 basesoc_uart_phy_storage[26]
.sym 30416 $abc$38792$n6092_1
.sym 30417 VexRiscv._zz_152_[4]
.sym 30418 basesoc_vexriscv_dbus_adr[5]
.sym 30421 basesoc_vexriscv_dbus_adr[12]
.sym 30422 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 30423 basesoc_timer0_eventmanager_pending_w
.sym 30424 $abc$38792$n3545_1
.sym 30425 basesoc_dat_w[7]
.sym 30426 VexRiscv.externalInterruptArray_regNext[1]
.sym 30427 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30428 basesoc_vexriscv_ibus_adr[5]
.sym 30429 basesoc_dat_w[6]
.sym 30430 $abc$38792$n4961_1
.sym 30431 basesoc_adr[4]
.sym 30432 basesoc_vexriscv_ibus_adr[6]
.sym 30434 basesoc_adr[1]
.sym 30435 basesoc_adr[0]
.sym 30436 basesoc_dat_w[3]
.sym 30437 $abc$38792$n3970
.sym 30439 $abc$38792$n3946_1
.sym 30440 $abc$38792$n2131
.sym 30441 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 30442 $abc$38792$n3562_1
.sym 30443 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 30444 $abc$38792$n3931_1
.sym 30451 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 30452 $abc$38792$n3546_1
.sym 30454 $abc$38792$n6096_1
.sym 30456 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 30458 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 30459 csrbankarray_sel_r
.sym 30460 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 30461 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 30462 $abc$38792$n5069_1
.sym 30464 $abc$38792$n5073
.sym 30465 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 30466 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 30467 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 30468 $abc$38792$n6095_1
.sym 30469 $abc$38792$n3692
.sym 30470 $abc$38792$n3621_1
.sym 30471 $abc$38792$n6090_1
.sym 30472 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30475 $abc$38792$n3685
.sym 30476 $abc$38792$n3309
.sym 30477 $abc$38792$n3548_1
.sym 30478 $abc$38792$n6089_1
.sym 30480 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 30481 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 30484 $abc$38792$n5073
.sym 30485 $abc$38792$n3548_1
.sym 30486 $abc$38792$n5069_1
.sym 30490 $abc$38792$n6095_1
.sym 30492 $abc$38792$n6096_1
.sym 30495 $abc$38792$n3685
.sym 30496 $abc$38792$n3309
.sym 30497 csrbankarray_sel_r
.sym 30498 $abc$38792$n3692
.sym 30501 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 30502 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 30503 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 30504 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 30507 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 30508 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 30509 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30510 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 30513 $abc$38792$n3309
.sym 30514 $abc$38792$n3685
.sym 30515 $abc$38792$n3692
.sym 30516 csrbankarray_sel_r
.sym 30519 $abc$38792$n3621_1
.sym 30520 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 30521 $abc$38792$n3546_1
.sym 30525 $abc$38792$n6089_1
.sym 30526 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 30527 $abc$38792$n6090_1
.sym 30528 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 $abc$38792$n3991_1
.sym 30533 $abc$38792$n4057_1
.sym 30534 $abc$38792$n4086
.sym 30535 $abc$38792$n4023
.sym 30536 $abc$38792$n4088
.sym 30537 $abc$38792$n62
.sym 30538 $abc$38792$n3993_1
.sym 30539 $abc$38792$n4021_1
.sym 30540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 30542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 30544 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 30545 basesoc_uart_phy_storage[26]
.sym 30546 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 30547 basesoc_uart_phy_storage[27]
.sym 30548 $abc$38792$n6093_1
.sym 30549 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 30550 $abc$38792$n3812
.sym 30551 $abc$38792$n3655
.sym 30552 $abc$38792$n2326
.sym 30553 $abc$38792$n2322
.sym 30554 basesoc_dat_w[2]
.sym 30555 $abc$38792$n4965_1
.sym 30556 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 30559 $abc$38792$n3258
.sym 30560 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 30561 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 30562 $abc$38792$n4058
.sym 30564 $abc$38792$n3243
.sym 30565 $abc$38792$n3261
.sym 30566 $abc$38792$n7
.sym 30567 $abc$38792$n2133
.sym 30574 $abc$38792$n6318_1
.sym 30575 $abc$38792$n3975
.sym 30578 $abc$38792$n4099_1
.sym 30581 $abc$38792$n3562_1
.sym 30584 basesoc_ctrl_storage[2]
.sym 30585 $abc$38792$n11
.sym 30586 $abc$38792$n3933
.sym 30588 $abc$38792$n6319_1
.sym 30592 $abc$38792$n3932
.sym 30594 $abc$38792$n3931_1
.sym 30597 $abc$38792$n3970
.sym 30598 $abc$38792$n3941
.sym 30599 $abc$38792$n3946_1
.sym 30600 $abc$38792$n2131
.sym 30601 $abc$38792$n3564_1
.sym 30602 $abc$38792$n62
.sym 30604 $abc$38792$n3931_1
.sym 30606 $abc$38792$n3933
.sym 30607 $abc$38792$n3932
.sym 30608 $abc$38792$n3975
.sym 30609 $abc$38792$n3931_1
.sym 30612 $abc$38792$n3932
.sym 30613 $abc$38792$n3933
.sym 30614 $abc$38792$n3931_1
.sym 30615 $abc$38792$n3941
.sym 30618 $abc$38792$n6319_1
.sym 30619 $abc$38792$n6318_1
.sym 30621 $abc$38792$n3931_1
.sym 30624 $abc$38792$n4099_1
.sym 30625 $abc$38792$n3931_1
.sym 30626 $abc$38792$n3932
.sym 30627 $abc$38792$n3933
.sym 30631 $abc$38792$n11
.sym 30636 $abc$38792$n3932
.sym 30637 $abc$38792$n3933
.sym 30638 $abc$38792$n3946_1
.sym 30639 $abc$38792$n3931_1
.sym 30642 $abc$38792$n62
.sym 30643 $abc$38792$n3564_1
.sym 30644 basesoc_ctrl_storage[2]
.sym 30645 $abc$38792$n3562_1
.sym 30648 $abc$38792$n3932
.sym 30649 $abc$38792$n3933
.sym 30650 $abc$38792$n3970
.sym 30651 $abc$38792$n3931_1
.sym 30652 $abc$38792$n2131
.sym 30653 clk12_$glb_clk
.sym 30655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 30656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 30657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 30658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 30659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 30660 $abc$38792$n3931_1
.sym 30661 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 30665 $abc$38792$n4353
.sym 30667 $abc$38792$n4970
.sym 30668 $abc$38792$n6318_1
.sym 30669 VexRiscv.CsrPlugin_hadException
.sym 30670 basesoc_vexriscv_ibus_adr[5]
.sym 30671 $abc$38792$n2318
.sym 30672 basesoc_ctrl_storage[2]
.sym 30673 $abc$38792$n4022
.sym 30674 $abc$38792$n4099_1
.sym 30675 $abc$38792$n4070
.sym 30676 $abc$38792$n6319_1
.sym 30677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 30678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 30679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 30680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 30681 $abc$38792$n4961_1
.sym 30682 $abc$38792$n3548_1
.sym 30683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 30684 $abc$38792$n3279
.sym 30685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 30686 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30687 $abc$38792$n3686
.sym 30688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 30689 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 30690 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 30696 $abc$38792$n3974
.sym 30697 $abc$38792$n3940_1
.sym 30698 $abc$38792$n3947
.sym 30701 $abc$38792$n3945
.sym 30702 $abc$38792$n3971
.sym 30703 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 30705 $abc$38792$n3942
.sym 30706 $abc$38792$n6320_1
.sym 30709 $abc$38792$n3976
.sym 30711 $abc$38792$n3969
.sym 30712 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 30713 $abc$38792$n3972
.sym 30715 $abc$38792$n3931_1
.sym 30716 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 30717 $abc$38792$n3234
.sym 30718 $abc$38792$n3216
.sym 30719 $abc$38792$n3822
.sym 30721 $abc$38792$n3948
.sym 30722 $abc$38792$n3219
.sym 30723 $abc$38792$n3943_1
.sym 30724 $abc$38792$n3231
.sym 30725 $abc$38792$n3225
.sym 30727 $abc$38792$n3822
.sym 30730 $abc$38792$n6320_1
.sym 30731 $abc$38792$n3225
.sym 30732 $abc$38792$n3822
.sym 30735 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 30736 $abc$38792$n3943_1
.sym 30737 $abc$38792$n3931_1
.sym 30738 $abc$38792$n3822
.sym 30741 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 30742 $abc$38792$n3931_1
.sym 30743 $abc$38792$n3948
.sym 30744 $abc$38792$n3822
.sym 30747 $abc$38792$n3219
.sym 30748 $abc$38792$n3947
.sym 30749 $abc$38792$n3945
.sym 30750 $abc$38792$n3822
.sym 30753 $abc$38792$n3971
.sym 30754 $abc$38792$n3822
.sym 30755 $abc$38792$n3969
.sym 30756 $abc$38792$n3231
.sym 30759 $abc$38792$n3940_1
.sym 30760 $abc$38792$n3216
.sym 30761 $abc$38792$n3822
.sym 30762 $abc$38792$n3942
.sym 30765 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 30766 $abc$38792$n3972
.sym 30767 $abc$38792$n3822
.sym 30768 $abc$38792$n3931_1
.sym 30771 $abc$38792$n3234
.sym 30772 $abc$38792$n3974
.sym 30773 $abc$38792$n3822
.sym 30774 $abc$38792$n3976
.sym 30778 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 30779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 30780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 30781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 30782 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 30783 $abc$38792$n6325_1
.sym 30784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 30785 $abc$38792$n3822
.sym 30787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 30789 $abc$38792$n6414_1
.sym 30790 basesoc_timer0_load_storage[5]
.sym 30791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 30792 $abc$38792$n3650
.sym 30793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 30795 $abc$38792$n2308
.sym 30796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 30797 $abc$38792$n4970
.sym 30798 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 30799 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 30800 basesoc_uart_phy_rx
.sym 30801 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 30802 $abc$38792$n4961_1
.sym 30803 $abc$38792$n3426_1
.sym 30804 VexRiscv.CsrPlugin_mepc[13]
.sym 30805 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 30806 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30807 $abc$38792$n6100_1
.sym 30808 $abc$38792$n3219
.sym 30809 $abc$38792$n3222
.sym 30810 $abc$38792$n3933
.sym 30811 $abc$38792$n3225
.sym 30812 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 30813 $abc$38792$n3932
.sym 30820 $abc$38792$n3932
.sym 30821 $abc$38792$n3933
.sym 30822 $abc$38792$n3822
.sym 30824 $abc$38792$n3931_1
.sym 30826 $abc$38792$n3977
.sym 30828 $abc$38792$n3953_1
.sym 30831 $abc$38792$n4017_1
.sym 30832 $abc$38792$n3931_1
.sym 30835 $abc$38792$n4014_1
.sym 30837 $abc$38792$n3932
.sym 30838 $abc$38792$n6329_1
.sym 30839 $abc$38792$n3937_1
.sym 30841 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 30842 $abc$38792$n3951
.sym 30843 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 30845 $abc$38792$n6328_1
.sym 30847 $abc$38792$n3934_1
.sym 30849 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 30850 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 30852 $abc$38792$n3953_1
.sym 30853 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 30854 $abc$38792$n3931_1
.sym 30855 $abc$38792$n3822
.sym 30858 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 30859 $abc$38792$n4014_1
.sym 30860 $abc$38792$n3822
.sym 30861 $abc$38792$n3931_1
.sym 30864 $abc$38792$n3931_1
.sym 30865 $abc$38792$n6328_1
.sym 30867 $abc$38792$n6329_1
.sym 30870 $abc$38792$n3934_1
.sym 30871 $abc$38792$n3933
.sym 30872 $abc$38792$n3931_1
.sym 30873 $abc$38792$n3932
.sym 30876 $abc$38792$n3933
.sym 30877 $abc$38792$n3931_1
.sym 30878 $abc$38792$n3932
.sym 30879 $abc$38792$n4017_1
.sym 30882 $abc$38792$n3977
.sym 30883 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 30884 $abc$38792$n3822
.sym 30885 $abc$38792$n3931_1
.sym 30888 $abc$38792$n3933
.sym 30889 $abc$38792$n3932
.sym 30890 $abc$38792$n3931_1
.sym 30891 $abc$38792$n3951
.sym 30894 $abc$38792$n3931_1
.sym 30895 $abc$38792$n3937_1
.sym 30897 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 30901 cas_leds[0]
.sym 30902 cas_g_n
.sym 30903 $abc$38792$n6328_1
.sym 30904 $abc$38792$n6329_1
.sym 30905 $abc$38792$n3937_1
.sym 30906 $abc$38792$n2340
.sym 30907 $abc$38792$n6350
.sym 30908 cas_b_n
.sym 30910 $abc$38792$n4101
.sym 30912 $abc$38792$n4136
.sym 30913 basesoc_dat_w[1]
.sym 30914 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 30915 $abc$38792$n4060_1
.sym 30916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 30918 basesoc_vexriscv_ibus_adr[4]
.sym 30919 $abc$38792$n3941
.sym 30920 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 30924 basesoc_dat_w[4]
.sym 30925 serial_rx
.sym 30926 $abc$38792$n3237
.sym 30927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 30928 basesoc_dat_w[3]
.sym 30929 $abc$38792$n3273
.sym 30930 $abc$38792$n3482
.sym 30931 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 30932 $abc$38792$n3246
.sym 30933 $abc$38792$n3934_1
.sym 30934 basesoc_adr[1]
.sym 30935 $abc$38792$n3822
.sym 30936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 30942 $abc$38792$n3237
.sym 30944 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30945 $abc$38792$n3930
.sym 30947 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30948 $abc$38792$n3950
.sym 30949 $abc$38792$n3822
.sym 30950 $abc$38792$n3952_1
.sym 30951 basesoc_vexriscv_dbus_adr[27]
.sym 30952 $abc$38792$n6330
.sym 30953 $abc$38792$n149
.sym 30955 $abc$38792$n6325_1
.sym 30957 $abc$38792$n3936
.sym 30958 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 30960 $abc$38792$n3938
.sym 30961 basesoc_vexriscv_ibus_adr[27]
.sym 30962 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 30963 $abc$38792$n3932
.sym 30964 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30966 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30967 $abc$38792$n3933
.sym 30969 $abc$38792$n3222
.sym 30971 grant
.sym 30972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 30973 $abc$38792$n3228
.sym 30975 $abc$38792$n6325_1
.sym 30976 $abc$38792$n3822
.sym 30977 $abc$38792$n3228
.sym 30981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 30982 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30983 $abc$38792$n3932
.sym 30984 $abc$38792$n3933
.sym 30987 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 30988 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30989 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30990 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30994 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 30999 $abc$38792$n3950
.sym 31000 $abc$38792$n3822
.sym 31001 $abc$38792$n3222
.sym 31002 $abc$38792$n3952_1
.sym 31005 $abc$38792$n3822
.sym 31006 $abc$38792$n3237
.sym 31007 $abc$38792$n6330
.sym 31011 $abc$38792$n3938
.sym 31012 $abc$38792$n3930
.sym 31013 $abc$38792$n3936
.sym 31014 $abc$38792$n3822
.sym 31018 basesoc_vexriscv_dbus_adr[27]
.sym 31019 basesoc_vexriscv_ibus_adr[27]
.sym 31020 grant
.sym 31021 $abc$38792$n149
.sym 31022 clk12_$glb_clk
.sym 31024 $abc$38792$n3994_1
.sym 31025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31026 $abc$38792$n6100_1
.sym 31027 $abc$38792$n3727_1
.sym 31028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31029 $abc$38792$n3932
.sym 31030 $abc$38792$n3972
.sym 31031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 31033 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 31034 $abc$38792$n4139
.sym 31036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31037 basesoc_vexriscv_dbus_adr[27]
.sym 31038 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31039 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31040 VexRiscv._zz_41_[31]
.sym 31041 $abc$38792$n6332_1
.sym 31042 $abc$38792$n3658
.sym 31043 $abc$38792$n3977
.sym 31044 $abc$38792$n3943_1
.sym 31045 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31046 $abc$38792$n3948
.sym 31048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 31049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31050 $abc$38792$n2435
.sym 31051 $abc$38792$n5063_1
.sym 31052 $abc$38792$n3567_1
.sym 31053 $abc$38792$n4380
.sym 31054 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 31055 $abc$38792$n3725_1
.sym 31056 $abc$38792$n3243
.sym 31057 $abc$38792$n3261
.sym 31058 $abc$38792$n3258
.sym 31059 $abc$38792$n3228
.sym 31069 $abc$38792$n3933
.sym 31072 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 31074 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 31076 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 31077 $abc$38792$n4380
.sym 31079 $abc$38792$n3725_1
.sym 31082 basesoc_timer0_value_status[13]
.sym 31083 $abc$38792$n82
.sym 31085 serial_rx
.sym 31086 $abc$38792$n3932
.sym 31087 $abc$38792$n4965_1
.sym 31090 $abc$38792$n4353
.sym 31091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 31093 multiregimpl0_regs0
.sym 31096 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 31099 basesoc_timer0_value_status[13]
.sym 31100 $abc$38792$n4965_1
.sym 31104 $abc$38792$n4380
.sym 31105 $abc$38792$n4353
.sym 31106 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 31110 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 31111 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 31112 $abc$38792$n3933
.sym 31113 $abc$38792$n3932
.sym 31117 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 31118 $abc$38792$n3725_1
.sym 31122 serial_rx
.sym 31129 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 31136 $abc$38792$n82
.sym 31140 multiregimpl0_regs0
.sym 31145 clk12_$glb_clk
.sym 31147 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 31148 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 31149 $abc$38792$n4932
.sym 31150 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 31151 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 31152 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 31153 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 31154 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 31155 $abc$38792$n4901
.sym 31159 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 31160 $abc$38792$n3972
.sym 31161 basesoc_uart_phy_storage[6]
.sym 31162 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 31163 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 31165 $abc$38792$n4027_1
.sym 31166 $abc$38792$n3521_1
.sym 31167 $abc$38792$n4970
.sym 31168 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 31169 $abc$38792$n3520_1
.sym 31170 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 31171 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31172 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31173 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 31174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31175 $abc$38792$n3548_1
.sym 31176 $abc$38792$n3279
.sym 31177 $abc$38792$n3932
.sym 31178 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 31179 $abc$38792$n3571_1
.sym 31180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 31181 $abc$38792$n3282
.sym 31182 $abc$38792$n3652
.sym 31188 basesoc_timer0_value_status[6]
.sym 31190 $abc$38792$n6457
.sym 31191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 31193 $abc$38792$n4970
.sym 31194 basesoc_timer0_reload_storage[22]
.sym 31196 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 31197 VexRiscv._zz_239_
.sym 31199 $abc$38792$n2428
.sym 31200 $abc$38792$n4962
.sym 31201 basesoc_timer0_value_status[30]
.sym 31203 basesoc_timer0_value_status[14]
.sym 31205 $abc$38792$n5035_1
.sym 31207 $abc$38792$n3822
.sym 31208 $abc$38792$n4961_1
.sym 31209 $abc$38792$n5033_1
.sym 31210 basesoc_timer0_value_status[22]
.sym 31213 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 31214 $abc$38792$n3660
.sym 31215 $abc$38792$n4965_1
.sym 31218 $abc$38792$n5039_1
.sym 31223 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 31228 basesoc_timer0_value_status[14]
.sym 31230 $abc$38792$n4965_1
.sym 31233 $abc$38792$n4961_1
.sym 31234 $abc$38792$n5033_1
.sym 31235 basesoc_timer0_value_status[22]
.sym 31236 $abc$38792$n5035_1
.sym 31242 VexRiscv._zz_239_
.sym 31246 $abc$38792$n3822
.sym 31248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 31251 $abc$38792$n4970
.sym 31252 basesoc_timer0_value_status[6]
.sym 31253 $abc$38792$n4962
.sym 31254 basesoc_timer0_value_status[30]
.sym 31258 $abc$38792$n3822
.sym 31260 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 31263 $abc$38792$n5039_1
.sym 31264 basesoc_timer0_reload_storage[22]
.sym 31265 $abc$38792$n3660
.sym 31266 $abc$38792$n6457
.sym 31267 $abc$38792$n2428
.sym 31268 clk12_$glb_clk
.sym 31269 VexRiscv.reset_$glb_sr
.sym 31270 $abc$38792$n3690
.sym 31271 VexRiscv._zz_164_[15]
.sym 31272 $abc$38792$n3348_1
.sym 31273 $abc$38792$n5067_1
.sym 31274 $abc$38792$n2655
.sym 31275 $abc$38792$n3347_1
.sym 31276 $abc$38792$n5039_1
.sym 31277 basesoc_uart_phy_storage[22]
.sym 31280 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 31281 $abc$38792$n4142
.sym 31282 basesoc_uart_phy_storage[20]
.sym 31283 $abc$38792$n5937
.sym 31284 basesoc_vexriscv_dbus_adr[19]
.sym 31287 basesoc_uart_phy_storage[14]
.sym 31289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 31290 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 31292 $abc$38792$n3655
.sym 31294 $abc$38792$n4961_1
.sym 31295 basesoc_uart_phy_tx_busy
.sym 31296 basesoc_timer0_value_status[22]
.sym 31297 $abc$38792$n5095_1
.sym 31298 spiflash_counter[1]
.sym 31299 $abc$38792$n3219
.sym 31300 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 31301 $abc$38792$n3222
.sym 31302 $abc$38792$n3426_1
.sym 31303 $abc$38792$n3225
.sym 31304 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 31305 $abc$38792$n6458
.sym 31314 spiflash_counter[6]
.sym 31315 spiflash_counter[5]
.sym 31317 spiflash_counter[7]
.sym 31318 spiflash_counter[0]
.sym 31320 spiflash_counter[4]
.sym 31321 spiflash_counter[2]
.sym 31323 spiflash_counter[3]
.sym 31324 spiflash_counter[1]
.sym 31343 $nextpnr_ICESTORM_LC_19$O
.sym 31345 spiflash_counter[0]
.sym 31349 $auto$alumacc.cc:474:replace_alu$3933.C[2]
.sym 31351 spiflash_counter[1]
.sym 31355 $auto$alumacc.cc:474:replace_alu$3933.C[3]
.sym 31357 spiflash_counter[2]
.sym 31359 $auto$alumacc.cc:474:replace_alu$3933.C[2]
.sym 31361 $auto$alumacc.cc:474:replace_alu$3933.C[4]
.sym 31364 spiflash_counter[3]
.sym 31365 $auto$alumacc.cc:474:replace_alu$3933.C[3]
.sym 31367 $auto$alumacc.cc:474:replace_alu$3933.C[5]
.sym 31370 spiflash_counter[4]
.sym 31371 $auto$alumacc.cc:474:replace_alu$3933.C[4]
.sym 31373 $auto$alumacc.cc:474:replace_alu$3933.C[6]
.sym 31375 spiflash_counter[5]
.sym 31377 $auto$alumacc.cc:474:replace_alu$3933.C[5]
.sym 31379 $auto$alumacc.cc:474:replace_alu$3933.C[7]
.sym 31381 spiflash_counter[6]
.sym 31383 $auto$alumacc.cc:474:replace_alu$3933.C[6]
.sym 31387 spiflash_counter[7]
.sym 31389 $auto$alumacc.cc:474:replace_alu$3933.C[7]
.sym 31393 VexRiscv._zz_41_[7]
.sym 31394 $abc$38792$n5131_1
.sym 31395 $abc$38792$n5128_1
.sym 31396 VexRiscv._zz_171_[0]
.sym 31397 $abc$38792$n6403_1
.sym 31398 VexRiscv._zz_41_[6]
.sym 31399 basesoc_uart_phy_storage[25]
.sym 31400 $abc$38792$n6404_1
.sym 31403 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 31405 $PACKER_VCC_NET
.sym 31406 basesoc_vexriscv_ibus_adr[27]
.sym 31407 $abc$38792$n3941
.sym 31408 VexRiscv._zz_41_[13]
.sym 31409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31410 basesoc_uart_phy_storage[22]
.sym 31411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 31412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 31413 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31414 basesoc_vexriscv_ibus_adr[10]
.sym 31415 $abc$38792$n3935
.sym 31417 serial_rx
.sym 31418 $abc$38792$n3237
.sym 31419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 31420 $abc$38792$n5614
.sym 31421 $abc$38792$n3273
.sym 31422 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31423 $abc$38792$n3347_1
.sym 31424 $abc$38792$n3246
.sym 31425 VexRiscv._zz_198_
.sym 31426 basesoc_adr[3]
.sym 31427 $abc$38792$n3822
.sym 31428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31436 $abc$38792$n5612
.sym 31438 $abc$38792$n5616
.sym 31439 $abc$38792$n5618
.sym 31440 $abc$38792$n5620
.sym 31447 $abc$38792$n3696
.sym 31448 sys_rst
.sym 31449 $abc$38792$n5622
.sym 31450 $abc$38792$n5608
.sym 31451 $abc$38792$n5131_1
.sym 31452 $abc$38792$n5128_1
.sym 31460 $PACKER_VCC_NET
.sym 31461 $abc$38792$n2368
.sym 31462 $abc$38792$n3698
.sym 31465 spiflash_counter[0]
.sym 31467 spiflash_counter[0]
.sym 31468 $PACKER_VCC_NET
.sym 31474 $abc$38792$n5616
.sym 31475 $abc$38792$n5131_1
.sym 31479 $abc$38792$n5612
.sym 31480 $abc$38792$n5131_1
.sym 31485 $abc$38792$n5131_1
.sym 31488 $abc$38792$n5620
.sym 31492 $abc$38792$n5131_1
.sym 31494 $abc$38792$n5618
.sym 31497 sys_rst
.sym 31498 $abc$38792$n3696
.sym 31499 $abc$38792$n3698
.sym 31503 $abc$38792$n5622
.sym 31504 $abc$38792$n5131_1
.sym 31509 $abc$38792$n3698
.sym 31510 $abc$38792$n5608
.sym 31512 $abc$38792$n5128_1
.sym 31513 $abc$38792$n2368
.sym 31514 clk12_$glb_clk
.sym 31515 sys_rst_$glb_sr
.sym 31517 $abc$38792$n3216
.sym 31518 $abc$38792$n3219
.sym 31519 $abc$38792$n3222
.sym 31520 $abc$38792$n3225
.sym 31521 $abc$38792$n3228
.sym 31522 $abc$38792$n3231
.sym 31523 $abc$38792$n3234
.sym 31526 VexRiscv._zz_323_[7]
.sym 31528 $abc$38792$n3652
.sym 31529 VexRiscv.CsrPlugin_hadException
.sym 31530 VexRiscv._zz_41_[31]
.sym 31531 VexRiscv._zz_171_[0]
.sym 31532 basesoc_uart_phy_storage[24]
.sym 31533 $abc$38792$n2326
.sym 31534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 31535 VexRiscv._zz_41_[7]
.sym 31536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 31538 basesoc_uart_phy_tx_busy
.sym 31539 $abc$38792$n3652
.sym 31540 $abc$38792$n3255
.sym 31541 $abc$38792$n3261
.sym 31542 $abc$38792$n3258
.sym 31543 $abc$38792$n3228
.sym 31544 $abc$38792$n3567_1
.sym 31545 spiflash_counter[5]
.sym 31546 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 31547 $abc$38792$n2368
.sym 31548 $abc$38792$n3243
.sym 31549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31550 $abc$38792$n5063_1
.sym 31551 basesoc_timer0_value[6]
.sym 31559 $abc$38792$n4509
.sym 31565 $abc$38792$n4503
.sym 31567 $abc$38792$n4511
.sym 31575 $abc$38792$n4515
.sym 31577 $abc$38792$n4505
.sym 31581 $abc$38792$n4507
.sym 31585 VexRiscv._zz_198_
.sym 31587 $abc$38792$n4513
.sym 31588 $abc$38792$n4501
.sym 31589 $auto$alumacc.cc:474:replace_alu$3891.C[1]
.sym 31591 VexRiscv._zz_198_
.sym 31592 $abc$38792$n4501
.sym 31595 $auto$alumacc.cc:474:replace_alu$3891.C[2]
.sym 31598 $abc$38792$n4503
.sym 31599 $auto$alumacc.cc:474:replace_alu$3891.C[1]
.sym 31601 $auto$alumacc.cc:474:replace_alu$3891.C[3]
.sym 31604 $abc$38792$n4505
.sym 31605 $auto$alumacc.cc:474:replace_alu$3891.C[2]
.sym 31607 $auto$alumacc.cc:474:replace_alu$3891.C[4]
.sym 31610 $abc$38792$n4507
.sym 31611 $auto$alumacc.cc:474:replace_alu$3891.C[3]
.sym 31613 $auto$alumacc.cc:474:replace_alu$3891.C[5]
.sym 31616 $abc$38792$n4509
.sym 31617 $auto$alumacc.cc:474:replace_alu$3891.C[4]
.sym 31619 $auto$alumacc.cc:474:replace_alu$3891.C[6]
.sym 31622 $abc$38792$n4511
.sym 31623 $auto$alumacc.cc:474:replace_alu$3891.C[5]
.sym 31625 $auto$alumacc.cc:474:replace_alu$3891.C[7]
.sym 31627 $abc$38792$n4513
.sym 31629 $auto$alumacc.cc:474:replace_alu$3891.C[6]
.sym 31631 $auto$alumacc.cc:474:replace_alu$3891.C[8]
.sym 31633 $abc$38792$n4515
.sym 31635 $auto$alumacc.cc:474:replace_alu$3891.C[7]
.sym 31639 $abc$38792$n3237
.sym 31640 $abc$38792$n3240
.sym 31641 $abc$38792$n3243
.sym 31642 $abc$38792$n3246
.sym 31643 $abc$38792$n3249
.sym 31644 $abc$38792$n3252
.sym 31645 $abc$38792$n3255
.sym 31646 $abc$38792$n3258
.sym 31647 basesoc_uart_rx_fifo_consume[0]
.sym 31649 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 31651 $abc$38792$n2137
.sym 31652 $abc$38792$n3231
.sym 31655 $abc$38792$n4509
.sym 31656 $abc$38792$n3234
.sym 31657 $abc$38792$n7852
.sym 31660 $abc$38792$n3216
.sym 31661 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 31662 $PACKER_VCC_NET
.sym 31663 $abc$38792$n3279
.sym 31664 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31665 $abc$38792$n3282
.sym 31666 $abc$38792$n2133
.sym 31667 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 31669 $abc$38792$n7852
.sym 31670 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31671 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 31672 $abc$38792$n5131_1
.sym 31673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 31675 $auto$alumacc.cc:474:replace_alu$3891.C[8]
.sym 31680 $abc$38792$n4521
.sym 31681 $abc$38792$n4531
.sym 31684 $abc$38792$n4527
.sym 31687 $abc$38792$n4525
.sym 31689 $abc$38792$n4517
.sym 31691 $abc$38792$n4519
.sym 31700 $abc$38792$n4523
.sym 31702 $abc$38792$n4529
.sym 31712 $auto$alumacc.cc:474:replace_alu$3891.C[9]
.sym 31715 $abc$38792$n4517
.sym 31716 $auto$alumacc.cc:474:replace_alu$3891.C[8]
.sym 31718 $auto$alumacc.cc:474:replace_alu$3891.C[10]
.sym 31720 $abc$38792$n4519
.sym 31722 $auto$alumacc.cc:474:replace_alu$3891.C[9]
.sym 31724 $auto$alumacc.cc:474:replace_alu$3891.C[11]
.sym 31727 $abc$38792$n4521
.sym 31728 $auto$alumacc.cc:474:replace_alu$3891.C[10]
.sym 31730 $auto$alumacc.cc:474:replace_alu$3891.C[12]
.sym 31732 $abc$38792$n4523
.sym 31734 $auto$alumacc.cc:474:replace_alu$3891.C[11]
.sym 31736 $auto$alumacc.cc:474:replace_alu$3891.C[13]
.sym 31738 $abc$38792$n4525
.sym 31740 $auto$alumacc.cc:474:replace_alu$3891.C[12]
.sym 31742 $auto$alumacc.cc:474:replace_alu$3891.C[14]
.sym 31744 $abc$38792$n4527
.sym 31746 $auto$alumacc.cc:474:replace_alu$3891.C[13]
.sym 31748 $auto$alumacc.cc:474:replace_alu$3891.C[15]
.sym 31751 $abc$38792$n4529
.sym 31752 $auto$alumacc.cc:474:replace_alu$3891.C[14]
.sym 31754 $auto$alumacc.cc:474:replace_alu$3891.C[16]
.sym 31757 $abc$38792$n4531
.sym 31758 $auto$alumacc.cc:474:replace_alu$3891.C[15]
.sym 31762 $abc$38792$n3261
.sym 31763 $abc$38792$n3264
.sym 31764 $abc$38792$n3267
.sym 31765 $abc$38792$n3270
.sym 31766 $abc$38792$n3273
.sym 31767 $abc$38792$n3276
.sym 31768 $abc$38792$n3279
.sym 31769 $abc$38792$n3282
.sym 31772 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 31774 $abc$38792$n5727
.sym 31775 $abc$38792$n4531
.sym 31776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 31777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31779 basesoc_ctrl_storage[7]
.sym 31780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 31782 basesoc_timer0_value[30]
.sym 31783 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 31784 $abc$38792$n4521
.sym 31785 $abc$38792$n4517
.sym 31786 $abc$38792$n3426_1
.sym 31787 $abc$38792$n5086_1
.sym 31789 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 31791 $abc$38792$n4190
.sym 31792 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 31793 $abc$38792$n5095_1
.sym 31794 basesoc_uart_phy_tx_busy
.sym 31795 $abc$38792$n4501
.sym 31796 $abc$38792$n4169
.sym 31797 $abc$38792$n4163
.sym 31798 $auto$alumacc.cc:474:replace_alu$3891.C[16]
.sym 31803 $abc$38792$n4543
.sym 31805 $abc$38792$n4547
.sym 31807 $abc$38792$n4545
.sym 31809 $abc$38792$n4535
.sym 31811 $abc$38792$n4537
.sym 31815 $abc$38792$n4533
.sym 31817 $abc$38792$n4539
.sym 31829 $abc$38792$n4541
.sym 31835 $auto$alumacc.cc:474:replace_alu$3891.C[17]
.sym 31837 $abc$38792$n4533
.sym 31839 $auto$alumacc.cc:474:replace_alu$3891.C[16]
.sym 31841 $auto$alumacc.cc:474:replace_alu$3891.C[18]
.sym 31843 $abc$38792$n4535
.sym 31845 $auto$alumacc.cc:474:replace_alu$3891.C[17]
.sym 31847 $auto$alumacc.cc:474:replace_alu$3891.C[19]
.sym 31849 $abc$38792$n4537
.sym 31851 $auto$alumacc.cc:474:replace_alu$3891.C[18]
.sym 31853 $auto$alumacc.cc:474:replace_alu$3891.C[20]
.sym 31856 $abc$38792$n4539
.sym 31857 $auto$alumacc.cc:474:replace_alu$3891.C[19]
.sym 31859 $auto$alumacc.cc:474:replace_alu$3891.C[21]
.sym 31861 $abc$38792$n4541
.sym 31863 $auto$alumacc.cc:474:replace_alu$3891.C[20]
.sym 31865 $auto$alumacc.cc:474:replace_alu$3891.C[22]
.sym 31867 $abc$38792$n4543
.sym 31869 $auto$alumacc.cc:474:replace_alu$3891.C[21]
.sym 31871 $auto$alumacc.cc:474:replace_alu$3891.C[23]
.sym 31874 $abc$38792$n4545
.sym 31875 $auto$alumacc.cc:474:replace_alu$3891.C[22]
.sym 31877 $auto$alumacc.cc:474:replace_alu$3891.C[24]
.sym 31879 $abc$38792$n4547
.sym 31881 $auto$alumacc.cc:474:replace_alu$3891.C[23]
.sym 31885 $abc$38792$n3285
.sym 31886 $abc$38792$n3288
.sym 31887 $abc$38792$n3291
.sym 31888 $abc$38792$n3294
.sym 31889 $abc$38792$n3297
.sym 31890 $abc$38792$n3300
.sym 31891 spiflash_counter[3]
.sym 31892 $abc$38792$n4549
.sym 31893 VexRiscv._zz_152_[4]
.sym 31894 VexRiscv._zz_152_[2]
.sym 31895 $abc$38792$n7455
.sym 31897 basesoc_timer0_value[1]
.sym 31898 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 31899 VexRiscv.decode_to_execute_RS2[21]
.sym 31900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 31901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31902 basesoc_vexriscv_ibus_adr[27]
.sym 31903 $abc$38792$n4533
.sym 31904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31905 VexRiscv.decode_to_execute_RS2[23]
.sym 31907 $abc$38792$n4543
.sym 31908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 31909 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 31910 $abc$38792$n4172
.sym 31911 $abc$38792$n151
.sym 31912 $abc$38792$n4175
.sym 31913 $abc$38792$n3273
.sym 31914 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31915 VexRiscv._zz_323_[31]
.sym 31916 VexRiscv._zz_198_
.sym 31917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 31918 VexRiscv._zz_323_[27]
.sym 31919 $abc$38792$n4193
.sym 31920 $abc$38792$n5614
.sym 31921 $auto$alumacc.cc:474:replace_alu$3891.C[24]
.sym 31926 $abc$38792$n4559
.sym 31930 $abc$38792$n4555
.sym 31932 $abc$38792$n4557
.sym 31941 $abc$38792$n4563
.sym 31946 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31947 $abc$38792$n4561
.sym 31948 $abc$38792$n4553
.sym 31949 $abc$38792$n4549
.sym 31952 $abc$38792$n4551
.sym 31958 $auto$alumacc.cc:474:replace_alu$3891.C[25]
.sym 31960 $abc$38792$n4549
.sym 31962 $auto$alumacc.cc:474:replace_alu$3891.C[24]
.sym 31964 $auto$alumacc.cc:474:replace_alu$3891.C[26]
.sym 31967 $abc$38792$n4551
.sym 31968 $auto$alumacc.cc:474:replace_alu$3891.C[25]
.sym 31970 $auto$alumacc.cc:474:replace_alu$3891.C[27]
.sym 31973 $abc$38792$n4553
.sym 31974 $auto$alumacc.cc:474:replace_alu$3891.C[26]
.sym 31976 $auto$alumacc.cc:474:replace_alu$3891.C[28]
.sym 31978 $abc$38792$n4555
.sym 31980 $auto$alumacc.cc:474:replace_alu$3891.C[27]
.sym 31982 $auto$alumacc.cc:474:replace_alu$3891.C[29]
.sym 31985 $abc$38792$n4557
.sym 31986 $auto$alumacc.cc:474:replace_alu$3891.C[28]
.sym 31988 $auto$alumacc.cc:474:replace_alu$3891.C[30]
.sym 31990 $abc$38792$n4559
.sym 31992 $auto$alumacc.cc:474:replace_alu$3891.C[29]
.sym 31994 $auto$alumacc.cc:474:replace_alu$3891.C[31]
.sym 31996 $abc$38792$n4561
.sym 31998 $auto$alumacc.cc:474:replace_alu$3891.C[30]
.sym 32002 $abc$38792$n4563
.sym 32004 $auto$alumacc.cc:474:replace_alu$3891.C[31]
.sym 32005 $abc$38792$n2459_$glb_ce
.sym 32006 clk12_$glb_clk
.sym 32007 VexRiscv.execute_arbitration_isStuckByOthers
.sym 32008 $abc$38792$n5086_1
.sym 32009 $abc$38792$n6422_1
.sym 32010 $abc$38792$n4551
.sym 32011 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 32012 $abc$38792$n4501
.sym 32013 $abc$38792$n4561
.sym 32014 $abc$38792$n6420_1
.sym 32015 $abc$38792$n6416_1
.sym 32017 VexRiscv._zz_316_[2]
.sym 32018 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 32019 $abc$38792$n7445
.sym 32020 $abc$38792$n2135
.sym 32021 spiflash_counter[3]
.sym 32023 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 32024 VexRiscv.decode_to_execute_RS2[23]
.sym 32025 $abc$38792$n6299_1
.sym 32027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 32028 VexRiscv.decode_to_execute_RS2[28]
.sym 32029 $abc$38792$n3288
.sym 32030 $abc$38792$n4559
.sym 32033 $abc$38792$n4196
.sym 32034 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 32035 basesoc_ctrl_bus_errors[31]
.sym 32037 VexRiscv._zz_130_[0]
.sym 32038 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 32039 $abc$38792$n2368
.sym 32040 basesoc_ctrl_bus_errors[2]
.sym 32041 $abc$38792$n3567_1
.sym 32042 $abc$38792$n5063_1
.sym 32043 basesoc_ctrl_bus_errors[29]
.sym 32052 $abc$38792$n4199
.sym 32054 VexRiscv._zz_323_[30]
.sym 32055 $abc$38792$n4208
.sym 32056 VexRiscv._zz_323_[31]
.sym 32058 VexRiscv._zz_323_[18]
.sym 32060 VexRiscv._zz_323_[29]
.sym 32061 $abc$38792$n4202
.sym 32062 $abc$38792$n4205
.sym 32064 $abc$38792$n149
.sym 32066 VexRiscv._zz_323_[8]
.sym 32068 $abc$38792$n4169
.sym 32071 VexRiscv._zz_323_[28]
.sym 32072 VexRiscv._zz_323_[7]
.sym 32073 VexRiscv._zz_323_[9]
.sym 32076 $abc$38792$n4142
.sym 32077 $abc$38792$n4136
.sym 32079 $abc$38792$n4139
.sym 32082 VexRiscv._zz_323_[18]
.sym 32083 $abc$38792$n4169
.sym 32084 $abc$38792$n149
.sym 32088 VexRiscv._zz_323_[9]
.sym 32089 $abc$38792$n149
.sym 32091 $abc$38792$n4142
.sym 32094 VexRiscv._zz_323_[28]
.sym 32095 $abc$38792$n4199
.sym 32096 $abc$38792$n149
.sym 32101 $abc$38792$n149
.sym 32102 VexRiscv._zz_323_[30]
.sym 32103 $abc$38792$n4205
.sym 32107 VexRiscv._zz_323_[7]
.sym 32108 $abc$38792$n149
.sym 32109 $abc$38792$n4136
.sym 32112 VexRiscv._zz_323_[31]
.sym 32113 $abc$38792$n149
.sym 32115 $abc$38792$n4208
.sym 32118 $abc$38792$n149
.sym 32119 $abc$38792$n4202
.sym 32120 VexRiscv._zz_323_[29]
.sym 32124 $abc$38792$n4139
.sym 32126 VexRiscv._zz_323_[8]
.sym 32127 $abc$38792$n149
.sym 32128 $abc$38792$n2459_$glb_ce
.sym 32129 clk12_$glb_clk
.sym 32133 basesoc_ctrl_bus_errors[2]
.sym 32134 basesoc_ctrl_bus_errors[3]
.sym 32135 basesoc_ctrl_bus_errors[4]
.sym 32136 basesoc_ctrl_bus_errors[5]
.sym 32137 basesoc_ctrl_bus_errors[6]
.sym 32138 basesoc_ctrl_bus_errors[7]
.sym 32140 $abc$38792$n4353
.sym 32141 $abc$38792$n7434
.sym 32143 VexRiscv._zz_323_[0]
.sym 32144 VexRiscv._zz_194_[12]
.sym 32146 $abc$38792$n2326
.sym 32148 $abc$38792$n3430_1
.sym 32149 VexRiscv._zz_316_[8]
.sym 32150 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 32151 $abc$38792$n2326
.sym 32152 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 32153 VexRiscv.CsrPlugin_mepc[23]
.sym 32156 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 32157 basesoc_ctrl_bus_errors[15]
.sym 32158 $abc$38792$n3570_1
.sym 32159 $abc$38792$n4501
.sym 32160 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 32162 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 32163 $abc$38792$n149
.sym 32164 VexRiscv._zz_193_
.sym 32165 $abc$38792$n54
.sym 32166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 32174 $abc$38792$n5096
.sym 32176 VexRiscv._zz_323_[21]
.sym 32177 $abc$38792$n4178
.sym 32180 $abc$38792$n4172
.sym 32181 $abc$38792$n4184
.sym 32182 $abc$38792$n4175
.sym 32183 $abc$38792$n4187
.sym 32187 $abc$38792$n4181
.sym 32188 VexRiscv._zz_323_[19]
.sym 32189 $abc$38792$n149
.sym 32193 basesoc_ctrl_bus_errors[5]
.sym 32194 basesoc_ctrl_bus_errors[6]
.sym 32197 VexRiscv._zz_323_[24]
.sym 32198 $abc$38792$n3665
.sym 32199 VexRiscv._zz_323_[20]
.sym 32200 basesoc_ctrl_bus_errors[4]
.sym 32201 VexRiscv._zz_323_[23]
.sym 32202 VexRiscv._zz_323_[22]
.sym 32203 basesoc_ctrl_bus_errors[7]
.sym 32205 VexRiscv._zz_323_[20]
.sym 32206 $abc$38792$n4175
.sym 32208 $abc$38792$n149
.sym 32211 $abc$38792$n4172
.sym 32213 $abc$38792$n149
.sym 32214 VexRiscv._zz_323_[19]
.sym 32217 basesoc_ctrl_bus_errors[7]
.sym 32218 basesoc_ctrl_bus_errors[5]
.sym 32219 basesoc_ctrl_bus_errors[6]
.sym 32220 basesoc_ctrl_bus_errors[4]
.sym 32223 $abc$38792$n4178
.sym 32225 $abc$38792$n149
.sym 32226 VexRiscv._zz_323_[21]
.sym 32230 VexRiscv._zz_323_[22]
.sym 32231 $abc$38792$n4181
.sym 32232 $abc$38792$n149
.sym 32235 $abc$38792$n149
.sym 32236 $abc$38792$n4187
.sym 32238 VexRiscv._zz_323_[24]
.sym 32241 $abc$38792$n4184
.sym 32243 VexRiscv._zz_323_[23]
.sym 32244 $abc$38792$n149
.sym 32247 $abc$38792$n3665
.sym 32248 $abc$38792$n5096
.sym 32250 basesoc_ctrl_bus_errors[6]
.sym 32251 $abc$38792$n2459_$glb_ce
.sym 32252 clk12_$glb_clk
.sym 32254 basesoc_ctrl_bus_errors[8]
.sym 32255 basesoc_ctrl_bus_errors[9]
.sym 32256 basesoc_ctrl_bus_errors[10]
.sym 32257 basesoc_ctrl_bus_errors[11]
.sym 32258 basesoc_ctrl_bus_errors[12]
.sym 32259 basesoc_ctrl_bus_errors[13]
.sym 32260 basesoc_ctrl_bus_errors[14]
.sym 32261 basesoc_ctrl_bus_errors[15]
.sym 32262 $abc$38792$n6414_1
.sym 32263 $abc$38792$n4619
.sym 32264 $abc$38792$n7444
.sym 32266 VexRiscv._zz_323_[19]
.sym 32267 basesoc_ctrl_storage[0]
.sym 32269 $PACKER_GND_NET
.sym 32270 VexRiscv._zz_323_[18]
.sym 32272 VexRiscv.CsrPlugin_mepc[20]
.sym 32273 VexRiscv._zz_196_[32]
.sym 32274 $abc$38792$n2150
.sym 32275 basesoc_ctrl_bus_errors[0]
.sym 32277 VexRiscv._zz_194_[31]
.sym 32278 $abc$38792$n7425
.sym 32279 basesoc_ctrl_bus_errors[24]
.sym 32281 VexRiscv._zz_323_[20]
.sym 32282 VexRiscv._zz_323_[9]
.sym 32283 VexRiscv._zz_193_
.sym 32284 $abc$38792$n4190
.sym 32285 basesoc_uart_phy_tx_busy
.sym 32287 VexRiscv._zz_323_[22]
.sym 32288 VexRiscv._zz_35_[1]
.sym 32289 $abc$38792$n5095_1
.sym 32295 $abc$38792$n3655
.sym 32297 basesoc_ctrl_bus_errors[2]
.sym 32298 basesoc_ctrl_bus_errors[3]
.sym 32299 $abc$38792$n3583_1
.sym 32300 $abc$38792$n9
.sym 32301 $abc$38792$n3582_1
.sym 32302 $abc$38792$n3581_1
.sym 32303 $abc$38792$n3655
.sym 32304 $abc$38792$n3564_1
.sym 32305 $abc$38792$n3580_1
.sym 32306 $abc$38792$n2135
.sym 32307 $abc$38792$n5065_1
.sym 32308 basesoc_ctrl_bus_errors[8]
.sym 32309 basesoc_ctrl_storage[17]
.sym 32310 $abc$38792$n5066_1
.sym 32311 $abc$38792$n3567_1
.sym 32312 basesoc_ctrl_bus_errors[9]
.sym 32313 basesoc_ctrl_bus_errors[0]
.sym 32315 $abc$38792$n68
.sym 32316 basesoc_ctrl_bus_errors[13]
.sym 32317 basesoc_ctrl_bus_errors[14]
.sym 32318 basesoc_ctrl_bus_errors[1]
.sym 32319 $abc$38792$n5064_1
.sym 32321 basesoc_ctrl_bus_errors[10]
.sym 32322 basesoc_ctrl_bus_errors[11]
.sym 32323 basesoc_ctrl_bus_errors[12]
.sym 32325 basesoc_ctrl_bus_errors[14]
.sym 32326 basesoc_ctrl_bus_errors[15]
.sym 32328 $abc$38792$n3655
.sym 32329 basesoc_ctrl_bus_errors[9]
.sym 32331 $abc$38792$n5065_1
.sym 32334 $abc$38792$n3581_1
.sym 32335 $abc$38792$n3583_1
.sym 32336 $abc$38792$n3580_1
.sym 32337 $abc$38792$n3582_1
.sym 32340 $abc$38792$n68
.sym 32341 basesoc_ctrl_bus_errors[14]
.sym 32342 $abc$38792$n3564_1
.sym 32343 $abc$38792$n3655
.sym 32346 $abc$38792$n9
.sym 32352 basesoc_ctrl_bus_errors[8]
.sym 32353 basesoc_ctrl_bus_errors[9]
.sym 32354 basesoc_ctrl_bus_errors[11]
.sym 32355 basesoc_ctrl_bus_errors[10]
.sym 32358 $abc$38792$n5064_1
.sym 32359 $abc$38792$n5066_1
.sym 32360 basesoc_ctrl_storage[17]
.sym 32361 $abc$38792$n3567_1
.sym 32364 basesoc_ctrl_bus_errors[15]
.sym 32365 basesoc_ctrl_bus_errors[12]
.sym 32366 basesoc_ctrl_bus_errors[14]
.sym 32367 basesoc_ctrl_bus_errors[13]
.sym 32370 basesoc_ctrl_bus_errors[3]
.sym 32371 basesoc_ctrl_bus_errors[2]
.sym 32372 basesoc_ctrl_bus_errors[1]
.sym 32373 basesoc_ctrl_bus_errors[0]
.sym 32374 $abc$38792$n2135
.sym 32375 clk12_$glb_clk
.sym 32377 basesoc_ctrl_bus_errors[16]
.sym 32378 basesoc_ctrl_bus_errors[17]
.sym 32379 basesoc_ctrl_bus_errors[18]
.sym 32380 basesoc_ctrl_bus_errors[19]
.sym 32381 basesoc_ctrl_bus_errors[20]
.sym 32382 basesoc_ctrl_bus_errors[21]
.sym 32383 basesoc_ctrl_bus_errors[22]
.sym 32384 basesoc_ctrl_bus_errors[23]
.sym 32386 $abc$38792$n4454
.sym 32389 basesoc_dat_w[1]
.sym 32391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 32392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 32393 VexRiscv._zz_41_[25]
.sym 32394 VexRiscv.CsrPlugin_hadException
.sym 32396 basesoc_ctrl_bus_errors[8]
.sym 32397 $abc$38792$n74
.sym 32398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 32399 VexRiscv.CsrPlugin_hadException
.sym 32400 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 32401 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 32403 $abc$38792$n151
.sym 32404 $abc$38792$n4193
.sym 32405 basesoc_ctrl_bus_errors[12]
.sym 32406 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 32407 VexRiscv._zz_323_[31]
.sym 32408 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 32409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 32410 basesoc_ctrl_bus_errors[16]
.sym 32411 VexRiscv._zz_323_[27]
.sym 32421 $abc$38792$n78
.sym 32422 $abc$38792$n13
.sym 32424 $abc$38792$n5
.sym 32427 $abc$38792$n3658
.sym 32428 $abc$38792$n3570_1
.sym 32429 $abc$38792$n2137
.sym 32430 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 32431 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 32432 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 32433 VexRiscv._zz_323_[30]
.sym 32434 basesoc_ctrl_bus_errors[24]
.sym 32435 basesoc_ctrl_bus_errors[25]
.sym 32436 basesoc_ctrl_bus_errors[26]
.sym 32437 basesoc_ctrl_bus_errors[27]
.sym 32441 VexRiscv._zz_323_[20]
.sym 32442 VexRiscv._zz_323_[9]
.sym 32443 basesoc_ctrl_bus_errors[17]
.sym 32447 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 32454 VexRiscv._zz_323_[20]
.sym 32459 VexRiscv._zz_323_[9]
.sym 32463 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 32464 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 32465 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 32466 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 32470 $abc$38792$n13
.sym 32475 basesoc_ctrl_bus_errors[17]
.sym 32476 $abc$38792$n3570_1
.sym 32477 $abc$38792$n3658
.sym 32478 $abc$38792$n78
.sym 32481 basesoc_ctrl_bus_errors[25]
.sym 32482 basesoc_ctrl_bus_errors[24]
.sym 32483 basesoc_ctrl_bus_errors[27]
.sym 32484 basesoc_ctrl_bus_errors[26]
.sym 32487 $abc$38792$n5
.sym 32494 VexRiscv._zz_323_[30]
.sym 32497 $abc$38792$n2137
.sym 32498 clk12_$glb_clk
.sym 32500 basesoc_ctrl_bus_errors[24]
.sym 32501 basesoc_ctrl_bus_errors[25]
.sym 32502 basesoc_ctrl_bus_errors[26]
.sym 32503 basesoc_ctrl_bus_errors[27]
.sym 32504 basesoc_ctrl_bus_errors[28]
.sym 32505 basesoc_ctrl_bus_errors[29]
.sym 32506 basesoc_ctrl_bus_errors[30]
.sym 32507 basesoc_ctrl_bus_errors[31]
.sym 32512 $abc$38792$n3812
.sym 32513 $abc$38792$n64
.sym 32514 VexRiscv._zz_195_[10]
.sym 32515 $abc$38792$n5
.sym 32516 $abc$38792$n9
.sym 32517 $abc$38792$n7852
.sym 32518 $abc$38792$n5522_1
.sym 32519 $PACKER_VCC_NET
.sym 32520 VexRiscv._zz_195_[6]
.sym 32521 VexRiscv._zz_316_[0]
.sym 32522 VexRiscv._zz_195_[9]
.sym 32525 VexRiscv._zz_193_
.sym 32526 $abc$38792$n4196
.sym 32527 basesoc_ctrl_bus_errors[29]
.sym 32528 $abc$38792$n7429
.sym 32529 VexRiscv._zz_195_[3]
.sym 32530 basesoc_ctrl_bus_errors[21]
.sym 32531 basesoc_ctrl_bus_errors[31]
.sym 32532 VexRiscv._zz_195_[5]
.sym 32533 $abc$38792$n7430
.sym 32534 $abc$38792$n2150
.sym 32535 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 32544 VexRiscv._zz_323_[19]
.sym 32548 VexRiscv._zz_323_[18]
.sym 32551 $abc$38792$n11
.sym 32554 VexRiscv._zz_323_[21]
.sym 32556 VexRiscv._zz_323_[23]
.sym 32557 VexRiscv._zz_323_[22]
.sym 32563 VexRiscv._zz_323_[7]
.sym 32565 VexRiscv._zz_323_[0]
.sym 32568 $abc$38792$n2133
.sym 32575 VexRiscv._zz_323_[0]
.sym 32582 VexRiscv._zz_323_[19]
.sym 32587 $abc$38792$n11
.sym 32593 VexRiscv._zz_323_[7]
.sym 32600 VexRiscv._zz_323_[22]
.sym 32604 VexRiscv._zz_323_[18]
.sym 32610 VexRiscv._zz_323_[21]
.sym 32617 VexRiscv._zz_323_[23]
.sym 32620 $abc$38792$n2133
.sym 32621 clk12_$glb_clk
.sym 32624 $abc$38792$n4602
.sym 32625 $abc$38792$n3414_1
.sym 32626 $abc$38792$n7451
.sym 32627 VexRiscv._zz_323_[24]
.sym 32628 $abc$38792$n7449
.sym 32629 VexRiscv._zz_323_[26]
.sym 32630 VexRiscv._zz_323_[25]
.sym 32632 $abc$38792$n4979
.sym 32635 VexRiscv._zz_79_[3]
.sym 32637 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 32638 $abc$38792$n2482
.sym 32640 VexRiscv._zz_196_[9]
.sym 32641 basesoc_dat_w[1]
.sym 32642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 32644 VexRiscv._zz_37_[0]
.sym 32645 VexRiscv.CsrPlugin_hadException
.sym 32646 basesoc_timer0_value[22]
.sym 32648 VexRiscv.memory_arbitration_isValid
.sym 32649 VexRiscv._zz_195_[6]
.sym 32650 VexRiscv._zz_196_[15]
.sym 32651 VexRiscv._zz_193_
.sym 32652 VexRiscv._zz_195_[4]
.sym 32653 VexRiscv._zz_195_[15]
.sym 32654 VexRiscv._zz_195_[1]
.sym 32655 $abc$38792$n149
.sym 32656 VexRiscv._zz_313_
.sym 32657 VexRiscv._zz_195_[9]
.sym 32658 $abc$38792$n7448
.sym 32668 VexRiscv._zz_195_[4]
.sym 32669 VexRiscv._zz_195_[7]
.sym 32672 $abc$38792$n7425
.sym 32673 VexRiscv._zz_194_[31]
.sym 32675 $abc$38792$n7432
.sym 32676 $abc$38792$n7428
.sym 32677 $abc$38792$n7426
.sym 32678 VexRiscv._zz_195_[1]
.sym 32680 $abc$38792$n7427
.sym 32681 VexRiscv._zz_195_[6]
.sym 32685 VexRiscv._zz_195_[2]
.sym 32688 $abc$38792$n7429
.sym 32689 VexRiscv._zz_195_[3]
.sym 32691 $abc$38792$n7431
.sym 32692 VexRiscv._zz_195_[5]
.sym 32693 $abc$38792$n7430
.sym 32696 $auto$alumacc.cc:474:replace_alu$3921.C[1]
.sym 32698 $abc$38792$n7425
.sym 32699 VexRiscv._zz_194_[31]
.sym 32702 $auto$alumacc.cc:474:replace_alu$3921.C[2]
.sym 32704 $abc$38792$n7426
.sym 32705 VexRiscv._zz_195_[1]
.sym 32706 $auto$alumacc.cc:474:replace_alu$3921.C[1]
.sym 32708 $auto$alumacc.cc:474:replace_alu$3921.C[3]
.sym 32710 VexRiscv._zz_195_[2]
.sym 32711 $abc$38792$n7427
.sym 32712 $auto$alumacc.cc:474:replace_alu$3921.C[2]
.sym 32714 $auto$alumacc.cc:474:replace_alu$3921.C[4]
.sym 32716 VexRiscv._zz_195_[3]
.sym 32717 $abc$38792$n7428
.sym 32718 $auto$alumacc.cc:474:replace_alu$3921.C[3]
.sym 32720 $auto$alumacc.cc:474:replace_alu$3921.C[5]
.sym 32722 $abc$38792$n7429
.sym 32723 VexRiscv._zz_195_[4]
.sym 32724 $auto$alumacc.cc:474:replace_alu$3921.C[4]
.sym 32726 $auto$alumacc.cc:474:replace_alu$3921.C[6]
.sym 32728 $abc$38792$n7430
.sym 32729 VexRiscv._zz_195_[5]
.sym 32730 $auto$alumacc.cc:474:replace_alu$3921.C[5]
.sym 32732 $auto$alumacc.cc:474:replace_alu$3921.C[7]
.sym 32734 VexRiscv._zz_195_[6]
.sym 32735 $abc$38792$n7431
.sym 32736 $auto$alumacc.cc:474:replace_alu$3921.C[6]
.sym 32738 $auto$alumacc.cc:474:replace_alu$3921.C[8]
.sym 32740 $abc$38792$n7432
.sym 32741 VexRiscv._zz_195_[7]
.sym 32742 $auto$alumacc.cc:474:replace_alu$3921.C[7]
.sym 32746 VexRiscv._zz_193_
.sym 32747 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 32748 $abc$38792$n4599_1
.sym 32749 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 32750 $abc$38792$n4608
.sym 32751 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 32752 $abc$38792$n4611_1
.sym 32753 $abc$38792$n4596
.sym 32758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 32759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 32760 VexRiscv._zz_136_[5]
.sym 32761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 32762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 32763 $abc$38792$n2471
.sym 32764 $abc$38792$n7428
.sym 32765 VexRiscv.execute_to_memory_BRANCH_DO
.sym 32766 $abc$38792$n151
.sym 32768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 32769 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 32770 $abc$38792$n7425
.sym 32771 VexRiscv._zz_196_[2]
.sym 32772 $abc$38792$n7451
.sym 32774 VexRiscv.dBus_cmd_payload_wr
.sym 32775 VexRiscv._zz_196_[4]
.sym 32776 $abc$38792$n7449
.sym 32777 basesoc_uart_phy_tx_busy
.sym 32778 $PACKER_VCC_NET
.sym 32779 VexRiscv._zz_193_
.sym 32781 $abc$38792$n4190
.sym 32782 $auto$alumacc.cc:474:replace_alu$3921.C[8]
.sym 32787 VexRiscv._zz_195_[8]
.sym 32792 VexRiscv._zz_195_[12]
.sym 32795 VexRiscv._zz_195_[13]
.sym 32796 VexRiscv._zz_195_[10]
.sym 32799 $abc$38792$n7435
.sym 32801 VexRiscv._zz_195_[11]
.sym 32802 VexRiscv._zz_195_[14]
.sym 32804 $abc$38792$n7439
.sym 32805 $abc$38792$n7438
.sym 32806 $abc$38792$n7433
.sym 32812 $abc$38792$n7436
.sym 32813 VexRiscv._zz_195_[15]
.sym 32814 $abc$38792$n7440
.sym 32816 $abc$38792$n7434
.sym 32817 VexRiscv._zz_195_[9]
.sym 32818 $abc$38792$n7437
.sym 32819 $auto$alumacc.cc:474:replace_alu$3921.C[9]
.sym 32821 $abc$38792$n7433
.sym 32822 VexRiscv._zz_195_[8]
.sym 32823 $auto$alumacc.cc:474:replace_alu$3921.C[8]
.sym 32825 $auto$alumacc.cc:474:replace_alu$3921.C[10]
.sym 32827 $abc$38792$n7434
.sym 32828 VexRiscv._zz_195_[9]
.sym 32829 $auto$alumacc.cc:474:replace_alu$3921.C[9]
.sym 32831 $auto$alumacc.cc:474:replace_alu$3921.C[11]
.sym 32833 $abc$38792$n7435
.sym 32834 VexRiscv._zz_195_[10]
.sym 32835 $auto$alumacc.cc:474:replace_alu$3921.C[10]
.sym 32837 $auto$alumacc.cc:474:replace_alu$3921.C[12]
.sym 32839 $abc$38792$n7436
.sym 32840 VexRiscv._zz_195_[11]
.sym 32841 $auto$alumacc.cc:474:replace_alu$3921.C[11]
.sym 32843 $auto$alumacc.cc:474:replace_alu$3921.C[13]
.sym 32845 VexRiscv._zz_195_[12]
.sym 32846 $abc$38792$n7437
.sym 32847 $auto$alumacc.cc:474:replace_alu$3921.C[12]
.sym 32849 $auto$alumacc.cc:474:replace_alu$3921.C[14]
.sym 32851 $abc$38792$n7438
.sym 32852 VexRiscv._zz_195_[13]
.sym 32853 $auto$alumacc.cc:474:replace_alu$3921.C[13]
.sym 32855 $auto$alumacc.cc:474:replace_alu$3921.C[15]
.sym 32857 $abc$38792$n7439
.sym 32858 VexRiscv._zz_195_[14]
.sym 32859 $auto$alumacc.cc:474:replace_alu$3921.C[14]
.sym 32861 $auto$alumacc.cc:474:replace_alu$3921.C[16]
.sym 32863 $abc$38792$n7440
.sym 32864 VexRiscv._zz_195_[15]
.sym 32865 $auto$alumacc.cc:474:replace_alu$3921.C[15]
.sym 32869 $abc$38792$n3536_1
.sym 32870 $abc$38792$n4578
.sym 32871 $abc$38792$n4647_1
.sym 32872 $abc$38792$n7456
.sym 32873 $abc$38792$n4614
.sym 32874 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 32875 VexRiscv._zz_196_[0]
.sym 32876 $abc$38792$n4641_1
.sym 32877 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 32881 VexRiscv._zz_195_[7]
.sym 32882 $PACKER_VCC_NET
.sym 32884 VexRiscv.CsrPlugin_hadException
.sym 32886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 32887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 32888 VexRiscv.execute_arbitration_isStuckByOthers
.sym 32889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 32890 VexRiscv._zz_255_[0]
.sym 32891 VexRiscv._zz_195_[8]
.sym 32892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 32893 VexRiscv._zz_196_[32]
.sym 32894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 32895 VexRiscv._zz_323_[31]
.sym 32896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 32899 VexRiscv._zz_196_[5]
.sym 32900 VexRiscv._zz_195_[18]
.sym 32901 VexRiscv._zz_195_[29]
.sym 32903 VexRiscv._zz_195_[25]
.sym 32905 $auto$alumacc.cc:474:replace_alu$3921.C[16]
.sym 32911 $abc$38792$n7446
.sym 32919 VexRiscv._zz_195_[21]
.sym 32922 VexRiscv._zz_195_[22]
.sym 32923 $abc$38792$n7447
.sym 32925 $abc$38792$n7443
.sym 32927 $abc$38792$n7442
.sym 32928 $abc$38792$n7448
.sym 32929 VexRiscv._zz_195_[23]
.sym 32933 VexRiscv._zz_195_[19]
.sym 32934 $abc$38792$n7445
.sym 32935 $abc$38792$n7441
.sym 32937 VexRiscv._zz_195_[20]
.sym 32938 VexRiscv._zz_195_[16]
.sym 32939 $abc$38792$n7444
.sym 32940 VexRiscv._zz_195_[18]
.sym 32941 VexRiscv._zz_195_[17]
.sym 32942 $auto$alumacc.cc:474:replace_alu$3921.C[17]
.sym 32944 VexRiscv._zz_195_[16]
.sym 32945 $abc$38792$n7441
.sym 32946 $auto$alumacc.cc:474:replace_alu$3921.C[16]
.sym 32948 $auto$alumacc.cc:474:replace_alu$3921.C[18]
.sym 32950 VexRiscv._zz_195_[17]
.sym 32951 $abc$38792$n7442
.sym 32952 $auto$alumacc.cc:474:replace_alu$3921.C[17]
.sym 32954 $auto$alumacc.cc:474:replace_alu$3921.C[19]
.sym 32956 VexRiscv._zz_195_[18]
.sym 32957 $abc$38792$n7443
.sym 32958 $auto$alumacc.cc:474:replace_alu$3921.C[18]
.sym 32960 $auto$alumacc.cc:474:replace_alu$3921.C[20]
.sym 32962 $abc$38792$n7444
.sym 32963 VexRiscv._zz_195_[19]
.sym 32964 $auto$alumacc.cc:474:replace_alu$3921.C[19]
.sym 32966 $auto$alumacc.cc:474:replace_alu$3921.C[21]
.sym 32968 $abc$38792$n7445
.sym 32969 VexRiscv._zz_195_[20]
.sym 32970 $auto$alumacc.cc:474:replace_alu$3921.C[20]
.sym 32972 $auto$alumacc.cc:474:replace_alu$3921.C[22]
.sym 32974 VexRiscv._zz_195_[21]
.sym 32975 $abc$38792$n7446
.sym 32976 $auto$alumacc.cc:474:replace_alu$3921.C[21]
.sym 32978 $auto$alumacc.cc:474:replace_alu$3921.C[23]
.sym 32980 VexRiscv._zz_195_[22]
.sym 32981 $abc$38792$n7447
.sym 32982 $auto$alumacc.cc:474:replace_alu$3921.C[22]
.sym 32984 $auto$alumacc.cc:474:replace_alu$3921.C[24]
.sym 32986 $abc$38792$n7448
.sym 32987 VexRiscv._zz_195_[23]
.sym 32988 $auto$alumacc.cc:474:replace_alu$3921.C[23]
.sym 32992 VexRiscv._zz_195_[3]
.sym 32993 $abc$38792$n4584
.sym 32994 $abc$38792$n4638_1
.sym 32995 $abc$38792$n4644_1
.sym 32996 $abc$38792$n4583_1
.sym 32997 $abc$38792$n4590
.sym 32998 $abc$38792$n4626
.sym 32999 $abc$38792$n7450
.sym 33004 VexRiscv._zz_195_[12]
.sym 33005 VexRiscv._zz_195_[14]
.sym 33007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 33008 $abc$38792$n3410
.sym 33011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 33012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 33013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 33014 VexRiscv._zz_195_[31]
.sym 33015 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 33016 VexRiscv._zz_195_[5]
.sym 33019 VexRiscv._zz_195_[19]
.sym 33021 $abc$38792$n4626
.sym 33022 VexRiscv._zz_196_[31]
.sym 33023 VexRiscv._zz_195_[20]
.sym 33025 VexRiscv._zz_195_[3]
.sym 33026 VexRiscv._zz_195_[18]
.sym 33027 VexRiscv._zz_195_[17]
.sym 33028 $auto$alumacc.cc:474:replace_alu$3921.C[24]
.sym 33034 $abc$38792$n7453
.sym 33036 $abc$38792$n7456
.sym 33039 $abc$38792$n7454
.sym 33040 VexRiscv._zz_195_[26]
.sym 33044 $abc$38792$n7451
.sym 33048 $abc$38792$n7449
.sym 33049 VexRiscv._zz_195_[28]
.sym 33050 VexRiscv._zz_195_[24]
.sym 33053 $abc$38792$n7452
.sym 33054 $abc$38792$n7455
.sym 33055 VexRiscv._zz_195_[31]
.sym 33056 VexRiscv._zz_195_[27]
.sym 33061 VexRiscv._zz_195_[29]
.sym 33062 VexRiscv._zz_195_[30]
.sym 33063 VexRiscv._zz_195_[25]
.sym 33064 $abc$38792$n7450
.sym 33065 $auto$alumacc.cc:474:replace_alu$3921.C[25]
.sym 33067 VexRiscv._zz_195_[24]
.sym 33068 $abc$38792$n7449
.sym 33069 $auto$alumacc.cc:474:replace_alu$3921.C[24]
.sym 33071 $auto$alumacc.cc:474:replace_alu$3921.C[26]
.sym 33073 $abc$38792$n7450
.sym 33074 VexRiscv._zz_195_[25]
.sym 33075 $auto$alumacc.cc:474:replace_alu$3921.C[25]
.sym 33077 $auto$alumacc.cc:474:replace_alu$3921.C[27]
.sym 33079 VexRiscv._zz_195_[26]
.sym 33080 $abc$38792$n7451
.sym 33081 $auto$alumacc.cc:474:replace_alu$3921.C[26]
.sym 33083 $auto$alumacc.cc:474:replace_alu$3921.C[28]
.sym 33085 $abc$38792$n7452
.sym 33086 VexRiscv._zz_195_[27]
.sym 33087 $auto$alumacc.cc:474:replace_alu$3921.C[27]
.sym 33089 $auto$alumacc.cc:474:replace_alu$3921.C[29]
.sym 33091 $abc$38792$n7453
.sym 33092 VexRiscv._zz_195_[28]
.sym 33093 $auto$alumacc.cc:474:replace_alu$3921.C[28]
.sym 33095 $auto$alumacc.cc:474:replace_alu$3921.C[30]
.sym 33097 $abc$38792$n7454
.sym 33098 VexRiscv._zz_195_[29]
.sym 33099 $auto$alumacc.cc:474:replace_alu$3921.C[29]
.sym 33101 $auto$alumacc.cc:474:replace_alu$3921.C[31]
.sym 33103 $abc$38792$n7455
.sym 33104 VexRiscv._zz_195_[30]
.sym 33105 $auto$alumacc.cc:474:replace_alu$3921.C[30]
.sym 33107 $auto$alumacc.cc:474:replace_alu$3921.C[32]
.sym 33109 VexRiscv._zz_195_[31]
.sym 33110 $abc$38792$n7456
.sym 33111 $auto$alumacc.cc:474:replace_alu$3921.C[31]
.sym 33115 VexRiscv._zz_195_[28]
.sym 33116 $abc$38792$n4658_1
.sym 33117 $abc$38792$n4655_1
.sym 33118 $abc$38792$n4664_1
.sym 33119 $abc$38792$n4589_1
.sym 33120 VexRiscv._zz_195_[30]
.sym 33121 VexRiscv._zz_195_[5]
.sym 33122 VexRiscv._zz_195_[27]
.sym 33124 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 33128 $abc$38792$n3458
.sym 33129 $abc$38792$n7852
.sym 33133 VexRiscv._zz_195_[21]
.sym 33134 VexRiscv._zz_195_[3]
.sym 33135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 33137 VexRiscv._zz_195_[2]
.sym 33140 VexRiscv._zz_195_[6]
.sym 33141 VexRiscv._zz_195_[1]
.sym 33142 VexRiscv._zz_195_[30]
.sym 33144 VexRiscv._zz_313_
.sym 33145 VexRiscv._zz_321_
.sym 33148 VexRiscv._zz_321_
.sym 33149 VexRiscv._zz_195_[20]
.sym 33151 $auto$alumacc.cc:474:replace_alu$3921.C[32]
.sym 33156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 33158 VexRiscv._zz_196_[26]
.sym 33160 $PACKER_VCC_NET
.sym 33161 VexRiscv._zz_195_[32]
.sym 33162 VexRiscv._zz_196_[30]
.sym 33165 VexRiscv._zz_323_[28]
.sym 33166 VexRiscv._zz_195_[26]
.sym 33167 VexRiscv._zz_196_[27]
.sym 33169 VexRiscv._zz_196_[29]
.sym 33171 VexRiscv._zz_196_[5]
.sym 33173 VexRiscv._zz_195_[29]
.sym 33177 VexRiscv._zz_195_[30]
.sym 33178 VexRiscv._zz_195_[5]
.sym 33179 VexRiscv._zz_195_[27]
.sym 33180 VexRiscv._zz_196_[32]
.sym 33186 $abc$38792$n3509
.sym 33189 $PACKER_VCC_NET
.sym 33190 VexRiscv._zz_195_[32]
.sym 33192 $auto$alumacc.cc:474:replace_alu$3921.C[32]
.sym 33196 VexRiscv._zz_323_[28]
.sym 33201 VexRiscv._zz_196_[30]
.sym 33202 VexRiscv._zz_195_[30]
.sym 33204 VexRiscv._zz_196_[32]
.sym 33207 VexRiscv._zz_196_[32]
.sym 33208 VexRiscv._zz_195_[5]
.sym 33210 VexRiscv._zz_196_[5]
.sym 33213 VexRiscv._zz_196_[27]
.sym 33214 VexRiscv._zz_195_[27]
.sym 33216 VexRiscv._zz_196_[32]
.sym 33219 VexRiscv._zz_196_[32]
.sym 33220 VexRiscv._zz_196_[29]
.sym 33221 VexRiscv._zz_195_[29]
.sym 33226 $abc$38792$n3509
.sym 33227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 33231 VexRiscv._zz_196_[32]
.sym 33233 VexRiscv._zz_195_[26]
.sym 33234 VexRiscv._zz_196_[26]
.sym 33235 $abc$38792$n2423_$glb_ce
.sym 33236 clk12_$glb_clk
.sym 33238 $abc$38792$n4625_1
.sym 33239 $abc$38792$n4577_1
.sym 33240 $abc$38792$n4634_1
.sym 33241 VexRiscv._zz_195_[20]
.sym 33242 $abc$38792$n4671_1
.sym 33243 VexRiscv._zz_195_[17]
.sym 33245 VexRiscv._zz_195_[1]
.sym 33250 VexRiscv._zz_196_[32]
.sym 33252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 33253 VexRiscv._zz_196_[24]
.sym 33254 VexRiscv._zz_195_[26]
.sym 33255 $abc$38792$n5610
.sym 33256 VexRiscv._zz_161_
.sym 33257 VexRiscv._zz_195_[28]
.sym 33259 VexRiscv._zz_196_[25]
.sym 33260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 33264 basesoc_uart_phy_tx_busy
.sym 33279 VexRiscv._zz_196_[32]
.sym 33281 $abc$38792$n4668_1
.sym 33282 VexRiscv._zz_196_[19]
.sym 33283 VexRiscv._zz_195_[19]
.sym 33284 VexRiscv._zz_313_
.sym 33287 VexRiscv._zz_195_[32]
.sym 33288 $abc$38792$n4629_1
.sym 33290 $abc$38792$n4593_1
.sym 33291 $abc$38792$n4667_1
.sym 33292 VexRiscv._zz_195_[18]
.sym 33293 VexRiscv._zz_195_[7]
.sym 33297 $abc$38792$n4628
.sym 33298 $abc$38792$n4592
.sym 33300 VexRiscv._zz_195_[17]
.sym 33301 VexRiscv._zz_195_[6]
.sym 33305 VexRiscv._zz_321_
.sym 33306 VexRiscv._zz_196_[17]
.sym 33308 VexRiscv._zz_321_
.sym 33310 VexRiscv._zz_195_[31]
.sym 33312 VexRiscv._zz_195_[19]
.sym 33313 VexRiscv._zz_196_[19]
.sym 33314 VexRiscv._zz_196_[32]
.sym 33318 VexRiscv._zz_195_[17]
.sym 33319 VexRiscv._zz_196_[32]
.sym 33321 VexRiscv._zz_196_[17]
.sym 33324 VexRiscv._zz_195_[18]
.sym 33325 VexRiscv._zz_313_
.sym 33326 VexRiscv._zz_195_[19]
.sym 33330 VexRiscv._zz_313_
.sym 33331 VexRiscv._zz_195_[6]
.sym 33332 VexRiscv._zz_195_[7]
.sym 33336 VexRiscv._zz_195_[31]
.sym 33337 VexRiscv._zz_195_[32]
.sym 33339 VexRiscv._zz_313_
.sym 33342 VexRiscv._zz_321_
.sym 33343 $abc$38792$n4629_1
.sym 33345 $abc$38792$n4628
.sym 33348 $abc$38792$n4593_1
.sym 33350 VexRiscv._zz_321_
.sym 33351 $abc$38792$n4592
.sym 33354 $abc$38792$n4667_1
.sym 33355 VexRiscv._zz_321_
.sym 33357 $abc$38792$n4668_1
.sym 33359 clk12_$glb_clk
.sym 33360 $abc$38792$n149_$glb_sr
.sym 33368 basesoc_uart_phy_tx_busy
.sym 33373 VexRiscv._zz_195_[32]
.sym 33375 $PACKER_VCC_NET
.sym 33392 VexRiscv._zz_195_[18]
.sym 33393 $abc$38792$n2180
.sym 33404 $abc$38792$n2174
.sym 33412 basesoc_uart_phy_tx_bitcount[0]
.sym 33414 $abc$38792$n5902
.sym 33416 $PACKER_VCC_NET
.sym 33419 $abc$38792$n2180
.sym 33448 $abc$38792$n2180
.sym 33450 $abc$38792$n5902
.sym 33460 $PACKER_VCC_NET
.sym 33462 basesoc_uart_phy_tx_bitcount[0]
.sym 33481 $abc$38792$n2174
.sym 33482 clk12_$glb_clk
.sym 33483 sys_rst_$glb_sr
.sym 33493 $abc$38792$n2192
.sym 33497 basesoc_uart_phy_tx_busy
.sym 33498 basesoc_uart_phy_tx_bitcount[0]
.sym 33499 $abc$38792$n2174
.sym 33500 $PACKER_VCC_NET
.sym 33501 $abc$38792$n2192
.sym 33584 spiflash_bus_dat_r[25]
.sym 33589 spiflash_bus_dat_r[26]
.sym 33591 spiflash_bus_dat_r[24]
.sym 33597 basesoc_dat_w[3]
.sym 33601 $abc$38792$n3294
.sym 33603 basesoc_adr[13]
.sym 33605 $abc$38792$n3994_1
.sym 33606 $abc$38792$n3300
.sym 33607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 33608 basesoc_adr[2]
.sym 33615 spiflash_bus_dat_r[8]
.sym 33627 spiflash_bus_dat_r[11]
.sym 33628 spiflash_bus_dat_r[15]
.sym 33643 spiflash_bus_dat_r[8]
.sym 33646 array_muxed0[2]
.sym 33651 $abc$38792$n3702
.sym 33653 $abc$38792$n2354
.sym 33654 array_muxed0[6]
.sym 33657 $abc$38792$n3702
.sym 33666 spiflash_bus_dat_r[15]
.sym 33667 array_muxed0[6]
.sym 33668 $abc$38792$n3702
.sym 33678 array_muxed0[2]
.sym 33679 spiflash_bus_dat_r[11]
.sym 33680 $abc$38792$n3702
.sym 33701 spiflash_bus_dat_r[8]
.sym 33702 $abc$38792$n3702
.sym 33705 $abc$38792$n2354
.sym 33706 clk12_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33714 $abc$38792$n4900_1
.sym 33715 array_muxed0[1]
.sym 33719 basesoc_uart_phy_rx_bitcount[1]
.sym 33721 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 33722 $abc$38792$n3931_1
.sym 33724 $abc$38792$n6176_1
.sym 33726 basesoc_dat_w[4]
.sym 33728 slave_sel_r[2]
.sym 33729 spiflash_bus_dat_r[24]
.sym 33731 basesoc_dat_w[7]
.sym 33732 $abc$38792$n6154_1
.sym 33734 spiflash_cs_n
.sym 33735 spiflash_bus_dat_r[23]
.sym 33744 basesoc_adr[2]
.sym 33755 spiflash_bus_dat_r[26]
.sym 33756 basesoc_uart_phy_rx_bitcount[1]
.sym 33760 array_muxed1[3]
.sym 33761 spiflash_bus_dat_r[9]
.sym 33762 slave_sel[2]
.sym 33766 array_muxed0[3]
.sym 33767 sys_rst
.sym 33768 $abc$38792$n2229
.sym 33769 spiflash_bus_dat_r[12]
.sym 33772 $abc$38792$n3702
.sym 33773 $abc$38792$n2354
.sym 33774 $abc$38792$n4908_1
.sym 33778 $abc$38792$n3702
.sym 33790 array_muxed0[2]
.sym 33792 array_muxed0[13]
.sym 33793 array_muxed0[9]
.sym 33808 array_muxed0[1]
.sym 33816 array_muxed1[3]
.sym 33818 slave_sel[2]
.sym 33825 array_muxed0[13]
.sym 33835 array_muxed0[2]
.sym 33841 array_muxed0[9]
.sym 33847 array_muxed0[1]
.sym 33855 array_muxed1[3]
.sym 33858 slave_sel[2]
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$38792$n2233
.sym 33872 spiflash_bus_dat_r[29]
.sym 33873 spiflash_bus_dat_r[27]
.sym 33874 $abc$38792$n3608_1
.sym 33875 $abc$38792$n3611_1
.sym 33876 spiflash_bus_dat_r[31]
.sym 33877 spiflash_bus_dat_r[28]
.sym 33878 $abc$38792$n2229
.sym 33881 $abc$38792$n3727_1
.sym 33882 $abc$38792$n3562_1
.sym 33883 $abc$38792$n2354
.sym 33884 basesoc_adr[0]
.sym 33885 basesoc_dat_w[3]
.sym 33886 $abc$38792$n5343
.sym 33887 basesoc_timer0_reload_storage[27]
.sym 33889 spiflash_bus_dat_r[11]
.sym 33890 $abc$38792$n5113_1
.sym 33891 spiflash_bus_dat_r[20]
.sym 33892 basesoc_vexriscv_dbus_adr[15]
.sym 33893 spiflash_clk
.sym 33894 csrbankarray_csrbank2_bitbang_en0_w
.sym 33895 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 33896 basesoc_adr[2]
.sym 33898 $abc$38792$n3647_1
.sym 33900 basesoc_adr[1]
.sym 33901 array_muxed0[6]
.sym 33902 basesoc_dat_w[3]
.sym 33903 csrbankarray_csrbank2_bitbang_en0_w
.sym 33904 $abc$38792$n3621_1
.sym 33906 $abc$38792$n2354
.sym 33914 $abc$38792$n2233
.sym 33916 $PACKER_VCC_NET
.sym 33918 basesoc_uart_phy_rx_busy
.sym 33919 basesoc_uart_phy_rx_bitcount[0]
.sym 33922 $abc$38792$n5831
.sym 33923 $abc$38792$n5833
.sym 33927 basesoc_uart_phy_rx_bitcount[1]
.sym 33932 basesoc_uart_phy_rx_bitcount[2]
.sym 33941 basesoc_uart_phy_rx_bitcount[3]
.sym 33942 $abc$38792$n5827
.sym 33944 $nextpnr_ICESTORM_LC_2$O
.sym 33946 basesoc_uart_phy_rx_bitcount[0]
.sym 33950 $auto$alumacc.cc:474:replace_alu$3843.C[2]
.sym 33952 basesoc_uart_phy_rx_bitcount[1]
.sym 33956 $auto$alumacc.cc:474:replace_alu$3843.C[3]
.sym 33959 basesoc_uart_phy_rx_bitcount[2]
.sym 33960 $auto$alumacc.cc:474:replace_alu$3843.C[2]
.sym 33964 basesoc_uart_phy_rx_bitcount[3]
.sym 33966 $auto$alumacc.cc:474:replace_alu$3843.C[3]
.sym 33971 basesoc_uart_phy_rx_busy
.sym 33972 $abc$38792$n5831
.sym 33976 $abc$38792$n5833
.sym 33978 basesoc_uart_phy_rx_busy
.sym 33983 $PACKER_VCC_NET
.sym 33984 basesoc_uart_phy_rx_bitcount[0]
.sym 33987 $abc$38792$n5827
.sym 33988 basesoc_uart_phy_rx_busy
.sym 33991 $abc$38792$n2233
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33995 $abc$38792$n4902_1
.sym 33996 $abc$38792$n4904_1
.sym 33997 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 33998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 33999 spiflash_mosi
.sym 34000 $abc$38792$n4906_1
.sym 34001 $abc$38792$n4912
.sym 34002 VexRiscv.decode_to_execute_RS2[9]
.sym 34005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 34006 basesoc_we
.sym 34007 $abc$38792$n3309
.sym 34008 array_muxed0[10]
.sym 34009 spiflash_bus_dat_r[30]
.sym 34010 array_muxed0[4]
.sym 34011 $abc$38792$n4961_1
.sym 34012 array_muxed0[2]
.sym 34013 $abc$38792$n2233
.sym 34014 $abc$38792$n7851
.sym 34015 basesoc_dat_w[5]
.sym 34016 basesoc_vexriscv_ibus_adr[1]
.sym 34017 $abc$38792$n3309
.sym 34018 basesoc_adr[2]
.sym 34019 $abc$38792$n3682_1
.sym 34020 $abc$38792$n3685
.sym 34021 $abc$38792$n2472
.sym 34022 basesoc_adr[2]
.sym 34023 grant
.sym 34024 basesoc_vexriscv_dbus_adr[28]
.sym 34025 basesoc_adr[0]
.sym 34026 basesoc_timer0_load_storage[24]
.sym 34027 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 34028 $abc$38792$n3692
.sym 34029 basesoc_vexriscv_ibus_adr[11]
.sym 34040 basesoc_vexriscv_dbus_adr[3]
.sym 34045 spiflash_bus_dat_r[12]
.sym 34046 $abc$38792$n2354
.sym 34047 spiflash_bus_dat_r[13]
.sym 34049 basesoc_adr[9]
.sym 34051 basesoc_vexriscv_ibus_adr[3]
.sym 34053 array_muxed0[5]
.sym 34054 basesoc_adr[10]
.sym 34055 basesoc_adr[13]
.sym 34056 spiflash_bus_dat_r[14]
.sym 34058 array_muxed0[4]
.sym 34059 array_muxed0[3]
.sym 34060 $abc$38792$n3702
.sym 34061 grant
.sym 34062 $abc$38792$n2352
.sym 34064 spiflash_bus_dat_r[7]
.sym 34066 $abc$38792$n3594_1
.sym 34068 basesoc_vexriscv_ibus_adr[3]
.sym 34069 basesoc_vexriscv_dbus_adr[3]
.sym 34071 grant
.sym 34075 $abc$38792$n3702
.sym 34077 spiflash_bus_dat_r[7]
.sym 34080 basesoc_adr[13]
.sym 34081 basesoc_adr[10]
.sym 34082 $abc$38792$n3594_1
.sym 34083 basesoc_adr[9]
.sym 34087 $abc$38792$n2352
.sym 34089 $abc$38792$n3702
.sym 34093 array_muxed0[3]
.sym 34094 $abc$38792$n3702
.sym 34095 spiflash_bus_dat_r[12]
.sym 34098 array_muxed0[4]
.sym 34099 $abc$38792$n3702
.sym 34100 spiflash_bus_dat_r[13]
.sym 34104 array_muxed0[5]
.sym 34106 $abc$38792$n3702
.sym 34107 spiflash_bus_dat_r[14]
.sym 34110 basesoc_adr[10]
.sym 34111 basesoc_adr[13]
.sym 34112 basesoc_adr[9]
.sym 34113 $abc$38792$n3594_1
.sym 34114 $abc$38792$n2354
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34117 $abc$38792$n6444_1
.sym 34118 basesoc_vexriscv_dbus_adr[28]
.sym 34119 array_muxed0[5]
.sym 34120 basesoc_vexriscv_dbus_adr[11]
.sym 34121 array_muxed1[10]
.sym 34122 $abc$38792$n6372_1
.sym 34123 basesoc_vexriscv_dbus_adr[1]
.sym 34124 basesoc_vexriscv_dbus_adr[6]
.sym 34128 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 34129 array_muxed0[9]
.sym 34130 $abc$38792$n3946_1
.sym 34131 basesoc_uart_phy_rx_busy
.sym 34132 basesoc_vexriscv_ibus_adr[18]
.sym 34133 basesoc_dat_w[4]
.sym 34134 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 34135 basesoc_dat_w[7]
.sym 34136 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 34137 $abc$38792$n2354
.sym 34138 VexRiscv._zz_130_[4]
.sym 34139 $abc$38792$n4501_1
.sym 34140 basesoc_adr[0]
.sym 34141 $abc$38792$n6404_1
.sym 34142 $abc$38792$n3933
.sym 34144 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 34145 $abc$38792$n3547_1
.sym 34146 $abc$38792$n3933
.sym 34147 $abc$38792$n3548_1
.sym 34148 basesoc_adr[3]
.sym 34149 VexRiscv._zz_171_[0]
.sym 34150 $abc$38792$n4965_1
.sym 34151 $abc$38792$n7851
.sym 34152 $abc$38792$n3647_1
.sym 34162 basesoc_vexriscv_ibus_adr[6]
.sym 34164 basesoc_timer0_eventmanager_storage
.sym 34165 basesoc_adr[4]
.sym 34166 basesoc_adr[2]
.sym 34169 basesoc_adr[3]
.sym 34171 $abc$38792$n3565_1
.sym 34172 basesoc_adr[3]
.sym 34173 basesoc_timer0_eventmanager_pending_w
.sym 34177 basesoc_vexriscv_dbus_adr[11]
.sym 34181 basesoc_vexriscv_dbus_adr[6]
.sym 34183 grant
.sym 34187 basesoc_adr[4]
.sym 34188 $abc$38792$n3812
.sym 34189 basesoc_vexriscv_ibus_adr[11]
.sym 34194 $abc$38792$n3812
.sym 34197 basesoc_adr[2]
.sym 34198 $abc$38792$n3565_1
.sym 34199 basesoc_adr[3]
.sym 34200 basesoc_adr[4]
.sym 34209 basesoc_vexriscv_dbus_adr[6]
.sym 34210 basesoc_vexriscv_ibus_adr[6]
.sym 34212 grant
.sym 34215 grant
.sym 34217 basesoc_vexriscv_ibus_adr[11]
.sym 34218 basesoc_vexriscv_dbus_adr[11]
.sym 34227 $abc$38792$n3565_1
.sym 34228 basesoc_adr[2]
.sym 34229 basesoc_adr[3]
.sym 34230 basesoc_adr[4]
.sym 34234 basesoc_timer0_eventmanager_pending_w
.sym 34236 basesoc_timer0_eventmanager_storage
.sym 34238 clk12_$glb_clk
.sym 34240 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 34241 $abc$38792$n2310
.sym 34242 $abc$38792$n6443
.sym 34243 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 34244 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 34245 $abc$38792$n6442
.sym 34246 $abc$38792$n3812
.sym 34247 basesoc_bus_wishbone_dat_r[3]
.sym 34248 basesoc_vexriscv_dbus_adr[13]
.sym 34249 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 34250 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 34251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 34252 $abc$38792$n4898_1
.sym 34253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 34255 $abc$38792$n6054
.sym 34256 array_muxed0[12]
.sym 34257 basesoc_dat_w[7]
.sym 34258 basesoc_dat_w[1]
.sym 34259 basesoc_adr[1]
.sym 34260 $abc$38792$n140
.sym 34261 $abc$38792$n3571_1
.sym 34262 $abc$38792$n4970
.sym 34263 $abc$38792$n4969_1
.sym 34264 $abc$38792$n3593_1
.sym 34268 basesoc_uart_phy_storage[26]
.sym 34269 array_muxed0[11]
.sym 34270 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 34271 $abc$38792$n4089
.sym 34272 $abc$38792$n3992_1
.sym 34273 $abc$38792$n3650
.sym 34274 $abc$38792$n3931_1
.sym 34275 $abc$38792$n4908_1
.sym 34282 $abc$38792$n6426_1
.sym 34283 $abc$38792$n2166
.sym 34284 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34285 $abc$38792$n3309
.sym 34287 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34290 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 34291 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34292 $abc$38792$n3685
.sym 34294 basesoc_dat_w[2]
.sym 34297 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 34298 csrbankarray_sel_r
.sym 34300 $abc$38792$n3692
.sym 34303 basesoc_dat_w[6]
.sym 34305 $abc$38792$n3547_1
.sym 34306 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34307 basesoc_dat_w[3]
.sym 34308 basesoc_adr[3]
.sym 34309 basesoc_adr[2]
.sym 34310 basesoc_adr[4]
.sym 34315 basesoc_adr[2]
.sym 34316 basesoc_adr[3]
.sym 34317 $abc$38792$n3547_1
.sym 34320 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34321 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34322 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34323 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34326 basesoc_adr[4]
.sym 34327 $abc$38792$n3547_1
.sym 34328 basesoc_adr[3]
.sym 34329 basesoc_adr[2]
.sym 34334 basesoc_dat_w[3]
.sym 34338 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 34339 $abc$38792$n6426_1
.sym 34340 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 34341 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34347 basesoc_dat_w[6]
.sym 34352 basesoc_dat_w[2]
.sym 34356 csrbankarray_sel_r
.sym 34357 $abc$38792$n3685
.sym 34358 $abc$38792$n3692
.sym 34359 $abc$38792$n3309
.sym 34360 $abc$38792$n2166
.sym 34361 clk12_$glb_clk
.sym 34362 sys_rst_$glb_sr
.sym 34363 $abc$38792$n4069_1
.sym 34364 $abc$38792$n4040
.sym 34365 $abc$38792$n3996_1
.sym 34366 $abc$38792$n4081_1
.sym 34367 $abc$38792$n4006_1
.sym 34368 $abc$38792$n3986
.sym 34369 $abc$38792$n4001_1
.sym 34370 $abc$38792$n6345
.sym 34372 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 34373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 34374 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 34375 $abc$38792$n3562_1
.sym 34376 $abc$38792$n3812
.sym 34377 basesoc_uart_phy_storage[30]
.sym 34378 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34379 $abc$38792$n2166
.sym 34380 array_muxed0[10]
.sym 34381 $abc$38792$n4965_1
.sym 34382 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 34383 $abc$38792$n6441_1
.sym 34384 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 34385 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 34386 $abc$38792$n6446
.sym 34387 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 34388 $abc$38792$n3999_1
.sym 34389 $abc$38792$n4009_1
.sym 34390 basesoc_dat_w[3]
.sym 34391 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 34394 basesoc_uart_phy_storage[30]
.sym 34395 $abc$38792$n2308
.sym 34396 basesoc_adr[4]
.sym 34397 $abc$38792$n4024_1
.sym 34398 $abc$38792$n6445
.sym 34404 $abc$38792$n4024_1
.sym 34405 $abc$38792$n4022
.sym 34409 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 34412 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 34413 $abc$38792$n4087_1
.sym 34416 $abc$38792$n3933
.sym 34417 $abc$38792$n3931_1
.sym 34418 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 34420 $abc$38792$n3994_1
.sym 34422 $abc$38792$n2133
.sym 34423 $abc$38792$n7
.sym 34426 $abc$38792$n3932
.sym 34427 $abc$38792$n3822
.sym 34428 $abc$38792$n3932
.sym 34431 $abc$38792$n4089
.sym 34432 $abc$38792$n3992_1
.sym 34435 $abc$38792$n4058
.sym 34437 $abc$38792$n3932
.sym 34438 $abc$38792$n3992_1
.sym 34439 $abc$38792$n3931_1
.sym 34440 $abc$38792$n3933
.sym 34443 $abc$38792$n3932
.sym 34444 $abc$38792$n4058
.sym 34445 $abc$38792$n3933
.sym 34446 $abc$38792$n3931_1
.sym 34449 $abc$38792$n3931_1
.sym 34450 $abc$38792$n3932
.sym 34451 $abc$38792$n4087_1
.sym 34452 $abc$38792$n3933
.sym 34455 $abc$38792$n3822
.sym 34456 $abc$38792$n4024_1
.sym 34457 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 34458 $abc$38792$n3931_1
.sym 34461 $abc$38792$n3931_1
.sym 34462 $abc$38792$n3822
.sym 34463 $abc$38792$n4089
.sym 34464 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 34467 $abc$38792$n7
.sym 34473 $abc$38792$n3994_1
.sym 34474 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 34475 $abc$38792$n3931_1
.sym 34476 $abc$38792$n3822
.sym 34479 $abc$38792$n4022
.sym 34480 $abc$38792$n3932
.sym 34481 $abc$38792$n3933
.sym 34482 $abc$38792$n3931_1
.sym 34483 $abc$38792$n2133
.sym 34484 clk12_$glb_clk
.sym 34486 $abc$38792$n4003_1
.sym 34487 $abc$38792$n3998_1
.sym 34488 $abc$38792$n4083
.sym 34489 $abc$38792$n4042_1
.sym 34490 $abc$38792$n6355
.sym 34491 $abc$38792$n4008_1
.sym 34492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 34493 $abc$38792$n3988_1
.sym 34495 basesoc_dat_w[3]
.sym 34496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 34497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 34498 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 34499 $PACKER_VCC_NET
.sym 34500 $abc$38792$n4961_1
.sym 34501 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34502 basesoc_timer0_value[0]
.sym 34503 $abc$38792$n3987_1
.sym 34504 VexRiscv._zz_171_[1]
.sym 34505 basesoc_timer0_reload_storage[20]
.sym 34506 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34507 $abc$38792$n2320
.sym 34508 VexRiscv.CsrPlugin_mepc[13]
.sym 34509 $abc$38792$n4087_1
.sym 34510 basesoc_we
.sym 34511 $abc$38792$n3525_1
.sym 34512 $abc$38792$n2435
.sym 34513 $abc$38792$n3822
.sym 34514 $abc$38792$n3285
.sym 34515 grant
.sym 34516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 34517 $abc$38792$n2472
.sym 34518 sys_rst
.sym 34519 basesoc_adr[2]
.sym 34520 basesoc_adr[0]
.sym 34521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 34527 $abc$38792$n3525_1
.sym 34529 $abc$38792$n4086
.sym 34530 $abc$38792$n4023
.sym 34531 $abc$38792$n3243
.sym 34532 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 34533 $abc$38792$n3993_1
.sym 34534 $abc$38792$n3482
.sym 34535 $abc$38792$n3991_1
.sym 34536 $abc$38792$n4057_1
.sym 34537 $abc$38792$n3822
.sym 34538 $abc$38792$n2435
.sym 34539 $abc$38792$n4088
.sym 34540 $abc$38792$n3261
.sym 34542 $abc$38792$n4021_1
.sym 34545 $abc$38792$n3294
.sym 34546 $abc$38792$n4098
.sym 34547 $abc$38792$n3279
.sym 34548 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 34549 $abc$38792$n3300
.sym 34551 $abc$38792$n4059
.sym 34554 $abc$38792$n4100
.sym 34555 VexRiscv._zz_257_[4]
.sym 34556 $abc$38792$n3426_1
.sym 34560 $abc$38792$n3243
.sym 34561 $abc$38792$n3822
.sym 34562 $abc$38792$n3993_1
.sym 34563 $abc$38792$n3991_1
.sym 34568 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 34572 $abc$38792$n3294
.sym 34573 $abc$38792$n3822
.sym 34574 $abc$38792$n4086
.sym 34575 $abc$38792$n4088
.sym 34578 $abc$38792$n4098
.sym 34579 $abc$38792$n3300
.sym 34580 $abc$38792$n3822
.sym 34581 $abc$38792$n4100
.sym 34584 $abc$38792$n3261
.sym 34585 $abc$38792$n3822
.sym 34586 $abc$38792$n4021_1
.sym 34587 $abc$38792$n4023
.sym 34590 $abc$38792$n3482
.sym 34591 $abc$38792$n3525_1
.sym 34592 VexRiscv._zz_257_[4]
.sym 34593 $abc$38792$n3426_1
.sym 34599 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 34602 $abc$38792$n3822
.sym 34603 $abc$38792$n4057_1
.sym 34604 $abc$38792$n4059
.sym 34605 $abc$38792$n3279
.sym 34606 $abc$38792$n2435
.sym 34607 clk12_$glb_clk
.sym 34608 VexRiscv.reset_$glb_sr
.sym 34609 $abc$38792$n4059
.sym 34610 $abc$38792$n4018_1
.sym 34611 $abc$38792$n4071
.sym 34612 $abc$38792$n4100
.sym 34613 $abc$38792$n6335
.sym 34614 $abc$38792$n6360
.sym 34615 $abc$38792$n6340
.sym 34616 $abc$38792$n2435
.sym 34617 $abc$38792$n3291
.sym 34618 $abc$38792$n3270
.sym 34619 $abc$38792$n3270
.sym 34620 $abc$38792$n3291
.sym 34621 $abc$38792$n3970
.sym 34622 $abc$38792$n3655
.sym 34623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 34624 $abc$38792$n3246
.sym 34626 $abc$38792$n3356_1
.sym 34627 $abc$38792$n3822
.sym 34628 $abc$38792$n3273
.sym 34629 $abc$38792$n4084_1
.sym 34630 $abc$38792$n3482
.sym 34631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 34632 $abc$38792$n2131
.sym 34633 VexRiscv._zz_171_[0]
.sym 34634 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 34635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 34636 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 34637 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 34638 $abc$38792$n3933
.sym 34639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 34640 basesoc_ctrl_reset_reset_r
.sym 34641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 34642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 34643 $abc$38792$n3932
.sym 34644 $abc$38792$n6404_1
.sym 34654 $abc$38792$n4016_1
.sym 34655 $abc$38792$n3931_1
.sym 34658 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 34660 $abc$38792$n3258
.sym 34661 $abc$38792$n2435
.sym 34665 $abc$38792$n3822
.sym 34666 $abc$38792$n3426_1
.sym 34667 $abc$38792$n4018_1
.sym 34669 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 34670 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 34671 $abc$38792$n3525_1
.sym 34672 $abc$38792$n6324_1
.sym 34673 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 34675 $abc$38792$n3482
.sym 34676 $abc$38792$n3727_1
.sym 34678 $abc$38792$n6323_1
.sym 34680 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 34685 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 34691 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 34695 $abc$38792$n4016_1
.sym 34696 $abc$38792$n3258
.sym 34697 $abc$38792$n3822
.sym 34698 $abc$38792$n4018_1
.sym 34703 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 34710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 34713 $abc$38792$n6323_1
.sym 34715 $abc$38792$n3931_1
.sym 34716 $abc$38792$n6324_1
.sym 34722 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 34725 $abc$38792$n3727_1
.sym 34726 $abc$38792$n3426_1
.sym 34727 $abc$38792$n3525_1
.sym 34728 $abc$38792$n3482
.sym 34729 $abc$38792$n2435
.sym 34730 clk12_$glb_clk
.sym 34731 VexRiscv.reset_$glb_sr
.sym 34732 $abc$38792$n3948
.sym 34733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 34734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 34735 $abc$38792$n6322_1
.sym 34736 $abc$38792$n6323_1
.sym 34737 $abc$38792$n4019
.sym 34738 $abc$38792$n6324_1
.sym 34739 $abc$38792$n3943_1
.sym 34740 VexRiscv._zz_193_
.sym 34742 $abc$38792$n3294
.sym 34743 VexRiscv._zz_193_
.sym 34744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 34745 $abc$38792$n2133
.sym 34746 basesoc_timer0_reload_storage[4]
.sym 34747 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 34748 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 34749 $abc$38792$n2435
.sym 34750 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 34751 basesoc_timer0_value[8]
.sym 34752 $abc$38792$n3725_1
.sym 34753 $abc$38792$n4058
.sym 34754 $abc$38792$n3567_1
.sym 34755 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 34756 $abc$38792$n3593_1
.sym 34757 $abc$38792$n3249
.sym 34758 $abc$38792$n4089
.sym 34759 $abc$38792$n4908_1
.sym 34760 $abc$38792$n84
.sym 34761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 34762 $abc$38792$n3252
.sym 34763 $abc$38792$n3240
.sym 34764 cas_leds[0]
.sym 34765 $abc$38792$n6349
.sym 34766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 34774 $abc$38792$n3686
.sym 34775 basesoc_dat_w[1]
.sym 34776 $abc$38792$n6349
.sym 34777 $abc$38792$n3980
.sym 34778 $abc$38792$n3932
.sym 34781 basesoc_dat_w[2]
.sym 34782 basesoc_we
.sym 34783 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34786 $abc$38792$n3932
.sym 34788 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 34791 $abc$38792$n2340
.sym 34792 basesoc_adr[0]
.sym 34793 sys_rst
.sym 34794 $abc$38792$n6348
.sym 34795 $abc$38792$n3931_1
.sym 34798 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 34799 $abc$38792$n3933
.sym 34800 basesoc_ctrl_reset_reset_r
.sym 34802 $abc$38792$n6327_1
.sym 34806 basesoc_ctrl_reset_reset_r
.sym 34815 basesoc_dat_w[1]
.sym 34818 $abc$38792$n6327_1
.sym 34819 $abc$38792$n3933
.sym 34820 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 34821 $abc$38792$n3932
.sym 34824 $abc$38792$n3933
.sym 34825 $abc$38792$n3980
.sym 34826 $abc$38792$n3932
.sym 34827 $abc$38792$n6327_1
.sym 34830 $abc$38792$n3932
.sym 34831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34832 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 34833 $abc$38792$n3933
.sym 34836 $abc$38792$n3686
.sym 34837 basesoc_we
.sym 34838 basesoc_adr[0]
.sym 34839 sys_rst
.sym 34843 $abc$38792$n6349
.sym 34844 $abc$38792$n3931_1
.sym 34845 $abc$38792$n6348
.sym 34850 basesoc_dat_w[2]
.sym 34852 $abc$38792$n2340
.sym 34853 clk12_$glb_clk
.sym 34854 sys_rst_$glb_sr
.sym 34855 $abc$38792$n3520_1
.sym 34856 basesoc_uart_phy_storage[6]
.sym 34857 $abc$38792$n3933
.sym 34858 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 34859 VexRiscv._zz_233_
.sym 34860 $abc$38792$n6327_1
.sym 34861 $abc$38792$n4901
.sym 34862 $abc$38792$n4089
.sym 34863 VexRiscv._zz_152_[30]
.sym 34865 VexRiscv._zz_164_[15]
.sym 34867 basesoc_dat_w[2]
.sym 34868 $abc$38792$n3964
.sym 34869 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 34870 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 34871 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34872 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 34874 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 34876 $abc$38792$n3932
.sym 34877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 34878 $abc$38792$n4961_1
.sym 34879 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 34880 $abc$38792$n3650
.sym 34881 $abc$38792$n3932
.sym 34882 basesoc_uart_phy_storage[30]
.sym 34883 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 34884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 34885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 34886 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 34887 $abc$38792$n100
.sym 34888 VexRiscv._zz_257_[3]
.sym 34889 $abc$38792$n4024_1
.sym 34890 basesoc_dat_w[3]
.sym 34898 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34899 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 34901 $abc$38792$n3932
.sym 34902 $abc$38792$n3822
.sym 34904 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 34905 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 34909 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34910 $abc$38792$n6350
.sym 34911 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34912 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 34914 $abc$38792$n3933
.sym 34917 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 34918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 34919 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 34920 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 34922 $abc$38792$n3933
.sym 34923 $abc$38792$n2435
.sym 34924 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34926 $abc$38792$n3282
.sym 34927 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 34929 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 34930 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 34931 $abc$38792$n3933
.sym 34932 $abc$38792$n3932
.sym 34937 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 34941 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 34942 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 34943 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 34944 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 34948 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 34949 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34950 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34956 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 34959 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34962 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34966 $abc$38792$n3932
.sym 34967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 34968 $abc$38792$n3933
.sym 34971 $abc$38792$n6350
.sym 34972 $abc$38792$n3822
.sym 34973 $abc$38792$n3282
.sym 34975 $abc$38792$n2435
.sym 34976 clk12_$glb_clk
.sym 34977 VexRiscv.reset_$glb_sr
.sym 34978 $abc$38792$n6338
.sym 34979 $abc$38792$n4908_1
.sym 34980 $abc$38792$n4933_1
.sym 34981 basesoc_uart_phy_storage[5]
.sym 34982 basesoc_uart_phy_storage[20]
.sym 34983 $abc$38792$n6353
.sym 34984 $abc$38792$n6337
.sym 34985 $abc$38792$n6339
.sym 34988 $abc$38792$n3300
.sym 34990 basesoc_timer0_reload_storage[3]
.sym 34991 $abc$38792$n4961_1
.sym 34992 $abc$38792$n3932
.sym 34993 basesoc_dat_w[5]
.sym 34994 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 34995 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34996 basesoc_uart_phy_storage[1]
.sym 34997 basesoc_uart_phy_storage[2]
.sym 34998 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 34999 basesoc_uart_phy_storage[6]
.sym 35000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35001 $abc$38792$n3933
.sym 35002 $abc$38792$n3933
.sym 35003 basesoc_uart_phy_storage[29]
.sym 35004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35005 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35006 $abc$38792$n3297
.sym 35007 $abc$38792$n3525_1
.sym 35008 grant
.sym 35009 $abc$38792$n2472
.sym 35010 $abc$38792$n3285
.sym 35011 $abc$38792$n3267
.sym 35012 basesoc_adr[2]
.sym 35013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35019 basesoc_adr[1]
.sym 35020 basesoc_adr[0]
.sym 35021 $abc$38792$n4932
.sym 35025 $abc$38792$n5959
.sym 35026 $abc$38792$n5063_1
.sym 35028 $abc$38792$n3593_1
.sym 35029 $abc$38792$n5951
.sym 35030 $abc$38792$n5067_1
.sym 35031 $abc$38792$n5937
.sym 35032 $abc$38792$n84
.sym 35036 $abc$38792$n4933_1
.sym 35040 basesoc_uart_phy_tx_busy
.sym 35045 $abc$38792$n5097
.sym 35047 $abc$38792$n100
.sym 35048 $abc$38792$n3548_1
.sym 35049 $abc$38792$n5939
.sym 35050 $abc$38792$n5095_1
.sym 35052 $abc$38792$n3593_1
.sym 35053 $abc$38792$n4933_1
.sym 35054 $abc$38792$n4932
.sym 35059 $abc$38792$n3548_1
.sym 35060 $abc$38792$n5097
.sym 35061 $abc$38792$n5095_1
.sym 35064 $abc$38792$n84
.sym 35065 basesoc_adr[0]
.sym 35066 basesoc_adr[1]
.sym 35067 $abc$38792$n100
.sym 35070 basesoc_uart_phy_tx_busy
.sym 35071 $abc$38792$n5959
.sym 35076 $abc$38792$n5067_1
.sym 35077 $abc$38792$n5063_1
.sym 35078 $abc$38792$n3548_1
.sym 35082 $abc$38792$n5939
.sym 35084 basesoc_uart_phy_tx_busy
.sym 35089 $abc$38792$n5937
.sym 35091 basesoc_uart_phy_tx_busy
.sym 35094 basesoc_uart_phy_tx_busy
.sym 35096 $abc$38792$n5951
.sym 35099 clk12_$glb_clk
.sym 35100 sys_rst_$glb_sr
.sym 35101 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 35102 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 35103 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 35104 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 35105 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 35106 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 35107 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 35108 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 35112 spiflash_counter[3]
.sym 35113 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35114 basesoc_adr[0]
.sym 35115 $abc$38792$n5951
.sym 35116 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35117 basesoc_ctrl_reset_reset_r
.sym 35118 basesoc_uart_phy_rx_busy
.sym 35119 $abc$38792$n3934_1
.sym 35121 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 35122 $abc$38792$n3660
.sym 35123 basesoc_adr[1]
.sym 35124 basesoc_ctrl_reset_reset_r
.sym 35125 basesoc_timer0_load_storage[22]
.sym 35126 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 35127 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35128 $abc$38792$n6404_1
.sym 35129 $abc$38792$n3546_1
.sym 35130 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 35132 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 35133 $abc$38792$n2162
.sym 35134 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 35135 $abc$38792$n5939
.sym 35136 VexRiscv._zz_171_[0]
.sym 35142 $abc$38792$n3690
.sym 35143 basesoc_timer0_load_storage[22]
.sym 35144 spiflash_counter[1]
.sym 35150 $abc$38792$n3650
.sym 35152 $abc$38792$n3348_1
.sym 35153 VexRiscv._zz_79_[15]
.sym 35155 basesoc_ctrl_storage[1]
.sym 35157 $abc$38792$n3652
.sym 35159 $abc$38792$n100
.sym 35161 $abc$38792$n3562_1
.sym 35163 $abc$38792$n3349_1
.sym 35164 basesoc_timer0_load_storage[14]
.sym 35165 spiflash_counter[3]
.sym 35166 $abc$38792$n3665
.sym 35167 basesoc_ctrl_bus_errors[1]
.sym 35168 spiflash_counter[2]
.sym 35169 VexRiscv._zz_161_
.sym 35173 spiflash_counter[0]
.sym 35177 spiflash_counter[0]
.sym 35178 $abc$38792$n3349_1
.sym 35182 VexRiscv._zz_79_[15]
.sym 35188 spiflash_counter[3]
.sym 35189 spiflash_counter[1]
.sym 35190 spiflash_counter[2]
.sym 35193 $abc$38792$n3562_1
.sym 35194 basesoc_ctrl_storage[1]
.sym 35195 $abc$38792$n3665
.sym 35196 basesoc_ctrl_bus_errors[1]
.sym 35200 $abc$38792$n3348_1
.sym 35201 $abc$38792$n3690
.sym 35205 $abc$38792$n3348_1
.sym 35208 spiflash_counter[0]
.sym 35211 basesoc_timer0_load_storage[14]
.sym 35212 basesoc_timer0_load_storage[22]
.sym 35213 $abc$38792$n3652
.sym 35214 $abc$38792$n3650
.sym 35217 $abc$38792$n100
.sym 35221 VexRiscv._zz_161_
.sym 35222 clk12_$glb_clk
.sym 35224 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 35225 $abc$38792$n5167
.sym 35226 basesoc_timer0_value[14]
.sym 35227 $abc$38792$n3695
.sym 35228 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 35229 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 35230 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 35231 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 35232 VexRiscv._zz_193_
.sym 35233 basesoc_uart_phy_tx_busy
.sym 35234 basesoc_uart_phy_tx_busy
.sym 35235 VexRiscv._zz_193_
.sym 35237 basesoc_timer0_value[6]
.sym 35238 basesoc_uart_phy_storage[19]
.sym 35240 spiflash_counter[1]
.sym 35241 VexRiscv._zz_79_[15]
.sym 35243 basesoc_ctrl_storage[1]
.sym 35244 basesoc_uart_phy_storage[21]
.sym 35245 $abc$38792$n2326
.sym 35246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 35247 spiflash_counter[5]
.sym 35248 $abc$38792$n2310
.sym 35249 cas_leds[0]
.sym 35250 $abc$38792$n3240
.sym 35251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35252 $abc$38792$n3665
.sym 35253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35254 VexRiscv._zz_198_
.sym 35255 basesoc_ctrl_bus_errors[27]
.sym 35256 $abc$38792$n3249
.sym 35257 $abc$38792$n94
.sym 35258 $abc$38792$n3252
.sym 35259 basesoc_ctrl_bus_errors[3]
.sym 35265 $abc$38792$n3690
.sym 35266 basesoc_ctrl_bus_errors[3]
.sym 35267 spiflash_counter[2]
.sym 35269 $abc$38792$n3698
.sym 35271 $abc$38792$n102
.sym 35273 spiflash_counter[1]
.sym 35274 $abc$38792$n3571_1
.sym 35275 $abc$38792$n5128_1
.sym 35276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 35278 basesoc_ctrl_storage[27]
.sym 35279 basesoc_ctrl_bus_errors[27]
.sym 35281 basesoc_adr[3]
.sym 35283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35284 basesoc_adr[2]
.sym 35285 $abc$38792$n6403_1
.sym 35287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35289 $abc$38792$n3546_1
.sym 35293 spiflash_counter[3]
.sym 35298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35304 $abc$38792$n5128_1
.sym 35307 $abc$38792$n3698
.sym 35310 spiflash_counter[2]
.sym 35311 spiflash_counter[3]
.sym 35312 $abc$38792$n3690
.sym 35313 spiflash_counter[1]
.sym 35319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 35322 basesoc_ctrl_storage[27]
.sym 35323 basesoc_ctrl_bus_errors[27]
.sym 35324 $abc$38792$n3571_1
.sym 35325 basesoc_adr[2]
.sym 35329 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35336 $abc$38792$n102
.sym 35340 $abc$38792$n3546_1
.sym 35341 $abc$38792$n6403_1
.sym 35342 basesoc_ctrl_bus_errors[3]
.sym 35343 basesoc_adr[3]
.sym 35344 $abc$38792$n2423_$glb_ce
.sym 35345 clk12_$glb_clk
.sym 35349 basesoc_uart_rx_fifo_consume[2]
.sym 35350 basesoc_uart_rx_fifo_consume[3]
.sym 35351 $abc$38792$n2324
.sym 35352 $abc$38792$n4509
.sym 35353 basesoc_uart_rx_fifo_consume[0]
.sym 35354 $abc$38792$n2369
.sym 35358 $abc$38792$n3562_1
.sym 35359 $abc$38792$n7852
.sym 35360 $abc$38792$n3932
.sym 35361 VexRiscv._zz_41_[6]
.sym 35363 $abc$38792$n5131_1
.sym 35365 $abc$38792$n3698
.sym 35367 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35368 $abc$38792$n7852
.sym 35369 basesoc_timer0_en_storage
.sym 35370 basesoc_timer0_value[14]
.sym 35371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35373 $abc$38792$n4024_1
.sym 35374 VexRiscv._zz_171_[0]
.sym 35376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 35377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35378 basesoc_dat_w[3]
.sym 35379 $abc$38792$n100
.sym 35380 VexRiscv._zz_257_[3]
.sym 35381 $abc$38792$n3932
.sym 35382 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35394 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35400 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35409 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35413 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35417 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35420 $auto$alumacc.cc:474:replace_alu$3870.C[3]
.sym 35422 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35426 $auto$alumacc.cc:474:replace_alu$3870.C[4]
.sym 35428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35430 $auto$alumacc.cc:474:replace_alu$3870.C[3]
.sym 35432 $auto$alumacc.cc:474:replace_alu$3870.C[5]
.sym 35434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35436 $auto$alumacc.cc:474:replace_alu$3870.C[4]
.sym 35438 $auto$alumacc.cc:474:replace_alu$3870.C[6]
.sym 35440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35442 $auto$alumacc.cc:474:replace_alu$3870.C[5]
.sym 35444 $auto$alumacc.cc:474:replace_alu$3870.C[7]
.sym 35446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35448 $auto$alumacc.cc:474:replace_alu$3870.C[6]
.sym 35450 $auto$alumacc.cc:474:replace_alu$3870.C[8]
.sym 35452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35454 $auto$alumacc.cc:474:replace_alu$3870.C[7]
.sym 35456 $auto$alumacc.cc:474:replace_alu$3870.C[9]
.sym 35458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35460 $auto$alumacc.cc:474:replace_alu$3870.C[8]
.sym 35462 $auto$alumacc.cc:474:replace_alu$3870.C[10]
.sym 35464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35466 $auto$alumacc.cc:474:replace_alu$3870.C[9]
.sym 35470 $abc$38792$n4521
.sym 35471 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35472 $abc$38792$n6354
.sym 35473 $abc$38792$n6352
.sym 35474 $abc$38792$n4072_1
.sym 35475 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 35477 $abc$38792$n4024_1
.sym 35482 spiflash_counter[1]
.sym 35483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35484 basesoc_timer0_value_status[22]
.sym 35485 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 35486 basesoc_uart_phy_tx_busy
.sym 35487 VexRiscv._zz_130_[4]
.sym 35488 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 35490 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 35491 basesoc_timer0_en_storage
.sym 35492 basesoc_timer0_eventmanager_status_w
.sym 35493 basesoc_uart_rx_fifo_consume[2]
.sym 35494 $abc$38792$n3285
.sym 35495 $abc$38792$n149
.sym 35496 basesoc_ctrl_storage[16]
.sym 35497 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35498 $abc$38792$n2324
.sym 35499 $abc$38792$n3525_1
.sym 35500 $abc$38792$n3646
.sym 35501 spiflash_counter[0]
.sym 35502 $abc$38792$n3297
.sym 35503 $abc$38792$n3267
.sym 35504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35505 $abc$38792$n2472
.sym 35506 $auto$alumacc.cc:474:replace_alu$3870.C[10]
.sym 35513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35518 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35543 $auto$alumacc.cc:474:replace_alu$3870.C[11]
.sym 35545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35547 $auto$alumacc.cc:474:replace_alu$3870.C[10]
.sym 35549 $auto$alumacc.cc:474:replace_alu$3870.C[12]
.sym 35552 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35553 $auto$alumacc.cc:474:replace_alu$3870.C[11]
.sym 35555 $auto$alumacc.cc:474:replace_alu$3870.C[13]
.sym 35557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35559 $auto$alumacc.cc:474:replace_alu$3870.C[12]
.sym 35561 $auto$alumacc.cc:474:replace_alu$3870.C[14]
.sym 35564 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35565 $auto$alumacc.cc:474:replace_alu$3870.C[13]
.sym 35567 $auto$alumacc.cc:474:replace_alu$3870.C[15]
.sym 35570 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35571 $auto$alumacc.cc:474:replace_alu$3870.C[14]
.sym 35573 $auto$alumacc.cc:474:replace_alu$3870.C[16]
.sym 35575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35577 $auto$alumacc.cc:474:replace_alu$3870.C[15]
.sym 35579 $auto$alumacc.cc:474:replace_alu$3870.C[17]
.sym 35582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35583 $auto$alumacc.cc:474:replace_alu$3870.C[16]
.sym 35585 $auto$alumacc.cc:474:replace_alu$3870.C[18]
.sym 35587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35589 $auto$alumacc.cc:474:replace_alu$3870.C[17]
.sym 35593 $abc$38792$n4543
.sym 35594 $abc$38792$n4535
.sym 35595 $abc$38792$n4545
.sym 35596 $abc$38792$n4539
.sym 35597 $abc$38792$n4537
.sym 35598 $abc$38792$n4547
.sym 35599 $abc$38792$n4505
.sym 35600 basesoc_ctrl_storage[16]
.sym 35602 VexRiscv.decode_to_execute_RS2[10]
.sym 35606 serial_rx
.sym 35607 VexRiscv.decode_to_execute_RS2[11]
.sym 35609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 35610 $abc$38792$n151
.sym 35611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35613 VexRiscv._zz_198_
.sym 35614 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 35616 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 35617 basesoc_timer0_load_storage[22]
.sym 35618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 35619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35620 VexRiscv.decode_to_execute_RS2[24]
.sym 35621 basesoc_ctrl_bus_errors[23]
.sym 35622 $abc$38792$n4505
.sym 35623 VexRiscv.decode_to_execute_RS2[24]
.sym 35625 $abc$38792$n2162
.sym 35626 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 35628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 35629 $auto$alumacc.cc:474:replace_alu$3870.C[18]
.sym 35640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35666 $auto$alumacc.cc:474:replace_alu$3870.C[19]
.sym 35669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35670 $auto$alumacc.cc:474:replace_alu$3870.C[18]
.sym 35672 $auto$alumacc.cc:474:replace_alu$3870.C[20]
.sym 35675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35676 $auto$alumacc.cc:474:replace_alu$3870.C[19]
.sym 35678 $auto$alumacc.cc:474:replace_alu$3870.C[21]
.sym 35680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35682 $auto$alumacc.cc:474:replace_alu$3870.C[20]
.sym 35684 $auto$alumacc.cc:474:replace_alu$3870.C[22]
.sym 35686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35688 $auto$alumacc.cc:474:replace_alu$3870.C[21]
.sym 35690 $auto$alumacc.cc:474:replace_alu$3870.C[23]
.sym 35693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35694 $auto$alumacc.cc:474:replace_alu$3870.C[22]
.sym 35696 $auto$alumacc.cc:474:replace_alu$3870.C[24]
.sym 35698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35700 $auto$alumacc.cc:474:replace_alu$3870.C[23]
.sym 35702 $auto$alumacc.cc:474:replace_alu$3870.C[25]
.sym 35704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35706 $auto$alumacc.cc:474:replace_alu$3870.C[24]
.sym 35708 $auto$alumacc.cc:474:replace_alu$3870.C[26]
.sym 35710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35712 $auto$alumacc.cc:474:replace_alu$3870.C[25]
.sym 35716 $abc$38792$n4559
.sym 35717 $abc$38792$n3760
.sym 35718 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35719 $abc$38792$n4557
.sym 35720 $abc$38792$n3769
.sym 35721 $abc$38792$n2472
.sym 35722 $abc$38792$n4555
.sym 35723 $abc$38792$n3770_1
.sym 35728 VexRiscv._zz_194_[4]
.sym 35730 basesoc_timer0_value[6]
.sym 35731 $abc$38792$n2316
.sym 35733 VexRiscv.decode_to_execute_RS2[19]
.sym 35734 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35738 VexRiscv._zz_198_
.sym 35739 VexRiscv.decode_to_execute_RS2[17]
.sym 35740 VexRiscv._zz_35_[0]
.sym 35741 $abc$38792$n5506_1
.sym 35742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35745 $abc$38792$n2310
.sym 35746 basesoc_ctrl_bus_errors[3]
.sym 35747 basesoc_ctrl_bus_errors[27]
.sym 35748 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 35749 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35750 basesoc_ctrl_bus_errors[5]
.sym 35751 $abc$38792$n3760
.sym 35752 $auto$alumacc.cc:474:replace_alu$3870.C[26]
.sym 35757 $abc$38792$n5131_1
.sym 35765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 35769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 35773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35775 $abc$38792$n5614
.sym 35776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 35779 VexRiscv._zz_198_
.sym 35780 VexRiscv.decode_to_execute_RS2[24]
.sym 35783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35784 $abc$38792$n2368
.sym 35786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 35789 $auto$alumacc.cc:474:replace_alu$3870.C[27]
.sym 35792 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 35793 $auto$alumacc.cc:474:replace_alu$3870.C[26]
.sym 35795 $auto$alumacc.cc:474:replace_alu$3870.C[28]
.sym 35798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 35799 $auto$alumacc.cc:474:replace_alu$3870.C[27]
.sym 35801 $auto$alumacc.cc:474:replace_alu$3870.C[29]
.sym 35803 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 35805 $auto$alumacc.cc:474:replace_alu$3870.C[28]
.sym 35807 $auto$alumacc.cc:474:replace_alu$3870.C[30]
.sym 35809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35811 $auto$alumacc.cc:474:replace_alu$3870.C[29]
.sym 35813 $auto$alumacc.cc:474:replace_alu$3870.C[31]
.sym 35815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 35817 $auto$alumacc.cc:474:replace_alu$3870.C[30]
.sym 35820 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35823 $auto$alumacc.cc:474:replace_alu$3870.C[31]
.sym 35826 $abc$38792$n5131_1
.sym 35828 $abc$38792$n5614
.sym 35832 VexRiscv.decode_to_execute_RS2[24]
.sym 35833 VexRiscv._zz_198_
.sym 35836 $abc$38792$n2368
.sym 35837 clk12_$glb_clk
.sym 35838 sys_rst_$glb_sr
.sym 35840 $abc$38792$n5510_1
.sym 35841 VexRiscv._zz_316_[9]
.sym 35842 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 35843 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 35844 $abc$38792$n6424_1
.sym 35845 VexRiscv._zz_316_[8]
.sym 35846 VexRiscv._zz_79_[1]
.sym 35847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35848 $abc$38792$n4589
.sym 35852 VexRiscv._zz_193_
.sym 35853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 35854 VexRiscv._zz_198_
.sym 35855 $abc$38792$n2133
.sym 35856 VexRiscv.decode_to_execute_RS2[27]
.sym 35857 VexRiscv._zz_36_[11]
.sym 35858 $abc$38792$n149
.sym 35859 $abc$38792$n3356_1
.sym 35860 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35861 $abc$38792$n5
.sym 35862 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35863 $abc$38792$n151
.sym 35866 VexRiscv._zz_41_[12]
.sym 35867 $abc$38792$n6420_1
.sym 35868 VexRiscv._zz_288_[8]
.sym 35869 $abc$38792$n2472
.sym 35870 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 35871 basesoc_dat_w[3]
.sym 35872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 35873 VexRiscv._zz_90_
.sym 35874 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35880 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 35882 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 35883 VexRiscv._zz_198_
.sym 35887 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35888 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 35889 $abc$38792$n3665
.sym 35891 VexRiscv.decode_to_execute_RS2[25]
.sym 35892 basesoc_ctrl_bus_errors[4]
.sym 35894 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 35895 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 35898 $abc$38792$n149
.sym 35900 VexRiscv._zz_130_[0]
.sym 35901 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 35905 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 35906 VexRiscv._zz_288_[9]
.sym 35907 VexRiscv.decode_to_execute_RS2[30]
.sym 35910 $abc$38792$n54
.sym 35911 $abc$38792$n3562_1
.sym 35913 $abc$38792$n3665
.sym 35914 $abc$38792$n54
.sym 35915 $abc$38792$n3562_1
.sym 35916 basesoc_ctrl_bus_errors[4]
.sym 35919 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35920 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 35921 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 35922 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 35925 VexRiscv.decode_to_execute_RS2[25]
.sym 35928 VexRiscv._zz_198_
.sym 35933 VexRiscv._zz_288_[9]
.sym 35938 VexRiscv._zz_198_
.sym 35939 VexRiscv._zz_130_[0]
.sym 35943 VexRiscv._zz_198_
.sym 35944 VexRiscv.decode_to_execute_RS2[30]
.sym 35949 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 35950 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35951 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 35952 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 35955 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35956 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 35957 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 35958 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 35959 $abc$38792$n149
.sym 35960 clk12_$glb_clk
.sym 35962 $abc$38792$n4034
.sym 35963 VexRiscv._zz_79_[0]
.sym 35964 $abc$38792$n4002_1
.sym 35965 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 35967 VexRiscv._zz_316_[22]
.sym 35968 VexRiscv._zz_330_
.sym 35969 $abc$38792$n5505
.sym 35974 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 35976 VexRiscv.CsrPlugin_hadException
.sym 35977 VexRiscv._zz_35_[1]
.sym 35978 $abc$38792$n6422_1
.sym 35979 VexRiscv.decode_to_execute_RS2[25]
.sym 35980 VexRiscv._zz_193_
.sym 35982 $abc$38792$n3430_1
.sym 35983 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 35985 $abc$38792$n3524_1
.sym 35986 VexRiscv._zz_171_[1]
.sym 35987 VexRiscv._zz_195_[9]
.sym 35988 $abc$38792$n149
.sym 35989 VexRiscv._zz_195_[10]
.sym 35990 $abc$38792$n4647_1
.sym 35991 VexRiscv._zz_330_
.sym 35992 VexRiscv._zz_288_[9]
.sym 35993 VexRiscv.decode_to_execute_RS2[30]
.sym 35994 $abc$38792$n60
.sym 35995 $abc$38792$n3525_1
.sym 35996 VexRiscv._zz_79_[1]
.sym 36005 basesoc_ctrl_bus_errors[0]
.sym 36009 basesoc_ctrl_bus_errors[6]
.sym 36014 $abc$38792$n2150
.sym 36015 basesoc_ctrl_bus_errors[4]
.sym 36018 basesoc_ctrl_bus_errors[7]
.sym 36021 basesoc_ctrl_bus_errors[2]
.sym 36030 basesoc_ctrl_bus_errors[3]
.sym 36032 basesoc_ctrl_bus_errors[5]
.sym 36033 basesoc_ctrl_bus_errors[1]
.sym 36035 $nextpnr_ICESTORM_LC_0$O
.sym 36038 basesoc_ctrl_bus_errors[0]
.sym 36041 $auto$alumacc.cc:474:replace_alu$3831.C[2]
.sym 36044 basesoc_ctrl_bus_errors[1]
.sym 36047 $auto$alumacc.cc:474:replace_alu$3831.C[3]
.sym 36050 basesoc_ctrl_bus_errors[2]
.sym 36051 $auto$alumacc.cc:474:replace_alu$3831.C[2]
.sym 36053 $auto$alumacc.cc:474:replace_alu$3831.C[4]
.sym 36055 basesoc_ctrl_bus_errors[3]
.sym 36057 $auto$alumacc.cc:474:replace_alu$3831.C[3]
.sym 36059 $auto$alumacc.cc:474:replace_alu$3831.C[5]
.sym 36061 basesoc_ctrl_bus_errors[4]
.sym 36063 $auto$alumacc.cc:474:replace_alu$3831.C[4]
.sym 36065 $auto$alumacc.cc:474:replace_alu$3831.C[6]
.sym 36067 basesoc_ctrl_bus_errors[5]
.sym 36069 $auto$alumacc.cc:474:replace_alu$3831.C[5]
.sym 36071 $auto$alumacc.cc:474:replace_alu$3831.C[7]
.sym 36074 basesoc_ctrl_bus_errors[6]
.sym 36075 $auto$alumacc.cc:474:replace_alu$3831.C[6]
.sym 36077 $auto$alumacc.cc:474:replace_alu$3831.C[8]
.sym 36079 basesoc_ctrl_bus_errors[7]
.sym 36081 $auto$alumacc.cc:474:replace_alu$3831.C[7]
.sym 36082 $abc$38792$n2150
.sym 36083 clk12_$glb_clk
.sym 36084 sys_rst_$glb_sr
.sym 36085 $abc$38792$n5078
.sym 36086 $abc$38792$n5072_1
.sym 36087 $abc$38792$n4495_1
.sym 36088 basesoc_ctrl_storage[17]
.sym 36089 $abc$38792$n4453_1
.sym 36090 basesoc_ctrl_storage[19]
.sym 36091 $abc$38792$n5077_1
.sym 36092 $abc$38792$n5092_1
.sym 36093 $abc$38792$n4615
.sym 36094 VexRiscv._zz_316_[22]
.sym 36097 VexRiscv._zz_194_[30]
.sym 36098 VexRiscv._zz_330_
.sym 36099 VexRiscv._zz_194_[28]
.sym 36101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 36102 VexRiscv._zz_198_
.sym 36103 $abc$38792$n3527_1
.sym 36104 basesoc_dat_w[7]
.sym 36105 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 36106 VexRiscv._zz_79_[0]
.sym 36107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 36108 $abc$38792$n3430_1
.sym 36109 VexRiscv._zz_195_[24]
.sym 36112 basesoc_ctrl_bus_errors[23]
.sym 36113 $abc$38792$n2162
.sym 36114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 36115 $abc$38792$n151
.sym 36116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 36118 VexRiscv._zz_323_[0]
.sym 36121 $auto$alumacc.cc:474:replace_alu$3831.C[8]
.sym 36127 basesoc_ctrl_bus_errors[9]
.sym 36128 $abc$38792$n2150
.sym 36142 basesoc_ctrl_bus_errors[8]
.sym 36144 basesoc_ctrl_bus_errors[10]
.sym 36145 basesoc_ctrl_bus_errors[11]
.sym 36147 basesoc_ctrl_bus_errors[13]
.sym 36149 basesoc_ctrl_bus_errors[15]
.sym 36154 basesoc_ctrl_bus_errors[12]
.sym 36156 basesoc_ctrl_bus_errors[14]
.sym 36158 $auto$alumacc.cc:474:replace_alu$3831.C[9]
.sym 36161 basesoc_ctrl_bus_errors[8]
.sym 36162 $auto$alumacc.cc:474:replace_alu$3831.C[8]
.sym 36164 $auto$alumacc.cc:474:replace_alu$3831.C[10]
.sym 36167 basesoc_ctrl_bus_errors[9]
.sym 36168 $auto$alumacc.cc:474:replace_alu$3831.C[9]
.sym 36170 $auto$alumacc.cc:474:replace_alu$3831.C[11]
.sym 36173 basesoc_ctrl_bus_errors[10]
.sym 36174 $auto$alumacc.cc:474:replace_alu$3831.C[10]
.sym 36176 $auto$alumacc.cc:474:replace_alu$3831.C[12]
.sym 36179 basesoc_ctrl_bus_errors[11]
.sym 36180 $auto$alumacc.cc:474:replace_alu$3831.C[11]
.sym 36182 $auto$alumacc.cc:474:replace_alu$3831.C[13]
.sym 36184 basesoc_ctrl_bus_errors[12]
.sym 36186 $auto$alumacc.cc:474:replace_alu$3831.C[12]
.sym 36188 $auto$alumacc.cc:474:replace_alu$3831.C[14]
.sym 36191 basesoc_ctrl_bus_errors[13]
.sym 36192 $auto$alumacc.cc:474:replace_alu$3831.C[13]
.sym 36194 $auto$alumacc.cc:474:replace_alu$3831.C[15]
.sym 36196 basesoc_ctrl_bus_errors[14]
.sym 36198 $auto$alumacc.cc:474:replace_alu$3831.C[14]
.sym 36200 $auto$alumacc.cc:474:replace_alu$3831.C[16]
.sym 36203 basesoc_ctrl_bus_errors[15]
.sym 36204 $auto$alumacc.cc:474:replace_alu$3831.C[15]
.sym 36205 $abc$38792$n2150
.sym 36206 clk12_$glb_clk
.sym 36207 sys_rst_$glb_sr
.sym 36208 VexRiscv._zz_195_[9]
.sym 36209 VexRiscv._zz_195_[10]
.sym 36210 $abc$38792$n4604
.sym 36211 $abc$38792$n4646_1
.sym 36212 $abc$38792$n3525_1
.sym 36213 $abc$38792$n4601_1
.sym 36214 VexRiscv._zz_195_[24]
.sym 36215 $abc$38792$n3576_1
.sym 36219 VexRiscv._zz_193_
.sym 36220 $abc$38792$n3658
.sym 36221 VexRiscv._zz_41_[8]
.sym 36223 VexRiscv._zz_130_[0]
.sym 36224 $abc$38792$n3567_1
.sym 36225 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 36226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 36227 VexRiscv._zz_193_
.sym 36229 VexRiscv._zz_198_
.sym 36230 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36231 $abc$38792$n147
.sym 36232 VexRiscv._zz_35_[0]
.sym 36233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 36234 VexRiscv._zz_136_[5]
.sym 36235 VexRiscv._zz_195_[25]
.sym 36236 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 36237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 36238 VexRiscv._zz_194_[31]
.sym 36239 $abc$38792$n5506_1
.sym 36240 VexRiscv._zz_323_[24]
.sym 36241 VexRiscv._zz_321_
.sym 36242 VexRiscv._zz_196_[32]
.sym 36243 basesoc_ctrl_bus_errors[27]
.sym 36244 $auto$alumacc.cc:474:replace_alu$3831.C[16]
.sym 36252 basesoc_ctrl_bus_errors[19]
.sym 36253 basesoc_ctrl_bus_errors[20]
.sym 36255 basesoc_ctrl_bus_errors[22]
.sym 36264 basesoc_ctrl_bus_errors[23]
.sym 36265 basesoc_ctrl_bus_errors[16]
.sym 36270 basesoc_ctrl_bus_errors[21]
.sym 36274 basesoc_ctrl_bus_errors[17]
.sym 36275 basesoc_ctrl_bus_errors[18]
.sym 36276 $abc$38792$n2150
.sym 36281 $auto$alumacc.cc:474:replace_alu$3831.C[17]
.sym 36284 basesoc_ctrl_bus_errors[16]
.sym 36285 $auto$alumacc.cc:474:replace_alu$3831.C[16]
.sym 36287 $auto$alumacc.cc:474:replace_alu$3831.C[18]
.sym 36289 basesoc_ctrl_bus_errors[17]
.sym 36291 $auto$alumacc.cc:474:replace_alu$3831.C[17]
.sym 36293 $auto$alumacc.cc:474:replace_alu$3831.C[19]
.sym 36295 basesoc_ctrl_bus_errors[18]
.sym 36297 $auto$alumacc.cc:474:replace_alu$3831.C[18]
.sym 36299 $auto$alumacc.cc:474:replace_alu$3831.C[20]
.sym 36302 basesoc_ctrl_bus_errors[19]
.sym 36303 $auto$alumacc.cc:474:replace_alu$3831.C[19]
.sym 36305 $auto$alumacc.cc:474:replace_alu$3831.C[21]
.sym 36308 basesoc_ctrl_bus_errors[20]
.sym 36309 $auto$alumacc.cc:474:replace_alu$3831.C[20]
.sym 36311 $auto$alumacc.cc:474:replace_alu$3831.C[22]
.sym 36314 basesoc_ctrl_bus_errors[21]
.sym 36315 $auto$alumacc.cc:474:replace_alu$3831.C[21]
.sym 36317 $auto$alumacc.cc:474:replace_alu$3831.C[23]
.sym 36320 basesoc_ctrl_bus_errors[22]
.sym 36321 $auto$alumacc.cc:474:replace_alu$3831.C[22]
.sym 36323 $auto$alumacc.cc:474:replace_alu$3831.C[24]
.sym 36325 basesoc_ctrl_bus_errors[23]
.sym 36327 $auto$alumacc.cc:474:replace_alu$3831.C[23]
.sym 36328 $abc$38792$n2150
.sym 36329 clk12_$glb_clk
.sym 36330 sys_rst_$glb_sr
.sym 36331 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 36332 $abc$38792$n5519_1
.sym 36333 $abc$38792$n5514_1
.sym 36334 $abc$38792$n3055
.sym 36335 VexRiscv._zz_79_[3]
.sym 36336 $abc$38792$n5543_1
.sym 36337 $abc$38792$n4605_1
.sym 36338 $abc$38792$n5547_1
.sym 36340 VexRiscv._zz_164_[15]
.sym 36343 $abc$38792$n4977
.sym 36344 $abc$38792$n7852
.sym 36345 $abc$38792$n3403_1
.sym 36347 VexRiscv._zz_313_
.sym 36349 $abc$38792$n3718
.sym 36350 VexRiscv._zz_195_[9]
.sym 36351 $abc$38792$n54
.sym 36352 VexRiscv._zz_195_[15]
.sym 36355 VexRiscv._zz_193_
.sym 36356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36357 $abc$38792$n151
.sym 36358 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 36359 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 36361 VexRiscv._zz_90_
.sym 36362 $abc$38792$n4602
.sym 36363 VexRiscv._zz_195_[24]
.sym 36364 $abc$38792$n6420_1
.sym 36365 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 36366 $abc$38792$n2472
.sym 36367 $auto$alumacc.cc:474:replace_alu$3831.C[24]
.sym 36374 basesoc_ctrl_bus_errors[26]
.sym 36376 basesoc_ctrl_bus_errors[28]
.sym 36380 basesoc_ctrl_bus_errors[24]
.sym 36383 basesoc_ctrl_bus_errors[27]
.sym 36394 basesoc_ctrl_bus_errors[30]
.sym 36397 basesoc_ctrl_bus_errors[25]
.sym 36399 $abc$38792$n2150
.sym 36401 basesoc_ctrl_bus_errors[29]
.sym 36403 basesoc_ctrl_bus_errors[31]
.sym 36404 $auto$alumacc.cc:474:replace_alu$3831.C[25]
.sym 36406 basesoc_ctrl_bus_errors[24]
.sym 36408 $auto$alumacc.cc:474:replace_alu$3831.C[24]
.sym 36410 $auto$alumacc.cc:474:replace_alu$3831.C[26]
.sym 36412 basesoc_ctrl_bus_errors[25]
.sym 36414 $auto$alumacc.cc:474:replace_alu$3831.C[25]
.sym 36416 $auto$alumacc.cc:474:replace_alu$3831.C[27]
.sym 36419 basesoc_ctrl_bus_errors[26]
.sym 36420 $auto$alumacc.cc:474:replace_alu$3831.C[26]
.sym 36422 $auto$alumacc.cc:474:replace_alu$3831.C[28]
.sym 36424 basesoc_ctrl_bus_errors[27]
.sym 36426 $auto$alumacc.cc:474:replace_alu$3831.C[27]
.sym 36428 $auto$alumacc.cc:474:replace_alu$3831.C[29]
.sym 36431 basesoc_ctrl_bus_errors[28]
.sym 36432 $auto$alumacc.cc:474:replace_alu$3831.C[28]
.sym 36434 $auto$alumacc.cc:474:replace_alu$3831.C[30]
.sym 36436 basesoc_ctrl_bus_errors[29]
.sym 36438 $auto$alumacc.cc:474:replace_alu$3831.C[29]
.sym 36440 $auto$alumacc.cc:474:replace_alu$3831.C[31]
.sym 36443 basesoc_ctrl_bus_errors[30]
.sym 36444 $auto$alumacc.cc:474:replace_alu$3831.C[30]
.sym 36448 basesoc_ctrl_bus_errors[31]
.sym 36450 $auto$alumacc.cc:474:replace_alu$3831.C[31]
.sym 36451 $abc$38792$n2150
.sym 36452 clk12_$glb_clk
.sym 36453 sys_rst_$glb_sr
.sym 36454 $abc$38792$n5541_1
.sym 36455 $abc$38792$n4419
.sym 36456 $abc$38792$n5545_1
.sym 36457 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 36458 $abc$38792$n5513_1
.sym 36459 $abc$38792$n5539_1
.sym 36460 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 36461 $abc$38792$n151
.sym 36462 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 36463 $abc$38792$n5477_1
.sym 36464 $abc$38792$n4578
.sym 36466 VexRiscv.execute_to_memory_IS_DIV
.sym 36467 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 36468 basesoc_timer0_en_storage
.sym 36469 VexRiscv._zz_35_[1]
.sym 36470 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 36471 VexRiscv.CsrPlugin_hadException
.sym 36472 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 36473 VexRiscv.memory_arbitration_isValid
.sym 36474 basesoc_uart_phy_tx_busy
.sym 36475 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 36476 VexRiscv._zz_124_
.sym 36477 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 36480 VexRiscv._zz_195_[9]
.sym 36481 VexRiscv._zz_79_[1]
.sym 36482 $abc$38792$n4647_1
.sym 36483 VexRiscv._zz_193_
.sym 36484 VexRiscv._zz_330_
.sym 36485 basesoc_ctrl_bus_errors[29]
.sym 36488 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 36489 VexRiscv._zz_195_[10]
.sym 36496 VexRiscv._zz_196_[32]
.sym 36497 $abc$38792$n4193
.sym 36498 VexRiscv._zz_323_[27]
.sym 36501 $abc$38792$n4196
.sym 36511 VexRiscv._zz_196_[8]
.sym 36516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36517 $abc$38792$n3415_1
.sym 36518 VexRiscv._zz_323_[25]
.sym 36519 VexRiscv._zz_195_[8]
.sym 36520 $abc$38792$n149
.sym 36523 VexRiscv._zz_323_[24]
.sym 36524 $abc$38792$n3409_1
.sym 36525 VexRiscv._zz_323_[26]
.sym 36526 $abc$38792$n4190
.sym 36534 VexRiscv._zz_195_[8]
.sym 36535 VexRiscv._zz_196_[8]
.sym 36536 VexRiscv._zz_196_[32]
.sym 36540 $abc$38792$n3415_1
.sym 36541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36542 $abc$38792$n3409_1
.sym 36546 VexRiscv._zz_323_[26]
.sym 36552 $abc$38792$n4190
.sym 36554 $abc$38792$n149
.sym 36555 VexRiscv._zz_323_[25]
.sym 36560 VexRiscv._zz_323_[24]
.sym 36564 $abc$38792$n4196
.sym 36566 $abc$38792$n149
.sym 36567 VexRiscv._zz_323_[27]
.sym 36570 VexRiscv._zz_323_[26]
.sym 36571 $abc$38792$n4193
.sym 36573 $abc$38792$n149
.sym 36574 $abc$38792$n2459_$glb_ce
.sym 36575 clk12_$glb_clk
.sym 36577 VexRiscv._zz_195_[8]
.sym 36578 $abc$38792$n5549_1
.sym 36579 $abc$38792$n4607_1
.sym 36580 VexRiscv._zz_195_[11]
.sym 36581 VexRiscv._zz_195_[7]
.sym 36582 $abc$38792$n4595_1
.sym 36583 $abc$38792$n4598
.sym 36584 $abc$38792$n5554
.sym 36586 $abc$38792$n5539_1
.sym 36589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 36590 VexRiscv._zz_196_[32]
.sym 36592 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 36594 $abc$38792$n151
.sym 36595 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 36596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 36597 VexRiscv._zz_195_[18]
.sym 36598 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 36599 VexRiscv._zz_79_[6]
.sym 36601 VexRiscv._zz_195_[3]
.sym 36604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 36609 VexRiscv._zz_195_[24]
.sym 36611 $abc$38792$n151
.sym 36612 VexRiscv._zz_323_[25]
.sym 36620 VexRiscv._zz_196_[10]
.sym 36621 VexRiscv._zz_196_[11]
.sym 36623 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 36631 VexRiscv.memory_arbitration_isValid
.sym 36632 VexRiscv._zz_195_[6]
.sym 36633 VexRiscv._zz_90_
.sym 36636 $abc$38792$n149
.sym 36637 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 36638 VexRiscv._zz_195_[7]
.sym 36640 VexRiscv._zz_196_[6]
.sym 36641 VexRiscv._zz_196_[7]
.sym 36644 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 36645 VexRiscv._zz_195_[11]
.sym 36646 VexRiscv._zz_196_[32]
.sym 36647 VexRiscv.dBus_cmd_payload_wr
.sym 36649 VexRiscv._zz_195_[10]
.sym 36652 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 36653 VexRiscv.memory_arbitration_isValid
.sym 36654 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 36660 VexRiscv.dBus_cmd_payload_wr
.sym 36663 VexRiscv._zz_195_[7]
.sym 36664 VexRiscv._zz_196_[7]
.sym 36666 VexRiscv._zz_196_[32]
.sym 36671 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 36675 VexRiscv._zz_196_[10]
.sym 36676 VexRiscv._zz_196_[32]
.sym 36677 VexRiscv._zz_195_[10]
.sym 36682 VexRiscv._zz_90_
.sym 36688 VexRiscv._zz_196_[11]
.sym 36689 VexRiscv._zz_195_[11]
.sym 36690 VexRiscv._zz_196_[32]
.sym 36693 VexRiscv._zz_196_[32]
.sym 36695 VexRiscv._zz_195_[6]
.sym 36696 VexRiscv._zz_196_[6]
.sym 36697 $abc$38792$n149
.sym 36698 clk12_$glb_clk
.sym 36700 $abc$38792$n4640_1
.sym 36701 $abc$38792$n4586
.sym 36702 VexRiscv._zz_195_[22]
.sym 36703 VexRiscv._zz_195_[4]
.sym 36704 VexRiscv._zz_195_[12]
.sym 36705 $abc$38792$n4587_1
.sym 36706 $abc$38792$n3409_1
.sym 36707 $abc$38792$n4610
.sym 36708 $abc$38792$n5551_1
.sym 36710 basesoc_uart_phy_tx_busy
.sym 36712 VexRiscv._zz_193_
.sym 36713 VexRiscv._zz_195_[5]
.sym 36714 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 36717 VexRiscv._zz_195_[17]
.sym 36718 VexRiscv._zz_195_[18]
.sym 36719 VexRiscv._zz_195_[8]
.sym 36720 VexRiscv._zz_136_[25]
.sym 36721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 36723 $abc$38792$n5447
.sym 36725 VexRiscv._zz_321_
.sym 36727 VexRiscv._zz_196_[32]
.sym 36728 VexRiscv._zz_195_[2]
.sym 36729 $abc$38792$n4608
.sym 36730 VexRiscv._zz_194_[31]
.sym 36731 VexRiscv._zz_195_[25]
.sym 36733 VexRiscv._zz_196_[32]
.sym 36735 $abc$38792$n5506_1
.sym 36745 $abc$38792$n7425
.sym 36746 VexRiscv._zz_196_[21]
.sym 36747 VexRiscv._zz_196_[0]
.sym 36748 VexRiscv._zz_196_[23]
.sym 36750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36753 $PACKER_VCC_NET
.sym 36754 VexRiscv._zz_195_[12]
.sym 36756 VexRiscv._zz_194_[31]
.sym 36758 VexRiscv._zz_196_[32]
.sym 36759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36760 VexRiscv._zz_323_[31]
.sym 36761 $abc$38792$n145
.sym 36762 $abc$38792$n3509
.sym 36763 VexRiscv._zz_195_[21]
.sym 36765 $abc$38792$n3536_1
.sym 36768 VexRiscv._zz_195_[23]
.sym 36769 VexRiscv._zz_196_[12]
.sym 36771 VexRiscv._zz_136_[25]
.sym 36774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36775 VexRiscv._zz_136_[25]
.sym 36776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36781 VexRiscv._zz_194_[31]
.sym 36782 VexRiscv._zz_196_[32]
.sym 36783 VexRiscv._zz_196_[0]
.sym 36787 VexRiscv._zz_196_[23]
.sym 36788 VexRiscv._zz_195_[23]
.sym 36789 VexRiscv._zz_196_[32]
.sym 36792 VexRiscv._zz_323_[31]
.sym 36799 VexRiscv._zz_196_[12]
.sym 36800 VexRiscv._zz_195_[12]
.sym 36801 VexRiscv._zz_196_[32]
.sym 36804 $abc$38792$n3536_1
.sym 36805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36806 $abc$38792$n3509
.sym 36810 VexRiscv._zz_194_[31]
.sym 36811 $PACKER_VCC_NET
.sym 36812 $abc$38792$n7425
.sym 36816 VexRiscv._zz_196_[32]
.sym 36818 VexRiscv._zz_196_[21]
.sym 36819 VexRiscv._zz_195_[21]
.sym 36820 $abc$38792$n2423_$glb_ce
.sym 36821 clk12_$glb_clk
.sym 36822 $abc$38792$n145
.sym 36823 VexRiscv._zz_195_[2]
.sym 36824 $abc$38792$n4581_1
.sym 36825 $abc$38792$n4637_1
.sym 36826 VexRiscv._zz_195_[23]
.sym 36827 $abc$38792$n3466
.sym 36828 $abc$38792$n4643_1
.sym 36829 VexRiscv._zz_195_[21]
.sym 36830 $abc$38792$n4580
.sym 36831 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 36835 VexRiscv.memory_arbitration_isValid
.sym 36836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36837 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 36838 VexRiscv._zz_195_[4]
.sym 36839 VexRiscv._zz_195_[30]
.sym 36840 VexRiscv.memory_arbitration_isValid
.sym 36841 VexRiscv._zz_195_[20]
.sym 36842 VexRiscv._zz_195_[16]
.sym 36843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 36844 VexRiscv._zz_195_[13]
.sym 36845 VexRiscv._zz_321_
.sym 36847 $abc$38792$n145
.sym 36848 VexRiscv._zz_195_[5]
.sym 36852 VexRiscv._zz_195_[19]
.sym 36854 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 36855 VexRiscv._zz_195_[24]
.sym 36856 VexRiscv._zz_195_[18]
.sym 36864 VexRiscv._zz_195_[3]
.sym 36866 VexRiscv._zz_195_[22]
.sym 36872 VexRiscv._zz_196_[2]
.sym 36873 $abc$38792$n4584
.sym 36875 VexRiscv._zz_195_[4]
.sym 36876 VexRiscv._zz_196_[4]
.sym 36877 VexRiscv._zz_195_[2]
.sym 36880 VexRiscv._zz_196_[16]
.sym 36881 VexRiscv._zz_313_
.sym 36882 VexRiscv._zz_323_[25]
.sym 36884 VexRiscv._zz_196_[20]
.sym 36885 VexRiscv._zz_321_
.sym 36886 VexRiscv._zz_196_[22]
.sym 36888 VexRiscv._zz_196_[32]
.sym 36889 VexRiscv._zz_195_[16]
.sym 36892 $abc$38792$n4583_1
.sym 36894 VexRiscv._zz_195_[20]
.sym 36898 $abc$38792$n4583_1
.sym 36899 $abc$38792$n4584
.sym 36900 VexRiscv._zz_321_
.sym 36903 VexRiscv._zz_196_[2]
.sym 36904 VexRiscv._zz_195_[2]
.sym 36905 VexRiscv._zz_196_[32]
.sym 36909 VexRiscv._zz_196_[20]
.sym 36910 VexRiscv._zz_196_[32]
.sym 36912 VexRiscv._zz_195_[20]
.sym 36915 VexRiscv._zz_196_[32]
.sym 36916 VexRiscv._zz_195_[22]
.sym 36918 VexRiscv._zz_196_[22]
.sym 36921 VexRiscv._zz_195_[3]
.sym 36923 VexRiscv._zz_195_[4]
.sym 36924 VexRiscv._zz_313_
.sym 36927 VexRiscv._zz_196_[4]
.sym 36929 VexRiscv._zz_196_[32]
.sym 36930 VexRiscv._zz_195_[4]
.sym 36933 VexRiscv._zz_196_[16]
.sym 36934 VexRiscv._zz_196_[32]
.sym 36935 VexRiscv._zz_195_[16]
.sym 36942 VexRiscv._zz_323_[25]
.sym 36944 clk12_$glb_clk
.sym 36945 $abc$38792$n149_$glb_sr
.sym 36946 $abc$38792$n4650_1
.sym 36947 $abc$38792$n4662_1
.sym 36948 $abc$38792$n4632_1
.sym 36949 VexRiscv._zz_195_[25]
.sym 36950 $abc$38792$n4653_1
.sym 36951 VexRiscv._zz_195_[26]
.sym 36952 $abc$38792$n4652_1
.sym 36953 $abc$38792$n4649_1
.sym 36960 $abc$38792$n5611
.sym 36961 $PACKER_VCC_NET
.sym 36963 $PACKER_VCC_NET
.sym 36964 $abc$38792$n4353
.sym 36965 $abc$38792$n3508
.sym 36966 $abc$38792$n3507
.sym 36967 VexRiscv.CsrPlugin_mepc[27]
.sym 36968 $abc$38792$n3474
.sym 36972 VexRiscv._zz_195_[23]
.sym 36973 VexRiscv._zz_195_[1]
.sym 36975 VexRiscv._zz_195_[16]
.sym 36978 VexRiscv._zz_195_[21]
.sym 36988 VexRiscv._zz_195_[29]
.sym 36989 $abc$38792$n4655_1
.sym 36991 $abc$38792$n4659_1
.sym 36992 $abc$38792$n4665_1
.sym 36994 $abc$38792$n4656_1
.sym 36995 VexRiscv._zz_321_
.sym 36996 $abc$38792$n4658_1
.sym 37000 $abc$38792$n4590
.sym 37003 VexRiscv._zz_195_[28]
.sym 37007 VexRiscv._zz_313_
.sym 37008 VexRiscv._zz_195_[30]
.sym 37009 VexRiscv._zz_195_[6]
.sym 37010 VexRiscv._zz_195_[27]
.sym 37014 $abc$38792$n4664_1
.sym 37015 $abc$38792$n4589_1
.sym 37017 VexRiscv._zz_195_[5]
.sym 37018 VexRiscv._zz_195_[31]
.sym 37020 $abc$38792$n4658_1
.sym 37021 VexRiscv._zz_321_
.sym 37022 $abc$38792$n4659_1
.sym 37027 VexRiscv._zz_195_[28]
.sym 37028 VexRiscv._zz_195_[29]
.sym 37029 VexRiscv._zz_313_
.sym 37032 VexRiscv._zz_313_
.sym 37034 VexRiscv._zz_195_[28]
.sym 37035 VexRiscv._zz_195_[27]
.sym 37039 VexRiscv._zz_313_
.sym 37040 VexRiscv._zz_195_[30]
.sym 37041 VexRiscv._zz_195_[31]
.sym 37044 VexRiscv._zz_195_[6]
.sym 37046 VexRiscv._zz_313_
.sym 37047 VexRiscv._zz_195_[5]
.sym 37050 $abc$38792$n4665_1
.sym 37052 VexRiscv._zz_321_
.sym 37053 $abc$38792$n4664_1
.sym 37057 $abc$38792$n4589_1
.sym 37058 $abc$38792$n4590
.sym 37059 VexRiscv._zz_321_
.sym 37062 $abc$38792$n4656_1
.sym 37064 VexRiscv._zz_321_
.sym 37065 $abc$38792$n4655_1
.sym 37067 clk12_$glb_clk
.sym 37068 $abc$38792$n149_$glb_sr
.sym 37070 $abc$38792$n4631_1
.sym 37071 VexRiscv._zz_195_[19]
.sym 37073 VexRiscv._zz_195_[32]
.sym 37081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 37082 VexRiscv._zz_161_
.sym 37083 VexRiscv._zz_195_[30]
.sym 37084 VexRiscv._zz_195_[25]
.sym 37085 $abc$38792$n5951_1
.sym 37086 $abc$38792$n2180
.sym 37090 $abc$38792$n4662_1
.sym 37092 VexRiscv._zz_195_[29]
.sym 37094 VexRiscv._zz_196_[28]
.sym 37100 VexRiscv._zz_195_[2]
.sym 37104 VexRiscv._zz_195_[27]
.sym 37111 $abc$38792$n4577_1
.sym 37112 VexRiscv._zz_321_
.sym 37113 VexRiscv._zz_195_[20]
.sym 37114 $abc$38792$n4626
.sym 37115 VexRiscv._zz_195_[18]
.sym 37117 VexRiscv._zz_195_[31]
.sym 37118 $abc$38792$n4635_1
.sym 37124 VexRiscv._zz_195_[2]
.sym 37125 VexRiscv._zz_196_[31]
.sym 37126 VexRiscv._zz_196_[32]
.sym 37130 VexRiscv._zz_321_
.sym 37131 $abc$38792$n4578
.sym 37133 VexRiscv._zz_195_[1]
.sym 37134 $abc$38792$n4625_1
.sym 37136 $abc$38792$n4634_1
.sym 37138 VexRiscv._zz_195_[21]
.sym 37139 VexRiscv._zz_195_[17]
.sym 37141 VexRiscv._zz_313_
.sym 37143 VexRiscv._zz_195_[17]
.sym 37144 VexRiscv._zz_195_[18]
.sym 37145 VexRiscv._zz_313_
.sym 37149 VexRiscv._zz_195_[1]
.sym 37151 VexRiscv._zz_195_[2]
.sym 37152 VexRiscv._zz_313_
.sym 37156 VexRiscv._zz_195_[20]
.sym 37157 VexRiscv._zz_313_
.sym 37158 VexRiscv._zz_195_[21]
.sym 37161 $abc$38792$n4634_1
.sym 37163 $abc$38792$n4635_1
.sym 37164 VexRiscv._zz_321_
.sym 37167 VexRiscv._zz_196_[31]
.sym 37169 VexRiscv._zz_196_[32]
.sym 37170 VexRiscv._zz_195_[31]
.sym 37174 $abc$38792$n4626
.sym 37175 $abc$38792$n4625_1
.sym 37176 VexRiscv._zz_321_
.sym 37185 $abc$38792$n4578
.sym 37186 VexRiscv._zz_321_
.sym 37187 $abc$38792$n4577_1
.sym 37190 clk12_$glb_clk
.sym 37191 $abc$38792$n149_$glb_sr
.sym 37197 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 37212 $abc$38792$n3599_1
.sym 37215 VexRiscv._zz_195_[19]
.sym 37216 VexRiscv._zz_321_
.sym 37235 $abc$38792$n2192
.sym 37258 $abc$38792$n2180
.sym 37311 $abc$38792$n2180
.sym 37312 $abc$38792$n2192
.sym 37313 clk12_$glb_clk
.sym 37314 sys_rst_$glb_sr
.sym 37315 user_sw3
.sym 37331 VexRiscv._zz_35_[26]
.sym 37332 VexRiscv._zz_321_
.sym 37346 basesoc_uart_phy_tx_busy
.sym 37415 spiflash_cs_n
.sym 37416 $abc$38792$n2351
.sym 37422 $abc$38792$n104
.sym 37432 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 37434 $abc$38792$n4002_1
.sym 37439 $abc$38792$n3812
.sym 37448 spiflash_bus_dat_r[9]
.sym 37449 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 37459 $abc$38792$n4900_1
.sym 37461 spiflash_bus_dat_r[23]
.sym 37472 spiflash_bus_dat_r[24]
.sym 37475 $abc$38792$n2354
.sym 37479 $abc$38792$n4902_1
.sym 37480 $abc$38792$n3702
.sym 37481 spiflash_bus_dat_r[25]
.sym 37482 $abc$38792$n3695
.sym 37485 $abc$38792$n3695
.sym 37488 $abc$38792$n4898_1
.sym 37490 $abc$38792$n4900_1
.sym 37491 $abc$38792$n3702
.sym 37492 spiflash_bus_dat_r[24]
.sym 37493 $abc$38792$n3695
.sym 37520 spiflash_bus_dat_r[25]
.sym 37521 $abc$38792$n4902_1
.sym 37522 $abc$38792$n3702
.sym 37523 $abc$38792$n3695
.sym 37532 $abc$38792$n3702
.sym 37533 $abc$38792$n4898_1
.sym 37534 $abc$38792$n3695
.sym 37535 spiflash_bus_dat_r[23]
.sym 37536 $abc$38792$n2354
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 spiflash_clk
.sym 37545 basesoc_timer0_reload_storage[31]
.sym 37546 basesoc_timer0_reload_storage[28]
.sym 37548 basesoc_timer0_reload_storage[27]
.sym 37551 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 37552 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 37553 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 37554 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 37555 basesoc_uart_phy_storage[0]
.sym 37557 $abc$38792$n2354
.sym 37558 basesoc_dat_w[3]
.sym 37559 $abc$38792$n15
.sym 37560 $abc$38792$n2160
.sym 37561 spiflash_bus_dat_r[10]
.sym 37562 csrbankarray_csrbank2_bitbang_en0_w
.sym 37563 basesoc_ctrl_reset_reset_r
.sym 37564 array_muxed0[6]
.sym 37565 $abc$38792$n3621_1
.sym 37566 basesoc_adr[1]
.sym 37572 basesoc_adr[1]
.sym 37576 $abc$38792$n3695
.sym 37580 $abc$38792$n3695
.sym 37585 basesoc_dat_w[4]
.sym 37586 basesoc_dat_w[7]
.sym 37590 csrbankarray_csrbank2_bitbang0_w[2]
.sym 37594 basesoc_timer0_reload_storage[31]
.sym 37595 $abc$38792$n2398
.sym 37598 basesoc_adr[1]
.sym 37599 $abc$38792$n4902_1
.sym 37600 basesoc_uart_phy_rx_busy
.sym 37607 grant
.sym 37622 basesoc_uart_phy_rx_busy
.sym 37623 grant
.sym 37630 basesoc_vexriscv_dbus_adr[15]
.sym 37638 basesoc_vexriscv_ibus_adr[15]
.sym 37642 basesoc_vexriscv_ibus_adr[1]
.sym 37643 basesoc_uart_phy_rx_bitcount[1]
.sym 37647 $abc$38792$n2229
.sym 37648 basesoc_vexriscv_dbus_adr[1]
.sym 37665 basesoc_vexriscv_ibus_adr[15]
.sym 37666 grant
.sym 37668 basesoc_vexriscv_dbus_adr[15]
.sym 37671 grant
.sym 37672 basesoc_vexriscv_ibus_adr[1]
.sym 37673 basesoc_vexriscv_dbus_adr[1]
.sym 37695 basesoc_uart_phy_rx_bitcount[1]
.sym 37698 basesoc_uart_phy_rx_busy
.sym 37699 $abc$38792$n2229
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37704 basesoc_vexriscv_ibus_adr[2]
.sym 37705 $abc$38792$n6104_1
.sym 37706 basesoc_vexriscv_ibus_adr[0]
.sym 37707 $abc$38792$n2398
.sym 37708 array_muxed0[2]
.sym 37712 VexRiscv._zz_130_[2]
.sym 37713 basesoc_vexriscv_ibus_adr[21]
.sym 37714 basesoc_adr[0]
.sym 37715 basesoc_adr[2]
.sym 37716 VexRiscv._zz_130_[5]
.sym 37717 basesoc_timer0_reload_storage[28]
.sym 37718 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 37719 basesoc_adr[0]
.sym 37720 basesoc_we
.sym 37721 $abc$38792$n3692
.sym 37722 array_muxed0[1]
.sym 37723 spiflash_clk1
.sym 37724 spram_wren0
.sym 37725 $abc$38792$n3685
.sym 37727 $abc$38792$n2318
.sym 37728 $abc$38792$n5557
.sym 37729 $abc$38792$n3657
.sym 37730 $abc$38792$n4463_1
.sym 37731 csrbankarray_csrbank2_bitbang0_w[0]
.sym 37734 basesoc_vexriscv_dbus_adr[1]
.sym 37735 $abc$38792$n3812
.sym 37736 $abc$38792$n3702
.sym 37744 $abc$38792$n3702
.sym 37745 $abc$38792$n4904_1
.sym 37746 $abc$38792$n4908_1
.sym 37747 basesoc_uart_phy_rx_bitcount[2]
.sym 37748 basesoc_uart_phy_rx_bitcount[3]
.sym 37749 $abc$38792$n4906_1
.sym 37750 basesoc_uart_phy_rx_bitcount[0]
.sym 37753 spiflash_bus_dat_r[26]
.sym 37754 basesoc_uart_phy_rx_bitcount[1]
.sym 37756 sys_rst
.sym 37757 spiflash_bus_dat_r[30]
.sym 37758 $abc$38792$n4912
.sym 37762 $abc$38792$n3613_1
.sym 37763 $abc$38792$n3695
.sym 37765 spiflash_bus_dat_r[28]
.sym 37767 sys_rst
.sym 37768 basesoc_uart_phy_rx_busy
.sym 37769 spiflash_bus_dat_r[27]
.sym 37770 $abc$38792$n2354
.sym 37777 sys_rst
.sym 37779 $abc$38792$n3613_1
.sym 37782 $abc$38792$n3702
.sym 37783 spiflash_bus_dat_r[28]
.sym 37784 $abc$38792$n4908_1
.sym 37785 $abc$38792$n3695
.sym 37788 $abc$38792$n3695
.sym 37789 $abc$38792$n3702
.sym 37790 $abc$38792$n4904_1
.sym 37791 spiflash_bus_dat_r[26]
.sym 37794 basesoc_uart_phy_rx_bitcount[3]
.sym 37795 basesoc_uart_phy_rx_bitcount[2]
.sym 37796 basesoc_uart_phy_rx_bitcount[0]
.sym 37797 basesoc_uart_phy_rx_bitcount[1]
.sym 37800 basesoc_uart_phy_rx_bitcount[1]
.sym 37801 basesoc_uart_phy_rx_bitcount[3]
.sym 37802 basesoc_uart_phy_rx_bitcount[2]
.sym 37803 basesoc_uart_phy_rx_bitcount[0]
.sym 37806 spiflash_bus_dat_r[30]
.sym 37807 $abc$38792$n4912
.sym 37808 $abc$38792$n3702
.sym 37809 $abc$38792$n3695
.sym 37812 $abc$38792$n3695
.sym 37813 $abc$38792$n3702
.sym 37814 $abc$38792$n4906_1
.sym 37815 spiflash_bus_dat_r[27]
.sym 37818 $abc$38792$n3613_1
.sym 37819 sys_rst
.sym 37820 basesoc_uart_phy_rx_bitcount[0]
.sym 37821 basesoc_uart_phy_rx_busy
.sym 37822 $abc$38792$n2354
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 basesoc_uart_phy_rx_r
.sym 37826 basesoc_uart_phy_rx_busy
.sym 37827 $abc$38792$n3610
.sym 37828 $abc$38792$n3613_1
.sym 37829 array_muxed0[9]
.sym 37831 $abc$38792$n5211_1
.sym 37832 $abc$38792$n5557
.sym 37834 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 37835 $abc$38792$n2310
.sym 37836 $abc$38792$n5077_1
.sym 37837 basesoc_dat_w[1]
.sym 37838 $abc$38792$n4965_1
.sym 37840 slave_sel[2]
.sym 37841 spiflash_bus_dat_r[29]
.sym 37843 spiflash_bus_dat_r[27]
.sym 37844 $abc$38792$n3547_1
.sym 37845 array_muxed1[3]
.sym 37846 $abc$38792$n7851
.sym 37847 $abc$38792$n2984
.sym 37848 VexRiscv._zz_171_[0]
.sym 37849 $abc$38792$n3695
.sym 37850 basesoc_adr[1]
.sym 37851 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 37852 $abc$38792$n3686
.sym 37853 sys_rst
.sym 37855 $abc$38792$n3546_1
.sym 37856 $abc$38792$n5557
.sym 37858 array_muxed0[5]
.sym 37859 array_muxed0[8]
.sym 37860 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37870 basesoc_vexriscv_dbus_adr[21]
.sym 37871 spiflash_bus_dat_r[31]
.sym 37873 basesoc_vexriscv_dbus_adr[17]
.sym 37875 basesoc_vexriscv_dbus_adr[18]
.sym 37876 basesoc_vexriscv_ibus_adr[16]
.sym 37877 basesoc_vexriscv_dbus_adr[16]
.sym 37878 csrbankarray_csrbank2_bitbang_en0_w
.sym 37879 $abc$38792$n4501_1
.sym 37880 basesoc_vexriscv_ibus_adr[18]
.sym 37883 basesoc_vexriscv_ibus_adr[17]
.sym 37884 $abc$38792$n2472
.sym 37888 $abc$38792$n4502
.sym 37890 $abc$38792$n4463_1
.sym 37891 csrbankarray_csrbank2_bitbang0_w[0]
.sym 37894 basesoc_vexriscv_ibus_adr[21]
.sym 37895 $abc$38792$n4462
.sym 37897 grant
.sym 37905 basesoc_vexriscv_ibus_adr[16]
.sym 37906 basesoc_vexriscv_dbus_adr[16]
.sym 37908 grant
.sym 37912 basesoc_vexriscv_dbus_adr[17]
.sym 37913 grant
.sym 37914 basesoc_vexriscv_ibus_adr[17]
.sym 37918 $abc$38792$n4502
.sym 37920 $abc$38792$n4501_1
.sym 37925 $abc$38792$n4462
.sym 37926 $abc$38792$n4463_1
.sym 37929 csrbankarray_csrbank2_bitbang_en0_w
.sym 37931 spiflash_bus_dat_r[31]
.sym 37932 csrbankarray_csrbank2_bitbang0_w[0]
.sym 37935 basesoc_vexriscv_dbus_adr[18]
.sym 37936 basesoc_vexriscv_ibus_adr[18]
.sym 37937 grant
.sym 37941 basesoc_vexriscv_ibus_adr[21]
.sym 37942 basesoc_vexriscv_dbus_adr[21]
.sym 37944 grant
.sym 37945 $abc$38792$n2472
.sym 37946 clk12_$glb_clk
.sym 37948 $abc$38792$n2318
.sym 37949 $abc$38792$n122
.sym 37951 array_muxed0[8]
.sym 37952 $abc$38792$n126
.sym 37953 array_muxed0[12]
.sym 37954 array_muxed0[13]
.sym 37955 $abc$38792$n140
.sym 37956 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 37957 basesoc_vexriscv_dbus_adr[18]
.sym 37959 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 37960 $abc$38792$n124
.sym 37961 VexRiscv._zz_130_[7]
.sym 37962 sys_rst
.sym 37963 basesoc_vexriscv_dbus_adr[16]
.sym 37964 basesoc_timer0_reload_storage[11]
.sym 37965 spiflash_miso
.sym 37966 array_muxed0[11]
.sym 37967 $abc$38792$n120
.sym 37968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 37969 array_muxed0[3]
.sym 37970 array_muxed0[7]
.sym 37972 basesoc_dat_w[4]
.sym 37973 basesoc_timer0_reload_storage[31]
.sym 37974 $abc$38792$n3933
.sym 37975 VexRiscv._zz_171_[1]
.sym 37976 basesoc_vexriscv_ibus_adr[13]
.sym 37977 $abc$38792$n7851
.sym 37978 $abc$38792$n3975
.sym 37979 $abc$38792$n2310
.sym 37980 basesoc_vexriscv_ibus_adr[12]
.sym 37981 $abc$38792$n4462
.sym 37982 basesoc_timer0_load_storage[0]
.sym 37983 $abc$38792$n4041
.sym 37990 grant
.sym 37991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 37992 basesoc_adr[4]
.sym 37993 basesoc_timer0_load_storage[24]
.sym 37994 basesoc_vexriscv_dbus_adr[5]
.sym 37997 $abc$38792$n3545_1
.sym 37998 basesoc_timer0_eventmanager_storage
.sym 37999 $abc$38792$n6443
.sym 38001 $abc$38792$n4969_1
.sym 38002 $abc$38792$n6372_1
.sym 38006 VexRiscv._zz_171_[0]
.sym 38007 VexRiscv._zz_130_[2]
.sym 38009 VexRiscv.decode_to_execute_RS2[10]
.sym 38011 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 38014 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 38015 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 38016 $abc$38792$n7851
.sym 38017 VexRiscv._zz_171_[1]
.sym 38018 basesoc_vexriscv_ibus_adr[5]
.sym 38022 $abc$38792$n6372_1
.sym 38023 $abc$38792$n4969_1
.sym 38025 $abc$38792$n6443
.sym 38029 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 38035 grant
.sym 38036 basesoc_vexriscv_ibus_adr[5]
.sym 38037 basesoc_vexriscv_dbus_adr[5]
.sym 38043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 38046 VexRiscv.decode_to_execute_RS2[10]
.sym 38047 VexRiscv._zz_171_[1]
.sym 38048 VexRiscv._zz_130_[2]
.sym 38049 VexRiscv._zz_171_[0]
.sym 38052 $abc$38792$n3545_1
.sym 38053 basesoc_timer0_load_storage[24]
.sym 38054 basesoc_adr[4]
.sym 38055 basesoc_timer0_eventmanager_storage
.sym 38060 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 38064 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 38068 $abc$38792$n7851
.sym 38069 clk12_$glb_clk
.sym 38071 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 38072 $abc$38792$n4935_1
.sym 38073 basesoc_bus_wishbone_dat_r[7]
.sym 38074 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 38075 $abc$38792$n4926
.sym 38076 $abc$38792$n2166
.sym 38077 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 38078 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 38080 array_muxed0[12]
.sym 38081 $abc$38792$n2160
.sym 38082 basesoc_adr[4]
.sym 38083 spiflash_i
.sym 38084 $abc$38792$n6053
.sym 38085 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 38086 basesoc_adr[4]
.sym 38087 $abc$38792$n3647_1
.sym 38088 $abc$38792$n3545_1
.sym 38089 array_muxed0[5]
.sym 38091 basesoc_adr[2]
.sym 38092 sys_rst
.sym 38093 por_rst
.sym 38094 $abc$38792$n2308
.sym 38095 VexRiscv.decode_to_execute_RS2[10]
.sym 38096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 38097 basesoc_uart_phy_storage[28]
.sym 38098 $abc$38792$n4082
.sym 38099 $abc$38792$n3593_1
.sym 38100 $abc$38792$n6343
.sym 38101 grant
.sym 38102 basesoc_timer0_reload_storage[24]
.sym 38103 basesoc_uart_phy_storage[31]
.sym 38104 basesoc_adr[1]
.sym 38105 $abc$38792$n3647_1
.sym 38106 cas_switches_status[3]
.sym 38112 $abc$38792$n6444_1
.sym 38113 basesoc_we
.sym 38114 $abc$38792$n3548_1
.sym 38115 $abc$38792$n6441_1
.sym 38116 $abc$38792$n6404_1
.sym 38117 $abc$38792$n5079_1
.sym 38118 basesoc_adr[0]
.sym 38119 $abc$38792$n3647_1
.sym 38120 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 38121 basesoc_adr[2]
.sym 38122 $abc$38792$n3686
.sym 38123 sys_rst
.sym 38124 $abc$38792$n6446
.sym 38125 $abc$38792$n3562_1
.sym 38126 basesoc_timer0_reload_storage[24]
.sym 38127 $abc$38792$n6092_1
.sym 38130 cas_switches_status[3]
.sym 38131 $abc$38792$n5077_1
.sym 38132 $abc$38792$n3564_1
.sym 38133 $abc$38792$n6442
.sym 38135 $abc$38792$n3545_1
.sym 38136 $abc$38792$n3650
.sym 38137 $abc$38792$n3646
.sym 38138 $abc$38792$n6093_1
.sym 38139 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 38141 basesoc_adr[4]
.sym 38142 basesoc_timer0_load_storage[0]
.sym 38143 $abc$38792$n6445
.sym 38145 $abc$38792$n6404_1
.sym 38146 $abc$38792$n5077_1
.sym 38147 $abc$38792$n3548_1
.sym 38148 $abc$38792$n5079_1
.sym 38152 $abc$38792$n3646
.sym 38153 $abc$38792$n3650
.sym 38154 sys_rst
.sym 38157 basesoc_adr[2]
.sym 38158 $abc$38792$n6441_1
.sym 38159 basesoc_adr[4]
.sym 38160 $abc$38792$n6442
.sym 38164 basesoc_adr[0]
.sym 38165 $abc$38792$n3686
.sym 38166 cas_switches_status[3]
.sym 38169 $abc$38792$n6445
.sym 38170 $abc$38792$n3647_1
.sym 38171 $abc$38792$n6444_1
.sym 38172 $abc$38792$n6446
.sym 38175 basesoc_timer0_reload_storage[24]
.sym 38176 $abc$38792$n3564_1
.sym 38177 basesoc_timer0_load_storage[0]
.sym 38178 $abc$38792$n3562_1
.sym 38181 $abc$38792$n3548_1
.sym 38182 basesoc_we
.sym 38183 sys_rst
.sym 38184 $abc$38792$n3545_1
.sym 38187 $abc$38792$n6093_1
.sym 38188 $abc$38792$n6092_1
.sym 38189 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 38190 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38194 $abc$38792$n6096_1
.sym 38195 $abc$38792$n4936
.sym 38196 $abc$38792$n6318_1
.sym 38197 $abc$38792$n4927_1
.sym 38198 $abc$38792$n4462
.sym 38199 $abc$38792$n6319_1
.sym 38200 basesoc_uart_phy_storage[12]
.sym 38201 $abc$38792$n6317_1
.sym 38203 basesoc_uart_rx_fifo_consume[3]
.sym 38204 basesoc_uart_rx_fifo_consume[3]
.sym 38205 $abc$38792$n6354
.sym 38206 $abc$38792$n6366
.sym 38207 basesoc_we
.sym 38208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38209 basesoc_adr[0]
.sym 38210 $abc$38792$n2310
.sym 38211 sys_rst
.sym 38212 $abc$38792$n3646
.sym 38213 $abc$38792$n5079_1
.sym 38214 $abc$38792$n3682_1
.sym 38215 grant
.sym 38216 basesoc_timer0_value[9]
.sym 38217 basesoc_timer0_load_storage[24]
.sym 38218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 38220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38221 $abc$38792$n4463_1
.sym 38222 $abc$38792$n4004_1
.sym 38223 $abc$38792$n3646
.sym 38224 $abc$38792$n94
.sym 38225 $abc$38792$n5557
.sym 38226 $abc$38792$n3520_1
.sym 38227 $abc$38792$n3812
.sym 38228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 38229 basesoc_ctrl_reset_reset_r
.sym 38235 $abc$38792$n3997_1
.sym 38236 $abc$38792$n6344
.sym 38238 $abc$38792$n3932
.sym 38243 $abc$38792$n3933
.sym 38246 $abc$38792$n3932
.sym 38248 $abc$38792$n4007_1
.sym 38249 $abc$38792$n3987_1
.sym 38253 $abc$38792$n4041
.sym 38256 $abc$38792$n3931_1
.sym 38257 $abc$38792$n4070
.sym 38258 $abc$38792$n4082
.sym 38260 $abc$38792$n6343
.sym 38264 $abc$38792$n3931_1
.sym 38266 $abc$38792$n4002_1
.sym 38268 $abc$38792$n3931_1
.sym 38269 $abc$38792$n3932
.sym 38270 $abc$38792$n4070
.sym 38271 $abc$38792$n3933
.sym 38274 $abc$38792$n3933
.sym 38275 $abc$38792$n3931_1
.sym 38276 $abc$38792$n3932
.sym 38277 $abc$38792$n4041
.sym 38280 $abc$38792$n3931_1
.sym 38281 $abc$38792$n3933
.sym 38282 $abc$38792$n3997_1
.sym 38283 $abc$38792$n3932
.sym 38286 $abc$38792$n3933
.sym 38287 $abc$38792$n3932
.sym 38288 $abc$38792$n4082
.sym 38289 $abc$38792$n3931_1
.sym 38292 $abc$38792$n3932
.sym 38293 $abc$38792$n3931_1
.sym 38294 $abc$38792$n4007_1
.sym 38295 $abc$38792$n3933
.sym 38298 $abc$38792$n3933
.sym 38299 $abc$38792$n3931_1
.sym 38300 $abc$38792$n3987_1
.sym 38301 $abc$38792$n3932
.sym 38304 $abc$38792$n4002_1
.sym 38305 $abc$38792$n3931_1
.sym 38306 $abc$38792$n3932
.sym 38307 $abc$38792$n3933
.sym 38310 $abc$38792$n3931_1
.sym 38311 $abc$38792$n6343
.sym 38312 $abc$38792$n6344
.sym 38317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 38318 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 38320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 38321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 38322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 38323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 38324 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38326 $abc$38792$n151
.sym 38327 $abc$38792$n151
.sym 38328 $abc$38792$n3520_1
.sym 38329 basesoc_timer0_reload_storage[19]
.sym 38330 $abc$38792$n3353_1
.sym 38331 basesoc_vexriscv_ibus_adr[4]
.sym 38332 $abc$38792$n3932
.sym 38333 $abc$38792$n4965_1
.sym 38334 basesoc_timer0_reload_storage[17]
.sym 38336 $abc$38792$n4007_1
.sym 38337 basesoc_ctrl_reset_reset_r
.sym 38338 $abc$38792$n2162
.sym 38339 $abc$38792$n3997_1
.sym 38340 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 38341 $abc$38792$n3562_1
.sym 38342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 38343 $abc$38792$n4043
.sym 38344 $abc$38792$n2435
.sym 38345 $abc$38792$n6427_1
.sym 38347 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 38348 $abc$38792$n6353
.sym 38349 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 38350 $abc$38792$n3655
.sym 38351 basesoc_uart_phy_storage[30]
.sym 38352 $abc$38792$n3695
.sym 38361 $abc$38792$n4043
.sym 38363 $abc$38792$n3999_1
.sym 38364 $abc$38792$n6353
.sym 38365 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 38366 $abc$38792$n4069_1
.sym 38367 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 38368 $abc$38792$n4071
.sym 38369 $abc$38792$n4084_1
.sym 38370 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 38371 $abc$38792$n3931_1
.sym 38372 $abc$38792$n4009_1
.sym 38374 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 38376 $abc$38792$n3822
.sym 38378 $abc$38792$n3989_1
.sym 38379 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 38381 $abc$38792$n3822
.sym 38382 $abc$38792$n4004_1
.sym 38385 $abc$38792$n2435
.sym 38386 $abc$38792$n6354
.sym 38387 $abc$38792$n3285
.sym 38389 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 38391 $abc$38792$n3931_1
.sym 38392 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 38393 $abc$38792$n3822
.sym 38394 $abc$38792$n4004_1
.sym 38397 $abc$38792$n3999_1
.sym 38398 $abc$38792$n3931_1
.sym 38399 $abc$38792$n3822
.sym 38400 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 38403 $abc$38792$n4084_1
.sym 38404 $abc$38792$n3822
.sym 38405 $abc$38792$n3931_1
.sym 38406 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 38409 $abc$38792$n4043
.sym 38410 $abc$38792$n3931_1
.sym 38411 $abc$38792$n3822
.sym 38412 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 38415 $abc$38792$n6353
.sym 38417 $abc$38792$n3931_1
.sym 38418 $abc$38792$n6354
.sym 38421 $abc$38792$n4009_1
.sym 38422 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 38423 $abc$38792$n3822
.sym 38424 $abc$38792$n3931_1
.sym 38427 $abc$38792$n3285
.sym 38428 $abc$38792$n4069_1
.sym 38429 $abc$38792$n3822
.sym 38430 $abc$38792$n4071
.sym 38433 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 38434 $abc$38792$n3989_1
.sym 38435 $abc$38792$n3822
.sym 38436 $abc$38792$n3931_1
.sym 38437 $abc$38792$n2435
.sym 38438 clk12_$glb_clk
.sym 38439 VexRiscv.reset_$glb_sr
.sym 38440 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 38441 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 38442 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 38443 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 38444 $abc$38792$n3989_1
.sym 38445 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 38446 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 38447 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 38449 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 38450 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 38451 $abc$38792$n4034
.sym 38452 basesoc_timer0_reload_storage[20]
.sym 38453 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 38454 $abc$38792$n3650
.sym 38455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 38456 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 38457 $abc$38792$n3291
.sym 38458 $abc$38792$n3992_1
.sym 38459 $abc$38792$n3249
.sym 38460 $abc$38792$n3240
.sym 38461 $abc$38792$n3252
.sym 38462 $abc$38792$n4962
.sym 38463 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 38464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 38465 basesoc_timer0_reload_storage[31]
.sym 38467 basesoc_timer0_reload_storage[14]
.sym 38468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 38469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 38470 $abc$38792$n3933
.sym 38471 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 38472 basesoc_vexriscv_ibus_adr[13]
.sym 38473 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 38474 $abc$38792$n4092
.sym 38475 $abc$38792$n5943
.sym 38485 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 38486 $abc$38792$n4101
.sym 38488 $abc$38792$n3822
.sym 38492 $abc$38792$n3725_1
.sym 38493 VexRiscv._zz_239_
.sym 38494 $abc$38792$n4019
.sym 38495 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 38496 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 38498 $abc$38792$n6333_1
.sym 38500 $abc$38792$n6358
.sym 38501 $abc$38792$n6338
.sym 38502 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 38504 $abc$38792$n6339
.sym 38505 $abc$38792$n4072_1
.sym 38506 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 38507 $abc$38792$n4060_1
.sym 38508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 38509 $abc$38792$n6359
.sym 38510 $abc$38792$n3931_1
.sym 38512 $abc$38792$n6334_1
.sym 38514 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 38515 $abc$38792$n4060_1
.sym 38516 $abc$38792$n3931_1
.sym 38517 $abc$38792$n3822
.sym 38520 $abc$38792$n3822
.sym 38521 $abc$38792$n3931_1
.sym 38522 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 38523 $abc$38792$n4019
.sym 38526 $abc$38792$n3931_1
.sym 38527 $abc$38792$n4072_1
.sym 38528 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 38529 $abc$38792$n3822
.sym 38532 $abc$38792$n4101
.sym 38533 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 38534 $abc$38792$n3822
.sym 38535 $abc$38792$n3931_1
.sym 38538 $abc$38792$n3931_1
.sym 38539 $abc$38792$n6333_1
.sym 38540 $abc$38792$n6334_1
.sym 38544 $abc$38792$n6358
.sym 38545 $abc$38792$n3931_1
.sym 38546 $abc$38792$n6359
.sym 38550 $abc$38792$n3931_1
.sym 38552 $abc$38792$n6338
.sym 38553 $abc$38792$n6339
.sym 38556 VexRiscv._zz_239_
.sym 38557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 38558 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 38559 $abc$38792$n3725_1
.sym 38563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 38564 $abc$38792$n6333_1
.sym 38565 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 38566 $abc$38792$n6358
.sym 38567 $abc$38792$n6359
.sym 38568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 38569 $abc$38792$n6357
.sym 38570 $abc$38792$n6334_1
.sym 38572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 38573 VexRiscv.decode_to_execute_RS2[29]
.sym 38574 $abc$38792$n3933
.sym 38575 $abc$38792$n3999_1
.sym 38576 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 38577 $abc$38792$n4009_1
.sym 38578 VexRiscv._zz_41_[11]
.sym 38579 $abc$38792$n5649
.sym 38580 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 38581 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 38582 $abc$38792$n3657
.sym 38583 $abc$38792$n7851
.sym 38584 $abc$38792$n2314
.sym 38585 $abc$38792$n3932
.sym 38586 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 38587 $abc$38792$n6338
.sym 38588 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 38589 $abc$38792$n5947
.sym 38590 $abc$38792$n3900
.sym 38591 $abc$38792$n4072_1
.sym 38592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38593 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 38594 $abc$38792$n5955
.sym 38595 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 38596 $abc$38792$n5957
.sym 38597 basesoc_dat_w[5]
.sym 38598 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 38605 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 38606 $abc$38792$n3933
.sym 38607 $abc$38792$n6322_1
.sym 38608 $abc$38792$n3964
.sym 38611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 38612 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 38614 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38615 $abc$38792$n2435
.sym 38616 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 38619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38621 $PACKER_GND_NET
.sym 38623 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 38625 $abc$38792$n3932
.sym 38630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 38632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38633 $abc$38792$n3932
.sym 38637 $abc$38792$n3932
.sym 38638 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38639 $abc$38792$n3933
.sym 38640 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 38643 $PACKER_GND_NET
.sym 38652 $PACKER_GND_NET
.sym 38655 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 38657 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 38658 $abc$38792$n3933
.sym 38661 $abc$38792$n3932
.sym 38662 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 38663 $abc$38792$n3933
.sym 38664 $abc$38792$n6322_1
.sym 38667 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 38668 $abc$38792$n3932
.sym 38669 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 38670 $abc$38792$n3933
.sym 38673 $abc$38792$n3933
.sym 38674 $abc$38792$n6322_1
.sym 38675 $abc$38792$n3964
.sym 38676 $abc$38792$n3932
.sym 38679 $abc$38792$n3932
.sym 38680 $abc$38792$n3933
.sym 38681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 38682 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38683 $abc$38792$n2435
.sym 38684 clk12_$glb_clk
.sym 38687 $abc$38792$n5935
.sym 38688 $abc$38792$n5937
.sym 38689 $abc$38792$n5939
.sym 38690 $abc$38792$n5941
.sym 38691 $abc$38792$n5943
.sym 38692 $abc$38792$n5945
.sym 38693 $abc$38792$n5947
.sym 38696 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 38697 $abc$38792$n4002_1
.sym 38698 $abc$38792$n6348
.sym 38699 $abc$38792$n3267
.sym 38700 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38701 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 38702 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38703 basesoc_timer0_en_storage
.sym 38704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 38705 $abc$38792$n3297
.sym 38706 $abc$38792$n3933
.sym 38707 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 38708 $abc$38792$n3822
.sym 38709 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 38710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 38711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 38712 $abc$38792$n5963
.sym 38713 $abc$38792$n6339
.sym 38714 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 38715 $abc$38792$n3264
.sym 38716 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 38717 basesoc_ctrl_reset_reset_r
.sym 38718 $abc$38792$n3520_1
.sym 38719 $abc$38792$n3812
.sym 38720 basesoc_timer0_load_storage[17]
.sym 38721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 38729 $abc$38792$n3933
.sym 38732 $abc$38792$n3932
.sym 38733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 38735 $abc$38792$n84
.sym 38737 $abc$38792$n3933
.sym 38738 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38739 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 38741 $abc$38792$n3523_1
.sym 38744 $abc$38792$n151
.sym 38745 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 38747 VexRiscv._zz_233_
.sym 38748 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 38749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 38751 VexRiscv._zz_257_[3]
.sym 38752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38753 $abc$38792$n3527_1
.sym 38754 $abc$38792$n2472
.sym 38755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38756 $abc$38792$n3521_1
.sym 38760 $abc$38792$n3521_1
.sym 38762 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 38763 $abc$38792$n3523_1
.sym 38768 $abc$38792$n84
.sym 38773 VexRiscv._zz_257_[3]
.sym 38775 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 38779 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 38780 $abc$38792$n3523_1
.sym 38781 $abc$38792$n3521_1
.sym 38785 $abc$38792$n151
.sym 38791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 38792 $abc$38792$n3933
.sym 38793 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38799 $abc$38792$n3527_1
.sym 38802 $abc$38792$n3932
.sym 38803 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 38804 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 38805 $abc$38792$n3933
.sym 38806 $abc$38792$n2472
.sym 38807 clk12_$glb_clk
.sym 38808 VexRiscv._zz_233_
.sym 38809 $abc$38792$n5949
.sym 38810 $abc$38792$n5951
.sym 38811 $abc$38792$n5953
.sym 38812 $abc$38792$n5955
.sym 38813 $abc$38792$n5957
.sym 38814 $abc$38792$n5959
.sym 38815 $abc$38792$n5961
.sym 38816 $abc$38792$n5963
.sym 38818 $abc$38792$n2482
.sym 38819 $abc$38792$n2482
.sym 38821 $abc$38792$n3520_1
.sym 38823 VexRiscv._zz_171_[0]
.sym 38824 $abc$38792$n5939
.sym 38825 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 38826 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 38827 $abc$38792$n3933
.sym 38828 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 38829 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 38830 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 38831 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 38832 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 38833 $abc$38792$n3562_1
.sym 38834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 38835 $abc$38792$n6353
.sym 38836 basesoc_uart_phy_storage[30]
.sym 38837 $abc$38792$n6427_1
.sym 38838 $abc$38792$n3655
.sym 38839 $abc$38792$n3695
.sym 38840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 38841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 38843 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 38844 cas_g_n
.sym 38851 $abc$38792$n94
.sym 38852 $abc$38792$n3933
.sym 38853 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 38854 basesoc_adr[0]
.sym 38855 basesoc_adr[1]
.sym 38857 basesoc_uart_phy_storage[30]
.sym 38860 $abc$38792$n3933
.sym 38862 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 38864 $abc$38792$n6337
.sym 38866 $abc$38792$n4034
.sym 38868 $abc$38792$n2160
.sym 38869 basesoc_dat_w[5]
.sym 38871 $abc$38792$n6352
.sym 38872 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 38873 basesoc_vexriscv_ibus_adr[19]
.sym 38876 basesoc_vexriscv_dbus_adr[19]
.sym 38877 basesoc_uart_phy_storage[14]
.sym 38879 $abc$38792$n3932
.sym 38880 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 38881 grant
.sym 38883 $abc$38792$n3933
.sym 38884 $abc$38792$n6337
.sym 38885 $abc$38792$n3932
.sym 38886 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 38889 basesoc_vexriscv_ibus_adr[19]
.sym 38890 grant
.sym 38891 basesoc_vexriscv_dbus_adr[19]
.sym 38895 basesoc_uart_phy_storage[14]
.sym 38896 basesoc_adr[1]
.sym 38897 basesoc_adr[0]
.sym 38898 basesoc_uart_phy_storage[30]
.sym 38901 basesoc_dat_w[5]
.sym 38908 $abc$38792$n94
.sym 38913 $abc$38792$n6352
.sym 38914 $abc$38792$n3933
.sym 38915 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 38916 $abc$38792$n3932
.sym 38919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 38921 $abc$38792$n3933
.sym 38922 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 38925 $abc$38792$n6337
.sym 38926 $abc$38792$n3932
.sym 38927 $abc$38792$n3933
.sym 38928 $abc$38792$n4034
.sym 38929 $abc$38792$n2160
.sym 38930 clk12_$glb_clk
.sym 38931 sys_rst_$glb_sr
.sym 38932 $abc$38792$n5965
.sym 38933 $abc$38792$n5967
.sym 38934 $abc$38792$n5969
.sym 38935 $abc$38792$n5971
.sym 38936 $abc$38792$n5973
.sym 38937 $abc$38792$n5975
.sym 38938 $abc$38792$n5977
.sym 38939 $abc$38792$n5979
.sym 38941 VexRiscv.decode_to_execute_RS2[22]
.sym 38942 VexRiscv.decode_to_execute_RS2[22]
.sym 38943 $abc$38792$n3812
.sym 38944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 38945 $abc$38792$n94
.sym 38946 VexRiscv._zz_130_[7]
.sym 38947 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 38948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38949 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 38952 basesoc_uart_phy_storage[10]
.sym 38953 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 38954 $abc$38792$n6349
.sym 38955 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 38956 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 38957 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 38958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 38959 basesoc_uart_phy_storage[5]
.sym 38960 basesoc_timer0_reload_storage[14]
.sym 38961 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 38962 $abc$38792$n3527_1
.sym 38963 $abc$38792$n3527_1
.sym 38964 basesoc_vexriscv_ibus_adr[13]
.sym 38965 basesoc_timer0_reload_storage[31]
.sym 38966 $abc$38792$n4092
.sym 38967 basesoc_timer0_eventmanager_status_w
.sym 38973 $abc$38792$n5949
.sym 38975 $abc$38792$n5953
.sym 38979 $abc$38792$n5961
.sym 38983 basesoc_uart_phy_tx_busy
.sym 38990 $abc$38792$n5967
.sym 38996 $abc$38792$n5979
.sym 38997 $abc$38792$n5965
.sym 38999 $abc$38792$n5969
.sym 39003 $abc$38792$n5977
.sym 39007 $abc$38792$n5967
.sym 39009 basesoc_uart_phy_tx_busy
.sym 39012 basesoc_uart_phy_tx_busy
.sym 39014 $abc$38792$n5979
.sym 39019 basesoc_uart_phy_tx_busy
.sym 39021 $abc$38792$n5977
.sym 39024 basesoc_uart_phy_tx_busy
.sym 39027 $abc$38792$n5953
.sym 39031 $abc$38792$n5969
.sym 39033 basesoc_uart_phy_tx_busy
.sym 39036 basesoc_uart_phy_tx_busy
.sym 39039 $abc$38792$n5961
.sym 39042 $abc$38792$n5949
.sym 39045 basesoc_uart_phy_tx_busy
.sym 39048 basesoc_uart_phy_tx_busy
.sym 39050 $abc$38792$n5965
.sym 39053 clk12_$glb_clk
.sym 39054 sys_rst_$glb_sr
.sym 39055 $abc$38792$n5981
.sym 39056 $abc$38792$n5983
.sym 39057 $abc$38792$n5985
.sym 39058 $abc$38792$n5987
.sym 39059 $abc$38792$n5989
.sym 39060 $abc$38792$n5991
.sym 39061 $abc$38792$n5993
.sym 39062 $abc$38792$n5995
.sym 39065 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 39066 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 39067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 39068 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 39069 $abc$38792$n2314
.sym 39071 VexRiscv._zz_171_[0]
.sym 39073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 39074 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 39076 basesoc_uart_phy_storage[17]
.sym 39077 basesoc_uart_phy_storage[18]
.sym 39079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 39080 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 39081 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 39082 $abc$38792$n3900
.sym 39084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39085 $abc$38792$n6352
.sym 39086 $abc$38792$n2282
.sym 39087 $abc$38792$n4072_1
.sym 39088 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 39089 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 39090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 39097 $abc$38792$n3698
.sym 39100 $abc$38792$n5973
.sym 39101 basesoc_timer0_en_storage
.sym 39105 $abc$38792$n5167
.sym 39107 $abc$38792$n5971
.sym 39108 $abc$38792$n5679
.sym 39109 $abc$38792$n5975
.sym 39112 basesoc_uart_phy_tx_busy
.sym 39115 $abc$38792$n5987
.sym 39116 basesoc_timer0_load_storage[14]
.sym 39119 $abc$38792$n5995
.sym 39120 basesoc_timer0_reload_storage[14]
.sym 39125 $abc$38792$n3696
.sym 39127 basesoc_timer0_eventmanager_status_w
.sym 39130 $abc$38792$n5995
.sym 39131 basesoc_uart_phy_tx_busy
.sym 39135 $abc$38792$n5679
.sym 39136 basesoc_timer0_eventmanager_status_w
.sym 39137 basesoc_timer0_reload_storage[14]
.sym 39141 $abc$38792$n5167
.sym 39143 basesoc_timer0_load_storage[14]
.sym 39144 basesoc_timer0_en_storage
.sym 39147 $abc$38792$n3698
.sym 39150 $abc$38792$n3696
.sym 39153 basesoc_uart_phy_tx_busy
.sym 39155 $abc$38792$n5975
.sym 39160 basesoc_uart_phy_tx_busy
.sym 39162 $abc$38792$n5971
.sym 39166 $abc$38792$n5987
.sym 39167 basesoc_uart_phy_tx_busy
.sym 39172 $abc$38792$n5973
.sym 39174 basesoc_uart_phy_tx_busy
.sym 39176 clk12_$glb_clk
.sym 39177 sys_rst_$glb_sr
.sym 39178 $abc$38792$n5836
.sym 39179 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 39180 basesoc_timer0_value[17]
.sym 39181 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 39182 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 39183 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 39184 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 39185 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 39188 VexRiscv._zz_130_[2]
.sym 39190 $abc$38792$n5661
.sym 39191 VexRiscv._zz_41_[25]
.sym 39192 $abc$38792$n2324
.sym 39194 $abc$38792$n3646
.sym 39195 $abc$38792$n2472
.sym 39196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 39197 VexRiscv._zz_171_[1]
.sym 39198 basesoc_uart_phy_storage[29]
.sym 39199 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 39202 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39203 $abc$38792$n3520_1
.sym 39204 basesoc_timer0_load_storage[17]
.sym 39205 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39206 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 39207 $abc$38792$n3264
.sym 39208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 39209 basesoc_uart_rx_fifo_do_read
.sym 39210 basesoc_ctrl_reset_reset_r
.sym 39211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 39212 $abc$38792$n3812
.sym 39213 $abc$38792$n2164
.sym 39219 $abc$38792$n3665
.sym 39221 VexRiscv._zz_198_
.sym 39222 basesoc_uart_rx_fifo_consume[3]
.sym 39230 $abc$38792$n3695
.sym 39233 VexRiscv._zz_130_[4]
.sym 39237 basesoc_uart_rx_fifo_consume[2]
.sym 39238 spiflash_counter[0]
.sym 39239 basesoc_adr[4]
.sym 39241 basesoc_uart_rx_fifo_consume[0]
.sym 39242 sys_rst
.sym 39244 $PACKER_VCC_NET
.sym 39245 $abc$38792$n3646
.sym 39246 $abc$38792$n2282
.sym 39250 basesoc_uart_rx_fifo_consume[1]
.sym 39251 $nextpnr_ICESTORM_LC_10$O
.sym 39254 basesoc_uart_rx_fifo_consume[0]
.sym 39257 $auto$alumacc.cc:474:replace_alu$3894.C[2]
.sym 39259 basesoc_uart_rx_fifo_consume[1]
.sym 39263 $auto$alumacc.cc:474:replace_alu$3894.C[3]
.sym 39266 basesoc_uart_rx_fifo_consume[2]
.sym 39267 $auto$alumacc.cc:474:replace_alu$3894.C[2]
.sym 39270 basesoc_uart_rx_fifo_consume[3]
.sym 39273 $auto$alumacc.cc:474:replace_alu$3894.C[3]
.sym 39276 basesoc_adr[4]
.sym 39277 sys_rst
.sym 39278 $abc$38792$n3665
.sym 39279 $abc$38792$n3646
.sym 39284 VexRiscv._zz_130_[4]
.sym 39285 VexRiscv._zz_198_
.sym 39288 $PACKER_VCC_NET
.sym 39290 basesoc_uart_rx_fifo_consume[0]
.sym 39294 sys_rst
.sym 39296 spiflash_counter[0]
.sym 39297 $abc$38792$n3695
.sym 39298 $abc$38792$n2282
.sym 39299 clk12_$glb_clk
.sym 39300 sys_rst_$glb_sr
.sym 39301 $abc$38792$n2282
.sym 39302 basesoc_timer0_load_storage[16]
.sym 39303 $abc$38792$n4531
.sym 39304 $abc$38792$n2306
.sym 39305 $abc$38792$n4519
.sym 39307 $abc$38792$n4517
.sym 39308 basesoc_timer0_load_storage[17]
.sym 39312 $abc$38792$n5077_1
.sym 39313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 39314 VexRiscv.decode_to_execute_RS2[8]
.sym 39315 VexRiscv._zz_171_[0]
.sym 39316 $abc$38792$n5173_1
.sym 39318 $abc$38792$n2482
.sym 39321 $abc$38792$n2316
.sym 39322 $abc$38792$n2482
.sym 39324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 39325 cas_g_n
.sym 39326 $abc$38792$n3655
.sym 39327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 39328 sys_rst
.sym 39329 $abc$38792$n6427_1
.sym 39330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 39331 $abc$38792$n2464
.sym 39332 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 39333 $abc$38792$n3562_1
.sym 39334 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 39335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 39336 basesoc_uart_rx_fifo_consume[1]
.sym 39342 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 39344 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 39345 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 39346 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39348 $abc$38792$n3932
.sym 39350 $abc$38792$n4076
.sym 39352 VexRiscv.decode_to_execute_RS2[10]
.sym 39353 VexRiscv._zz_198_
.sym 39355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 39360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 39361 $abc$38792$n3933
.sym 39362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39365 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39369 $abc$38792$n6352
.sym 39371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 39375 VexRiscv._zz_198_
.sym 39378 VexRiscv.decode_to_execute_RS2[10]
.sym 39384 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 39387 $abc$38792$n3932
.sym 39388 $abc$38792$n3933
.sym 39389 $abc$38792$n6352
.sym 39390 $abc$38792$n4076
.sym 39393 $abc$38792$n3933
.sym 39394 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 39396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 39399 $abc$38792$n3932
.sym 39400 $abc$38792$n3933
.sym 39401 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 39402 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 39411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39417 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 39418 $abc$38792$n3932
.sym 39419 $abc$38792$n3933
.sym 39420 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39421 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 39422 clk12_$glb_clk
.sym 39424 $abc$38792$n4424
.sym 39425 $abc$38792$n4211
.sym 39426 VexRiscv._zz_194_[3]
.sym 39427 VexRiscv._zz_194_[2]
.sym 39428 VexRiscv._zz_194_[4]
.sym 39429 $abc$38792$n4533
.sym 39430 VexRiscv._zz_194_[1]
.sym 39431 VexRiscv._zz_194_[5]
.sym 39433 VexRiscv._zz_200_[22]
.sym 39435 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 39436 VexRiscv.decode_to_execute_RS2[15]
.sym 39437 VexRiscv._zz_130_[6]
.sym 39439 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 39440 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 39441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 39444 $abc$38792$n2486
.sym 39445 basesoc_timer0_en_storage
.sym 39446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39447 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 39448 basesoc_vexriscv_ibus_adr[13]
.sym 39450 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 39451 $abc$38792$n2135
.sym 39453 VexRiscv.decode_to_execute_RS2[25]
.sym 39454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 39455 VexRiscv.decode_to_execute_RS2[18]
.sym 39457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 39458 $abc$38792$n3527_1
.sym 39459 $abc$38792$n5183_1
.sym 39467 $abc$38792$n2135
.sym 39470 VexRiscv._zz_198_
.sym 39471 VexRiscv.decode_to_execute_RS2[18]
.sym 39477 VexRiscv.decode_to_execute_RS2[17]
.sym 39478 VexRiscv._zz_198_
.sym 39479 VexRiscv.decode_to_execute_RS2[19]
.sym 39482 basesoc_ctrl_reset_reset_r
.sym 39483 VexRiscv.decode_to_execute_RS2[21]
.sym 39487 VexRiscv.decode_to_execute_RS2[22]
.sym 39491 VexRiscv._zz_130_[2]
.sym 39495 VexRiscv.decode_to_execute_RS2[23]
.sym 39498 VexRiscv.decode_to_execute_RS2[21]
.sym 39499 VexRiscv._zz_198_
.sym 39504 VexRiscv.decode_to_execute_RS2[17]
.sym 39506 VexRiscv._zz_198_
.sym 39510 VexRiscv.decode_to_execute_RS2[22]
.sym 39511 VexRiscv._zz_198_
.sym 39516 VexRiscv._zz_198_
.sym 39518 VexRiscv.decode_to_execute_RS2[19]
.sym 39524 VexRiscv.decode_to_execute_RS2[18]
.sym 39525 VexRiscv._zz_198_
.sym 39528 VexRiscv.decode_to_execute_RS2[23]
.sym 39529 VexRiscv._zz_198_
.sym 39535 VexRiscv._zz_198_
.sym 39537 VexRiscv._zz_130_[2]
.sym 39542 basesoc_ctrl_reset_reset_r
.sym 39544 $abc$38792$n2135
.sym 39545 clk12_$glb_clk
.sym 39546 sys_rst_$glb_sr
.sym 39547 VexRiscv._zz_316_[1]
.sym 39548 VexRiscv._zz_194_[9]
.sym 39549 VexRiscv._zz_316_[3]
.sym 39550 VexRiscv._zz_194_[6]
.sym 39551 VexRiscv._zz_194_[8]
.sym 39552 VexRiscv._zz_316_[5]
.sym 39553 VexRiscv._zz_194_[0]
.sym 39554 VexRiscv._zz_316_[2]
.sym 39555 VexRiscv._zz_195_[7]
.sym 39558 VexRiscv._zz_195_[7]
.sym 39560 VexRiscv.decode_to_execute_RS2[20]
.sym 39562 VexRiscv._zz_90_
.sym 39563 VexRiscv._zz_41_[12]
.sym 39565 VexRiscv._zz_90_
.sym 39566 VexRiscv._zz_198_
.sym 39567 basesoc_dat_w[3]
.sym 39569 VexRiscv._zz_171_[0]
.sym 39570 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 39571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39573 $abc$38792$n2472
.sym 39574 VexRiscv._zz_79_[1]
.sym 39575 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39576 $abc$38792$n3761_1
.sym 39578 $abc$38792$n3900
.sym 39579 VexRiscv._zz_194_[1]
.sym 39580 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 39581 $abc$38792$n3935
.sym 39588 VexRiscv.decode_to_execute_RS2[26]
.sym 39590 $abc$38792$n3768_1
.sym 39592 $abc$38792$n3761_1
.sym 39594 VexRiscv._zz_198_
.sym 39598 VexRiscv.decode_to_execute_RS2[24]
.sym 39599 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39600 $abc$38792$n3769
.sym 39602 VexRiscv.decode_to_execute_RS2[27]
.sym 39606 VexRiscv.decode_to_execute_RS2[23]
.sym 39607 $abc$38792$n3520_1
.sym 39609 VexRiscv.decode_to_execute_RS2[22]
.sym 39610 VexRiscv.decode_to_execute_RS2[28]
.sym 39611 $abc$38792$n3770_1
.sym 39613 VexRiscv.decode_to_execute_RS2[25]
.sym 39615 $abc$38792$n6299_1
.sym 39616 $abc$38792$n151
.sym 39618 VexRiscv.decode_to_execute_RS2[29]
.sym 39621 VexRiscv._zz_198_
.sym 39624 VexRiscv.decode_to_execute_RS2[29]
.sym 39627 $abc$38792$n3769
.sym 39628 $abc$38792$n3761_1
.sym 39629 $abc$38792$n3770_1
.sym 39630 $abc$38792$n3768_1
.sym 39633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39640 VexRiscv.decode_to_execute_RS2[28]
.sym 39642 VexRiscv._zz_198_
.sym 39645 VexRiscv.decode_to_execute_RS2[28]
.sym 39646 VexRiscv.decode_to_execute_RS2[27]
.sym 39647 VexRiscv.decode_to_execute_RS2[26]
.sym 39648 VexRiscv.decode_to_execute_RS2[29]
.sym 39651 $abc$38792$n151
.sym 39653 $abc$38792$n3520_1
.sym 39654 $abc$38792$n6299_1
.sym 39657 VexRiscv._zz_198_
.sym 39658 VexRiscv.decode_to_execute_RS2[27]
.sym 39663 VexRiscv.decode_to_execute_RS2[22]
.sym 39664 VexRiscv.decode_to_execute_RS2[25]
.sym 39665 VexRiscv.decode_to_execute_RS2[24]
.sym 39666 VexRiscv.decode_to_execute_RS2[23]
.sym 39667 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 39668 clk12_$glb_clk
.sym 39670 VexRiscv._zz_316_[13]
.sym 39671 VexRiscv._zz_194_[10]
.sym 39672 VexRiscv._zz_194_[12]
.sym 39673 VexRiscv._zz_194_[13]
.sym 39674 VexRiscv._zz_194_[11]
.sym 39675 VexRiscv._zz_316_[11]
.sym 39676 VexRiscv._zz_194_[16]
.sym 39677 VexRiscv._zz_194_[17]
.sym 39682 VexRiscv.decode_to_execute_RS2[31]
.sym 39683 VexRiscv._zz_171_[1]
.sym 39684 $abc$38792$n2472
.sym 39685 VexRiscv._zz_194_[6]
.sym 39686 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 39687 VexRiscv.decode_to_execute_RS2[13]
.sym 39688 VexRiscv.decode_to_execute_RS2[26]
.sym 39689 VexRiscv._zz_194_[7]
.sym 39690 $abc$38792$n2464
.sym 39691 $abc$38792$n149
.sym 39692 VexRiscv.decode_to_execute_RS2[26]
.sym 39693 VexRiscv.decode_to_execute_RS2[14]
.sym 39694 VexRiscv._zz_199_
.sym 39695 VexRiscv._zz_194_[11]
.sym 39696 $abc$38792$n6424_1
.sym 39697 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39698 $abc$38792$n149
.sym 39699 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 39700 VexRiscv._zz_79_[1]
.sym 39701 $abc$38792$n2472
.sym 39702 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 39703 $abc$38792$n3520_1
.sym 39704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 39705 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 39712 $abc$38792$n5510_1
.sym 39713 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39714 VexRiscv._zz_323_[0]
.sym 39715 VexRiscv._zz_35_[0]
.sym 39716 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39718 $abc$38792$n6416_1
.sym 39720 VexRiscv._zz_194_[9]
.sym 39722 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 39723 VexRiscv._zz_194_[8]
.sym 39724 $abc$38792$n5506_1
.sym 39725 VexRiscv._zz_35_[1]
.sym 39731 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 39734 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 39735 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39736 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 39738 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 39750 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39751 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 39752 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39753 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 39758 VexRiscv._zz_194_[9]
.sym 39759 VexRiscv._zz_323_[0]
.sym 39764 VexRiscv._zz_35_[1]
.sym 39768 VexRiscv._zz_35_[0]
.sym 39774 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 39775 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 39776 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39777 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39781 VexRiscv._zz_194_[8]
.sym 39783 VexRiscv._zz_323_[0]
.sym 39786 $abc$38792$n5510_1
.sym 39787 $abc$38792$n5506_1
.sym 39788 $abc$38792$n6416_1
.sym 39789 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 39791 clk12_$glb_clk
.sym 39792 VexRiscv.reset_$glb_sr
.sym 39793 VexRiscv._zz_194_[27]
.sym 39794 VexRiscv._zz_194_[28]
.sym 39795 VexRiscv._zz_194_[22]
.sym 39796 VexRiscv._zz_194_[29]
.sym 39797 VexRiscv._zz_194_[30]
.sym 39798 VexRiscv._zz_194_[23]
.sym 39799 VexRiscv._zz_194_[31]
.sym 39800 VexRiscv._zz_194_[21]
.sym 39802 VexRiscv._zz_316_[11]
.sym 39803 $abc$38792$n151
.sym 39804 $abc$38792$n3520_1
.sym 39805 $abc$38792$n151
.sym 39806 basesoc_timer0_load_storage[22]
.sym 39808 VexRiscv._zz_323_[0]
.sym 39809 VexRiscv.decode_to_execute_RS2[24]
.sym 39810 VexRiscv._zz_194_[17]
.sym 39811 VexRiscv._zz_323_[0]
.sym 39812 VexRiscv.decode_to_execute_RS2[12]
.sym 39813 VexRiscv.CsrPlugin_mepc[27]
.sym 39814 VexRiscv._zz_194_[10]
.sym 39816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 39817 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 39818 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 39819 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 39820 basesoc_uart_rx_fifo_consume[1]
.sym 39821 $abc$38792$n6427_1
.sym 39822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 39823 $abc$38792$n2464
.sym 39825 $abc$38792$n3562_1
.sym 39826 $abc$38792$n3655
.sym 39827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 39828 sys_rst
.sym 39834 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 39835 VexRiscv._zz_288_[8]
.sym 39837 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39838 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 39840 VexRiscv._zz_198_
.sym 39843 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 39844 $abc$38792$n3760
.sym 39846 $abc$38792$n6414_1
.sym 39847 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39848 $abc$38792$n5506_1
.sym 39849 $abc$38792$n5505
.sym 39851 VexRiscv._zz_171_[1]
.sym 39854 VexRiscv._zz_199_
.sym 39855 VexRiscv._zz_323_[0]
.sym 39857 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39858 VexRiscv._zz_124_
.sym 39859 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 39860 VexRiscv._zz_194_[22]
.sym 39861 $abc$38792$n149
.sym 39862 VexRiscv.CsrPlugin_mepc[20]
.sym 39863 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 39864 $abc$38792$n3935
.sym 39865 VexRiscv.CsrPlugin_mepc[14]
.sym 39868 VexRiscv.CsrPlugin_mepc[20]
.sym 39869 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 39870 $abc$38792$n3935
.sym 39873 $abc$38792$n5506_1
.sym 39874 $abc$38792$n5505
.sym 39875 $abc$38792$n6414_1
.sym 39876 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 39879 VexRiscv.CsrPlugin_mepc[14]
.sym 39881 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 39882 $abc$38792$n3935
.sym 39885 VexRiscv._zz_288_[8]
.sym 39891 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 39894 VexRiscv._zz_124_
.sym 39897 VexRiscv._zz_323_[0]
.sym 39899 VexRiscv._zz_194_[22]
.sym 39903 VexRiscv._zz_198_
.sym 39904 $abc$38792$n3760
.sym 39905 VexRiscv._zz_199_
.sym 39906 VexRiscv._zz_171_[1]
.sym 39909 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39910 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39911 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39912 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 39913 $abc$38792$n149
.sym 39914 clk12_$glb_clk
.sym 39916 $abc$38792$n4496
.sym 39917 VexRiscv._zz_316_[31]
.sym 39918 $abc$38792$n4451_1
.sym 39919 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 39920 $abc$38792$n4450
.sym 39921 VexRiscv._zz_316_[21]
.sym 39922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 39923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 39924 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 39925 VexRiscv._zz_194_[23]
.sym 39928 $abc$38792$n2486
.sym 39929 VexRiscv._zz_194_[31]
.sym 39930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 39931 VexRiscv._zz_194_[20]
.sym 39932 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 39934 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 39935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39936 $abc$38792$n5506_1
.sym 39937 VexRiscv._zz_194_[26]
.sym 39938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 39940 $abc$38792$n5183_1
.sym 39941 VexRiscv._zz_195_[24]
.sym 39942 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 39943 $abc$38792$n2135
.sym 39944 VexRiscv._zz_124_
.sym 39945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 39946 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 39947 $abc$38792$n3430_1
.sym 39948 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 39949 VexRiscv._zz_330_
.sym 39951 basesoc_vexriscv_ibus_adr[29]
.sym 39957 $abc$38792$n151
.sym 39959 $abc$38792$n2135
.sym 39960 $abc$38792$n151
.sym 39961 $abc$38792$n60
.sym 39962 $abc$38792$n3658
.sym 39964 $abc$38792$n3567_1
.sym 39965 $abc$38792$n5078
.sym 39966 basesoc_dat_w[3]
.sym 39967 basesoc_ctrl_bus_errors[10]
.sym 39968 basesoc_ctrl_bus_errors[11]
.sym 39970 $abc$38792$n3658
.sym 39971 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39973 $abc$38792$n3520_1
.sym 39974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 39975 basesoc_ctrl_bus_errors[18]
.sym 39976 basesoc_ctrl_bus_errors[19]
.sym 39977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 39978 basesoc_ctrl_storage[19]
.sym 39979 $abc$38792$n74
.sym 39980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 39981 basesoc_dat_w[1]
.sym 39985 $abc$38792$n3562_1
.sym 39986 $abc$38792$n3655
.sym 39990 $abc$38792$n3655
.sym 39991 $abc$38792$n3567_1
.sym 39992 basesoc_ctrl_bus_errors[11]
.sym 39993 basesoc_ctrl_storage[19]
.sym 39996 $abc$38792$n3658
.sym 39997 basesoc_ctrl_bus_errors[18]
.sym 39998 basesoc_ctrl_bus_errors[10]
.sym 39999 $abc$38792$n3655
.sym 40002 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 40003 $abc$38792$n151
.sym 40004 $abc$38792$n3520_1
.sym 40005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 40010 basesoc_dat_w[1]
.sym 40014 $abc$38792$n3520_1
.sym 40015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40016 $abc$38792$n151
.sym 40017 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 40023 basesoc_dat_w[3]
.sym 40026 $abc$38792$n3658
.sym 40027 basesoc_ctrl_bus_errors[19]
.sym 40029 $abc$38792$n5078
.sym 40032 $abc$38792$n3562_1
.sym 40033 $abc$38792$n74
.sym 40034 $abc$38792$n3567_1
.sym 40035 $abc$38792$n60
.sym 40036 $abc$38792$n2135
.sym 40037 clk12_$glb_clk
.sym 40038 sys_rst_$glb_sr
.sym 40040 basesoc_uart_rx_fifo_consume[1]
.sym 40041 VexRiscv._zz_315_[0]
.sym 40042 $abc$38792$n4993
.sym 40043 $abc$38792$n4977
.sym 40044 VexRiscv._zz_316_[0]
.sym 40045 $abc$38792$n3718
.sym 40046 $abc$38792$n5408_1
.sym 40047 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40048 VexRiscv.decode_to_execute_RS2[29]
.sym 40051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 40052 VexRiscv._zz_193_
.sym 40054 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 40055 $abc$38792$n5072_1
.sym 40056 $abc$38792$n151
.sym 40057 VexRiscv._zz_199_
.sym 40058 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 40059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 40060 $abc$38792$n2472
.sym 40061 $abc$38792$n151
.sym 40062 VexRiscv._zz_288_[8]
.sym 40063 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40064 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 40066 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 40067 VexRiscv._zz_194_[1]
.sym 40068 $abc$38792$n5506_1
.sym 40069 VexRiscv._zz_316_[21]
.sym 40070 $abc$38792$n3900
.sym 40071 VexRiscv._zz_136_[6]
.sym 40072 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 40073 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 40080 VexRiscv._zz_195_[9]
.sym 40082 basesoc_ctrl_bus_errors[18]
.sym 40083 basesoc_ctrl_bus_errors[19]
.sym 40086 $abc$38792$n4605_1
.sym 40087 VexRiscv._zz_313_
.sym 40088 basesoc_ctrl_bus_errors[16]
.sym 40089 basesoc_ctrl_bus_errors[17]
.sym 40090 $abc$38792$n4604
.sym 40091 $abc$38792$n3055
.sym 40093 $abc$38792$n4647_1
.sym 40096 VexRiscv._zz_124_
.sym 40097 VexRiscv._zz_195_[10]
.sym 40098 VexRiscv._zz_195_[25]
.sym 40099 $abc$38792$n4602
.sym 40102 VexRiscv._zz_195_[24]
.sym 40104 VexRiscv._zz_321_
.sym 40105 VexRiscv._zz_195_[10]
.sym 40106 VexRiscv._zz_195_[11]
.sym 40107 $abc$38792$n4646_1
.sym 40109 $abc$38792$n4601_1
.sym 40114 VexRiscv._zz_321_
.sym 40115 $abc$38792$n4601_1
.sym 40116 $abc$38792$n4602
.sym 40119 $abc$38792$n4604
.sym 40121 VexRiscv._zz_321_
.sym 40122 $abc$38792$n4605_1
.sym 40125 VexRiscv._zz_195_[10]
.sym 40126 VexRiscv._zz_195_[11]
.sym 40128 VexRiscv._zz_313_
.sym 40131 VexRiscv._zz_313_
.sym 40132 VexRiscv._zz_195_[25]
.sym 40134 VexRiscv._zz_195_[24]
.sym 40137 $abc$38792$n3055
.sym 40139 VexRiscv._zz_124_
.sym 40143 VexRiscv._zz_313_
.sym 40144 VexRiscv._zz_195_[9]
.sym 40145 VexRiscv._zz_195_[10]
.sym 40149 $abc$38792$n4646_1
.sym 40151 $abc$38792$n4647_1
.sym 40152 VexRiscv._zz_321_
.sym 40155 basesoc_ctrl_bus_errors[16]
.sym 40156 basesoc_ctrl_bus_errors[18]
.sym 40157 basesoc_ctrl_bus_errors[19]
.sym 40158 basesoc_ctrl_bus_errors[17]
.sym 40160 clk12_$glb_clk
.sym 40161 $abc$38792$n149_$glb_sr
.sym 40162 VexRiscv._zz_124_
.sym 40163 $abc$38792$n4981
.sym 40164 basesoc_uart_phy_uart_clk_txen
.sym 40165 $abc$38792$n5407_1
.sym 40166 VexRiscv._zz_79_[10]
.sym 40167 $abc$38792$n4975
.sym 40168 basesoc_timer0_value[22]
.sym 40169 $abc$38792$n4979
.sym 40171 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 40174 VexRiscv._zz_195_[9]
.sym 40175 VexRiscv.decode_to_execute_RS2[30]
.sym 40176 VexRiscv._zz_330_
.sym 40177 $abc$38792$n4993
.sym 40178 VexRiscv._zz_288_[9]
.sym 40179 $abc$38792$n5408_1
.sym 40180 $abc$38792$n7852
.sym 40181 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 40182 $abc$38792$n3527_1
.sym 40183 $abc$38792$n7852
.sym 40184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 40185 $abc$38792$n60
.sym 40186 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40187 VexRiscv._zz_194_[11]
.sym 40188 $abc$38792$n6424_1
.sym 40189 VexRiscv._zz_195_[1]
.sym 40190 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 40191 $abc$38792$n3520_1
.sym 40192 VexRiscv._zz_195_[11]
.sym 40193 $abc$38792$n2472
.sym 40194 VexRiscv._zz_195_[2]
.sym 40195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 40196 $abc$38792$n149
.sym 40197 VexRiscv._zz_79_[1]
.sym 40203 VexRiscv._zz_195_[9]
.sym 40204 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 40205 VexRiscv._zz_35_[3]
.sym 40206 $abc$38792$n5506_1
.sym 40207 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 40209 VexRiscv._zz_136_[5]
.sym 40210 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 40211 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 40214 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 40215 $abc$38792$n5513_1
.sym 40217 VexRiscv._zz_196_[32]
.sym 40218 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 40219 $abc$38792$n6420_1
.sym 40222 VexRiscv._zz_196_[9]
.sym 40223 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40224 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 40225 $abc$38792$n5538_1
.sym 40227 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 40228 $abc$38792$n5519_1
.sym 40229 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 40231 VexRiscv._zz_136_[6]
.sym 40238 VexRiscv._zz_35_[3]
.sym 40242 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 40243 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40244 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 40245 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40248 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40249 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 40250 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40251 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 40254 VexRiscv._zz_136_[6]
.sym 40256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 40257 VexRiscv._zz_136_[5]
.sym 40260 $abc$38792$n6420_1
.sym 40261 $abc$38792$n5506_1
.sym 40262 $abc$38792$n5519_1
.sym 40263 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 40266 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 40267 $abc$38792$n5538_1
.sym 40268 $abc$38792$n5513_1
.sym 40269 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 40272 VexRiscv._zz_195_[9]
.sym 40273 VexRiscv._zz_196_[32]
.sym 40275 VexRiscv._zz_196_[9]
.sym 40278 $abc$38792$n5513_1
.sym 40279 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 40280 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 40281 $abc$38792$n5538_1
.sym 40283 clk12_$glb_clk
.sym 40284 VexRiscv.reset_$glb_sr
.sym 40285 VexRiscv._zz_79_[6]
.sym 40286 $abc$38792$n4997
.sym 40287 $abc$38792$n4991
.sym 40288 $abc$38792$n3900
.sym 40289 VexRiscv._zz_50_[14]
.sym 40290 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 40291 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40292 $abc$38792$n5530_1
.sym 40293 $abc$38792$n3430_1
.sym 40294 basesoc_timer0_load_storage[22]
.sym 40298 VexRiscv._zz_195_[3]
.sym 40299 VexRiscv._zz_318_[0]
.sym 40300 $abc$38792$n2162
.sym 40301 VexRiscv._zz_35_[3]
.sym 40302 $abc$38792$n2482
.sym 40303 $abc$38792$n5514_1
.sym 40305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 40306 $abc$38792$n4981
.sym 40309 VexRiscv._zz_255_[0]
.sym 40310 VexRiscv._zz_50_[14]
.sym 40311 $abc$38792$n5538_1
.sym 40312 $abc$38792$n5952_1
.sym 40313 $abc$38792$n6427_1
.sym 40314 $abc$38792$n3419
.sym 40315 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 40316 VexRiscv._zz_313_
.sym 40317 VexRiscv._zz_195_[12]
.sym 40318 $abc$38792$n6427_1
.sym 40319 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 40320 sys_rst
.sym 40326 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 40327 $abc$38792$n4419
.sym 40328 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 40330 $abc$38792$n5513_1
.sym 40331 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 40334 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 40335 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40336 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 40340 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 40341 $abc$38792$n151
.sym 40342 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 40343 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 40344 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 40345 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 40346 VexRiscv._zz_193_
.sym 40349 $abc$38792$n3520_1
.sym 40350 VexRiscv._zz_193_
.sym 40351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 40353 $abc$38792$n2472
.sym 40354 $abc$38792$n5513_1
.sym 40356 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40357 $abc$38792$n5538_1
.sym 40359 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 40360 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 40361 $abc$38792$n5538_1
.sym 40362 $abc$38792$n5513_1
.sym 40365 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 40366 $abc$38792$n151
.sym 40367 VexRiscv._zz_193_
.sym 40368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 40371 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 40372 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 40373 $abc$38792$n5538_1
.sym 40374 $abc$38792$n5513_1
.sym 40377 VexRiscv._zz_193_
.sym 40378 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 40379 $abc$38792$n3520_1
.sym 40380 $abc$38792$n151
.sym 40383 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40386 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40389 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 40390 $abc$38792$n5538_1
.sym 40391 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 40392 $abc$38792$n5513_1
.sym 40395 $abc$38792$n151
.sym 40396 $abc$38792$n4419
.sym 40397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 40398 $abc$38792$n3520_1
.sym 40401 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40402 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 40404 VexRiscv._zz_193_
.sym 40405 $abc$38792$n2472
.sym 40406 clk12_$glb_clk
.sym 40408 basesoc_vexriscv_ibus_adr[27]
.sym 40409 $abc$38792$n5537_1
.sym 40410 $abc$38792$n5017
.sym 40411 $abc$38792$n5019
.sym 40412 $abc$38792$n4426
.sym 40413 basesoc_vexriscv_ibus_adr[29]
.sym 40414 $abc$38792$n5551_1
.sym 40415 $abc$38792$n5538_1
.sym 40416 $abc$38792$n3812
.sym 40420 $abc$38792$n5541_1
.sym 40421 $abc$38792$n3414_1
.sym 40422 VexRiscv.memory_arbitration_isValid
.sym 40424 $abc$38792$n2453
.sym 40425 $abc$38792$n5506_1
.sym 40426 $abc$38792$n5545_1
.sym 40428 VexRiscv._zz_195_[25]
.sym 40429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 40430 VexRiscv._zz_35_[0]
.sym 40431 $abc$38792$n4991
.sym 40432 VexRiscv.execute_arbitration_isValid
.sym 40435 basesoc_vexriscv_ibus_adr[29]
.sym 40436 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 40438 VexRiscv._zz_35_[6]
.sym 40439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40440 VexRiscv._zz_195_[8]
.sym 40441 VexRiscv._zz_330_
.sym 40442 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40443 VexRiscv._zz_195_[4]
.sym 40452 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 40453 $abc$38792$n5513_1
.sym 40454 $abc$38792$n4595_1
.sym 40455 $abc$38792$n4598
.sym 40456 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 40459 $abc$38792$n4599_1
.sym 40461 VexRiscv._zz_195_[12]
.sym 40462 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 40463 VexRiscv._zz_195_[9]
.sym 40464 $abc$38792$n4596
.sym 40466 $abc$38792$n4608
.sym 40468 VexRiscv._zz_195_[11]
.sym 40469 VexRiscv._zz_195_[7]
.sym 40472 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 40473 VexRiscv._zz_195_[8]
.sym 40475 $abc$38792$n4607_1
.sym 40476 VexRiscv._zz_313_
.sym 40478 VexRiscv._zz_321_
.sym 40480 $abc$38792$n5538_1
.sym 40482 $abc$38792$n4598
.sym 40483 $abc$38792$n4599_1
.sym 40484 VexRiscv._zz_321_
.sym 40488 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 40489 $abc$38792$n5538_1
.sym 40490 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 40491 $abc$38792$n5513_1
.sym 40494 VexRiscv._zz_313_
.sym 40495 VexRiscv._zz_195_[11]
.sym 40497 VexRiscv._zz_195_[12]
.sym 40500 $abc$38792$n4608
.sym 40502 $abc$38792$n4607_1
.sym 40503 VexRiscv._zz_321_
.sym 40506 $abc$38792$n4596
.sym 40508 VexRiscv._zz_321_
.sym 40509 $abc$38792$n4595_1
.sym 40513 VexRiscv._zz_313_
.sym 40514 VexRiscv._zz_195_[8]
.sym 40515 VexRiscv._zz_195_[7]
.sym 40518 VexRiscv._zz_313_
.sym 40519 VexRiscv._zz_195_[8]
.sym 40521 VexRiscv._zz_195_[9]
.sym 40525 $abc$38792$n5513_1
.sym 40526 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 40527 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 40529 clk12_$glb_clk
.sym 40530 $abc$38792$n149_$glb_sr
.sym 40531 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 40532 $abc$38792$n5952_1
.sym 40533 $abc$38792$n3419
.sym 40534 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 40535 $abc$38792$n5557_1
.sym 40536 $abc$38792$n5553_1
.sym 40537 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40538 $abc$38792$n5037
.sym 40540 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 40543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 40544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 40545 $abc$38792$n2472
.sym 40546 VexRiscv._zz_130_[3]
.sym 40547 $abc$38792$n5549_1
.sym 40548 VexRiscv._zz_195_[24]
.sym 40549 VexRiscv._zz_195_[19]
.sym 40550 VexRiscv._zz_195_[5]
.sym 40551 VexRiscv._zz_195_[11]
.sym 40552 $abc$38792$n5537_1
.sym 40553 VexRiscv._zz_195_[7]
.sym 40554 $abc$38792$n5017
.sym 40555 VexRiscv._zz_195_[12]
.sym 40556 VexRiscv._zz_196_[1]
.sym 40557 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 40558 VexRiscv._zz_195_[11]
.sym 40559 $abc$38792$n3409_1
.sym 40560 VexRiscv._zz_196_[3]
.sym 40562 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40565 VexRiscv._zz_195_[26]
.sym 40566 VexRiscv._zz_195_[23]
.sym 40572 $abc$38792$n4640_1
.sym 40574 VexRiscv._zz_195_[22]
.sym 40576 VexRiscv._zz_196_[3]
.sym 40577 VexRiscv._zz_321_
.sym 40579 $abc$38792$n4641_1
.sym 40581 $abc$38792$n4586
.sym 40582 VexRiscv._zz_195_[13]
.sym 40583 VexRiscv._zz_195_[23]
.sym 40585 $abc$38792$n4587_1
.sym 40586 VexRiscv._zz_313_
.sym 40588 VexRiscv._zz_321_
.sym 40590 VexRiscv._zz_196_[32]
.sym 40592 VexRiscv._zz_195_[12]
.sym 40593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40595 $abc$38792$n4610
.sym 40596 VexRiscv._zz_195_[3]
.sym 40598 $abc$38792$n3410
.sym 40599 VexRiscv._zz_195_[4]
.sym 40601 VexRiscv._zz_195_[5]
.sym 40602 $abc$38792$n4611_1
.sym 40603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40605 VexRiscv._zz_195_[22]
.sym 40606 VexRiscv._zz_313_
.sym 40607 VexRiscv._zz_195_[23]
.sym 40611 VexRiscv._zz_313_
.sym 40612 VexRiscv._zz_195_[5]
.sym 40614 VexRiscv._zz_195_[4]
.sym 40617 $abc$38792$n4640_1
.sym 40618 $abc$38792$n4641_1
.sym 40620 VexRiscv._zz_321_
.sym 40623 VexRiscv._zz_321_
.sym 40624 $abc$38792$n4586
.sym 40626 $abc$38792$n4587_1
.sym 40629 VexRiscv._zz_321_
.sym 40630 $abc$38792$n4610
.sym 40632 $abc$38792$n4611_1
.sym 40636 VexRiscv._zz_196_[3]
.sym 40637 VexRiscv._zz_195_[3]
.sym 40638 VexRiscv._zz_196_[32]
.sym 40641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40644 $abc$38792$n3410
.sym 40647 VexRiscv._zz_195_[13]
.sym 40648 VexRiscv._zz_195_[12]
.sym 40649 VexRiscv._zz_313_
.sym 40652 clk12_$glb_clk
.sym 40653 $abc$38792$n149_$glb_sr
.sym 40654 $abc$38792$n3474
.sym 40655 $abc$38792$n5611
.sym 40656 $abc$38792$n3458
.sym 40657 $abc$38792$n3511
.sym 40658 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 40659 $abc$38792$n5588_1
.sym 40661 $abc$38792$n3507
.sym 40663 VexRiscv._zz_130_[2]
.sym 40667 VexRiscv._zz_330_
.sym 40670 VexRiscv._zz_195_[13]
.sym 40671 $abc$38792$n5037
.sym 40672 VexRiscv._zz_195_[22]
.sym 40673 $abc$38792$n2482
.sym 40675 $abc$38792$n5952_1
.sym 40676 VexRiscv._zz_79_[1]
.sym 40678 $abc$38792$n3470
.sym 40679 $abc$38792$n149
.sym 40682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 40683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40684 VexRiscv._zz_313_
.sym 40685 VexRiscv._zz_195_[1]
.sym 40686 VexRiscv._zz_195_[2]
.sym 40687 VexRiscv._zz_255_[1]
.sym 40688 $abc$38792$n149
.sym 40689 VexRiscv._zz_79_[1]
.sym 40696 $abc$38792$n4581_1
.sym 40697 $abc$38792$n4638_1
.sym 40698 $abc$38792$n4644_1
.sym 40700 $abc$38792$n4643_1
.sym 40702 VexRiscv._zz_196_[32]
.sym 40703 VexRiscv._zz_195_[3]
.sym 40704 VexRiscv.execute_arbitration_isValid
.sym 40705 VexRiscv._zz_195_[22]
.sym 40708 VexRiscv._zz_321_
.sym 40709 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40710 VexRiscv._zz_313_
.sym 40712 VexRiscv._zz_195_[24]
.sym 40714 VexRiscv._zz_195_[23]
.sym 40716 VexRiscv._zz_196_[1]
.sym 40717 VexRiscv._zz_195_[21]
.sym 40718 $abc$38792$n4580
.sym 40719 VexRiscv._zz_195_[2]
.sym 40721 $abc$38792$n4637_1
.sym 40724 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40726 VexRiscv._zz_195_[1]
.sym 40729 $abc$38792$n4581_1
.sym 40730 VexRiscv._zz_321_
.sym 40731 $abc$38792$n4580
.sym 40734 VexRiscv._zz_196_[1]
.sym 40735 VexRiscv._zz_195_[1]
.sym 40736 VexRiscv._zz_196_[32]
.sym 40740 VexRiscv._zz_195_[21]
.sym 40741 VexRiscv._zz_195_[22]
.sym 40742 VexRiscv._zz_313_
.sym 40746 $abc$38792$n4644_1
.sym 40747 VexRiscv._zz_321_
.sym 40748 $abc$38792$n4643_1
.sym 40752 VexRiscv.execute_arbitration_isValid
.sym 40753 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40754 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40758 VexRiscv._zz_195_[23]
.sym 40760 VexRiscv._zz_195_[24]
.sym 40761 VexRiscv._zz_313_
.sym 40764 $abc$38792$n4638_1
.sym 40766 VexRiscv._zz_321_
.sym 40767 $abc$38792$n4637_1
.sym 40770 VexRiscv._zz_195_[3]
.sym 40772 VexRiscv._zz_195_[2]
.sym 40773 VexRiscv._zz_313_
.sym 40775 clk12_$glb_clk
.sym 40776 $abc$38792$n149_$glb_sr
.sym 40777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 40778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 40779 $abc$38792$n4670_1
.sym 40780 $abc$38792$n5610
.sym 40781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 40782 $abc$38792$n5951_1
.sym 40783 $abc$38792$n3470
.sym 40784 $abc$38792$n3465
.sym 40786 $abc$38792$n5588_1
.sym 40789 VexRiscv._zz_195_[2]
.sym 40790 VexRiscv.memory_arbitration_isValid
.sym 40791 VexRiscv._zz_195_[27]
.sym 40792 $abc$38792$n3511
.sym 40793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 40796 VexRiscv._zz_255_[1]
.sym 40797 VexRiscv._zz_195_[23]
.sym 40798 $abc$38792$n5611
.sym 40799 VexRiscv._zz_289_[1]
.sym 40800 $abc$38792$n4408
.sym 40803 VexRiscv._zz_195_[26]
.sym 40804 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 40808 sys_rst
.sym 40809 VexRiscv._zz_196_[18]
.sym 40820 VexRiscv._zz_196_[18]
.sym 40821 VexRiscv._zz_195_[25]
.sym 40823 VexRiscv._zz_195_[18]
.sym 40825 VexRiscv._zz_195_[27]
.sym 40826 VexRiscv._zz_195_[28]
.sym 40829 VexRiscv._zz_195_[25]
.sym 40830 VexRiscv._zz_195_[24]
.sym 40831 VexRiscv._zz_195_[26]
.sym 40833 VexRiscv._zz_321_
.sym 40834 $abc$38792$n4650_1
.sym 40839 VexRiscv._zz_195_[26]
.sym 40840 $abc$38792$n4652_1
.sym 40841 $abc$38792$n4649_1
.sym 40842 VexRiscv._zz_196_[32]
.sym 40844 VexRiscv._zz_313_
.sym 40845 VexRiscv._zz_196_[24]
.sym 40846 $abc$38792$n4653_1
.sym 40847 VexRiscv._zz_196_[28]
.sym 40849 VexRiscv._zz_196_[25]
.sym 40851 VexRiscv._zz_196_[24]
.sym 40852 VexRiscv._zz_195_[24]
.sym 40854 VexRiscv._zz_196_[32]
.sym 40857 VexRiscv._zz_195_[28]
.sym 40859 VexRiscv._zz_196_[32]
.sym 40860 VexRiscv._zz_196_[28]
.sym 40864 VexRiscv._zz_195_[18]
.sym 40865 VexRiscv._zz_196_[18]
.sym 40866 VexRiscv._zz_196_[32]
.sym 40870 $abc$38792$n4650_1
.sym 40871 $abc$38792$n4649_1
.sym 40872 VexRiscv._zz_321_
.sym 40875 VexRiscv._zz_196_[25]
.sym 40876 VexRiscv._zz_195_[25]
.sym 40878 VexRiscv._zz_196_[32]
.sym 40882 $abc$38792$n4652_1
.sym 40883 $abc$38792$n4653_1
.sym 40884 VexRiscv._zz_321_
.sym 40887 VexRiscv._zz_195_[26]
.sym 40888 VexRiscv._zz_313_
.sym 40890 VexRiscv._zz_195_[27]
.sym 40893 VexRiscv._zz_195_[26]
.sym 40895 VexRiscv._zz_313_
.sym 40896 VexRiscv._zz_195_[25]
.sym 40898 clk12_$glb_clk
.sym 40899 $abc$38792$n149_$glb_sr
.sym 40901 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 40903 $abc$38792$n2183
.sym 40905 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 40907 $abc$38792$n3599_1
.sym 40909 $abc$38792$n5951_1
.sym 40914 $abc$38792$n5506_1
.sym 40915 $abc$38792$n5610
.sym 40916 VexRiscv._zz_195_[27]
.sym 40917 VexRiscv._zz_161_
.sym 40918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40919 VexRiscv.memory_arbitration_isValid
.sym 40920 $abc$38792$n5506_1
.sym 40921 VexRiscv._zz_321_
.sym 40922 VexRiscv._zz_161_
.sym 40923 VexRiscv.memory_arbitration_isValid
.sym 40931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 40943 $abc$38792$n4670_1
.sym 40944 VexRiscv._zz_195_[20]
.sym 40950 $abc$38792$n4631_1
.sym 40951 $abc$38792$n4632_1
.sym 40953 $abc$38792$n4671_1
.sym 40956 VexRiscv._zz_313_
.sym 40959 VexRiscv._zz_195_[19]
.sym 40961 VexRiscv._zz_321_
.sym 40981 VexRiscv._zz_313_
.sym 40982 VexRiscv._zz_195_[20]
.sym 40983 VexRiscv._zz_195_[19]
.sym 40986 $abc$38792$n4631_1
.sym 40987 $abc$38792$n4632_1
.sym 40988 VexRiscv._zz_321_
.sym 40998 VexRiscv._zz_321_
.sym 41000 $abc$38792$n4670_1
.sym 41001 $abc$38792$n4671_1
.sym 41021 clk12_$glb_clk
.sym 41022 $abc$38792$n149_$glb_sr
.sym 41023 cas_switches_status[3]
.sym 41024 multiregimpl1_regs0[3]
.sym 41025 $abc$38792$n2192
.sym 41027 $abc$38792$n2174
.sym 41029 $abc$38792$n5560
.sym 41035 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 41036 VexRiscv._zz_161_
.sym 41037 basesoc_uart_phy_tx_busy
.sym 41038 $abc$38792$n2183
.sym 41044 VexRiscv._zz_195_[6]
.sym 41045 VexRiscv._zz_195_[32]
.sym 41053 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 41067 VexRiscv._zz_35_[26]
.sym 41129 VexRiscv._zz_35_[26]
.sym 41144 clk12_$glb_clk
.sym 41145 VexRiscv.reset_$glb_sr
.sym 41155 $abc$38792$n5560
.sym 41156 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 41157 $abc$38792$n3602_1
.sym 41247 basesoc_uart_phy_storage[7]
.sym 41249 basesoc_uart_phy_storage[4]
.sym 41250 basesoc_uart_phy_storage[0]
.sym 41252 basesoc_uart_phy_storage[3]
.sym 41267 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 41269 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 41288 csrbankarray_csrbank2_bitbang_en0_w
.sym 41289 $abc$38792$n3695
.sym 41290 $abc$38792$n2351
.sym 41291 csrbankarray_csrbank2_bitbang0_w[2]
.sym 41295 $abc$38792$n104
.sym 41303 $abc$38792$n15
.sym 41322 csrbankarray_csrbank2_bitbang0_w[2]
.sym 41323 csrbankarray_csrbank2_bitbang_en0_w
.sym 41324 $abc$38792$n104
.sym 41328 $abc$38792$n15
.sym 41329 $abc$38792$n3695
.sym 41364 $abc$38792$n15
.sym 41367 $abc$38792$n2351
.sym 41368 clk12_$glb_clk
.sym 41374 spram_wren0
.sym 41379 basesoc_vexriscv_dbus_adr[15]
.sym 41385 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 41387 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 41388 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 41389 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 41390 $abc$38792$n2351
.sym 41391 spiflash_bus_dat_r[26]
.sym 41392 $abc$38792$n3702
.sym 41394 $abc$38792$n4898_1
.sym 41395 slave_sel_r[1]
.sym 41396 array_muxed1[2]
.sym 41413 basesoc_uart_phy_storage[4]
.sym 41414 $abc$38792$n2322
.sym 41415 basesoc_uart_phy_storage[0]
.sym 41419 basesoc_uart_phy_storage[3]
.sym 41420 spram_wren0
.sym 41426 basesoc_uart_phy_storage[7]
.sym 41428 basesoc_vexriscv_dbus_adr[2]
.sym 41430 basesoc_uart_phy_storage[4]
.sym 41438 basesoc_timer0_reload_storage[12]
.sym 41454 csrbankarray_csrbank2_bitbang0_w[1]
.sym 41455 basesoc_dat_w[4]
.sym 41461 spiflash_clk1
.sym 41466 basesoc_dat_w[7]
.sym 41469 $abc$38792$n2322
.sym 41476 csrbankarray_csrbank2_bitbang_en0_w
.sym 41477 basesoc_dat_w[3]
.sym 41485 spiflash_clk1
.sym 41486 csrbankarray_csrbank2_bitbang_en0_w
.sym 41487 csrbankarray_csrbank2_bitbang0_w[1]
.sym 41498 basesoc_dat_w[7]
.sym 41505 basesoc_dat_w[4]
.sym 41516 basesoc_dat_w[3]
.sym 41530 $abc$38792$n2322
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41534 basesoc_timer0_eventmanager_pending_w
.sym 41535 $abc$38792$n2330
.sym 41538 array_muxed0[0]
.sym 41542 $abc$38792$n3702
.sym 41543 $abc$38792$n3702
.sym 41545 basesoc_adr[1]
.sym 41546 array_muxed0[5]
.sym 41547 $abc$38792$n149
.sym 41548 sys_rst
.sym 41549 $abc$38792$n3546_1
.sym 41550 array_muxed1[8]
.sym 41551 array_muxed0[8]
.sym 41552 spiflash_bus_dat_r[11]
.sym 41553 $abc$38792$n3695
.sym 41554 slave_sel_r[1]
.sym 41558 basesoc_timer0_reload_storage[31]
.sym 41560 basesoc_timer0_reload_storage[28]
.sym 41562 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 41563 array_muxed0[8]
.sym 41565 $abc$38792$n126
.sym 41566 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 41567 basesoc_adr[0]
.sym 41568 basesoc_timer0_eventmanager_pending_w
.sym 41574 $PACKER_VCC_NET
.sym 41576 $abc$38792$n2398
.sym 41579 $abc$38792$n2984
.sym 41580 slave_sel[2]
.sym 41582 $abc$38792$n3353_1
.sym 41587 grant
.sym 41590 $abc$38792$n3812
.sym 41594 basesoc_vexriscv_dbus_adr[2]
.sym 41598 basesoc_vexriscv_ibus_adr[1]
.sym 41600 basesoc_vexriscv_ibus_adr[2]
.sym 41602 basesoc_vexriscv_ibus_adr[0]
.sym 41606 $nextpnr_ICESTORM_LC_9$O
.sym 41608 basesoc_vexriscv_ibus_adr[0]
.sym 41612 $auto$alumacc.cc:474:replace_alu$3885.C[2]
.sym 41615 basesoc_vexriscv_ibus_adr[1]
.sym 41620 basesoc_vexriscv_ibus_adr[2]
.sym 41622 $auto$alumacc.cc:474:replace_alu$3885.C[2]
.sym 41626 slave_sel[2]
.sym 41627 $abc$38792$n3353_1
.sym 41631 $PACKER_VCC_NET
.sym 41632 basesoc_vexriscv_ibus_adr[0]
.sym 41638 $abc$38792$n3812
.sym 41639 $abc$38792$n2984
.sym 41643 basesoc_vexriscv_dbus_adr[2]
.sym 41645 grant
.sym 41646 basesoc_vexriscv_ibus_adr[2]
.sym 41653 $abc$38792$n2398
.sym 41654 clk12_$glb_clk
.sym 41655 VexRiscv.reset_$glb_sr
.sym 41656 array_muxed0[7]
.sym 41657 crg_reset_delay[2]
.sym 41658 $abc$38792$n4910
.sym 41659 basesoc_timer0_reload_storage[15]
.sym 41660 basesoc_timer0_reload_storage[12]
.sym 41661 crg_reset_delay[3]
.sym 41662 $abc$38792$n3339_1
.sym 41663 $abc$38792$n2221
.sym 41664 VexRiscv.lastStagePc[6]
.sym 41666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 41667 $abc$38792$n5941
.sym 41668 $abc$38792$n3353_1
.sym 41669 grant
.sym 41670 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 41671 $abc$38792$n2310
.sym 41672 $abc$38792$n3353_1
.sym 41673 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 41674 basesoc_dat_w[7]
.sym 41676 $abc$38792$n6104_1
.sym 41677 $abc$38792$n3975
.sym 41678 slave_sel_r[1]
.sym 41679 $abc$38792$n7851
.sym 41680 array_muxed0[9]
.sym 41681 array_muxed0[13]
.sym 41682 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 41683 basesoc_adr[0]
.sym 41684 basesoc_bus_wishbone_dat_r[7]
.sym 41685 $abc$38792$n2318
.sym 41686 array_muxed0[0]
.sym 41688 $abc$38792$n6093_1
.sym 41689 basesoc_dat_w[2]
.sym 41690 basesoc_uart_phy_storage[4]
.sym 41691 $abc$38792$n2318
.sym 41697 basesoc_uart_phy_rx_r
.sym 41698 basesoc_uart_phy_rx_busy
.sym 41699 grant
.sym 41703 basesoc_vexriscv_dbus_adr[9]
.sym 41711 $abc$38792$n5211_1
.sym 41716 $abc$38792$n3608_1
.sym 41720 basesoc_uart_phy_uart_clk_rxen
.sym 41722 basesoc_uart_phy_rx
.sym 41723 basesoc_vexriscv_ibus_adr[9]
.sym 41725 $abc$38792$n3611_1
.sym 41728 basesoc_uart_phy_uart_clk_rxen
.sym 41730 basesoc_uart_phy_rx
.sym 41736 $abc$38792$n5211_1
.sym 41737 basesoc_uart_phy_rx_r
.sym 41738 basesoc_uart_phy_rx_busy
.sym 41739 basesoc_uart_phy_rx
.sym 41743 $abc$38792$n3611_1
.sym 41745 $abc$38792$n3608_1
.sym 41748 basesoc_uart_phy_rx_busy
.sym 41749 basesoc_uart_phy_rx_r
.sym 41750 basesoc_uart_phy_uart_clk_rxen
.sym 41751 basesoc_uart_phy_rx
.sym 41754 basesoc_vexriscv_dbus_adr[9]
.sym 41755 basesoc_vexriscv_ibus_adr[9]
.sym 41756 grant
.sym 41766 basesoc_uart_phy_rx
.sym 41767 $abc$38792$n3608_1
.sym 41768 basesoc_uart_phy_uart_clk_rxen
.sym 41769 $abc$38792$n3611_1
.sym 41772 basesoc_uart_phy_rx_busy
.sym 41773 basesoc_uart_phy_uart_clk_rxen
.sym 41774 $abc$38792$n3608_1
.sym 41775 basesoc_uart_phy_rx
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 41780 $abc$38792$n5838
.sym 41781 $abc$38792$n6093_1
.sym 41782 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 41783 spiflash_i
.sym 41784 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 41785 $abc$38792$n3681_1
.sym 41786 basesoc_uart_phy_uart_clk_rxen
.sym 41789 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 41790 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 41792 $abc$38792$n3339_1
.sym 41793 grant
.sym 41794 VexRiscv._zz_130_[6]
.sym 41795 $abc$38792$n4082
.sym 41796 basesoc_vexriscv_dbus_adr[20]
.sym 41797 basesoc_ctrl_reset_reset_r
.sym 41798 basesoc_vexriscv_dbus_adr[7]
.sym 41799 basesoc_timer0_reload_storage[24]
.sym 41800 VexRiscv.decode_to_execute_RS2[15]
.sym 41801 array_muxed0[9]
.sym 41803 $abc$38792$n6096_1
.sym 41804 spiflash_i
.sym 41805 $abc$38792$n5633
.sym 41806 basesoc_timer0_eventmanager_pending_w
.sym 41807 array_muxed0[13]
.sym 41808 basesoc_uart_phy_storage[3]
.sym 41809 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 41810 basesoc_uart_phy_storage[7]
.sym 41811 $abc$38792$n2318
.sym 41812 basesoc_uart_phy_storage[0]
.sym 41813 $abc$38792$n2221
.sym 41814 basesoc_uart_phy_storage[7]
.sym 41820 basesoc_vexriscv_ibus_adr[8]
.sym 41822 $abc$38792$n3657
.sym 41824 basesoc_vexriscv_dbus_adr[13]
.sym 41826 basesoc_vexriscv_dbus_adr[8]
.sym 41828 $abc$38792$n6059
.sym 41830 sys_rst
.sym 41831 $abc$38792$n2384
.sym 41832 $abc$38792$n6053
.sym 41833 por_rst
.sym 41835 $abc$38792$n3646
.sym 41839 $abc$38792$n6054
.sym 41841 basesoc_vexriscv_ibus_adr[13]
.sym 41845 basesoc_vexriscv_ibus_adr[12]
.sym 41846 grant
.sym 41849 basesoc_vexriscv_dbus_adr[12]
.sym 41853 $abc$38792$n3657
.sym 41854 sys_rst
.sym 41855 $abc$38792$n3646
.sym 41860 por_rst
.sym 41861 $abc$38792$n6053
.sym 41871 grant
.sym 41872 basesoc_vexriscv_ibus_adr[8]
.sym 41874 basesoc_vexriscv_dbus_adr[8]
.sym 41879 por_rst
.sym 41880 $abc$38792$n6054
.sym 41884 basesoc_vexriscv_dbus_adr[12]
.sym 41885 grant
.sym 41886 basesoc_vexriscv_ibus_adr[12]
.sym 41889 basesoc_vexriscv_dbus_adr[13]
.sym 41890 basesoc_vexriscv_ibus_adr[13]
.sym 41892 grant
.sym 41897 $abc$38792$n6059
.sym 41898 por_rst
.sym 41899 $abc$38792$n2384
.sym 41900 clk12_$glb_clk
.sym 41902 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 41903 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 41904 array_muxed0[4]
.sym 41905 array_muxed0[10]
.sym 41906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 41908 $abc$38792$n6446
.sym 41909 $abc$38792$n2320
.sym 41911 $abc$38792$n2243
.sym 41912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 41913 basesoc_uart_phy_storage[23]
.sym 41914 array_muxed0[11]
.sym 41915 basesoc_ctrl_reset_reset_r
.sym 41916 array_muxed0[12]
.sym 41917 $abc$38792$n3657
.sym 41918 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 41919 $abc$38792$n2384
.sym 41920 basesoc_ctrl_reset_reset_r
.sym 41921 VexRiscv._zz_171_[1]
.sym 41922 basesoc_vexriscv_dbus_adr[8]
.sym 41923 $abc$38792$n3646
.sym 41924 $abc$38792$n6059
.sym 41925 $PACKER_VCC_NET
.sym 41927 $abc$38792$n4502
.sym 41928 $abc$38792$n2166
.sym 41929 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 41930 $abc$38792$n3593_1
.sym 41931 basesoc_timer0_reload_storage[12]
.sym 41932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 41933 $abc$38792$n2320
.sym 41934 $abc$38792$n3621_1
.sym 41935 $abc$38792$n3546_1
.sym 41936 basesoc_uart_phy_storage[4]
.sym 41937 $abc$38792$n3650
.sym 41943 basesoc_adr[1]
.sym 41944 $abc$38792$n3547_1
.sym 41945 $abc$38792$n3621_1
.sym 41946 $abc$38792$n4927_1
.sym 41947 basesoc_we
.sym 41948 $abc$38792$n6366
.sym 41949 sys_rst
.sym 41950 $abc$38792$n3546_1
.sym 41951 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 41952 $abc$38792$n4936
.sym 41953 basesoc_adr[0]
.sym 41954 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 41956 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 41960 $abc$38792$n4935_1
.sym 41961 $abc$38792$n94
.sym 41962 basesoc_uart_phy_storage[4]
.sym 41963 $abc$38792$n4926
.sym 41964 $abc$38792$n3593_1
.sym 41966 basesoc_uart_phy_storage[23]
.sym 41970 basesoc_uart_phy_storage[7]
.sym 41973 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 41974 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 41976 $abc$38792$n4936
.sym 41977 $abc$38792$n3593_1
.sym 41979 $abc$38792$n4935_1
.sym 41982 basesoc_adr[0]
.sym 41983 basesoc_adr[1]
.sym 41984 basesoc_uart_phy_storage[23]
.sym 41985 basesoc_uart_phy_storage[7]
.sym 41988 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 41989 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 41990 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 41991 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 41996 $abc$38792$n6366
.sym 41997 $abc$38792$n3621_1
.sym 42000 basesoc_adr[1]
.sym 42001 basesoc_adr[0]
.sym 42002 $abc$38792$n94
.sym 42003 basesoc_uart_phy_storage[4]
.sym 42006 $abc$38792$n3593_1
.sym 42007 sys_rst
.sym 42008 $abc$38792$n3547_1
.sym 42009 basesoc_we
.sym 42012 $abc$38792$n3621_1
.sym 42013 $abc$38792$n3546_1
.sym 42014 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 42018 $abc$38792$n4927_1
.sym 42020 $abc$38792$n3593_1
.sym 42021 $abc$38792$n4926
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$38792$n3997_1
.sym 42026 basesoc_vexriscv_ibus_adr[4]
.sym 42027 $abc$38792$n6382_1
.sym 42028 $abc$38792$n5000
.sym 42029 $abc$38792$n4983_1
.sym 42030 $abc$38792$n4982
.sym 42031 $abc$38792$n4964
.sym 42032 $abc$38792$n4501_1
.sym 42035 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 42036 cas_switches_status[3]
.sym 42037 $abc$38792$n3564_1
.sym 42038 $abc$38792$n3547_1
.sym 42039 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 42042 $abc$38792$n3546_1
.sym 42043 sys_rst
.sym 42044 basesoc_uart_phy_storage[30]
.sym 42045 $abc$38792$n5557
.sym 42046 basesoc_timer0_value_status[16]
.sym 42047 cas_switches_status[2]
.sym 42048 array_muxed0[4]
.sym 42049 basesoc_adr[4]
.sym 42050 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42051 basesoc_vexriscv_ibus_adr[10]
.sym 42052 basesoc_timer0_load_storage[16]
.sym 42053 basesoc_timer0_reload_storage[28]
.sym 42054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 42055 basesoc_adr[0]
.sym 42056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42057 $abc$38792$n3956
.sym 42058 $abc$38792$n3935
.sym 42059 $abc$38792$n3545_1
.sym 42060 basesoc_vexriscv_ibus_adr[4]
.sym 42067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42068 $abc$38792$n2162
.sym 42070 basesoc_uart_phy_storage[31]
.sym 42071 basesoc_adr[1]
.sym 42072 basesoc_uart_phy_storage[28]
.sym 42073 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 42074 $abc$38792$n3933
.sym 42075 basesoc_dat_w[4]
.sym 42076 $abc$38792$n151
.sym 42077 $abc$38792$n3933
.sym 42080 $abc$38792$n3932
.sym 42081 basesoc_adr[0]
.sym 42083 $abc$38792$n3956
.sym 42084 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 42086 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 42088 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 42089 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 42090 basesoc_uart_phy_storage[15]
.sym 42091 $abc$38792$n3520_1
.sym 42092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42093 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42094 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 42096 basesoc_uart_phy_storage[12]
.sym 42097 $abc$38792$n6317_1
.sym 42099 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 42100 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 42101 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 42102 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 42105 basesoc_adr[1]
.sym 42106 basesoc_adr[0]
.sym 42107 basesoc_uart_phy_storage[15]
.sym 42108 basesoc_uart_phy_storage[31]
.sym 42111 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 42112 $abc$38792$n3932
.sym 42113 $abc$38792$n6317_1
.sym 42114 $abc$38792$n3933
.sym 42117 basesoc_adr[1]
.sym 42118 basesoc_adr[0]
.sym 42119 basesoc_uart_phy_storage[12]
.sym 42120 basesoc_uart_phy_storage[28]
.sym 42123 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42125 $abc$38792$n3520_1
.sym 42126 $abc$38792$n151
.sym 42129 $abc$38792$n3932
.sym 42130 $abc$38792$n6317_1
.sym 42131 $abc$38792$n3956
.sym 42132 $abc$38792$n3933
.sym 42137 basesoc_dat_w[4]
.sym 42141 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 42142 $abc$38792$n3933
.sym 42143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42145 $abc$38792$n2162
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 $abc$38792$n6453_1
.sym 42149 $abc$38792$n4923_1
.sym 42150 $abc$38792$n6452
.sym 42151 $abc$38792$n4924
.sym 42152 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 42153 $abc$38792$n6391_1
.sym 42154 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 42155 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 42157 basesoc_timer0_load_storage[0]
.sym 42159 VexRiscv.decode_to_execute_RS2[12]
.sym 42160 $abc$38792$n3933
.sym 42161 $abc$38792$n7851
.sym 42162 $abc$38792$n7851
.sym 42163 basesoc_timer0_load_storage[0]
.sym 42164 VexRiscv._zz_136_[29]
.sym 42165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42166 basesoc_adr[4]
.sym 42167 $abc$38792$n4041
.sym 42168 $abc$38792$n2310
.sym 42169 basesoc_timer0_load_storage[9]
.sym 42170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42171 VexRiscv._zz_171_[1]
.sym 42172 basesoc_uart_phy_storage[26]
.sym 42173 $abc$38792$n6332_1
.sym 42174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 42175 basesoc_uart_phy_tx_busy
.sym 42176 basesoc_uart_phy_storage[15]
.sym 42177 basesoc_uart_phy_storage[27]
.sym 42178 $abc$38792$n3288
.sym 42179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 42181 basesoc_uart_phy_storage[12]
.sym 42182 $abc$38792$n3652
.sym 42183 $abc$38792$n3658
.sym 42189 $abc$38792$n3249
.sym 42190 $abc$38792$n3998_1
.sym 42191 $abc$38792$n4083
.sym 42192 $abc$38792$n4042_1
.sym 42194 $abc$38792$n3270
.sym 42196 $abc$38792$n3988_1
.sym 42197 $abc$38792$n4003_1
.sym 42199 $abc$38792$n3252
.sym 42200 $abc$38792$n3240
.sym 42201 $abc$38792$n6355
.sym 42202 $abc$38792$n4008_1
.sym 42203 $abc$38792$n3291
.sym 42204 $abc$38792$n3288
.sym 42207 $abc$38792$n2435
.sym 42208 $abc$38792$n4081_1
.sym 42209 $abc$38792$n3822
.sym 42210 $abc$38792$n3986
.sym 42212 $abc$38792$n6345
.sym 42214 $abc$38792$n4040
.sym 42215 $abc$38792$n3996_1
.sym 42216 $abc$38792$n3246
.sym 42217 $abc$38792$n4006_1
.sym 42218 $abc$38792$n3273
.sym 42219 $abc$38792$n4001_1
.sym 42222 $abc$38792$n4083
.sym 42223 $abc$38792$n3291
.sym 42224 $abc$38792$n3822
.sym 42225 $abc$38792$n4081_1
.sym 42228 $abc$38792$n3252
.sym 42229 $abc$38792$n4008_1
.sym 42230 $abc$38792$n4006_1
.sym 42231 $abc$38792$n3822
.sym 42234 $abc$38792$n3822
.sym 42235 $abc$38792$n3988_1
.sym 42236 $abc$38792$n3240
.sym 42237 $abc$38792$n3986
.sym 42240 $abc$38792$n3996_1
.sym 42241 $abc$38792$n3822
.sym 42242 $abc$38792$n3998_1
.sym 42243 $abc$38792$n3246
.sym 42246 $abc$38792$n3288
.sym 42248 $abc$38792$n3822
.sym 42249 $abc$38792$n6355
.sym 42252 $abc$38792$n3270
.sym 42253 $abc$38792$n3822
.sym 42254 $abc$38792$n4042_1
.sym 42255 $abc$38792$n4040
.sym 42258 $abc$38792$n3273
.sym 42259 $abc$38792$n6345
.sym 42260 $abc$38792$n3822
.sym 42264 $abc$38792$n4003_1
.sym 42265 $abc$38792$n3249
.sym 42266 $abc$38792$n4001_1
.sym 42267 $abc$38792$n3822
.sym 42268 $abc$38792$n2435
.sym 42269 clk12_$glb_clk
.sym 42270 VexRiscv.reset_$glb_sr
.sym 42271 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 42272 $abc$38792$n4009_1
.sym 42273 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 42274 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 42275 $abc$38792$n3999_1
.sym 42276 $abc$38792$n4084_1
.sym 42277 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 42278 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 42280 basesoc_uart_phy_storage[28]
.sym 42281 basesoc_uart_phy_storage[28]
.sym 42283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42284 VexRiscv.decode_to_execute_RS2[10]
.sym 42285 basesoc_uart_phy_storage[28]
.sym 42286 $abc$38792$n3647_1
.sym 42287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42288 $abc$38792$n4962
.sym 42289 $abc$38792$n6343
.sym 42290 $abc$38792$n3547_1
.sym 42291 $abc$38792$n5009_1
.sym 42292 $abc$38792$n3900
.sym 42293 $abc$38792$n3660
.sym 42294 basesoc_uart_phy_storage[31]
.sym 42295 basesoc_uart_phy_storage[7]
.sym 42296 $abc$38792$n5633
.sym 42297 $abc$38792$n5165
.sym 42298 $abc$38792$n5840
.sym 42299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 42300 basesoc_uart_phy_storage[0]
.sym 42301 basesoc_uart_phy_storage[3]
.sym 42302 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 42303 $abc$38792$n2318
.sym 42304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42305 $abc$38792$n2221
.sym 42306 $abc$38792$n4027_1
.sym 42317 $abc$38792$n3932
.sym 42323 $abc$38792$n5963
.sym 42325 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 42330 $abc$38792$n5943
.sym 42332 $abc$38792$n5941
.sym 42333 $abc$38792$n5945
.sym 42334 $abc$38792$n5947
.sym 42335 basesoc_uart_phy_tx_busy
.sym 42336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 42339 $abc$38792$n5955
.sym 42341 $abc$38792$n5957
.sym 42343 $abc$38792$n3933
.sym 42345 $abc$38792$n5943
.sym 42346 basesoc_uart_phy_tx_busy
.sym 42353 basesoc_uart_phy_tx_busy
.sym 42354 $abc$38792$n5963
.sym 42358 basesoc_uart_phy_tx_busy
.sym 42359 $abc$38792$n5947
.sym 42363 basesoc_uart_phy_tx_busy
.sym 42365 $abc$38792$n5945
.sym 42369 $abc$38792$n3933
.sym 42370 $abc$38792$n3932
.sym 42371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 42372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 42375 basesoc_uart_phy_tx_busy
.sym 42376 $abc$38792$n5957
.sym 42381 $abc$38792$n5955
.sym 42382 basesoc_uart_phy_tx_busy
.sym 42389 basesoc_uart_phy_tx_busy
.sym 42390 $abc$38792$n5941
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42394 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 42395 basesoc_timer0_value[13]
.sym 42396 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 42397 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 42398 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 42399 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 42400 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 42401 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 42407 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 42410 $abc$38792$n4463_1
.sym 42411 $abc$38792$n5963
.sym 42412 basesoc_timer0_load_storage[19]
.sym 42413 basesoc_timer0_value[4]
.sym 42414 $abc$38792$n5557
.sym 42416 $abc$38792$n4004_1
.sym 42417 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 42418 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 42419 $abc$38792$n5945
.sym 42420 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 42421 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 42423 $abc$38792$n5858
.sym 42424 basesoc_uart_phy_storage[4]
.sym 42425 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 42426 $abc$38792$n4502
.sym 42427 $abc$38792$n5937
.sym 42428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42429 $abc$38792$n5864
.sym 42435 $abc$38792$n3297
.sym 42437 $abc$38792$n2435
.sym 42439 $abc$38792$n3267
.sym 42440 $abc$38792$n3822
.sym 42441 $abc$38792$n6357
.sym 42442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42443 $abc$38792$n6332_1
.sym 42445 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 42449 $abc$38792$n4092
.sym 42452 $abc$38792$n3264
.sym 42453 $abc$38792$n3933
.sym 42455 $abc$38792$n6335
.sym 42456 $abc$38792$n6360
.sym 42457 $abc$38792$n6332_1
.sym 42458 $abc$38792$n3932
.sym 42459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42461 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 42465 $abc$38792$n6340
.sym 42466 $abc$38792$n4027_1
.sym 42468 $abc$38792$n3297
.sym 42469 $abc$38792$n3822
.sym 42471 $abc$38792$n6360
.sym 42474 $abc$38792$n3932
.sym 42475 $abc$38792$n3933
.sym 42476 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 42477 $abc$38792$n6332_1
.sym 42481 $abc$38792$n3264
.sym 42482 $abc$38792$n6335
.sym 42483 $abc$38792$n3822
.sym 42486 $abc$38792$n3932
.sym 42487 $abc$38792$n3933
.sym 42488 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 42489 $abc$38792$n6357
.sym 42492 $abc$38792$n3933
.sym 42493 $abc$38792$n4092
.sym 42494 $abc$38792$n6357
.sym 42495 $abc$38792$n3932
.sym 42498 $abc$38792$n3822
.sym 42499 $abc$38792$n3267
.sym 42500 $abc$38792$n6340
.sym 42505 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42506 $abc$38792$n3933
.sym 42507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42510 $abc$38792$n3932
.sym 42511 $abc$38792$n3933
.sym 42512 $abc$38792$n6332_1
.sym 42513 $abc$38792$n4027_1
.sym 42514 $abc$38792$n2435
.sym 42515 clk12_$glb_clk
.sym 42516 VexRiscv.reset_$glb_sr
.sym 42518 $abc$38792$n5840
.sym 42519 $abc$38792$n5842
.sym 42520 $abc$38792$n5844
.sym 42521 $abc$38792$n5846
.sym 42522 $abc$38792$n5848
.sym 42523 $abc$38792$n5850
.sym 42524 $abc$38792$n5852
.sym 42525 $abc$38792$n3980
.sym 42529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 42530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 42531 $abc$38792$n4043
.sym 42532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42533 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 42534 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 42535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 42536 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 42537 $abc$38792$n149
.sym 42538 basesoc_timer0_value[13]
.sym 42539 basesoc_timer0_value[0]
.sym 42540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42541 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 42542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42543 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42544 basesoc_timer0_load_storage[16]
.sym 42545 basesoc_dat_w[1]
.sym 42546 $abc$38792$n3941
.sym 42547 basesoc_vexriscv_ibus_adr[10]
.sym 42548 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42550 $abc$38792$n3935
.sym 42551 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 42552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42558 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 42561 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 42563 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 42564 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 42567 basesoc_uart_phy_storage[7]
.sym 42570 basesoc_uart_phy_storage[0]
.sym 42571 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 42573 basesoc_uart_phy_storage[3]
.sym 42576 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 42577 basesoc_uart_phy_storage[5]
.sym 42578 basesoc_uart_phy_storage[1]
.sym 42579 basesoc_uart_phy_storage[2]
.sym 42580 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 42581 basesoc_uart_phy_storage[6]
.sym 42582 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 42584 basesoc_uart_phy_storage[4]
.sym 42590 $auto$alumacc.cc:474:replace_alu$3840.C[1]
.sym 42592 basesoc_uart_phy_storage[0]
.sym 42593 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 42596 $auto$alumacc.cc:474:replace_alu$3840.C[2]
.sym 42598 basesoc_uart_phy_storage[1]
.sym 42599 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 42600 $auto$alumacc.cc:474:replace_alu$3840.C[1]
.sym 42602 $auto$alumacc.cc:474:replace_alu$3840.C[3]
.sym 42604 basesoc_uart_phy_storage[2]
.sym 42605 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 42606 $auto$alumacc.cc:474:replace_alu$3840.C[2]
.sym 42608 $auto$alumacc.cc:474:replace_alu$3840.C[4]
.sym 42610 basesoc_uart_phy_storage[3]
.sym 42611 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 42612 $auto$alumacc.cc:474:replace_alu$3840.C[3]
.sym 42614 $auto$alumacc.cc:474:replace_alu$3840.C[5]
.sym 42616 basesoc_uart_phy_storage[4]
.sym 42617 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 42618 $auto$alumacc.cc:474:replace_alu$3840.C[4]
.sym 42620 $auto$alumacc.cc:474:replace_alu$3840.C[6]
.sym 42622 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 42623 basesoc_uart_phy_storage[5]
.sym 42624 $auto$alumacc.cc:474:replace_alu$3840.C[5]
.sym 42626 $auto$alumacc.cc:474:replace_alu$3840.C[7]
.sym 42628 basesoc_uart_phy_storage[6]
.sym 42629 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 42630 $auto$alumacc.cc:474:replace_alu$3840.C[6]
.sym 42632 $auto$alumacc.cc:474:replace_alu$3840.C[8]
.sym 42634 basesoc_uart_phy_storage[7]
.sym 42635 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 42636 $auto$alumacc.cc:474:replace_alu$3840.C[7]
.sym 42640 $abc$38792$n5854
.sym 42641 $abc$38792$n5856
.sym 42642 $abc$38792$n5858
.sym 42643 $abc$38792$n5860
.sym 42644 $abc$38792$n5862
.sym 42645 $abc$38792$n5864
.sym 42646 $abc$38792$n5866
.sym 42647 $abc$38792$n5868
.sym 42650 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42651 $abc$38792$n5836
.sym 42652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42653 $abc$38792$n3933
.sym 42655 basesoc_timer0_load_storage[10]
.sym 42656 $abc$38792$n3657
.sym 42657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 42658 $abc$38792$n3933
.sym 42659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 42660 $abc$38792$n3527_1
.sym 42661 basesoc_uart_phy_storage[5]
.sym 42662 $abc$38792$n5024
.sym 42663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42664 basesoc_uart_phy_storage[26]
.sym 42665 basesoc_uart_phy_storage[27]
.sym 42666 $abc$38792$n3652
.sym 42667 basesoc_uart_phy_tx_busy
.sym 42668 basesoc_uart_phy_storage[15]
.sym 42669 $abc$38792$n3288
.sym 42670 basesoc_uart_phy_tx_busy
.sym 42672 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 42673 basesoc_uart_phy_storage[12]
.sym 42674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 42675 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 42676 $auto$alumacc.cc:474:replace_alu$3840.C[8]
.sym 42682 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 42687 basesoc_uart_phy_storage[9]
.sym 42688 basesoc_uart_phy_storage[8]
.sym 42690 basesoc_uart_phy_storage[13]
.sym 42691 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 42692 basesoc_uart_phy_storage[10]
.sym 42695 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 42697 basesoc_uart_phy_storage[12]
.sym 42700 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 42702 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 42703 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 42706 basesoc_uart_phy_storage[11]
.sym 42707 basesoc_uart_phy_storage[14]
.sym 42710 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 42711 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 42712 basesoc_uart_phy_storage[15]
.sym 42713 $auto$alumacc.cc:474:replace_alu$3840.C[9]
.sym 42715 basesoc_uart_phy_storage[8]
.sym 42716 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 42717 $auto$alumacc.cc:474:replace_alu$3840.C[8]
.sym 42719 $auto$alumacc.cc:474:replace_alu$3840.C[10]
.sym 42721 basesoc_uart_phy_storage[9]
.sym 42722 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 42723 $auto$alumacc.cc:474:replace_alu$3840.C[9]
.sym 42725 $auto$alumacc.cc:474:replace_alu$3840.C[11]
.sym 42727 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 42728 basesoc_uart_phy_storage[10]
.sym 42729 $auto$alumacc.cc:474:replace_alu$3840.C[10]
.sym 42731 $auto$alumacc.cc:474:replace_alu$3840.C[12]
.sym 42733 basesoc_uart_phy_storage[11]
.sym 42734 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 42735 $auto$alumacc.cc:474:replace_alu$3840.C[11]
.sym 42737 $auto$alumacc.cc:474:replace_alu$3840.C[13]
.sym 42739 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 42740 basesoc_uart_phy_storage[12]
.sym 42741 $auto$alumacc.cc:474:replace_alu$3840.C[12]
.sym 42743 $auto$alumacc.cc:474:replace_alu$3840.C[14]
.sym 42745 basesoc_uart_phy_storage[13]
.sym 42746 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 42747 $auto$alumacc.cc:474:replace_alu$3840.C[13]
.sym 42749 $auto$alumacc.cc:474:replace_alu$3840.C[15]
.sym 42751 basesoc_uart_phy_storage[14]
.sym 42752 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 42753 $auto$alumacc.cc:474:replace_alu$3840.C[14]
.sym 42755 $auto$alumacc.cc:474:replace_alu$3840.C[16]
.sym 42757 basesoc_uart_phy_storage[15]
.sym 42758 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 42759 $auto$alumacc.cc:474:replace_alu$3840.C[15]
.sym 42763 $abc$38792$n5870
.sym 42764 $abc$38792$n5872
.sym 42765 $abc$38792$n5874
.sym 42766 $abc$38792$n5876
.sym 42767 $abc$38792$n5878
.sym 42768 $abc$38792$n5880
.sym 42769 $abc$38792$n5882
.sym 42770 $abc$38792$n5884
.sym 42774 VexRiscv._zz_194_[0]
.sym 42775 $abc$38792$n6352
.sym 42776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42778 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 42779 basesoc_timer0_value[8]
.sym 42780 $abc$38792$n5868
.sym 42782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42784 basesoc_uart_phy_storage[8]
.sym 42786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42787 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 42788 $abc$38792$n5633
.sym 42789 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 42790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 42791 basesoc_timer0_value[17]
.sym 42792 basesoc_uart_phy_storage[11]
.sym 42793 basesoc_uart_phy_storage[14]
.sym 42794 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 42795 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 42796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42797 $abc$38792$n2221
.sym 42798 basesoc_uart_phy_storage[15]
.sym 42799 $auto$alumacc.cc:474:replace_alu$3840.C[16]
.sym 42804 basesoc_uart_phy_storage[16]
.sym 42805 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 42806 basesoc_uart_phy_storage[17]
.sym 42808 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 42809 basesoc_uart_phy_storage[18]
.sym 42811 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 42812 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 42814 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 42820 basesoc_uart_phy_storage[23]
.sym 42824 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 42826 basesoc_uart_phy_storage[22]
.sym 42830 basesoc_uart_phy_storage[19]
.sym 42832 basesoc_uart_phy_storage[20]
.sym 42833 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 42834 basesoc_uart_phy_storage[21]
.sym 42835 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 42836 $auto$alumacc.cc:474:replace_alu$3840.C[17]
.sym 42838 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 42839 basesoc_uart_phy_storage[16]
.sym 42840 $auto$alumacc.cc:474:replace_alu$3840.C[16]
.sym 42842 $auto$alumacc.cc:474:replace_alu$3840.C[18]
.sym 42844 basesoc_uart_phy_storage[17]
.sym 42845 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 42846 $auto$alumacc.cc:474:replace_alu$3840.C[17]
.sym 42848 $auto$alumacc.cc:474:replace_alu$3840.C[19]
.sym 42850 basesoc_uart_phy_storage[18]
.sym 42851 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 42852 $auto$alumacc.cc:474:replace_alu$3840.C[18]
.sym 42854 $auto$alumacc.cc:474:replace_alu$3840.C[20]
.sym 42856 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 42857 basesoc_uart_phy_storage[19]
.sym 42858 $auto$alumacc.cc:474:replace_alu$3840.C[19]
.sym 42860 $auto$alumacc.cc:474:replace_alu$3840.C[21]
.sym 42862 basesoc_uart_phy_storage[20]
.sym 42863 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 42864 $auto$alumacc.cc:474:replace_alu$3840.C[20]
.sym 42866 $auto$alumacc.cc:474:replace_alu$3840.C[22]
.sym 42868 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 42869 basesoc_uart_phy_storage[21]
.sym 42870 $auto$alumacc.cc:474:replace_alu$3840.C[21]
.sym 42872 $auto$alumacc.cc:474:replace_alu$3840.C[23]
.sym 42874 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 42875 basesoc_uart_phy_storage[22]
.sym 42876 $auto$alumacc.cc:474:replace_alu$3840.C[22]
.sym 42878 $auto$alumacc.cc:474:replace_alu$3840.C[24]
.sym 42880 basesoc_uart_phy_storage[23]
.sym 42881 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 42882 $auto$alumacc.cc:474:replace_alu$3840.C[23]
.sym 42886 $abc$38792$n5886
.sym 42887 $abc$38792$n5888
.sym 42888 $abc$38792$n5890
.sym 42889 $abc$38792$n5892
.sym 42890 $abc$38792$n5894
.sym 42891 $abc$38792$n5896
.sym 42892 $abc$38792$n5898
.sym 42893 $abc$38792$n5900
.sym 42898 basesoc_uart_phy_storage[16]
.sym 42899 VexRiscv._zz_41_[11]
.sym 42900 basesoc_timer0_value[5]
.sym 42901 $abc$38792$n2326
.sym 42902 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 42903 $abc$38792$n2655
.sym 42904 $abc$38792$n149
.sym 42905 $PACKER_GND_NET
.sym 42908 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42909 $abc$38792$n3520_1
.sym 42910 $abc$38792$n5874
.sym 42911 basesoc_uart_phy_storage[20]
.sym 42912 $abc$38792$n5876
.sym 42913 $abc$38792$n5862
.sym 42914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 42915 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 42916 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 42917 $abc$38792$n4502
.sym 42918 basesoc_uart_phy_storage[14]
.sym 42919 $abc$38792$n5856
.sym 42920 basesoc_uart_rx_fifo_consume[1]
.sym 42921 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 42922 $auto$alumacc.cc:474:replace_alu$3840.C[24]
.sym 42927 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 42928 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 42929 basesoc_uart_phy_storage[30]
.sym 42930 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 42932 basesoc_uart_phy_storage[31]
.sym 42933 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 42934 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42935 basesoc_uart_phy_storage[27]
.sym 42936 basesoc_uart_phy_storage[26]
.sym 42938 basesoc_uart_phy_storage[29]
.sym 42939 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 42940 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 42941 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 42942 basesoc_uart_phy_storage[25]
.sym 42948 basesoc_uart_phy_storage[28]
.sym 42958 basesoc_uart_phy_storage[24]
.sym 42959 $auto$alumacc.cc:474:replace_alu$3840.C[25]
.sym 42961 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 42962 basesoc_uart_phy_storage[24]
.sym 42963 $auto$alumacc.cc:474:replace_alu$3840.C[24]
.sym 42965 $auto$alumacc.cc:474:replace_alu$3840.C[26]
.sym 42967 basesoc_uart_phy_storage[25]
.sym 42968 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 42969 $auto$alumacc.cc:474:replace_alu$3840.C[25]
.sym 42971 $auto$alumacc.cc:474:replace_alu$3840.C[27]
.sym 42973 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 42974 basesoc_uart_phy_storage[26]
.sym 42975 $auto$alumacc.cc:474:replace_alu$3840.C[26]
.sym 42977 $auto$alumacc.cc:474:replace_alu$3840.C[28]
.sym 42979 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 42980 basesoc_uart_phy_storage[27]
.sym 42981 $auto$alumacc.cc:474:replace_alu$3840.C[27]
.sym 42983 $auto$alumacc.cc:474:replace_alu$3840.C[29]
.sym 42985 basesoc_uart_phy_storage[28]
.sym 42986 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 42987 $auto$alumacc.cc:474:replace_alu$3840.C[28]
.sym 42989 $auto$alumacc.cc:474:replace_alu$3840.C[30]
.sym 42991 basesoc_uart_phy_storage[29]
.sym 42992 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42993 $auto$alumacc.cc:474:replace_alu$3840.C[29]
.sym 42995 $auto$alumacc.cc:474:replace_alu$3840.C[31]
.sym 42997 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 42998 basesoc_uart_phy_storage[30]
.sym 42999 $auto$alumacc.cc:474:replace_alu$3840.C[30]
.sym 43001 $auto$alumacc.cc:474:replace_alu$3840.C[32]
.sym 43003 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 43004 basesoc_uart_phy_storage[31]
.sym 43005 $auto$alumacc.cc:474:replace_alu$3840.C[31]
.sym 43009 $abc$38792$n5633
.sym 43010 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 43011 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 43012 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 43013 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 43014 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 43015 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 43016 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 43020 VexRiscv._zz_194_[31]
.sym 43021 basesoc_uart_phy_storage[25]
.sym 43023 $abc$38792$n149
.sym 43025 VexRiscv._zz_313_
.sym 43026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 43027 $abc$38792$n6290_1
.sym 43028 basesoc_uart_phy_storage[31]
.sym 43030 basesoc_uart_phy_storage[25]
.sym 43031 sys_rst
.sym 43032 $abc$38792$n2314
.sym 43034 basesoc_timer0_value[1]
.sym 43035 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 43036 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43037 basesoc_dat_w[1]
.sym 43039 basesoc_vexriscv_ibus_adr[27]
.sym 43040 basesoc_timer0_load_storage[16]
.sym 43041 VexRiscv.decode_to_execute_RS2[8]
.sym 43042 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 43043 $abc$38792$n4533
.sym 43045 $auto$alumacc.cc:474:replace_alu$3840.C[32]
.sym 43054 $abc$38792$n5989
.sym 43056 $abc$38792$n5173_1
.sym 43057 basesoc_timer0_load_storage[17]
.sym 43058 $abc$38792$n5981
.sym 43059 $abc$38792$n5983
.sym 43060 $abc$38792$n5985
.sym 43063 $abc$38792$n5991
.sym 43064 $abc$38792$n5993
.sym 43068 basesoc_uart_phy_tx_busy
.sym 43073 basesoc_timer0_en_storage
.sym 43086 $auto$alumacc.cc:474:replace_alu$3840.C[32]
.sym 43090 basesoc_uart_phy_tx_busy
.sym 43092 $abc$38792$n5983
.sym 43095 $abc$38792$n5173_1
.sym 43096 basesoc_timer0_en_storage
.sym 43098 basesoc_timer0_load_storage[17]
.sym 43101 $abc$38792$n5993
.sym 43102 basesoc_uart_phy_tx_busy
.sym 43109 basesoc_uart_phy_tx_busy
.sym 43110 $abc$38792$n5981
.sym 43114 basesoc_uart_phy_tx_busy
.sym 43116 $abc$38792$n5989
.sym 43119 basesoc_uart_phy_tx_busy
.sym 43120 $abc$38792$n5985
.sym 43126 $abc$38792$n5991
.sym 43128 basesoc_uart_phy_tx_busy
.sym 43130 clk12_$glb_clk
.sym 43131 sys_rst_$glb_sr
.sym 43132 $abc$38792$n4579
.sym 43133 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 43134 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 43135 $abc$38792$n4502
.sym 43136 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 43137 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 43138 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 43139 $abc$38792$n4577
.sym 43142 $abc$38792$n2306
.sym 43143 VexRiscv._zz_194_[3]
.sym 43145 $abc$38792$n149
.sym 43146 $abc$38792$n5183_1
.sym 43147 VexRiscv._zz_136_[22]
.sym 43148 $abc$38792$n2369
.sym 43149 $abc$38792$n3527_1
.sym 43150 $abc$38792$n149
.sym 43151 basesoc_timer0_eventmanager_status_w
.sym 43152 $abc$38792$n4092
.sym 43153 $abc$38792$n7851
.sym 43154 basesoc_timer0_reload_storage[31]
.sym 43156 $abc$38792$n3288
.sym 43157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43158 VexRiscv._zz_194_[9]
.sym 43159 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43160 basesoc_uart_phy_storage[15]
.sym 43161 VexRiscv._zz_200_[7]
.sym 43162 $PACKER_VCC_NET
.sym 43164 $abc$38792$n2312
.sym 43165 basesoc_uart_phy_tx_busy
.sym 43166 basesoc_uart_phy_tx_busy
.sym 43167 VexRiscv._zz_41_[31]
.sym 43175 $abc$38792$n2312
.sym 43176 basesoc_uart_rx_fifo_do_read
.sym 43177 basesoc_ctrl_reset_reset_r
.sym 43178 VexRiscv.decode_to_execute_RS2[15]
.sym 43191 sys_rst
.sym 43193 VexRiscv.decode_to_execute_RS2[9]
.sym 43195 VexRiscv._zz_198_
.sym 43197 basesoc_dat_w[1]
.sym 43201 VexRiscv.decode_to_execute_RS2[8]
.sym 43203 basesoc_uart_rx_fifo_consume[0]
.sym 43206 sys_rst
.sym 43207 basesoc_uart_rx_fifo_do_read
.sym 43213 basesoc_ctrl_reset_reset_r
.sym 43218 VexRiscv._zz_198_
.sym 43221 VexRiscv.decode_to_execute_RS2[15]
.sym 43224 basesoc_uart_rx_fifo_do_read
.sym 43226 basesoc_uart_rx_fifo_consume[0]
.sym 43227 sys_rst
.sym 43230 VexRiscv.decode_to_execute_RS2[9]
.sym 43232 VexRiscv._zz_198_
.sym 43244 VexRiscv._zz_198_
.sym 43245 VexRiscv.decode_to_execute_RS2[8]
.sym 43250 basesoc_dat_w[1]
.sym 43252 $abc$38792$n2312
.sym 43253 clk12_$glb_clk
.sym 43254 sys_rst_$glb_sr
.sym 43256 $abc$38792$n4213
.sym 43257 $abc$38792$n4216
.sym 43258 $abc$38792$n4219
.sym 43259 $abc$38792$n4222
.sym 43260 $abc$38792$n4225
.sym 43261 $abc$38792$n4228
.sym 43262 $abc$38792$n4231
.sym 43263 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 43264 $abc$38792$n4198_1
.sym 43265 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 43267 $abc$38792$n2282
.sym 43268 VexRiscv._zz_130_[5]
.sym 43270 $abc$38792$n3935
.sym 43271 basesoc_timer0_en_storage
.sym 43272 $abc$38792$n2472
.sym 43273 $abc$38792$n3761_1
.sym 43274 VexRiscv._zz_41_[11]
.sym 43275 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 43276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 43277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 43278 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 43279 VexRiscv.decode_to_execute_RS2[9]
.sym 43280 VexRiscv._zz_323_[0]
.sym 43281 $abc$38792$n3430_1
.sym 43282 $abc$38792$n2221
.sym 43283 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 43284 basesoc_uart_phy_storage[14]
.sym 43285 VexRiscv._zz_194_[5]
.sym 43286 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 43287 basesoc_timer0_value[22]
.sym 43288 basesoc_uart_phy_storage[11]
.sym 43289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43290 basesoc_uart_phy_storage[15]
.sym 43297 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43298 $abc$38792$n2464
.sym 43299 $abc$38792$n149
.sym 43302 VexRiscv._zz_194_[0]
.sym 43304 VexRiscv._zz_198_
.sym 43307 VexRiscv._zz_194_[2]
.sym 43309 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43310 $abc$38792$n4565
.sym 43311 VexRiscv._zz_199_
.sym 43313 $abc$38792$n4213
.sym 43314 $abc$38792$n4216
.sym 43316 $abc$38792$n4222
.sym 43319 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43321 VexRiscv.decode_to_execute_RS2[16]
.sym 43322 VexRiscv._zz_194_[3]
.sym 43323 $abc$38792$n4219
.sym 43324 VexRiscv._zz_194_[4]
.sym 43325 $abc$38792$n4225
.sym 43326 VexRiscv._zz_194_[1]
.sym 43330 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43331 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43332 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43335 $abc$38792$n4565
.sym 43336 VexRiscv._zz_199_
.sym 43341 VexRiscv._zz_194_[2]
.sym 43342 $abc$38792$n149
.sym 43343 $abc$38792$n4219
.sym 43347 $abc$38792$n149
.sym 43348 $abc$38792$n4216
.sym 43349 VexRiscv._zz_194_[1]
.sym 43353 $abc$38792$n4222
.sym 43354 VexRiscv._zz_194_[3]
.sym 43356 $abc$38792$n149
.sym 43360 VexRiscv.decode_to_execute_RS2[16]
.sym 43361 VexRiscv._zz_198_
.sym 43366 $abc$38792$n4213
.sym 43367 VexRiscv._zz_194_[0]
.sym 43368 $abc$38792$n149
.sym 43371 VexRiscv._zz_194_[4]
.sym 43373 $abc$38792$n149
.sym 43374 $abc$38792$n4225
.sym 43375 $abc$38792$n2464
.sym 43376 clk12_$glb_clk
.sym 43378 $abc$38792$n4234
.sym 43379 $abc$38792$n4237
.sym 43380 $abc$38792$n4240
.sym 43381 $abc$38792$n4243
.sym 43382 $abc$38792$n4246
.sym 43383 $abc$38792$n4249
.sym 43384 $abc$38792$n4252
.sym 43385 $abc$38792$n4255
.sym 43386 basesoc_uart_phy_storage[23]
.sym 43388 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 43390 $abc$38792$n4424
.sym 43391 basesoc_uart_rx_fifo_do_read
.sym 43392 $abc$38792$n2164
.sym 43393 $abc$38792$n2472
.sym 43394 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 43395 $abc$38792$n149
.sym 43397 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 43398 $abc$38792$n4565
.sym 43399 VexRiscv._zz_199_
.sym 43400 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 43401 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43402 VexRiscv._zz_194_[8]
.sym 43403 $abc$38792$n2131
.sym 43404 basesoc_ctrl_storage[7]
.sym 43405 VexRiscv._zz_194_[2]
.sym 43406 VexRiscv._zz_196_[32]
.sym 43407 VexRiscv.decode_to_execute_RS2[16]
.sym 43409 $abc$38792$n151
.sym 43410 basesoc_uart_phy_storage[14]
.sym 43411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 43412 basesoc_uart_rx_fifo_consume[1]
.sym 43413 VexRiscv._zz_194_[13]
.sym 43421 VexRiscv._zz_194_[3]
.sym 43422 VexRiscv._zz_194_[2]
.sym 43424 VexRiscv._zz_196_[32]
.sym 43425 $abc$38792$n4228
.sym 43426 VexRiscv._zz_194_[5]
.sym 43427 VexRiscv._zz_194_[7]
.sym 43428 $abc$38792$n4211
.sym 43429 $abc$38792$n149
.sym 43430 $abc$38792$n2464
.sym 43433 VexRiscv._zz_194_[1]
.sym 43435 $abc$38792$n4234
.sym 43440 VexRiscv._zz_323_[0]
.sym 43444 $abc$38792$n4237
.sym 43447 VexRiscv._zz_194_[8]
.sym 43453 VexRiscv._zz_194_[1]
.sym 43455 VexRiscv._zz_323_[0]
.sym 43458 VexRiscv._zz_194_[8]
.sym 43459 $abc$38792$n4237
.sym 43460 $abc$38792$n149
.sym 43465 VexRiscv._zz_323_[0]
.sym 43466 VexRiscv._zz_194_[3]
.sym 43470 $abc$38792$n149
.sym 43472 VexRiscv._zz_194_[5]
.sym 43473 $abc$38792$n4228
.sym 43476 $abc$38792$n4234
.sym 43477 VexRiscv._zz_194_[7]
.sym 43479 $abc$38792$n149
.sym 43482 VexRiscv._zz_323_[0]
.sym 43484 VexRiscv._zz_194_[5]
.sym 43489 $abc$38792$n149
.sym 43490 $abc$38792$n4211
.sym 43491 VexRiscv._zz_196_[32]
.sym 43494 VexRiscv._zz_323_[0]
.sym 43496 VexRiscv._zz_194_[2]
.sym 43498 $abc$38792$n2464
.sym 43499 clk12_$glb_clk
.sym 43501 $abc$38792$n4258
.sym 43502 $abc$38792$n4261
.sym 43503 $abc$38792$n4264
.sym 43504 $abc$38792$n4267
.sym 43505 $abc$38792$n4270
.sym 43506 $abc$38792$n4273
.sym 43507 $abc$38792$n4276
.sym 43508 $abc$38792$n4279
.sym 43512 cas_switches_status[3]
.sym 43513 VexRiscv._zz_316_[1]
.sym 43514 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 43515 VexRiscv._zz_316_[5]
.sym 43517 $abc$38792$n4583
.sym 43518 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43519 VexRiscv._zz_316_[3]
.sym 43520 basesoc_timer0_value[13]
.sym 43521 VexRiscv._zz_194_[6]
.sym 43523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43524 VexRiscv._zz_200_[15]
.sym 43525 $abc$38792$n4609
.sym 43526 VexRiscv.decode_to_execute_RS2[23]
.sym 43527 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 43529 VexRiscv._zz_194_[16]
.sym 43530 basesoc_vexriscv_ibus_adr[27]
.sym 43531 VexRiscv._zz_194_[17]
.sym 43532 basesoc_timer0_value[27]
.sym 43533 basesoc_vexriscv_ibus_adr[27]
.sym 43534 VexRiscv._zz_194_[22]
.sym 43535 VexRiscv._zz_194_[10]
.sym 43536 $abc$38792$n5408_1
.sym 43542 VexRiscv._zz_194_[15]
.sym 43544 VexRiscv._zz_194_[12]
.sym 43546 VexRiscv._zz_194_[11]
.sym 43547 $abc$38792$n4249
.sym 43551 VexRiscv._zz_194_[9]
.sym 43552 $abc$38792$n4240
.sym 43553 $abc$38792$n4243
.sym 43554 $abc$38792$n4246
.sym 43555 $abc$38792$n149
.sym 43556 VexRiscv._zz_323_[0]
.sym 43558 $abc$38792$n4258
.sym 43559 VexRiscv._zz_194_[10]
.sym 43560 $abc$38792$n2464
.sym 43561 VexRiscv._zz_194_[13]
.sym 43563 $abc$38792$n149
.sym 43567 $abc$38792$n4261
.sym 43572 VexRiscv._zz_194_[16]
.sym 43576 VexRiscv._zz_194_[13]
.sym 43578 VexRiscv._zz_323_[0]
.sym 43582 $abc$38792$n149
.sym 43583 $abc$38792$n4240
.sym 43584 VexRiscv._zz_194_[9]
.sym 43587 VexRiscv._zz_194_[11]
.sym 43588 $abc$38792$n4246
.sym 43589 $abc$38792$n149
.sym 43593 $abc$38792$n4249
.sym 43594 $abc$38792$n149
.sym 43596 VexRiscv._zz_194_[12]
.sym 43599 $abc$38792$n149
.sym 43601 $abc$38792$n4243
.sym 43602 VexRiscv._zz_194_[10]
.sym 43605 VexRiscv._zz_323_[0]
.sym 43606 VexRiscv._zz_194_[11]
.sym 43611 VexRiscv._zz_194_[15]
.sym 43613 $abc$38792$n4258
.sym 43614 $abc$38792$n149
.sym 43618 $abc$38792$n4261
.sym 43619 VexRiscv._zz_194_[16]
.sym 43620 $abc$38792$n149
.sym 43621 $abc$38792$n2464
.sym 43622 clk12_$glb_clk
.sym 43624 $abc$38792$n4282
.sym 43625 $abc$38792$n4285
.sym 43626 $abc$38792$n4288
.sym 43627 $abc$38792$n4291
.sym 43628 $abc$38792$n4294
.sym 43629 $abc$38792$n4297
.sym 43630 $abc$38792$n4300
.sym 43631 $abc$38792$n4303
.sym 43632 VexRiscv.decode_to_execute_RS2[12]
.sym 43636 VexRiscv._zz_316_[13]
.sym 43637 VexRiscv._zz_323_[0]
.sym 43638 $abc$38792$n149
.sym 43639 VexRiscv.decode_to_execute_RS2[25]
.sym 43640 $abc$38792$n149
.sym 43641 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 43642 VexRiscv._zz_194_[12]
.sym 43643 $abc$38792$n149
.sym 43644 $abc$38792$n3431
.sym 43645 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 43646 VexRiscv._zz_194_[15]
.sym 43647 VexRiscv.decode_to_execute_RS2[18]
.sym 43648 VexRiscv._zz_194_[30]
.sym 43649 VexRiscv._zz_318_[3]
.sym 43650 VexRiscv._zz_194_[23]
.sym 43651 VexRiscv._zz_194_[13]
.sym 43652 basesoc_uart_phy_storage[15]
.sym 43653 VexRiscv._zz_318_[0]
.sym 43654 VexRiscv._zz_316_[0]
.sym 43655 VexRiscv._zz_194_[9]
.sym 43656 VexRiscv._zz_194_[27]
.sym 43657 basesoc_uart_phy_tx_busy
.sym 43658 $PACKER_VCC_NET
.sym 43667 VexRiscv._zz_194_[26]
.sym 43671 VexRiscv._zz_194_[20]
.sym 43672 $abc$38792$n4279
.sym 43673 $abc$38792$n149
.sym 43674 VexRiscv._zz_194_[28]
.sym 43676 $abc$38792$n2464
.sym 43677 VexRiscv._zz_194_[30]
.sym 43678 $abc$38792$n4273
.sym 43679 $abc$38792$n4276
.sym 43680 VexRiscv._zz_194_[21]
.sym 43683 VexRiscv._zz_194_[22]
.sym 43684 $abc$38792$n4291
.sym 43685 $abc$38792$n4294
.sym 43687 $abc$38792$n4300
.sym 43689 VexRiscv._zz_194_[27]
.sym 43692 VexRiscv._zz_194_[29]
.sym 43694 $abc$38792$n4297
.sym 43696 $abc$38792$n4303
.sym 43698 VexRiscv._zz_194_[26]
.sym 43699 $abc$38792$n4291
.sym 43701 $abc$38792$n149
.sym 43704 VexRiscv._zz_194_[27]
.sym 43705 $abc$38792$n4294
.sym 43706 $abc$38792$n149
.sym 43711 $abc$38792$n149
.sym 43712 VexRiscv._zz_194_[21]
.sym 43713 $abc$38792$n4276
.sym 43716 $abc$38792$n149
.sym 43717 $abc$38792$n4297
.sym 43719 VexRiscv._zz_194_[28]
.sym 43722 VexRiscv._zz_194_[29]
.sym 43724 $abc$38792$n4300
.sym 43725 $abc$38792$n149
.sym 43728 $abc$38792$n149
.sym 43729 VexRiscv._zz_194_[22]
.sym 43730 $abc$38792$n4279
.sym 43735 VexRiscv._zz_194_[30]
.sym 43736 $abc$38792$n4303
.sym 43737 $abc$38792$n149
.sym 43740 $abc$38792$n149
.sym 43741 VexRiscv._zz_194_[20]
.sym 43743 $abc$38792$n4273
.sym 43744 $abc$38792$n2464
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 43748 VexRiscv._zz_316_[29]
.sym 43749 $abc$38792$n3772_1
.sym 43750 $abc$38792$n4629
.sym 43751 VexRiscv._zz_316_[16]
.sym 43752 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 43753 VexRiscv._zz_199_
.sym 43754 $abc$38792$n4613
.sym 43755 $abc$38792$n4625
.sym 43756 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 43757 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 43758 VexRiscv._zz_315_[0]
.sym 43759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 43760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 43761 VexRiscv._zz_194_[23]
.sym 43762 $abc$38792$n2464
.sym 43763 VexRiscv._zz_79_[1]
.sym 43765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 43766 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43767 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 43768 VexRiscv._zz_316_[21]
.sym 43769 $abc$38792$n4621
.sym 43770 VexRiscv.execute_arbitration_isValid
.sym 43771 VexRiscv._zz_194_[12]
.sym 43772 basesoc_uart_phy_storage[11]
.sym 43773 VexRiscv._zz_194_[5]
.sym 43774 VexRiscv._zz_194_[29]
.sym 43775 VexRiscv._zz_323_[0]
.sym 43776 basesoc_uart_phy_storage[14]
.sym 43777 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 43778 $abc$38792$n2326
.sym 43779 basesoc_timer0_value[22]
.sym 43780 VexRiscv._zz_195_[2]
.sym 43781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43782 VexRiscv._zz_194_[21]
.sym 43788 $abc$38792$n3520_1
.sym 43790 $abc$38792$n2472
.sym 43791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 43792 $abc$38792$n4453_1
.sym 43793 $abc$38792$n151
.sym 43794 $abc$38792$n4454
.sym 43796 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 43797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 43798 $abc$38792$n4495_1
.sym 43800 $abc$38792$n4450
.sym 43801 VexRiscv._zz_323_[0]
.sym 43802 VexRiscv._zz_194_[31]
.sym 43803 VexRiscv._zz_194_[21]
.sym 43804 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 43806 $abc$38792$n4451_1
.sym 43812 $abc$38792$n4496
.sym 43816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 43817 VexRiscv._zz_193_
.sym 43819 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 43821 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 43822 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 43823 VexRiscv._zz_193_
.sym 43824 $abc$38792$n151
.sym 43827 VexRiscv._zz_194_[31]
.sym 43830 VexRiscv._zz_323_[0]
.sym 43833 VexRiscv._zz_193_
.sym 43834 $abc$38792$n151
.sym 43835 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 43836 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 43839 $abc$38792$n4496
.sym 43841 $abc$38792$n4495_1
.sym 43845 $abc$38792$n3520_1
.sym 43846 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 43847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 43848 $abc$38792$n151
.sym 43852 VexRiscv._zz_323_[0]
.sym 43854 VexRiscv._zz_194_[21]
.sym 43858 $abc$38792$n4450
.sym 43859 $abc$38792$n4451_1
.sym 43864 $abc$38792$n4453_1
.sym 43866 $abc$38792$n4454
.sym 43867 $abc$38792$n2472
.sym 43868 clk12_$glb_clk
.sym 43870 VexRiscv._zz_316_[32]
.sym 43871 $abc$38792$n4985
.sym 43872 basesoc_timer0_value_status[6]
.sym 43873 $abc$38792$n5411_1
.sym 43874 $abc$38792$n5410_1
.sym 43875 VexRiscv._zz_316_[27]
.sym 43876 $abc$38792$n4899
.sym 43877 basesoc_timer0_value_status[27]
.sym 43878 VexRiscv._zz_288_[8]
.sym 43879 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 43881 basesoc_uart_phy_uart_clk_txen
.sym 43882 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 43883 VexRiscv._zz_199_
.sym 43886 VexRiscv._zz_316_[31]
.sym 43888 VexRiscv._zz_41_[12]
.sym 43889 VexRiscv._zz_200_[24]
.sym 43890 $abc$38792$n149
.sym 43891 VexRiscv._zz_316_[29]
.sym 43892 $abc$38792$n3520_1
.sym 43893 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 43894 VexRiscv._zz_194_[8]
.sym 43895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 43897 VexRiscv._zz_194_[2]
.sym 43898 VexRiscv._zz_316_[16]
.sym 43899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 43900 $abc$38792$n5408_1
.sym 43901 $abc$38792$n151
.sym 43902 basesoc_uart_phy_storage[14]
.sym 43903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 43904 basesoc_uart_rx_fifo_consume[1]
.sym 43905 VexRiscv._zz_194_[13]
.sym 43912 VexRiscv._zz_195_[10]
.sym 43916 VexRiscv._zz_316_[0]
.sym 43919 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 43922 $abc$38792$n3430_1
.sym 43923 VexRiscv._zz_318_[0]
.sym 43924 VexRiscv._zz_330_
.sym 43925 VexRiscv._zz_194_[9]
.sym 43929 $abc$38792$n2306
.sym 43931 VexRiscv._zz_194_[0]
.sym 43932 VexRiscv._zz_194_[1]
.sym 43933 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 43935 VexRiscv._zz_323_[0]
.sym 43936 basesoc_uart_rx_fifo_consume[1]
.sym 43937 $abc$38792$n3403_1
.sym 43938 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43939 VexRiscv._zz_195_[2]
.sym 43953 basesoc_uart_rx_fifo_consume[1]
.sym 43957 VexRiscv._zz_316_[0]
.sym 43959 VexRiscv._zz_318_[0]
.sym 43962 VexRiscv._zz_195_[10]
.sym 43963 VexRiscv._zz_330_
.sym 43964 VexRiscv._zz_194_[9]
.sym 43965 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43968 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43969 VexRiscv._zz_195_[2]
.sym 43970 VexRiscv._zz_330_
.sym 43971 VexRiscv._zz_194_[1]
.sym 43976 VexRiscv._zz_323_[0]
.sym 43977 VexRiscv._zz_194_[0]
.sym 43980 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 43981 $abc$38792$n3403_1
.sym 43982 $abc$38792$n3430_1
.sym 43986 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 43987 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43990 $abc$38792$n2306
.sym 43991 clk12_$glb_clk
.sym 43992 sys_rst_$glb_sr
.sym 43993 basesoc_uart_phy_storage[11]
.sym 43994 basesoc_uart_phy_storage[9]
.sym 43995 basesoc_uart_phy_storage[14]
.sym 43996 $abc$38792$n5417_1
.sym 43997 $abc$38792$n5416_1
.sym 43998 VexRiscv._zz_35_[3]
.sym 43999 basesoc_uart_phy_storage[15]
.sym 44000 VexRiscv._zz_35_[1]
.sym 44001 VexRiscv._zz_35_[10]
.sym 44002 VexRiscv._zz_313_
.sym 44003 VexRiscv._zz_313_
.sym 44004 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44005 VexRiscv._zz_313_
.sym 44006 $abc$38792$n3388_1
.sym 44007 VexRiscv.memory_arbitration_isValid
.sym 44008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 44009 $abc$38792$n5952_1
.sym 44012 $abc$38792$n3426_1
.sym 44013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 44014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 44016 $abc$38792$n5432
.sym 44017 basesoc_vexriscv_ibus_adr[27]
.sym 44018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 44019 VexRiscv._zz_194_[17]
.sym 44020 VexRiscv._zz_194_[10]
.sym 44021 VexRiscv._zz_194_[16]
.sym 44023 VexRiscv._zz_316_[27]
.sym 44024 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 44025 basesoc_timer0_value[27]
.sym 44026 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 44027 VexRiscv._zz_194_[22]
.sym 44028 $abc$38792$n5408_1
.sym 44034 VexRiscv._zz_330_
.sym 44035 $abc$38792$n5506_1
.sym 44036 $abc$38792$n3527_1
.sym 44037 VexRiscv._zz_195_[4]
.sym 44038 VexRiscv._zz_195_[3]
.sym 44039 $abc$38792$n5543_1
.sym 44041 $abc$38792$n5408_1
.sym 44042 VexRiscv._zz_330_
.sym 44043 $abc$38792$n5183_1
.sym 44044 basesoc_timer0_load_storage[22]
.sym 44049 VexRiscv._zz_318_[0]
.sym 44050 $abc$38792$n5836
.sym 44052 VexRiscv._zz_195_[1]
.sym 44053 VexRiscv._zz_194_[0]
.sym 44055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44056 basesoc_uart_phy_tx_busy
.sym 44057 VexRiscv._zz_194_[2]
.sym 44058 VexRiscv._zz_194_[3]
.sym 44059 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44060 basesoc_timer0_en_storage
.sym 44061 $abc$38792$n5537_1
.sym 44063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 44065 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 44067 $abc$38792$n3527_1
.sym 44068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 44073 VexRiscv._zz_194_[3]
.sym 44074 VexRiscv._zz_330_
.sym 44075 VexRiscv._zz_195_[4]
.sym 44076 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44079 basesoc_uart_phy_tx_busy
.sym 44081 $abc$38792$n5836
.sym 44085 $abc$38792$n5408_1
.sym 44086 VexRiscv._zz_195_[1]
.sym 44088 VexRiscv._zz_318_[0]
.sym 44091 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 44092 $abc$38792$n5506_1
.sym 44093 $abc$38792$n5537_1
.sym 44094 $abc$38792$n5543_1
.sym 44097 VexRiscv._zz_194_[0]
.sym 44098 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44099 VexRiscv._zz_330_
.sym 44100 VexRiscv._zz_195_[1]
.sym 44104 basesoc_timer0_en_storage
.sym 44105 $abc$38792$n5183_1
.sym 44106 basesoc_timer0_load_storage[22]
.sym 44109 VexRiscv._zz_194_[2]
.sym 44110 VexRiscv._zz_195_[3]
.sym 44111 VexRiscv._zz_330_
.sym 44112 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44114 clk12_$glb_clk
.sym 44115 sys_rst_$glb_sr
.sym 44116 VexRiscv._zz_35_[0]
.sym 44117 $abc$38792$n5406_1
.sym 44118 $abc$38792$n4995
.sym 44119 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 44120 $abc$38792$n4999
.sym 44121 $abc$38792$n4427
.sym 44122 $abc$38792$n5001
.sym 44123 $abc$38792$n5005
.sym 44124 VexRiscv._zz_79_[10]
.sym 44125 $abc$38792$n5952_1
.sym 44126 $abc$38792$n5952_1
.sym 44128 VexRiscv._zz_124_
.sym 44129 VexRiscv._zz_35_[2]
.sym 44130 $abc$38792$n4975
.sym 44131 $abc$38792$n3055
.sym 44132 VexRiscv._zz_330_
.sym 44133 VexRiscv._zz_195_[4]
.sym 44134 VexRiscv._zz_37_[0]
.sym 44135 $abc$38792$n3430_1
.sym 44136 VexRiscv._zz_195_[24]
.sym 44137 VexRiscv._zz_35_[6]
.sym 44138 $abc$38792$n3430_1
.sym 44139 VexRiscv._zz_195_[8]
.sym 44140 VexRiscv._zz_194_[30]
.sym 44141 VexRiscv._zz_194_[27]
.sym 44142 VexRiscv._zz_318_[3]
.sym 44143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44144 basesoc_uart_phy_tx_busy
.sym 44145 VexRiscv._zz_79_[10]
.sym 44146 VexRiscv._zz_195_[14]
.sym 44147 $abc$38792$n5537_1
.sym 44148 basesoc_uart_phy_storage[15]
.sym 44149 VexRiscv._zz_195_[9]
.sym 44150 VexRiscv._zz_194_[23]
.sym 44157 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 44158 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 44160 VexRiscv._zz_195_[9]
.sym 44161 $abc$38792$n5506_1
.sym 44162 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 44163 $abc$38792$n6424_1
.sym 44164 $abc$38792$n5530_1
.sym 44166 VexRiscv._zz_194_[8]
.sym 44169 $abc$38792$n3414_1
.sym 44170 VexRiscv._zz_194_[11]
.sym 44171 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44172 VexRiscv.memory_arbitration_isValid
.sym 44173 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 44175 VexRiscv._zz_35_[6]
.sym 44177 $abc$38792$n3419
.sym 44178 VexRiscv._zz_330_
.sym 44180 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 44181 VexRiscv.execute_to_memory_BRANCH_DO
.sym 44182 VexRiscv._zz_195_[12]
.sym 44184 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 44185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44186 VexRiscv._zz_330_
.sym 44190 $abc$38792$n6424_1
.sym 44191 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 44192 $abc$38792$n5506_1
.sym 44193 $abc$38792$n5530_1
.sym 44196 VexRiscv._zz_330_
.sym 44197 VexRiscv._zz_195_[12]
.sym 44198 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44199 VexRiscv._zz_194_[11]
.sym 44202 VexRiscv._zz_330_
.sym 44203 VexRiscv._zz_195_[9]
.sym 44204 VexRiscv._zz_194_[8]
.sym 44205 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44210 $abc$38792$n3414_1
.sym 44211 $abc$38792$n3419
.sym 44216 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 44223 VexRiscv._zz_35_[6]
.sym 44227 VexRiscv.execute_to_memory_BRANCH_DO
.sym 44228 VexRiscv.memory_arbitration_isValid
.sym 44232 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 44233 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 44234 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 44235 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 44237 clk12_$glb_clk
.sym 44238 VexRiscv.reset_$glb_sr
.sym 44239 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 44240 $abc$38792$n5021
.sym 44241 $abc$38792$n5007
.sym 44242 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 44243 $abc$38792$n5009
.sym 44244 $abc$38792$n5015
.sym 44245 $abc$38792$n5447
.sym 44246 $abc$38792$n4421
.sym 44248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 44251 VexRiscv._zz_79_[6]
.sym 44252 VexRiscv._zz_195_[12]
.sym 44253 $abc$38792$n3409_1
.sym 44254 VexRiscv._zz_195_[26]
.sym 44255 VexRiscv.CsrPlugin_mepc[14]
.sym 44256 VexRiscv._zz_136_[6]
.sym 44257 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 44258 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 44259 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44260 VexRiscv._zz_195_[11]
.sym 44262 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 44263 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 44264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44267 VexRiscv.execute_to_memory_IS_DIV
.sym 44268 VexRiscv._zz_195_[21]
.sym 44269 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 44270 VexRiscv._zz_194_[21]
.sym 44271 VexRiscv._zz_194_[12]
.sym 44272 VexRiscv._zz_195_[2]
.sym 44273 VexRiscv._zz_195_[3]
.sym 44274 VexRiscv._zz_194_[29]
.sym 44280 VexRiscv._zz_255_[1]
.sym 44282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 44283 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44284 VexRiscv._zz_50_[14]
.sym 44285 $abc$38792$n6427_1
.sym 44286 VexRiscv._zz_194_[21]
.sym 44287 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 44288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 44291 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44292 $abc$38792$n3520_1
.sym 44294 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 44295 $abc$38792$n5538_1
.sym 44296 VexRiscv._zz_330_
.sym 44298 VexRiscv._zz_255_[0]
.sym 44299 VexRiscv._zz_194_[22]
.sym 44300 $abc$38792$n5513_1
.sym 44303 VexRiscv._zz_195_[23]
.sym 44306 VexRiscv._zz_195_[22]
.sym 44307 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 44308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 44310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 44311 $abc$38792$n151
.sym 44314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 44320 $abc$38792$n5538_1
.sym 44321 $abc$38792$n6427_1
.sym 44322 VexRiscv._zz_50_[14]
.sym 44325 VexRiscv._zz_330_
.sym 44326 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44327 VexRiscv._zz_194_[21]
.sym 44328 VexRiscv._zz_195_[22]
.sym 44331 VexRiscv._zz_194_[22]
.sym 44332 VexRiscv._zz_330_
.sym 44333 VexRiscv._zz_195_[23]
.sym 44334 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44337 $abc$38792$n151
.sym 44338 $abc$38792$n3520_1
.sym 44339 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 44340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 44345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 44349 $abc$38792$n5513_1
.sym 44350 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 44351 $abc$38792$n5538_1
.sym 44352 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 44356 VexRiscv._zz_255_[1]
.sym 44358 VexRiscv._zz_255_[0]
.sym 44359 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$38792$n5035
.sym 44363 $abc$38792$n5029
.sym 44364 $abc$38792$n5033
.sym 44365 VexRiscv.decode_to_execute_IS_MUL
.sym 44366 VexRiscv._zz_289_[3]
.sym 44367 VexRiscv._zz_289_[4]
.sym 44368 VexRiscv.decode_to_execute_IS_DIV
.sym 44369 $abc$38792$n3756
.sym 44371 $abc$38792$n5474
.sym 44374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 44376 $abc$38792$n3520_1
.sym 44377 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44378 $abc$38792$n5537_1
.sym 44379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 44380 VexRiscv._zz_79_[1]
.sym 44381 VexRiscv._zz_318_[13]
.sym 44382 $abc$38792$n5019
.sym 44383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 44384 VexRiscv._zz_255_[1]
.sym 44385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 44388 $abc$38792$n5553_1
.sym 44391 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 44393 $abc$38792$n151
.sym 44394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44396 VexRiscv._zz_195_[28]
.sym 44397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44403 VexRiscv._zz_50_[14]
.sym 44404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 44408 VexRiscv._zz_330_
.sym 44411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 44412 VexRiscv._zz_255_[0]
.sym 44413 $abc$38792$n3419
.sym 44414 VexRiscv.execute_arbitration_isValid
.sym 44417 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 44418 $abc$38792$n5538_1
.sym 44419 VexRiscv._zz_194_[31]
.sym 44420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 44423 $abc$38792$n3508
.sym 44424 VexRiscv._zz_255_[1]
.sym 44425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 44426 $abc$38792$n5554
.sym 44428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44429 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44430 VexRiscv._zz_195_[32]
.sym 44432 $abc$38792$n3462
.sym 44433 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44434 $abc$38792$n3410
.sym 44439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44442 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 44443 $abc$38792$n3462
.sym 44444 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44445 VexRiscv.execute_arbitration_isValid
.sym 44450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 44451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 44454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44455 $abc$38792$n3508
.sym 44456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 44460 VexRiscv._zz_50_[14]
.sym 44461 VexRiscv._zz_255_[1]
.sym 44462 VexRiscv._zz_255_[0]
.sym 44463 $abc$38792$n5554
.sym 44468 $abc$38792$n5554
.sym 44469 $abc$38792$n5538_1
.sym 44472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 44473 $abc$38792$n3419
.sym 44474 $abc$38792$n3410
.sym 44475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 44478 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44479 VexRiscv._zz_195_[32]
.sym 44480 VexRiscv._zz_330_
.sym 44481 VexRiscv._zz_194_[31]
.sym 44482 $abc$38792$n2423_$glb_ce
.sym 44483 clk12_$glb_clk
.sym 44485 $abc$38792$n3476
.sym 44486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44487 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 44488 $abc$38792$n3475
.sym 44489 $abc$38792$n3508
.sym 44490 $abc$38792$n3462
.sym 44491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44493 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 44497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 44498 $abc$38792$n3426_1
.sym 44499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 44500 $abc$38792$n6427_1
.sym 44501 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44502 VexRiscv._zz_195_[26]
.sym 44503 VexRiscv.memory_arbitration_isValid
.sym 44504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 44505 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 44506 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 44507 $abc$38792$n5557_1
.sym 44508 VexRiscv._zz_136_[25]
.sym 44509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44510 $abc$38792$n3419
.sym 44511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44512 VexRiscv._zz_289_[1]
.sym 44513 VexRiscv._zz_289_[3]
.sym 44514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44515 VexRiscv._zz_289_[4]
.sym 44516 VexRiscv._zz_195_[32]
.sym 44517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 44518 VexRiscv._zz_35_[16]
.sym 44519 VexRiscv.execute_arbitration_isStuckByOthers
.sym 44526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44527 VexRiscv.execute_arbitration_isValid
.sym 44529 VexRiscv._zz_35_[16]
.sym 44530 $abc$38792$n3466
.sym 44532 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 44534 VexRiscv._zz_255_[1]
.sym 44535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44541 $abc$38792$n3465
.sym 44542 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 44543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 44544 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 44547 $abc$38792$n3462
.sym 44549 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44553 $abc$38792$n3475
.sym 44554 $abc$38792$n3459
.sym 44555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44559 $abc$38792$n3466
.sym 44561 $abc$38792$n3475
.sym 44565 VexRiscv.execute_arbitration_isValid
.sym 44566 $abc$38792$n3475
.sym 44567 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44568 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 44571 $abc$38792$n3466
.sym 44572 $abc$38792$n3462
.sym 44573 $abc$38792$n3465
.sym 44574 $abc$38792$n3459
.sym 44577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 44578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44586 VexRiscv._zz_35_[16]
.sym 44589 VexRiscv._zz_255_[1]
.sym 44590 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 44601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 44604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44606 clk12_$glb_clk
.sym 44607 VexRiscv.reset_$glb_sr
.sym 44608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 44609 $abc$38792$n3472
.sym 44610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44611 VexRiscv.execute_arbitration_isStuckByOthers
.sym 44612 $abc$38792$n3459
.sym 44613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44615 $abc$38792$n3460
.sym 44616 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 44620 $PACKER_VCC_NET
.sym 44621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44622 $abc$38792$n149
.sym 44623 $PACKER_VCC_NET
.sym 44624 $abc$38792$n5611
.sym 44625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44626 $PACKER_VCC_NET
.sym 44629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44633 VexRiscv._zz_289_[2]
.sym 44634 $abc$38792$n5951_1
.sym 44637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 44639 VexRiscv._zz_289_[2]
.sym 44640 basesoc_uart_phy_tx_busy
.sym 44642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44643 basesoc_uart_phy_tx_bitcount[0]
.sym 44650 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44653 VexRiscv.memory_arbitration_isValid
.sym 44657 VexRiscv.memory_arbitration_isValid
.sym 44658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 44662 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44664 $abc$38792$n3465
.sym 44669 $abc$38792$n3459
.sym 44670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 44673 VexRiscv._zz_315_[0]
.sym 44675 $abc$38792$n3471
.sym 44676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 44677 VexRiscv._zz_195_[32]
.sym 44678 VexRiscv._zz_313_
.sym 44684 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 44691 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 44695 VexRiscv._zz_315_[0]
.sym 44696 VexRiscv._zz_313_
.sym 44697 VexRiscv._zz_195_[32]
.sym 44700 $abc$38792$n3471
.sym 44701 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44702 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44703 VexRiscv.memory_arbitration_isValid
.sym 44707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 44712 VexRiscv.memory_arbitration_isValid
.sym 44713 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44714 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44715 $abc$38792$n3459
.sym 44718 $abc$38792$n3465
.sym 44721 $abc$38792$n3471
.sym 44724 VexRiscv.memory_arbitration_isValid
.sym 44726 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44727 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44728 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 44729 clk12_$glb_clk
.sym 44731 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 44732 $abc$38792$n3461
.sym 44733 $abc$38792$n3471
.sym 44734 $abc$38792$n3473
.sym 44735 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 44736 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 44737 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44738 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44745 $abc$38792$n5951_1
.sym 44746 VexRiscv._zz_195_[28]
.sym 44747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44749 VexRiscv._zz_161_
.sym 44750 $abc$38792$n5506_1
.sym 44751 $abc$38792$n5610
.sym 44753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44762 $abc$38792$n5951_1
.sym 44774 $abc$38792$n2180
.sym 44775 sys_rst
.sym 44783 $abc$38792$n149
.sym 44785 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44787 $abc$38792$n3599_1
.sym 44791 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44796 basesoc_uart_phy_uart_clk_txen
.sym 44800 basesoc_uart_phy_tx_busy
.sym 44803 basesoc_uart_phy_tx_bitcount[0]
.sym 44813 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44823 basesoc_uart_phy_uart_clk_txen
.sym 44824 $abc$38792$n3599_1
.sym 44825 basesoc_uart_phy_tx_busy
.sym 44826 basesoc_uart_phy_tx_bitcount[0]
.sym 44838 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44848 $abc$38792$n2180
.sym 44849 sys_rst
.sym 44851 $abc$38792$n149
.sym 44852 clk12_$glb_clk
.sym 44860 basesoc_uart_rx_fifo_level0[1]
.sym 44866 VexRiscv._zz_161_
.sym 44867 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44868 VexRiscv._zz_195_[17]
.sym 44870 $abc$38792$n2180
.sym 44871 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44872 VexRiscv._zz_79_[1]
.sym 44874 $abc$38792$n149
.sym 44875 VexRiscv._zz_161_
.sym 44901 $abc$38792$n3602_1
.sym 44902 $abc$38792$n3599_1
.sym 44909 $abc$38792$n5560
.sym 44912 multiregimpl1_regs0[3]
.sym 44915 user_sw3
.sym 44918 basesoc_uart_phy_uart_clk_txen
.sym 44920 basesoc_uart_phy_tx_bitcount[0]
.sym 44925 basesoc_uart_phy_tx_busy
.sym 44926 basesoc_uart_phy_uart_clk_txen
.sym 44931 multiregimpl1_regs0[3]
.sym 44937 user_sw3
.sym 44941 $abc$38792$n3599_1
.sym 44943 $abc$38792$n5560
.sym 44953 basesoc_uart_phy_tx_busy
.sym 44954 basesoc_uart_phy_uart_clk_txen
.sym 44955 $abc$38792$n3599_1
.sym 44964 basesoc_uart_phy_tx_bitcount[0]
.sym 44965 basesoc_uart_phy_tx_busy
.sym 44966 $abc$38792$n3602_1
.sym 44967 basesoc_uart_phy_uart_clk_txen
.sym 44975 clk12_$glb_clk
.sym 44981 $abc$38792$n2174
.sym 44985 VexRiscv._zz_161_
.sym 44986 basesoc_uart_rx_fifo_level0[1]
.sym 44995 $abc$38792$n2174
.sym 45077 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 45098 basesoc_uart_phy_storage[11]
.sym 45100 basesoc_uart_phy_storage[4]
.sym 45101 $abc$38792$n5854
.sym 45107 basesoc_uart_phy_storage[0]
.sym 45135 basesoc_dat_w[7]
.sym 45144 basesoc_dat_w[3]
.sym 45146 $abc$38792$n2160
.sym 45149 basesoc_ctrl_reset_reset_r
.sym 45150 basesoc_dat_w[4]
.sym 45159 basesoc_dat_w[7]
.sym 45171 basesoc_dat_w[4]
.sym 45177 basesoc_ctrl_reset_reset_r
.sym 45190 basesoc_dat_w[3]
.sym 45198 $abc$38792$n2160
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45208 spiflash_bus_dat_r[30]
.sym 45210 spiflash_bus_dat_r[20]
.sym 45211 spiflash_bus_dat_r[23]
.sym 45212 spiflash_bus_dat_r[10]
.sym 45215 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 45217 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 45218 array_muxed1[0]
.sym 45219 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 45220 basesoc_adr[0]
.sym 45221 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 45222 spiflash_bus_dat_r[16]
.sym 45224 array_muxed1[15]
.sym 45226 array_muxed0[8]
.sym 45227 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 45228 basesoc_dat_w[5]
.sym 45233 VexRiscv._zz_41_[6]
.sym 45234 basesoc_uart_phy_storage[3]
.sym 45238 basesoc_dat_w[3]
.sym 45239 $abc$38792$n149
.sym 45250 basesoc_timer0_eventmanager_status_w
.sym 45253 $abc$38792$n7851
.sym 45255 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 45258 spiflash_bus_dat_r[30]
.sym 45260 basesoc_uart_phy_storage[3]
.sym 45262 $abc$38792$n2354
.sym 45264 $abc$38792$n4910
.sym 45267 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 45269 basesoc_timer0_value_status[17]
.sym 45296 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 45298 $abc$38792$n5113_1
.sym 45301 $abc$38792$n6104_1
.sym 45309 $abc$38792$n7851
.sym 45315 $abc$38792$n5113_1
.sym 45316 $abc$38792$n6104_1
.sym 45345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 45361 $abc$38792$n7851
.sym 45362 clk12_$glb_clk
.sym 45364 VexRiscv.lastStagePc[28]
.sym 45366 crg_reset_delay[4]
.sym 45367 $abc$38792$n2329
.sym 45368 crg_reset_delay[1]
.sym 45369 VexRiscv.lastStagePc[9]
.sym 45370 VexRiscv.lastStagePc[6]
.sym 45371 crg_reset_delay[7]
.sym 45374 basesoc_dat_w[3]
.sym 45375 basesoc_vexriscv_ibus_adr[20]
.sym 45376 array_muxed0[0]
.sym 45377 array_muxed0[9]
.sym 45378 $abc$38792$n2322
.sym 45379 spiflash_bus_dat_r[22]
.sym 45380 basesoc_dat_w[2]
.sym 45381 spiflash_bus_dat_r[10]
.sym 45382 $abc$38792$n2318
.sym 45383 array_muxed0[13]
.sym 45385 slave_sel[0]
.sym 45386 basesoc_adr[0]
.sym 45389 $abc$38792$n140
.sym 45391 $abc$38792$n2221
.sym 45392 basesoc_dat_w[7]
.sym 45393 array_muxed0[7]
.sym 45396 spiflash_bus_dat_r[23]
.sym 45398 $abc$38792$n6054
.sym 45399 basesoc_dat_w[4]
.sym 45407 $abc$38792$n2330
.sym 45409 basesoc_vexriscv_ibus_adr[0]
.sym 45416 basesoc_vexriscv_dbus_adr[0]
.sym 45417 grant
.sym 45424 $abc$38792$n2329
.sym 45426 $abc$38792$n3681_1
.sym 45446 $abc$38792$n2329
.sym 45451 $abc$38792$n3681_1
.sym 45453 $abc$38792$n2329
.sym 45468 grant
.sym 45469 basesoc_vexriscv_dbus_adr[0]
.sym 45471 basesoc_vexriscv_ibus_adr[0]
.sym 45484 $abc$38792$n2330
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45489 $abc$38792$n6053
.sym 45490 $abc$38792$n6054
.sym 45491 $abc$38792$n6055
.sym 45492 $abc$38792$n6056
.sym 45493 $abc$38792$n6057
.sym 45494 $abc$38792$n6058
.sym 45497 $abc$38792$n5860
.sym 45498 basesoc_dat_w[7]
.sym 45499 spiflash_i
.sym 45500 $abc$38792$n3547_1
.sym 45501 array_muxed0[13]
.sym 45502 basesoc_vexriscv_dbus_adr[0]
.sym 45503 basesoc_timer0_eventmanager_pending_w
.sym 45504 array_muxed1[14]
.sym 45505 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 45506 array_muxed1[9]
.sym 45509 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 45510 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 45511 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 45512 $abc$38792$n3681_1
.sym 45513 basesoc_dat_w[3]
.sym 45514 basesoc_timer0_reload_storage[27]
.sym 45515 basesoc_adr[0]
.sym 45516 $abc$38792$n4965_1
.sym 45517 array_muxed0[10]
.sym 45518 $abc$38792$n7852
.sym 45519 array_muxed0[7]
.sym 45521 $abc$38792$n149
.sym 45522 VexRiscv._zz_41_[6]
.sym 45528 basesoc_vexriscv_dbus_adr[7]
.sym 45529 basesoc_vexriscv_ibus_adr[7]
.sym 45530 $abc$38792$n3610
.sym 45534 basesoc_vexriscv_dbus_adr[20]
.sym 45535 basesoc_uart_phy_uart_clk_rxen
.sym 45537 basesoc_uart_phy_rx_busy
.sym 45538 sys_rst
.sym 45540 $abc$38792$n126
.sym 45543 grant
.sym 45544 $abc$38792$n124
.sym 45545 $abc$38792$n122
.sym 45546 $abc$38792$n2318
.sym 45553 basesoc_dat_w[7]
.sym 45556 basesoc_vexriscv_ibus_adr[20]
.sym 45557 $abc$38792$n120
.sym 45559 basesoc_dat_w[4]
.sym 45561 grant
.sym 45562 basesoc_vexriscv_ibus_adr[7]
.sym 45563 basesoc_vexriscv_dbus_adr[7]
.sym 45569 $abc$38792$n122
.sym 45573 grant
.sym 45574 basesoc_vexriscv_ibus_adr[20]
.sym 45575 basesoc_vexriscv_dbus_adr[20]
.sym 45580 basesoc_dat_w[7]
.sym 45585 basesoc_dat_w[4]
.sym 45591 $abc$38792$n126
.sym 45597 $abc$38792$n124
.sym 45598 $abc$38792$n126
.sym 45599 $abc$38792$n120
.sym 45600 $abc$38792$n122
.sym 45603 basesoc_uart_phy_uart_clk_rxen
.sym 45604 $abc$38792$n3610
.sym 45605 sys_rst
.sym 45606 basesoc_uart_phy_rx_busy
.sym 45607 $abc$38792$n2318
.sym 45608 clk12_$glb_clk
.sym 45609 sys_rst_$glb_sr
.sym 45610 $abc$38792$n6059
.sym 45611 $abc$38792$n6060
.sym 45612 $abc$38792$n6061
.sym 45613 $abc$38792$n6062
.sym 45614 crg_reset_delay[8]
.sym 45615 $abc$38792$n5045_1
.sym 45616 $abc$38792$n5049_1
.sym 45617 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 45620 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 45622 basesoc_vexriscv_dbus_adr[3]
.sym 45623 basesoc_vexriscv_dbus_adr[2]
.sym 45624 sys_rst
.sym 45625 $abc$38792$n2320
.sym 45626 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 45627 $abc$38792$n3546_1
.sym 45629 spiflash_mosi
.sym 45630 basesoc_timer0_reload_storage[15]
.sym 45632 $abc$38792$n3951
.sym 45633 $abc$38792$n3621_1
.sym 45634 basesoc_timer0_eventmanager_status_w
.sym 45635 basesoc_dat_w[5]
.sym 45636 $abc$38792$n4961_1
.sym 45637 $abc$38792$n2320
.sym 45639 basesoc_timer0_reload_storage[12]
.sym 45640 $PACKER_VCC_NET
.sym 45641 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 45642 basesoc_timer0_value[12]
.sym 45643 array_muxed0[4]
.sym 45644 $abc$38792$n3933
.sym 45645 array_muxed0[10]
.sym 45652 $abc$38792$n5838
.sym 45654 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 45655 basesoc_ctrl_reset_reset_r
.sym 45658 $abc$38792$n5041_1
.sym 45661 $abc$38792$n3646
.sym 45662 $abc$38792$n3682_1
.sym 45663 spiflash_i
.sym 45665 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 45667 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 45668 $abc$38792$n6389_1
.sym 45669 $abc$38792$n3647_1
.sym 45670 $abc$38792$n5633
.sym 45672 $abc$38792$n5045_1
.sym 45673 $abc$38792$n5049_1
.sym 45674 sys_rst
.sym 45675 basesoc_uart_phy_storage[0]
.sym 45676 basesoc_uart_phy_rx_busy
.sym 45678 $abc$38792$n6451
.sym 45679 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 45682 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 45684 $abc$38792$n6451
.sym 45685 $abc$38792$n6389_1
.sym 45686 $abc$38792$n3647_1
.sym 45690 basesoc_uart_phy_storage[0]
.sym 45692 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 45696 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 45697 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 45698 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 45699 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 45703 basesoc_uart_phy_rx_busy
.sym 45704 $abc$38792$n5838
.sym 45711 spiflash_i
.sym 45714 $abc$38792$n5045_1
.sym 45715 $abc$38792$n3647_1
.sym 45716 $abc$38792$n5041_1
.sym 45717 $abc$38792$n5049_1
.sym 45720 $abc$38792$n3682_1
.sym 45721 $abc$38792$n3646
.sym 45722 basesoc_ctrl_reset_reset_r
.sym 45723 sys_rst
.sym 45728 $abc$38792$n5633
.sym 45729 basesoc_uart_phy_rx_busy
.sym 45731 clk12_$glb_clk
.sym 45732 sys_rst_$glb_sr
.sym 45733 $abc$38792$n4960
.sym 45734 $abc$38792$n6389_1
.sym 45735 $abc$38792$n3663
.sym 45736 $abc$38792$n6451
.sym 45737 $abc$38792$n5079_1
.sym 45738 $abc$38792$n5047_1
.sym 45739 $abc$38792$n58
.sym 45740 $abc$38792$n5048_1
.sym 45741 basesoc_uart_rx_fifo_wrport_we
.sym 45742 basesoc_uart_phy_tx_reg[0]
.sym 45743 basesoc_timer0_value_status[27]
.sym 45744 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 45745 basesoc_timer0_reload_storage[31]
.sym 45747 $abc$38792$n4961_1
.sym 45748 VexRiscv.externalInterruptArray_regNext[1]
.sym 45749 basesoc_dat_w[7]
.sym 45750 $abc$38792$n5046_1
.sym 45751 basesoc_vexriscv_dbus_adr[12]
.sym 45752 basesoc_timer0_value_status[15]
.sym 45753 basesoc_dat_w[6]
.sym 45754 $abc$38792$n5041_1
.sym 45756 $abc$38792$n3956
.sym 45757 $abc$38792$n6454
.sym 45758 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 45759 $abc$38792$n2131
.sym 45760 $abc$38792$n4501_1
.sym 45761 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 45762 $abc$38792$n3660
.sym 45763 $abc$38792$n3655
.sym 45764 $abc$38792$n6449
.sym 45765 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 45766 basesoc_uart_phy_storage[3]
.sym 45767 basesoc_timer0_value_status[17]
.sym 45768 basesoc_uart_phy_rx_busy
.sym 45775 basesoc_vexriscv_dbus_adr[4]
.sym 45778 $abc$38792$n3660
.sym 45780 $abc$38792$n4964
.sym 45781 basesoc_timer0_eventmanager_pending_w
.sym 45783 basesoc_vexriscv_ibus_adr[4]
.sym 45789 basesoc_vexriscv_dbus_adr[10]
.sym 45790 $abc$38792$n4960
.sym 45793 sys_rst
.sym 45794 $abc$38792$n3646
.sym 45796 basesoc_vexriscv_ibus_adr[10]
.sym 45797 grant
.sym 45799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 45801 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 45804 $abc$38792$n3682_1
.sym 45809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 45814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 45819 basesoc_vexriscv_ibus_adr[4]
.sym 45820 basesoc_vexriscv_dbus_adr[4]
.sym 45822 grant
.sym 45826 basesoc_vexriscv_ibus_adr[10]
.sym 45827 grant
.sym 45828 basesoc_vexriscv_dbus_adr[10]
.sym 45833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 45843 $abc$38792$n4964
.sym 45844 $abc$38792$n3682_1
.sym 45845 $abc$38792$n4960
.sym 45846 basesoc_timer0_eventmanager_pending_w
.sym 45850 $abc$38792$n3646
.sym 45851 sys_rst
.sym 45852 $abc$38792$n3660
.sym 45853 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 45854 clk12_$glb_clk
.sym 45856 basesoc_timer0_value_status[3]
.sym 45857 basesoc_timer0_value_status[8]
.sym 45858 basesoc_timer0_value_status[31]
.sym 45859 $abc$38792$n6344
.sym 45860 basesoc_timer0_value_status[25]
.sym 45861 $abc$38792$n4456
.sym 45862 basesoc_timer0_value_status[12]
.sym 45863 basesoc_timer0_value_status[0]
.sym 45866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 45868 basesoc_timer0_value_status[19]
.sym 45869 basesoc_vexriscv_dbus_adr[4]
.sym 45870 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 45872 $abc$38792$n2326
.sym 45873 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 45874 $abc$38792$n2322
.sym 45875 $abc$38792$n4965_1
.sym 45876 $abc$38792$n4457_1
.sym 45877 basesoc_vexriscv_dbus_adr[10]
.sym 45878 $abc$38792$n3655
.sym 45879 $abc$38792$n3663
.sym 45880 $abc$38792$n4970
.sym 45881 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 45882 $abc$38792$n2326
.sym 45883 $abc$38792$n3567_1
.sym 45884 basesoc_timer0_value[8]
.sym 45885 basesoc_timer0_reload_storage[4]
.sym 45886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 45887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 45888 basesoc_uart_phy_storage[19]
.sym 45889 basesoc_dat_w[7]
.sym 45890 $abc$38792$n4970
.sym 45891 basesoc_adr[1]
.sym 45898 basesoc_adr[4]
.sym 45899 $abc$38792$n151
.sym 45900 $abc$38792$n3520_1
.sym 45901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 45902 basesoc_timer0_reload_storage[17]
.sym 45903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45904 basesoc_timer0_reload_storage[19]
.sym 45905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 45906 $abc$38792$n4970
.sym 45907 basesoc_timer0_load_storage[9]
.sym 45909 $abc$38792$n4983_1
.sym 45910 $abc$38792$n4982
.sym 45911 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 45912 $abc$38792$n3650
.sym 45913 $abc$38792$n3935
.sym 45914 basesoc_timer0_value_status[8]
.sym 45915 basesoc_timer0_load_storage[16]
.sym 45916 $abc$38792$n4970
.sym 45917 $abc$38792$n6381_1
.sym 45918 VexRiscv.CsrPlugin_mepc[13]
.sym 45919 $abc$38792$n3652
.sym 45922 $abc$38792$n3660
.sym 45923 $abc$38792$n4965_1
.sym 45924 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45925 basesoc_timer0_value_status[25]
.sym 45926 basesoc_timer0_value_status[27]
.sym 45927 basesoc_timer0_value_status[17]
.sym 45928 $abc$38792$n4961_1
.sym 45930 $abc$38792$n3935
.sym 45931 VexRiscv.CsrPlugin_mepc[13]
.sym 45933 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 45937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 45942 $abc$38792$n4982
.sym 45943 basesoc_adr[4]
.sym 45944 $abc$38792$n6381_1
.sym 45945 $abc$38792$n4983_1
.sym 45948 basesoc_timer0_reload_storage[19]
.sym 45949 $abc$38792$n3660
.sym 45950 $abc$38792$n4970
.sym 45951 basesoc_timer0_value_status[27]
.sym 45954 $abc$38792$n3660
.sym 45955 basesoc_timer0_reload_storage[17]
.sym 45956 $abc$38792$n4961_1
.sym 45957 basesoc_timer0_value_status[17]
.sym 45960 basesoc_timer0_load_storage[9]
.sym 45961 $abc$38792$n4970
.sym 45962 basesoc_timer0_value_status[25]
.sym 45963 $abc$38792$n3650
.sym 45966 basesoc_timer0_load_storage[16]
.sym 45967 $abc$38792$n4965_1
.sym 45968 $abc$38792$n3652
.sym 45969 basesoc_timer0_value_status[8]
.sym 45972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 45973 $abc$38792$n151
.sym 45974 $abc$38792$n3520_1
.sym 45975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45976 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45977 clk12_$glb_clk
.sym 45979 $abc$38792$n6342
.sym 45980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 45981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 45982 $abc$38792$n6449
.sym 45983 $abc$38792$n5145
.sym 45984 $abc$38792$n6387_1
.sym 45985 $abc$38792$n6343
.sym 45986 $abc$38792$n6448
.sym 45987 VexRiscv._zz_171_[1]
.sym 45991 $abc$38792$n4970
.sym 45992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 45993 VexRiscv.CsrPlugin_hadException
.sym 45994 $abc$38792$n3520_1
.sym 45995 $abc$38792$n151
.sym 45996 $abc$38792$n4070
.sym 45997 $abc$38792$n4022
.sym 45998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 45999 $abc$38792$n4435_1
.sym 46000 basesoc_ctrl_storage[2]
.sym 46001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 46002 $abc$38792$n4099_1
.sym 46003 $abc$38792$n6381_1
.sym 46004 $abc$38792$n3562_1
.sym 46005 $abc$38792$n7852
.sym 46006 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 46007 basesoc_adr[0]
.sym 46008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 46009 VexRiscv._zz_41_[6]
.sym 46010 basesoc_uart_phy_storage[30]
.sym 46011 basesoc_timer0_value[31]
.sym 46012 $abc$38792$n149
.sym 46013 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 46014 basesoc_timer0_reload_storage[27]
.sym 46020 $abc$38792$n3562_1
.sym 46021 $abc$38792$n3621_1
.sym 46022 $abc$38792$n3546_1
.sym 46023 $abc$38792$n5009_1
.sym 46024 basesoc_adr[4]
.sym 46025 basesoc_adr[0]
.sym 46026 $abc$38792$n3647_1
.sym 46027 $abc$38792$n5017_1
.sym 46028 basesoc_timer0_reload_storage[28]
.sym 46029 $abc$38792$n6454
.sym 46031 $abc$38792$n4924
.sym 46032 basesoc_timer0_reload_storage[12]
.sym 46033 $abc$38792$n3593_1
.sym 46034 $abc$38792$n3545_1
.sym 46035 $abc$38792$n3655
.sym 46036 basesoc_uart_phy_storage[3]
.sym 46037 $abc$38792$n4923_1
.sym 46038 $abc$38792$n6452
.sym 46039 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 46040 basesoc_uart_phy_storage[27]
.sym 46041 $abc$38792$n6391_1
.sym 46043 basesoc_uart_phy_storage[11]
.sym 46044 $abc$38792$n6453_1
.sym 46045 basesoc_timer0_reload_storage[4]
.sym 46046 $abc$38792$n3658
.sym 46047 basesoc_timer0_load_storage[28]
.sym 46048 basesoc_uart_phy_storage[19]
.sym 46051 basesoc_adr[1]
.sym 46053 basesoc_adr[4]
.sym 46054 $abc$38792$n5017_1
.sym 46055 $abc$38792$n6452
.sym 46056 $abc$38792$n6391_1
.sym 46059 basesoc_adr[0]
.sym 46060 basesoc_adr[1]
.sym 46061 basesoc_uart_phy_storage[19]
.sym 46062 basesoc_uart_phy_storage[3]
.sym 46065 basesoc_timer0_load_storage[28]
.sym 46066 $abc$38792$n3545_1
.sym 46067 $abc$38792$n3562_1
.sym 46068 basesoc_timer0_reload_storage[28]
.sym 46071 basesoc_adr[0]
.sym 46072 basesoc_uart_phy_storage[27]
.sym 46073 basesoc_uart_phy_storage[11]
.sym 46074 basesoc_adr[1]
.sym 46077 $abc$38792$n3593_1
.sym 46078 $abc$38792$n4923_1
.sym 46079 $abc$38792$n4924
.sym 46083 $abc$38792$n3658
.sym 46084 basesoc_timer0_reload_storage[4]
.sym 46085 basesoc_timer0_reload_storage[12]
.sym 46086 $abc$38792$n3655
.sym 46089 $abc$38792$n6454
.sym 46090 $abc$38792$n6453_1
.sym 46091 $abc$38792$n3647_1
.sym 46092 $abc$38792$n5009_1
.sym 46095 $abc$38792$n3621_1
.sym 46096 $abc$38792$n3546_1
.sym 46097 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 46100 clk12_$glb_clk
.sym 46101 sys_rst_$glb_sr
.sym 46102 $abc$38792$n4902
.sym 46103 basesoc_timer0_load_storage[25]
.sym 46104 $abc$38792$n4897
.sym 46105 basesoc_timer0_load_storage[28]
.sym 46106 $abc$38792$n5153
.sym 46107 $abc$38792$n4463_1
.sym 46108 $abc$38792$n6381_1
.sym 46109 $abc$38792$n4904
.sym 46110 VexRiscv._zz_290_[15]
.sym 46113 $abc$38792$n2131
.sym 46114 $abc$38792$n2308
.sym 46115 $abc$38792$n4970
.sym 46116 $abc$38792$n3650
.sym 46117 basesoc_uart_phy_rx
.sym 46118 $abc$38792$n3546_1
.sym 46119 $abc$38792$n2166
.sym 46120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 46121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46122 $abc$38792$n2320
.sym 46123 $abc$38792$n5017_1
.sym 46124 basesoc_timer0_load_storage[5]
.sym 46125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 46126 basesoc_timer0_eventmanager_status_w
.sym 46127 basesoc_timer0_reload_storage[3]
.sym 46128 $abc$38792$n3933
.sym 46129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 46130 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 46131 $abc$38792$n3932
.sym 46132 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 46133 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 46134 $abc$38792$n5846
.sym 46135 $abc$38792$n4902
.sym 46136 $abc$38792$n4899
.sym 46137 VexRiscv._zz_124_
.sym 46145 $abc$38792$n5846
.sym 46146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46151 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46154 $abc$38792$n3933
.sym 46155 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 46156 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 46159 $abc$38792$n3932
.sym 46160 $abc$38792$n5858
.sym 46166 $abc$38792$n5854
.sym 46167 $abc$38792$n3932
.sym 46168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 46169 $abc$38792$n5840
.sym 46172 $abc$38792$n5860
.sym 46173 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 46174 basesoc_uart_phy_rx_busy
.sym 46176 $abc$38792$n5860
.sym 46178 basesoc_uart_phy_rx_busy
.sym 46182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46183 $abc$38792$n3933
.sym 46184 $abc$38792$n3932
.sym 46185 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 46188 basesoc_uart_phy_rx_busy
.sym 46189 $abc$38792$n5854
.sym 46195 basesoc_uart_phy_rx_busy
.sym 46196 $abc$38792$n5858
.sym 46200 $abc$38792$n3933
.sym 46201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 46202 $abc$38792$n3932
.sym 46203 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 46206 $abc$38792$n3932
.sym 46207 $abc$38792$n3933
.sym 46208 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46209 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 46214 basesoc_uart_phy_rx_busy
.sym 46215 $abc$38792$n5840
.sym 46219 basesoc_uart_phy_rx_busy
.sym 46221 $abc$38792$n5846
.sym 46223 clk12_$glb_clk
.sym 46224 sys_rst_$glb_sr
.sym 46226 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 46227 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 46228 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 46229 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 46230 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 46231 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 46232 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 46234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 46235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 46236 $abc$38792$n5870
.sym 46237 basesoc_dat_w[1]
.sym 46239 $abc$38792$n2312
.sym 46240 $abc$38792$n3545_1
.sym 46242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 46243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 46246 $abc$38792$n4060_1
.sym 46247 $abc$38792$n3935
.sym 46248 basesoc_dat_w[4]
.sym 46249 $abc$38792$n3660
.sym 46250 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 46251 $abc$38792$n151
.sym 46252 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 46253 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 46254 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 46255 basesoc_uart_phy_storage[28]
.sym 46256 $abc$38792$n4084_1
.sym 46257 $abc$38792$n3527_1
.sym 46258 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 46259 $abc$38792$n4904
.sym 46260 basesoc_uart_phy_rx_busy
.sym 46267 basesoc_uart_phy_rx_busy
.sym 46269 basesoc_timer0_load_storage[13]
.sym 46272 $abc$38792$n5165
.sym 46276 $abc$38792$n5842
.sym 46277 $abc$38792$n5844
.sym 46279 $abc$38792$n5848
.sym 46280 $abc$38792$n5850
.sym 46281 $abc$38792$n5852
.sym 46284 basesoc_uart_phy_rx_busy
.sym 46287 $abc$38792$n5866
.sym 46292 $abc$38792$n5864
.sym 46293 basesoc_timer0_en_storage
.sym 46300 basesoc_uart_phy_rx_busy
.sym 46302 $abc$38792$n5842
.sym 46306 $abc$38792$n5165
.sym 46307 basesoc_timer0_load_storage[13]
.sym 46308 basesoc_timer0_en_storage
.sym 46311 basesoc_uart_phy_rx_busy
.sym 46313 $abc$38792$n5848
.sym 46317 $abc$38792$n5866
.sym 46319 basesoc_uart_phy_rx_busy
.sym 46324 $abc$38792$n5850
.sym 46325 basesoc_uart_phy_rx_busy
.sym 46330 basesoc_uart_phy_rx_busy
.sym 46332 $abc$38792$n5844
.sym 46336 basesoc_uart_phy_rx_busy
.sym 46337 $abc$38792$n5852
.sym 46342 basesoc_uart_phy_rx_busy
.sym 46343 $abc$38792$n5864
.sym 46346 clk12_$glb_clk
.sym 46347 sys_rst_$glb_sr
.sym 46348 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 46349 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 46350 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 46351 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 46352 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 46353 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 46354 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 46355 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 46359 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 46360 basesoc_uart_phy_tx_busy
.sym 46362 VexRiscv._zz_41_[31]
.sym 46363 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 46364 $abc$38792$n3977
.sym 46365 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 46366 VexRiscv._zz_294_
.sym 46367 basesoc_vexriscv_dbus_adr[27]
.sym 46369 $abc$38792$n6332_1
.sym 46370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46372 basesoc_uart_phy_storage[19]
.sym 46373 $abc$38792$n5866
.sym 46374 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 46375 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 46376 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 46377 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 46378 $abc$38792$n2326
.sym 46379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 46380 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46381 basesoc_dat_w[7]
.sym 46383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 46389 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 46390 basesoc_uart_phy_storage[6]
.sym 46391 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 46393 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 46396 basesoc_uart_phy_storage[3]
.sym 46398 basesoc_uart_phy_storage[7]
.sym 46399 basesoc_uart_phy_storage[5]
.sym 46401 basesoc_uart_phy_storage[0]
.sym 46402 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 46403 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 46404 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 46406 basesoc_uart_phy_storage[1]
.sym 46407 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 46413 basesoc_uart_phy_storage[2]
.sym 46415 basesoc_uart_phy_storage[4]
.sym 46418 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 46421 $auto$alumacc.cc:474:replace_alu$3909.C[1]
.sym 46423 basesoc_uart_phy_storage[0]
.sym 46424 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 46427 $auto$alumacc.cc:474:replace_alu$3909.C[2]
.sym 46429 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 46430 basesoc_uart_phy_storage[1]
.sym 46431 $auto$alumacc.cc:474:replace_alu$3909.C[1]
.sym 46433 $auto$alumacc.cc:474:replace_alu$3909.C[3]
.sym 46435 basesoc_uart_phy_storage[2]
.sym 46436 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 46437 $auto$alumacc.cc:474:replace_alu$3909.C[2]
.sym 46439 $auto$alumacc.cc:474:replace_alu$3909.C[4]
.sym 46441 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 46442 basesoc_uart_phy_storage[3]
.sym 46443 $auto$alumacc.cc:474:replace_alu$3909.C[3]
.sym 46445 $auto$alumacc.cc:474:replace_alu$3909.C[5]
.sym 46447 basesoc_uart_phy_storage[4]
.sym 46448 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 46449 $auto$alumacc.cc:474:replace_alu$3909.C[4]
.sym 46451 $auto$alumacc.cc:474:replace_alu$3909.C[6]
.sym 46453 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 46454 basesoc_uart_phy_storage[5]
.sym 46455 $auto$alumacc.cc:474:replace_alu$3909.C[5]
.sym 46457 $auto$alumacc.cc:474:replace_alu$3909.C[7]
.sym 46459 basesoc_uart_phy_storage[6]
.sym 46460 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 46461 $auto$alumacc.cc:474:replace_alu$3909.C[6]
.sym 46463 $auto$alumacc.cc:474:replace_alu$3909.C[8]
.sym 46465 basesoc_uart_phy_storage[7]
.sym 46466 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 46467 $auto$alumacc.cc:474:replace_alu$3909.C[7]
.sym 46471 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 46472 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 46473 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 46474 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 46475 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 46476 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 46477 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 46478 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 46482 basesoc_uart_phy_storage[11]
.sym 46483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 46484 basesoc_uart_phy_storage[6]
.sym 46485 $abc$38792$n5165
.sym 46486 $abc$38792$n2221
.sym 46487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 46488 $abc$38792$n2318
.sym 46489 $abc$38792$n3520_1
.sym 46490 basesoc_timer0_value[17]
.sym 46491 $abc$38792$n4970
.sym 46492 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 46493 $abc$38792$n4027_1
.sym 46494 basesoc_timer0_value[29]
.sym 46495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46496 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 46497 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 46498 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 46499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 46500 VexRiscv._zz_41_[6]
.sym 46501 $abc$38792$n7852
.sym 46502 basesoc_timer0_value[31]
.sym 46503 basesoc_uart_phy_storage[30]
.sym 46504 $abc$38792$n149
.sym 46505 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 46506 basesoc_timer0_reload_storage[27]
.sym 46507 $auto$alumacc.cc:474:replace_alu$3909.C[8]
.sym 46512 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 46514 basesoc_uart_phy_storage[8]
.sym 46515 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 46518 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 46520 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 46521 basesoc_uart_phy_storage[9]
.sym 46522 basesoc_uart_phy_storage[13]
.sym 46525 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 46529 basesoc_uart_phy_storage[11]
.sym 46530 basesoc_uart_phy_storage[14]
.sym 46534 basesoc_uart_phy_storage[10]
.sym 46535 basesoc_uart_phy_storage[15]
.sym 46536 basesoc_uart_phy_storage[12]
.sym 46538 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 46539 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 46540 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 46544 $auto$alumacc.cc:474:replace_alu$3909.C[9]
.sym 46546 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 46547 basesoc_uart_phy_storage[8]
.sym 46548 $auto$alumacc.cc:474:replace_alu$3909.C[8]
.sym 46550 $auto$alumacc.cc:474:replace_alu$3909.C[10]
.sym 46552 basesoc_uart_phy_storage[9]
.sym 46553 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 46554 $auto$alumacc.cc:474:replace_alu$3909.C[9]
.sym 46556 $auto$alumacc.cc:474:replace_alu$3909.C[11]
.sym 46558 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 46559 basesoc_uart_phy_storage[10]
.sym 46560 $auto$alumacc.cc:474:replace_alu$3909.C[10]
.sym 46562 $auto$alumacc.cc:474:replace_alu$3909.C[12]
.sym 46564 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 46565 basesoc_uart_phy_storage[11]
.sym 46566 $auto$alumacc.cc:474:replace_alu$3909.C[11]
.sym 46568 $auto$alumacc.cc:474:replace_alu$3909.C[13]
.sym 46570 basesoc_uart_phy_storage[12]
.sym 46571 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 46572 $auto$alumacc.cc:474:replace_alu$3909.C[12]
.sym 46574 $auto$alumacc.cc:474:replace_alu$3909.C[14]
.sym 46576 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 46577 basesoc_uart_phy_storage[13]
.sym 46578 $auto$alumacc.cc:474:replace_alu$3909.C[13]
.sym 46580 $auto$alumacc.cc:474:replace_alu$3909.C[15]
.sym 46582 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 46583 basesoc_uart_phy_storage[14]
.sym 46584 $auto$alumacc.cc:474:replace_alu$3909.C[14]
.sym 46586 $auto$alumacc.cc:474:replace_alu$3909.C[16]
.sym 46588 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 46589 basesoc_uart_phy_storage[15]
.sym 46590 $auto$alumacc.cc:474:replace_alu$3909.C[15]
.sym 46594 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 46595 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 46596 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 46597 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 46598 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 46599 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 46600 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 46601 VexRiscv._zz_41_[13]
.sym 46603 basesoc_uart_phy_storage[9]
.sym 46604 basesoc_uart_phy_storage[9]
.sym 46605 basesoc_timer0_value_status[6]
.sym 46606 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 46607 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 46608 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 46609 basesoc_uart_rx_fifo_consume[1]
.sym 46610 $abc$38792$n5856
.sym 46612 $abc$38792$n3655
.sym 46613 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 46615 basesoc_vexriscv_dbus_adr[19]
.sym 46616 $abc$38792$n5862
.sym 46617 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 46618 basesoc_timer0_eventmanager_status_w
.sym 46619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 46620 basesoc_uart_rx_fifo_consume[2]
.sym 46621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 46622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 46623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 46624 basesoc_uart_phy_storage[23]
.sym 46625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 46626 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 46627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 46628 $abc$38792$n4899
.sym 46629 VexRiscv._zz_124_
.sym 46630 $auto$alumacc.cc:474:replace_alu$3909.C[16]
.sym 46640 basesoc_uart_phy_storage[16]
.sym 46642 basesoc_uart_phy_storage[23]
.sym 46644 basesoc_uart_phy_storage[19]
.sym 46649 basesoc_uart_phy_storage[22]
.sym 46651 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 46652 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 46653 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 46654 basesoc_uart_phy_storage[21]
.sym 46655 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 46656 basesoc_uart_phy_storage[20]
.sym 46657 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 46658 basesoc_uart_phy_storage[17]
.sym 46659 basesoc_uart_phy_storage[18]
.sym 46660 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 46662 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 46666 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 46667 $auto$alumacc.cc:474:replace_alu$3909.C[17]
.sym 46669 basesoc_uart_phy_storage[16]
.sym 46670 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 46671 $auto$alumacc.cc:474:replace_alu$3909.C[16]
.sym 46673 $auto$alumacc.cc:474:replace_alu$3909.C[18]
.sym 46675 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 46676 basesoc_uart_phy_storage[17]
.sym 46677 $auto$alumacc.cc:474:replace_alu$3909.C[17]
.sym 46679 $auto$alumacc.cc:474:replace_alu$3909.C[19]
.sym 46681 basesoc_uart_phy_storage[18]
.sym 46682 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 46683 $auto$alumacc.cc:474:replace_alu$3909.C[18]
.sym 46685 $auto$alumacc.cc:474:replace_alu$3909.C[20]
.sym 46687 basesoc_uart_phy_storage[19]
.sym 46688 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 46689 $auto$alumacc.cc:474:replace_alu$3909.C[19]
.sym 46691 $auto$alumacc.cc:474:replace_alu$3909.C[21]
.sym 46693 basesoc_uart_phy_storage[20]
.sym 46694 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 46695 $auto$alumacc.cc:474:replace_alu$3909.C[20]
.sym 46697 $auto$alumacc.cc:474:replace_alu$3909.C[22]
.sym 46699 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 46700 basesoc_uart_phy_storage[21]
.sym 46701 $auto$alumacc.cc:474:replace_alu$3909.C[21]
.sym 46703 $auto$alumacc.cc:474:replace_alu$3909.C[23]
.sym 46705 basesoc_uart_phy_storage[22]
.sym 46706 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 46707 $auto$alumacc.cc:474:replace_alu$3909.C[22]
.sym 46709 $auto$alumacc.cc:474:replace_alu$3909.C[24]
.sym 46711 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 46712 basesoc_uart_phy_storage[23]
.sym 46713 $auto$alumacc.cc:474:replace_alu$3909.C[23]
.sym 46717 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 46718 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 46719 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 46720 basesoc_timer0_value[31]
.sym 46721 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 46722 basesoc_timer0_value[9]
.sym 46723 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 46724 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 46729 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 46730 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 46732 basesoc_timer0_load_storage[16]
.sym 46734 VexRiscv._zz_41_[13]
.sym 46735 VexRiscv._zz_152_[6]
.sym 46736 basesoc_timer0_value[1]
.sym 46737 basesoc_uart_phy_storage[22]
.sym 46738 $abc$38792$n3941
.sym 46739 $PACKER_VCC_NET
.sym 46741 $abc$38792$n3527_1
.sym 46742 $abc$38792$n151
.sym 46743 basesoc_uart_phy_storage[28]
.sym 46744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 46745 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 46746 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 46747 basesoc_ctrl_reset_reset_r
.sym 46748 basesoc_uart_phy_rx_busy
.sym 46749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 46750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46751 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 46753 $auto$alumacc.cc:474:replace_alu$3909.C[24]
.sym 46758 basesoc_uart_phy_storage[27]
.sym 46759 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 46760 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 46761 basesoc_uart_phy_storage[28]
.sym 46762 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 46763 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 46766 basesoc_uart_phy_storage[31]
.sym 46767 basesoc_uart_phy_storage[26]
.sym 46768 basesoc_uart_phy_storage[24]
.sym 46769 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 46771 basesoc_uart_phy_storage[25]
.sym 46772 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 46773 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 46775 basesoc_uart_phy_storage[30]
.sym 46780 basesoc_uart_phy_storage[29]
.sym 46781 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 46790 $auto$alumacc.cc:474:replace_alu$3909.C[25]
.sym 46792 basesoc_uart_phy_storage[24]
.sym 46793 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 46794 $auto$alumacc.cc:474:replace_alu$3909.C[24]
.sym 46796 $auto$alumacc.cc:474:replace_alu$3909.C[26]
.sym 46798 basesoc_uart_phy_storage[25]
.sym 46799 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 46800 $auto$alumacc.cc:474:replace_alu$3909.C[25]
.sym 46802 $auto$alumacc.cc:474:replace_alu$3909.C[27]
.sym 46804 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 46805 basesoc_uart_phy_storage[26]
.sym 46806 $auto$alumacc.cc:474:replace_alu$3909.C[26]
.sym 46808 $auto$alumacc.cc:474:replace_alu$3909.C[28]
.sym 46810 basesoc_uart_phy_storage[27]
.sym 46811 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 46812 $auto$alumacc.cc:474:replace_alu$3909.C[27]
.sym 46814 $auto$alumacc.cc:474:replace_alu$3909.C[29]
.sym 46816 basesoc_uart_phy_storage[28]
.sym 46817 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 46818 $auto$alumacc.cc:474:replace_alu$3909.C[28]
.sym 46820 $auto$alumacc.cc:474:replace_alu$3909.C[30]
.sym 46822 basesoc_uart_phy_storage[29]
.sym 46823 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 46824 $auto$alumacc.cc:474:replace_alu$3909.C[29]
.sym 46826 $auto$alumacc.cc:474:replace_alu$3909.C[31]
.sym 46828 basesoc_uart_phy_storage[30]
.sym 46829 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 46830 $auto$alumacc.cc:474:replace_alu$3909.C[30]
.sym 46832 $auto$alumacc.cc:474:replace_alu$3909.C[32]
.sym 46834 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 46835 basesoc_uart_phy_storage[31]
.sym 46836 $auto$alumacc.cc:474:replace_alu$3909.C[31]
.sym 46840 spiflash_counter[1]
.sym 46841 $abc$38792$n5183_1
.sym 46842 $abc$38792$n4905
.sym 46843 $abc$38792$n5201_1
.sym 46844 $abc$38792$n4907
.sym 46845 $abc$38792$n4900
.sym 46846 $abc$38792$n3764_1
.sym 46847 $abc$38792$n5173_1
.sym 46850 basesoc_dat_w[3]
.sym 46852 $PACKER_VCC_NET
.sym 46853 VexRiscv._zz_41_[31]
.sym 46854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 46855 VexRiscv._zz_171_[0]
.sym 46856 basesoc_uart_phy_storage[24]
.sym 46857 $abc$38792$n2312
.sym 46858 VexRiscv._zz_200_[7]
.sym 46859 VexRiscv._zz_41_[7]
.sym 46860 $abc$38792$n2326
.sym 46862 $abc$38792$n3652
.sym 46863 VexRiscv.CsrPlugin_hadException
.sym 46864 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46865 VexRiscv._zz_193_
.sym 46866 VexRiscv._zz_79_[15]
.sym 46868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46869 basesoc_dat_w[7]
.sym 46870 VexRiscv.decode_to_execute_RS2[19]
.sym 46871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 46872 VexRiscv.decode_to_execute_RS2[17]
.sym 46873 spiflash_counter[1]
.sym 46874 VexRiscv._zz_130_[0]
.sym 46875 basesoc_uart_phy_storage[19]
.sym 46876 $auto$alumacc.cc:474:replace_alu$3909.C[32]
.sym 46881 $abc$38792$n5886
.sym 46884 $abc$38792$n5892
.sym 46886 $abc$38792$n5896
.sym 46887 $abc$38792$n5898
.sym 46891 $abc$38792$n5890
.sym 46893 $abc$38792$n5894
.sym 46896 $abc$38792$n5900
.sym 46908 basesoc_uart_phy_rx_busy
.sym 46917 $auto$alumacc.cc:474:replace_alu$3909.C[32]
.sym 46922 $abc$38792$n5892
.sym 46923 basesoc_uart_phy_rx_busy
.sym 46926 basesoc_uart_phy_rx_busy
.sym 46928 $abc$38792$n5898
.sym 46933 $abc$38792$n5886
.sym 46935 basesoc_uart_phy_rx_busy
.sym 46938 basesoc_uart_phy_rx_busy
.sym 46941 $abc$38792$n5894
.sym 46944 $abc$38792$n5896
.sym 46945 basesoc_uart_phy_rx_busy
.sym 46952 basesoc_uart_phy_rx_busy
.sym 46953 $abc$38792$n5890
.sym 46957 $abc$38792$n5900
.sym 46959 basesoc_uart_phy_rx_busy
.sym 46961 clk12_$glb_clk
.sym 46962 sys_rst_$glb_sr
.sym 46963 $abc$38792$n5193_1
.sym 46964 $abc$38792$n3766_1
.sym 46965 $abc$38792$n3763_1
.sym 46966 $abc$38792$n3767
.sym 46967 $abc$38792$n3762
.sym 46968 basesoc_timer0_en_storage
.sym 46969 $abc$38792$n3761_1
.sym 46970 $abc$38792$n3765
.sym 46974 basesoc_dat_w[7]
.sym 46975 $PACKER_VCC_NET
.sym 46976 VexRiscv.decode_to_execute_RS2[9]
.sym 46977 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 46978 basesoc_timer0_value[17]
.sym 46979 basesoc_timer0_value[23]
.sym 46981 VexRiscv.decode_to_execute_RS2[9]
.sym 46982 $PACKER_VCC_NET
.sym 46983 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 46984 $abc$38792$n7852
.sym 46985 $abc$38792$n3430_1
.sym 46986 basesoc_timer0_value[22]
.sym 46987 basesoc_timer0_reload_storage[27]
.sym 46988 VexRiscv._zz_199_
.sym 46989 VexRiscv._zz_199_
.sym 46990 basesoc_timer0_en_storage
.sym 46991 $abc$38792$n149
.sym 46992 $abc$38792$n3698
.sym 46993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 46994 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46995 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 46996 VexRiscv._zz_130_[1]
.sym 46997 VexRiscv._zz_130_[2]
.sym 46998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47004 VexRiscv._zz_200_[6]
.sym 47006 $abc$38792$n5862
.sym 47007 $abc$38792$n5876
.sym 47010 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 47012 $abc$38792$n5856
.sym 47013 $abc$38792$n5874
.sym 47015 VexRiscv._zz_199_
.sym 47018 basesoc_uart_phy_rx_busy
.sym 47024 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 47025 VexRiscv._zz_193_
.sym 47031 $abc$38792$n5870
.sym 47032 VexRiscv._zz_200_[7]
.sym 47034 $abc$38792$n151
.sym 47037 VexRiscv._zz_199_
.sym 47040 VexRiscv._zz_200_[7]
.sym 47043 basesoc_uart_phy_rx_busy
.sym 47046 $abc$38792$n5862
.sym 47050 basesoc_uart_phy_rx_busy
.sym 47052 $abc$38792$n5876
.sym 47055 $abc$38792$n151
.sym 47056 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 47057 VexRiscv._zz_193_
.sym 47058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 47062 $abc$38792$n5856
.sym 47064 basesoc_uart_phy_rx_busy
.sym 47067 basesoc_uart_phy_rx_busy
.sym 47068 $abc$38792$n5870
.sym 47073 $abc$38792$n5874
.sym 47076 basesoc_uart_phy_rx_busy
.sym 47080 VexRiscv._zz_200_[6]
.sym 47082 VexRiscv._zz_199_
.sym 47084 clk12_$glb_clk
.sym 47085 sys_rst_$glb_sr
.sym 47086 $abc$38792$n4567
.sym 47087 $abc$38792$n4581
.sym 47088 $abc$38792$n4573
.sym 47089 $abc$38792$n4585
.sym 47090 $abc$38792$n4571
.sym 47091 basesoc_uart_phy_storage[19]
.sym 47092 basesoc_uart_phy_storage[23]
.sym 47093 $abc$38792$n4565
.sym 47094 VexRiscv._zz_200_[6]
.sym 47097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47098 VexRiscv.decode_to_execute_RS2[16]
.sym 47100 VexRiscv.decode_to_execute_RS2[21]
.sym 47101 $abc$38792$n151
.sym 47102 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 47103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47104 $abc$38792$n5727
.sym 47105 VexRiscv.decode_to_execute_RS2[10]
.sym 47106 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 47107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47108 VexRiscv.decode_to_execute_RS2[15]
.sym 47109 basesoc_timer0_value[30]
.sym 47110 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 47112 $abc$38792$n4899
.sym 47113 VexRiscv._zz_200_[4]
.sym 47114 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 47115 basesoc_uart_phy_storage[23]
.sym 47116 basesoc_timer0_en_storage
.sym 47117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 47118 VexRiscv._zz_130_[4]
.sym 47119 basesoc_timer0_eventmanager_status_w
.sym 47120 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 47121 VexRiscv._zz_124_
.sym 47127 $abc$38792$n4579
.sym 47134 $abc$38792$n4577
.sym 47135 $abc$38792$n4569
.sym 47137 $abc$38792$n4575
.sym 47143 $abc$38792$n4567
.sym 47145 $abc$38792$n4573
.sym 47147 $abc$38792$n4571
.sym 47148 VexRiscv._zz_199_
.sym 47158 $abc$38792$n4565
.sym 47159 $auto$alumacc.cc:474:replace_alu$3888.C[1]
.sym 47161 VexRiscv._zz_199_
.sym 47162 $abc$38792$n4565
.sym 47165 $auto$alumacc.cc:474:replace_alu$3888.C[2]
.sym 47167 $abc$38792$n4567
.sym 47169 $auto$alumacc.cc:474:replace_alu$3888.C[1]
.sym 47171 $auto$alumacc.cc:474:replace_alu$3888.C[3]
.sym 47173 $abc$38792$n4569
.sym 47175 $auto$alumacc.cc:474:replace_alu$3888.C[2]
.sym 47177 $auto$alumacc.cc:474:replace_alu$3888.C[4]
.sym 47179 $abc$38792$n4571
.sym 47181 $auto$alumacc.cc:474:replace_alu$3888.C[3]
.sym 47183 $auto$alumacc.cc:474:replace_alu$3888.C[5]
.sym 47186 $abc$38792$n4573
.sym 47187 $auto$alumacc.cc:474:replace_alu$3888.C[4]
.sym 47189 $auto$alumacc.cc:474:replace_alu$3888.C[6]
.sym 47192 $abc$38792$n4575
.sym 47193 $auto$alumacc.cc:474:replace_alu$3888.C[5]
.sym 47195 $auto$alumacc.cc:474:replace_alu$3888.C[7]
.sym 47197 $abc$38792$n4577
.sym 47199 $auto$alumacc.cc:474:replace_alu$3888.C[6]
.sym 47201 $auto$alumacc.cc:474:replace_alu$3888.C[8]
.sym 47203 $abc$38792$n4579
.sym 47205 $auto$alumacc.cc:474:replace_alu$3888.C[7]
.sym 47209 $abc$38792$n4591
.sym 47210 VexRiscv._zz_316_[4]
.sym 47211 VexRiscv._zz_194_[14]
.sym 47212 $abc$38792$n4593
.sym 47213 VexRiscv._zz_194_[7]
.sym 47214 $abc$38792$n4595
.sym 47215 VexRiscv._zz_316_[6]
.sym 47216 VexRiscv._zz_316_[7]
.sym 47217 basesoc_uart_rx_fifo_wrport_we
.sym 47218 VexRiscv._zz_152_[13]
.sym 47219 basesoc_timer0_value_status[27]
.sym 47220 basesoc_uart_phy_storage[15]
.sym 47221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47222 $abc$38792$n4609
.sym 47223 VexRiscv.decode_to_execute_RS2[21]
.sym 47225 $abc$38792$n4575
.sym 47226 $abc$38792$n5408_1
.sym 47227 VexRiscv._zz_200_[2]
.sym 47228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 47229 basesoc_timer0_value[27]
.sym 47230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47231 $abc$38792$n4569
.sym 47232 VexRiscv.decode_to_execute_RS2[8]
.sym 47233 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 47234 $abc$38792$n151
.sym 47235 VexRiscv._zz_200_[16]
.sym 47236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 47237 $abc$38792$n3430_1
.sym 47238 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 47239 serial_rx
.sym 47240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 47241 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 47243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47244 $abc$38792$n3527_1
.sym 47245 $auto$alumacc.cc:474:replace_alu$3888.C[8]
.sym 47253 $abc$38792$n4585
.sym 47259 $abc$38792$n4581
.sym 47261 $abc$38792$n4587
.sym 47264 $abc$38792$n4589
.sym 47265 $abc$38792$n4583
.sym 47266 $abc$38792$n4591
.sym 47269 $abc$38792$n4593
.sym 47279 $abc$38792$n4595
.sym 47282 $auto$alumacc.cc:474:replace_alu$3888.C[9]
.sym 47285 $abc$38792$n4581
.sym 47286 $auto$alumacc.cc:474:replace_alu$3888.C[8]
.sym 47288 $auto$alumacc.cc:474:replace_alu$3888.C[10]
.sym 47290 $abc$38792$n4583
.sym 47292 $auto$alumacc.cc:474:replace_alu$3888.C[9]
.sym 47294 $auto$alumacc.cc:474:replace_alu$3888.C[11]
.sym 47296 $abc$38792$n4585
.sym 47298 $auto$alumacc.cc:474:replace_alu$3888.C[10]
.sym 47300 $auto$alumacc.cc:474:replace_alu$3888.C[12]
.sym 47302 $abc$38792$n4587
.sym 47304 $auto$alumacc.cc:474:replace_alu$3888.C[11]
.sym 47306 $auto$alumacc.cc:474:replace_alu$3888.C[13]
.sym 47308 $abc$38792$n4589
.sym 47310 $auto$alumacc.cc:474:replace_alu$3888.C[12]
.sym 47312 $auto$alumacc.cc:474:replace_alu$3888.C[14]
.sym 47314 $abc$38792$n4591
.sym 47316 $auto$alumacc.cc:474:replace_alu$3888.C[13]
.sym 47318 $auto$alumacc.cc:474:replace_alu$3888.C[15]
.sym 47320 $abc$38792$n4593
.sym 47322 $auto$alumacc.cc:474:replace_alu$3888.C[14]
.sym 47324 $auto$alumacc.cc:474:replace_alu$3888.C[16]
.sym 47326 $abc$38792$n4595
.sym 47328 $auto$alumacc.cc:474:replace_alu$3888.C[15]
.sym 47332 VexRiscv._zz_194_[15]
.sym 47333 VexRiscv._zz_316_[14]
.sym 47334 VexRiscv._zz_316_[12]
.sym 47335 VexRiscv._zz_194_[18]
.sym 47336 VexRiscv._zz_316_[10]
.sym 47337 VexRiscv._zz_316_[15]
.sym 47338 VexRiscv._zz_194_[19]
.sym 47339 $abc$38792$n4597
.sym 47340 VexRiscv._zz_200_[13]
.sym 47342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 47344 VexRiscv._zz_318_[3]
.sym 47346 VexRiscv._zz_318_[0]
.sym 47347 VexRiscv.decode_to_execute_RS2[23]
.sym 47348 VexRiscv._zz_194_[13]
.sym 47349 $abc$38792$n4587
.sym 47350 VexRiscv._zz_41_[31]
.sym 47352 VexRiscv.decode_to_execute_RS2[28]
.sym 47353 VexRiscv._zz_316_[0]
.sym 47354 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 47355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 47356 VexRiscv._zz_41_[8]
.sym 47357 VexRiscv._zz_194_[4]
.sym 47358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 47359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 47360 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 47362 VexRiscv._zz_79_[15]
.sym 47363 VexRiscv._zz_41_[8]
.sym 47364 VexRiscv._zz_193_
.sym 47365 VexRiscv._zz_194_[15]
.sym 47366 VexRiscv._zz_130_[0]
.sym 47367 basesoc_timer0_value[6]
.sym 47368 $auto$alumacc.cc:474:replace_alu$3888.C[16]
.sym 47373 $abc$38792$n4605
.sym 47378 $abc$38792$n4607
.sym 47380 $abc$38792$n4603
.sym 47382 $abc$38792$n4601
.sym 47383 $abc$38792$n4599
.sym 47389 $abc$38792$n4611
.sym 47398 $abc$38792$n4609
.sym 47404 $abc$38792$n4597
.sym 47405 $auto$alumacc.cc:474:replace_alu$3888.C[17]
.sym 47408 $abc$38792$n4597
.sym 47409 $auto$alumacc.cc:474:replace_alu$3888.C[16]
.sym 47411 $auto$alumacc.cc:474:replace_alu$3888.C[18]
.sym 47414 $abc$38792$n4599
.sym 47415 $auto$alumacc.cc:474:replace_alu$3888.C[17]
.sym 47417 $auto$alumacc.cc:474:replace_alu$3888.C[19]
.sym 47420 $abc$38792$n4601
.sym 47421 $auto$alumacc.cc:474:replace_alu$3888.C[18]
.sym 47423 $auto$alumacc.cc:474:replace_alu$3888.C[20]
.sym 47426 $abc$38792$n4603
.sym 47427 $auto$alumacc.cc:474:replace_alu$3888.C[19]
.sym 47429 $auto$alumacc.cc:474:replace_alu$3888.C[21]
.sym 47432 $abc$38792$n4605
.sym 47433 $auto$alumacc.cc:474:replace_alu$3888.C[20]
.sym 47435 $auto$alumacc.cc:474:replace_alu$3888.C[22]
.sym 47438 $abc$38792$n4607
.sym 47439 $auto$alumacc.cc:474:replace_alu$3888.C[21]
.sym 47441 $auto$alumacc.cc:474:replace_alu$3888.C[23]
.sym 47444 $abc$38792$n4609
.sym 47445 $auto$alumacc.cc:474:replace_alu$3888.C[22]
.sym 47447 $auto$alumacc.cc:474:replace_alu$3888.C[24]
.sym 47449 $abc$38792$n4611
.sym 47451 $auto$alumacc.cc:474:replace_alu$3888.C[23]
.sym 47455 $abc$38792$n4611
.sym 47456 VexRiscv._zz_194_[25]
.sym 47457 VexRiscv._zz_194_[24]
.sym 47458 VexRiscv._zz_316_[23]
.sym 47459 VexRiscv._zz_316_[18]
.sym 47460 VexRiscv._zz_194_[26]
.sym 47461 VexRiscv._zz_316_[17]
.sym 47462 VexRiscv._zz_194_[20]
.sym 47463 $abc$38792$n4605
.sym 47464 VexRiscv._zz_200_[12]
.sym 47467 VexRiscv.CsrPlugin_mepc[23]
.sym 47468 $abc$38792$n4601
.sym 47469 $abc$38792$n4599
.sym 47470 $abc$38792$n2326
.sym 47471 $abc$38792$n2221
.sym 47472 $abc$38792$n3430_1
.sym 47473 VexRiscv._zz_316_[8]
.sym 47474 $abc$38792$n4607
.sym 47475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 47476 $abc$38792$n4603
.sym 47478 basesoc_timer0_value[22]
.sym 47479 $abc$38792$n5
.sym 47480 VexRiscv._zz_199_
.sym 47481 VexRiscv._zz_130_[2]
.sym 47482 $abc$38792$n2133
.sym 47483 VexRiscv._zz_130_[1]
.sym 47484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47487 VexRiscv._zz_318_[1]
.sym 47489 VexRiscv._zz_200_[31]
.sym 47490 VexRiscv.decode_to_execute_IS_MUL
.sym 47491 $auto$alumacc.cc:474:replace_alu$3888.C[24]
.sym 47496 $abc$38792$n4623
.sym 47497 $abc$38792$n4619
.sym 47499 $abc$38792$n4625
.sym 47503 $abc$38792$n4615
.sym 47504 $abc$38792$n4627
.sym 47505 $abc$38792$n4617
.sym 47509 $abc$38792$n4621
.sym 47511 $abc$38792$n4613
.sym 47528 $auto$alumacc.cc:474:replace_alu$3888.C[25]
.sym 47531 $abc$38792$n4613
.sym 47532 $auto$alumacc.cc:474:replace_alu$3888.C[24]
.sym 47534 $auto$alumacc.cc:474:replace_alu$3888.C[26]
.sym 47537 $abc$38792$n4615
.sym 47538 $auto$alumacc.cc:474:replace_alu$3888.C[25]
.sym 47540 $auto$alumacc.cc:474:replace_alu$3888.C[27]
.sym 47543 $abc$38792$n4617
.sym 47544 $auto$alumacc.cc:474:replace_alu$3888.C[26]
.sym 47546 $auto$alumacc.cc:474:replace_alu$3888.C[28]
.sym 47549 $abc$38792$n4619
.sym 47550 $auto$alumacc.cc:474:replace_alu$3888.C[27]
.sym 47552 $auto$alumacc.cc:474:replace_alu$3888.C[29]
.sym 47555 $abc$38792$n4621
.sym 47556 $auto$alumacc.cc:474:replace_alu$3888.C[28]
.sym 47558 $auto$alumacc.cc:474:replace_alu$3888.C[30]
.sym 47560 $abc$38792$n4623
.sym 47562 $auto$alumacc.cc:474:replace_alu$3888.C[29]
.sym 47564 $auto$alumacc.cc:474:replace_alu$3888.C[31]
.sym 47566 $abc$38792$n4625
.sym 47568 $auto$alumacc.cc:474:replace_alu$3888.C[30]
.sym 47570 $auto$alumacc.cc:474:replace_alu$3888.C[32]
.sym 47573 $abc$38792$n4627
.sym 47574 $auto$alumacc.cc:474:replace_alu$3888.C[31]
.sym 47578 VexRiscv._zz_316_[20]
.sym 47579 VexRiscv._zz_316_[26]
.sym 47580 VexRiscv._zz_316_[24]
.sym 47581 $abc$38792$n4480
.sym 47582 VexRiscv._zz_316_[30]
.sym 47583 VexRiscv._zz_316_[25]
.sym 47584 VexRiscv._zz_316_[28]
.sym 47585 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 47589 VexRiscv.decode_to_execute_IS_DIV
.sym 47590 $abc$38792$n4627
.sym 47591 basesoc_ctrl_storage[0]
.sym 47592 VexRiscv._zz_318_[16]
.sym 47593 VexRiscv.decode_to_execute_RS2[16]
.sym 47594 $PACKER_GND_NET
.sym 47595 basesoc_ctrl_storage[7]
.sym 47596 VexRiscv.CsrPlugin_mepc[20]
.sym 47597 VexRiscv._zz_316_[16]
.sym 47598 $abc$38792$n2131
.sym 47599 $abc$38792$n5408_1
.sym 47600 $abc$38792$n4623
.sym 47601 $abc$38792$n4617
.sym 47602 VexRiscv._zz_194_[24]
.sym 47603 $abc$38792$n4899
.sym 47604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 47605 VexRiscv._zz_124_
.sym 47606 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 47607 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 47608 VexRiscv._zz_194_[26]
.sym 47609 VexRiscv._zz_130_[4]
.sym 47610 $abc$38792$n3524_1
.sym 47611 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47612 VexRiscv._zz_194_[20]
.sym 47613 basesoc_timer0_en_storage
.sym 47614 $auto$alumacc.cc:474:replace_alu$3888.C[32]
.sym 47619 VexRiscv._zz_200_[24]
.sym 47621 VexRiscv._zz_41_[19]
.sym 47622 $abc$38792$n4629
.sym 47624 VexRiscv._zz_194_[16]
.sym 47630 $abc$38792$n149
.sym 47632 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 47633 VexRiscv._zz_199_
.sym 47637 $abc$38792$n3772_1
.sym 47638 VexRiscv._zz_194_[29]
.sym 47642 VexRiscv.decode_to_execute_IS_DIV
.sym 47645 VexRiscv._zz_198_
.sym 47648 VexRiscv._zz_323_[0]
.sym 47649 VexRiscv._zz_200_[31]
.sym 47650 VexRiscv.decode_to_execute_IS_MUL
.sym 47653 $abc$38792$n4629
.sym 47655 $auto$alumacc.cc:474:replace_alu$3888.C[32]
.sym 47658 VexRiscv._zz_194_[29]
.sym 47661 VexRiscv._zz_323_[0]
.sym 47664 VexRiscv.decode_to_execute_IS_MUL
.sym 47667 VexRiscv._zz_198_
.sym 47670 VexRiscv._zz_200_[31]
.sym 47671 $abc$38792$n3772_1
.sym 47672 VexRiscv.decode_to_execute_IS_DIV
.sym 47673 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 47676 VexRiscv._zz_323_[0]
.sym 47677 VexRiscv._zz_194_[16]
.sym 47685 VexRiscv._zz_41_[19]
.sym 47688 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 47689 VexRiscv._zz_200_[31]
.sym 47690 $abc$38792$n3772_1
.sym 47691 VexRiscv.decode_to_execute_IS_DIV
.sym 47695 VexRiscv._zz_200_[24]
.sym 47696 VexRiscv._zz_199_
.sym 47698 $abc$38792$n149
.sym 47699 clk12_$glb_clk
.sym 47701 $abc$38792$n64
.sym 47702 $abc$38792$n5003
.sym 47703 $abc$38792$n4989
.sym 47704 $abc$38792$n4983
.sym 47705 $abc$38792$n4987
.sym 47706 $abc$38792$n5023
.sym 47707 VexRiscv._zz_35_[10]
.sym 47708 $abc$38792$n4898
.sym 47709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47710 VexRiscv.CsrPlugin_mepc[16]
.sym 47711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 47712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47713 VexRiscv._zz_316_[27]
.sym 47714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 47715 VexRiscv._zz_41_[19]
.sym 47716 VexRiscv.CsrPlugin_hadException
.sym 47717 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 47719 VexRiscv.CsrPlugin_hadException
.sym 47720 VexRiscv._zz_41_[25]
.sym 47721 VexRiscv.CsrPlugin_hadException
.sym 47722 VexRiscv.decode_to_execute_RS2[23]
.sym 47723 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 47724 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 47725 VexRiscv._zz_330_
.sym 47726 VexRiscv._zz_194_[30]
.sym 47727 VexRiscv._zz_194_[28]
.sym 47728 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 47729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 47730 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 47731 basesoc_dat_w[6]
.sym 47732 VexRiscv._zz_330_
.sym 47733 $abc$38792$n151
.sym 47734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 47742 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 47743 VexRiscv._zz_195_[6]
.sym 47744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 47746 $abc$38792$n3388_1
.sym 47749 $abc$38792$n5408_1
.sym 47750 VexRiscv._zz_323_[0]
.sym 47751 VexRiscv._zz_194_[27]
.sym 47753 $abc$38792$n2326
.sym 47755 VexRiscv._zz_195_[2]
.sym 47756 VexRiscv._zz_194_[5]
.sym 47759 VexRiscv._zz_318_[1]
.sym 47760 VexRiscv._zz_330_
.sym 47761 $abc$38792$n5411_1
.sym 47762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47766 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 47770 basesoc_timer0_value[27]
.sym 47771 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47772 $abc$38792$n3527_1
.sym 47773 basesoc_timer0_value[6]
.sym 47777 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 47778 VexRiscv._zz_323_[0]
.sym 47781 VexRiscv._zz_194_[5]
.sym 47782 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47783 VexRiscv._zz_195_[6]
.sym 47784 VexRiscv._zz_330_
.sym 47789 basesoc_timer0_value[6]
.sym 47793 VexRiscv._zz_318_[1]
.sym 47795 $abc$38792$n5408_1
.sym 47796 VexRiscv._zz_195_[2]
.sym 47799 $abc$38792$n3388_1
.sym 47800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 47802 $abc$38792$n5411_1
.sym 47805 VexRiscv._zz_323_[0]
.sym 47806 VexRiscv._zz_194_[27]
.sym 47811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47812 $abc$38792$n3527_1
.sym 47813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 47817 basesoc_timer0_value[27]
.sym 47821 $abc$38792$n2326
.sym 47822 clk12_$glb_clk
.sym 47823 sys_rst_$glb_sr
.sym 47825 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 47826 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 47827 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 47828 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 47829 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 47830 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 47831 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 47836 VexRiscv._zz_316_[32]
.sym 47837 VexRiscv._zz_195_[10]
.sym 47838 $abc$38792$n9
.sym 47839 $abc$38792$n5
.sym 47840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 47841 $abc$38792$n7852
.sym 47842 VexRiscv._zz_79_[10]
.sym 47843 $abc$38792$n64
.sym 47844 $abc$38792$n5480
.sym 47845 $abc$38792$n5522_1
.sym 47846 $abc$38792$n3812
.sym 47847 VexRiscv._zz_195_[6]
.sym 47848 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 47849 VexRiscv._zz_193_
.sym 47850 $abc$38792$n2453
.sym 47852 VexRiscv._zz_195_[8]
.sym 47853 VexRiscv._zz_194_[15]
.sym 47854 VexRiscv._zz_195_[5]
.sym 47855 VexRiscv._zz_193_
.sym 47856 VexRiscv._zz_79_[15]
.sym 47857 VexRiscv._zz_194_[4]
.sym 47858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 47859 basesoc_timer0_value[6]
.sym 47865 basesoc_dat_w[1]
.sym 47869 $abc$38792$n5410_1
.sym 47871 VexRiscv._zz_195_[4]
.sym 47872 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 47876 $abc$38792$n5417_1
.sym 47881 basesoc_dat_w[7]
.sym 47882 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 47884 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 47885 $abc$38792$n5416_1
.sym 47887 basesoc_dat_w[3]
.sym 47889 VexRiscv.memory_arbitration_isValid
.sym 47890 $abc$38792$n3388_1
.sym 47891 basesoc_dat_w[6]
.sym 47892 $abc$38792$n2162
.sym 47894 VexRiscv.execute_to_memory_IS_DIV
.sym 47895 VexRiscv._zz_318_[3]
.sym 47896 $abc$38792$n5408_1
.sym 47898 basesoc_dat_w[3]
.sym 47905 basesoc_dat_w[1]
.sym 47913 basesoc_dat_w[6]
.sym 47917 $abc$38792$n5408_1
.sym 47918 VexRiscv._zz_318_[3]
.sym 47919 VexRiscv._zz_195_[4]
.sym 47922 $abc$38792$n5417_1
.sym 47924 $abc$38792$n3388_1
.sym 47925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 47928 VexRiscv.memory_arbitration_isValid
.sym 47929 VexRiscv.execute_to_memory_IS_DIV
.sym 47930 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 47931 $abc$38792$n5416_1
.sym 47934 basesoc_dat_w[7]
.sym 47940 VexRiscv.memory_arbitration_isValid
.sym 47941 $abc$38792$n5410_1
.sym 47942 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 47943 VexRiscv.execute_to_memory_IS_DIV
.sym 47944 $abc$38792$n2162
.sym 47945 clk12_$glb_clk
.sym 47946 sys_rst_$glb_sr
.sym 47947 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 47948 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 47949 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 47950 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 47951 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 47952 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 47953 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 47954 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 47959 basesoc_dat_w[1]
.sym 47960 VexRiscv._zz_41_[2]
.sym 47961 VexRiscv._zz_37_[0]
.sym 47962 VexRiscv.CsrPlugin_hadException
.sym 47963 $abc$38792$n2482
.sym 47964 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 47965 VexRiscv._zz_195_[3]
.sym 47966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 47967 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 47969 VexRiscv._zz_79_[3]
.sym 47971 VexRiscv._zz_195_[13]
.sym 47972 $abc$38792$n4977
.sym 47973 VexRiscv._zz_130_[2]
.sym 47974 VexRiscv._zz_313_
.sym 47975 VexRiscv._zz_195_[16]
.sym 47976 $abc$38792$n3388_1
.sym 47977 VexRiscv.decode_to_execute_IS_MUL
.sym 47978 VexRiscv._zz_35_[3]
.sym 47979 VexRiscv._zz_289_[3]
.sym 47980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 47981 VexRiscv._zz_289_[4]
.sym 47982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 47989 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47990 VexRiscv._zz_195_[11]
.sym 47992 $abc$38792$n3388_1
.sym 47993 VexRiscv._zz_195_[16]
.sym 47995 VexRiscv._zz_194_[10]
.sym 47997 VexRiscv._zz_195_[13]
.sym 47998 VexRiscv._zz_194_[13]
.sym 47999 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48001 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 48002 VexRiscv._zz_330_
.sym 48004 VexRiscv.execute_to_memory_IS_DIV
.sym 48005 $abc$38792$n5406_1
.sym 48006 $abc$38792$n2453
.sym 48007 $abc$38792$n5407_1
.sym 48008 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 48009 VexRiscv._zz_193_
.sym 48013 VexRiscv._zz_194_[15]
.sym 48014 VexRiscv.memory_arbitration_isValid
.sym 48015 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 48016 VexRiscv._zz_194_[12]
.sym 48017 $abc$38792$n4975
.sym 48018 $abc$38792$n151
.sym 48019 VexRiscv._zz_195_[14]
.sym 48021 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 48022 $abc$38792$n5406_1
.sym 48023 VexRiscv.execute_to_memory_IS_DIV
.sym 48024 VexRiscv.memory_arbitration_isValid
.sym 48027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 48029 $abc$38792$n5407_1
.sym 48030 $abc$38792$n3388_1
.sym 48033 VexRiscv._zz_195_[11]
.sym 48034 VexRiscv._zz_330_
.sym 48035 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48036 VexRiscv._zz_194_[10]
.sym 48040 $abc$38792$n4975
.sym 48041 VexRiscv._zz_330_
.sym 48045 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48046 VexRiscv._zz_330_
.sym 48047 VexRiscv._zz_195_[13]
.sym 48048 VexRiscv._zz_194_[12]
.sym 48051 $abc$38792$n151
.sym 48052 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 48053 VexRiscv._zz_193_
.sym 48054 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 48057 VexRiscv._zz_195_[14]
.sym 48058 VexRiscv._zz_330_
.sym 48059 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48060 VexRiscv._zz_194_[13]
.sym 48063 VexRiscv._zz_195_[16]
.sym 48064 VexRiscv._zz_194_[15]
.sym 48065 VexRiscv._zz_330_
.sym 48066 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48067 $abc$38792$n2453
.sym 48068 clk12_$glb_clk
.sym 48070 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 48071 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 48072 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48073 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48074 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 48075 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48076 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48077 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 48082 VexRiscv._zz_35_[0]
.sym 48083 VexRiscv._zz_136_[5]
.sym 48084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 48086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 48087 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 48089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 48090 VexRiscv._zz_35_[11]
.sym 48091 $abc$38792$n2471
.sym 48092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48093 VexRiscv.execute_to_memory_BRANCH_DO
.sym 48094 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 48095 VexRiscv.execute_to_memory_IS_DIV
.sym 48096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 48099 VexRiscv._zz_35_[1]
.sym 48100 VexRiscv._zz_194_[20]
.sym 48102 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 48103 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48104 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 48105 VexRiscv._zz_194_[26]
.sym 48111 VexRiscv._zz_318_[13]
.sym 48112 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 48113 $abc$38792$n5408_1
.sym 48114 VexRiscv._zz_194_[17]
.sym 48115 $abc$38792$n4426
.sym 48116 $abc$38792$n4427
.sym 48117 VexRiscv._zz_194_[23]
.sym 48118 $abc$38792$n3520_1
.sym 48121 VexRiscv._zz_195_[14]
.sym 48124 VexRiscv._zz_194_[16]
.sym 48125 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48126 VexRiscv._zz_194_[20]
.sym 48127 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48129 $abc$38792$n2472
.sym 48130 VexRiscv._zz_195_[24]
.sym 48131 VexRiscv._zz_195_[21]
.sym 48132 VexRiscv._zz_193_
.sym 48134 $abc$38792$n4421
.sym 48136 VexRiscv._zz_195_[18]
.sym 48138 $abc$38792$n151
.sym 48139 VexRiscv._zz_330_
.sym 48140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 48141 VexRiscv._zz_195_[17]
.sym 48144 $abc$38792$n4426
.sym 48147 $abc$38792$n4427
.sym 48150 VexRiscv._zz_330_
.sym 48151 VexRiscv._zz_194_[23]
.sym 48152 VexRiscv._zz_195_[24]
.sym 48153 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48156 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48157 VexRiscv._zz_330_
.sym 48158 VexRiscv._zz_194_[16]
.sym 48159 VexRiscv._zz_195_[17]
.sym 48162 $abc$38792$n3520_1
.sym 48163 $abc$38792$n151
.sym 48164 $abc$38792$n4421
.sym 48165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 48168 VexRiscv._zz_195_[18]
.sym 48169 VexRiscv._zz_194_[17]
.sym 48170 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48171 VexRiscv._zz_330_
.sym 48174 VexRiscv._zz_330_
.sym 48175 VexRiscv._zz_195_[21]
.sym 48176 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48177 VexRiscv._zz_194_[20]
.sym 48180 VexRiscv._zz_318_[13]
.sym 48181 VexRiscv._zz_195_[14]
.sym 48182 $abc$38792$n5408_1
.sym 48186 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 48188 VexRiscv._zz_193_
.sym 48190 $abc$38792$n2472
.sym 48191 clk12_$glb_clk
.sym 48193 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 48194 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 48195 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48196 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 48197 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 48198 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 48199 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 48200 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 48201 VexRiscv._zz_35_[13]
.sym 48202 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48205 $abc$38792$n3419
.sym 48206 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48207 VexRiscv._zz_289_[3]
.sym 48208 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48209 VexRiscv._zz_41_[3]
.sym 48210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48212 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 48213 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 48214 VexRiscv.CsrPlugin_hadException
.sym 48215 VexRiscv._zz_289_[1]
.sym 48216 $PACKER_VCC_NET
.sym 48217 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48219 VexRiscv._zz_194_[28]
.sym 48220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48221 VexRiscv.execute_to_memory_IS_DIV
.sym 48222 VexRiscv._zz_330_
.sym 48225 VexRiscv._zz_330_
.sym 48226 VexRiscv._zz_79_[6]
.sym 48228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 48234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 48235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 48237 VexRiscv._zz_195_[31]
.sym 48238 VexRiscv._zz_330_
.sym 48242 VexRiscv._zz_194_[27]
.sym 48243 VexRiscv._zz_194_[30]
.sym 48246 VexRiscv._zz_136_[25]
.sym 48247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 48249 VexRiscv._zz_194_[29]
.sym 48251 VexRiscv._zz_330_
.sym 48253 VexRiscv._zz_195_[28]
.sym 48257 VexRiscv._zz_195_[30]
.sym 48262 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48263 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48265 $abc$38792$n3756
.sym 48267 VexRiscv._zz_194_[30]
.sym 48268 VexRiscv._zz_195_[31]
.sym 48269 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48270 VexRiscv._zz_330_
.sym 48273 VexRiscv._zz_194_[27]
.sym 48274 VexRiscv._zz_330_
.sym 48275 VexRiscv._zz_195_[28]
.sym 48276 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48279 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48280 VexRiscv._zz_195_[30]
.sym 48281 VexRiscv._zz_194_[29]
.sym 48282 VexRiscv._zz_330_
.sym 48285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 48287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48288 $abc$38792$n3756
.sym 48291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 48298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 48303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 48304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48305 $abc$38792$n3756
.sym 48309 VexRiscv._zz_136_[25]
.sym 48311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48313 $abc$38792$n2423_$glb_ce
.sym 48314 clk12_$glb_clk
.sym 48316 VexRiscv.execute_to_memory_IS_DIV
.sym 48317 $abc$38792$n5031
.sym 48318 $abc$38792$n3463
.sym 48319 VexRiscv.execute_to_memory_IS_MUL
.sym 48320 $abc$38792$n3477
.sym 48321 $abc$38792$n5027
.sym 48322 $abc$38792$n3464
.sym 48323 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 48328 $abc$38792$n5537_1
.sym 48330 VexRiscv._zz_289_[4]
.sym 48331 VexRiscv._zz_195_[31]
.sym 48332 $abc$38792$n5498_1
.sym 48333 $abc$38792$n5951_1
.sym 48334 VexRiscv._zz_79_[10]
.sym 48335 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 48336 VexRiscv._zz_289_[2]
.sym 48338 VexRiscv._zz_195_[31]
.sym 48339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48340 VexRiscv._zz_79_[15]
.sym 48342 $abc$38792$n2453
.sym 48344 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48351 $abc$38792$n147
.sym 48359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 48361 VexRiscv._zz_289_[3]
.sym 48363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48365 $abc$38792$n3476
.sym 48366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 48367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 48371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 48373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 48377 $abc$38792$n3477
.sym 48378 VexRiscv._zz_289_[2]
.sym 48379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 48380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48381 VexRiscv._zz_289_[1]
.sym 48382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48383 $abc$38792$n3463
.sym 48385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48387 $abc$38792$n3464
.sym 48390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48392 VexRiscv._zz_289_[3]
.sym 48393 VexRiscv._zz_289_[1]
.sym 48398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 48402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 48408 $abc$38792$n3476
.sym 48409 $abc$38792$n3477
.sym 48410 VexRiscv._zz_289_[2]
.sym 48411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 48415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 48416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48420 $abc$38792$n3463
.sym 48421 VexRiscv._zz_289_[3]
.sym 48422 $abc$38792$n3464
.sym 48423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 48435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 48436 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 48437 clk12_$glb_clk
.sym 48440 $abc$38792$n5485_1
.sym 48441 $abc$38792$n4661_1
.sym 48442 VexRiscv._zz_195_[29]
.sym 48443 $abc$38792$n5486
.sym 48444 VexRiscv._zz_321_
.sym 48445 VexRiscv._zz_79_[15]
.sym 48446 VexRiscv._zz_35_[26]
.sym 48451 VexRiscv._zz_195_[21]
.sym 48452 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 48453 $abc$38792$n7852
.sym 48454 $abc$38792$n5951_1
.sym 48455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 48457 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 48458 VexRiscv.execute_to_memory_IS_DIV
.sym 48459 VexRiscv._zz_35_[20]
.sym 48461 VexRiscv.lastStagePc[3]
.sym 48464 VexRiscv.memory_arbitration_isValid
.sym 48465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 48466 VexRiscv._zz_321_
.sym 48467 VexRiscv._zz_313_
.sym 48469 VexRiscv._zz_289_[0]
.sym 48470 VexRiscv._zz_35_[26]
.sym 48472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48481 $abc$38792$n3461
.sym 48483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 48486 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 48487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48488 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 48492 $abc$38792$n149
.sym 48493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48495 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 48498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 48500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 48504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48511 $abc$38792$n3460
.sym 48513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 48519 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48522 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 48526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48533 $abc$38792$n149
.sym 48537 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 48538 $abc$38792$n3461
.sym 48539 $abc$38792$n3460
.sym 48540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 48549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 48555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48556 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 48557 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48558 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 48559 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 48560 clk12_$glb_clk
.sym 48562 $abc$38792$n2292
.sym 48566 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 48567 $abc$38792$n5799
.sym 48571 VexRiscv._zz_321_
.sym 48574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48575 VexRiscv._zz_79_[15]
.sym 48576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 48577 $abc$38792$n5610
.sym 48578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 48579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 48583 VexRiscv._zz_161_
.sym 48585 $abc$38792$n5553_1
.sym 48593 $abc$38792$n2292
.sym 48605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48606 VexRiscv._zz_289_[2]
.sym 48608 VexRiscv._zz_289_[3]
.sym 48610 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 48612 $abc$38792$n3472
.sym 48613 VexRiscv._zz_289_[1]
.sym 48614 $abc$38792$n149
.sym 48616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 48617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 48618 VexRiscv._zz_289_[4]
.sym 48620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48622 $abc$38792$n3473
.sym 48623 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 48624 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48629 VexRiscv._zz_289_[0]
.sym 48632 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48636 VexRiscv._zz_289_[4]
.sym 48642 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 48644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 48645 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 48648 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48650 $abc$38792$n3472
.sym 48651 $abc$38792$n3473
.sym 48654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48655 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 48656 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 48657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48663 VexRiscv._zz_289_[0]
.sym 48666 VexRiscv._zz_289_[2]
.sym 48675 VexRiscv._zz_289_[1]
.sym 48678 VexRiscv._zz_289_[3]
.sym 48682 $abc$38792$n149
.sym 48683 clk12_$glb_clk
.sym 48687 $abc$38792$n5801
.sym 48688 $abc$38792$n5804
.sym 48689 $abc$38792$n5807
.sym 48690 basesoc_uart_rx_fifo_level0[0]
.sym 48691 $abc$38792$n5798
.sym 48692 basesoc_uart_rx_fifo_level0[3]
.sym 48693 $abc$38792$n2454
.sym 48697 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48698 $PACKER_VCC_NET
.sym 48699 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48700 $abc$38792$n5947_1
.sym 48702 VexRiscv._zz_35_[16]
.sym 48703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48704 VexRiscv._zz_50_[11]
.sym 48705 $PACKER_VCC_NET
.sym 48706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 48707 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 48753 $abc$38792$n2292
.sym 48756 basesoc_uart_rx_fifo_level0[1]
.sym 48796 basesoc_uart_rx_fifo_level0[1]
.sym 48805 $abc$38792$n2292
.sym 48806 clk12_$glb_clk
.sym 48807 sys_rst_$glb_sr
.sym 48810 clk12
.sym 48820 $PACKER_VCC_NET
.sym 48822 $abc$38792$n2192
.sym 48827 $PACKER_VCC_NET
.sym 48839 $abc$38792$n147
.sym 48882 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 48906 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 48908 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 48909 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 48910 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 48912 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 48952 $abc$38792$n149
.sym 48954 VexRiscv._zz_41_[6]
.sym 48985 VexRiscv._zz_41_[6]
.sym 49029 $abc$38792$n149
.sym 49030 clk12_$glb_clk
.sym 49036 $abc$38792$n2385
.sym 49040 $abc$38792$n120
.sym 49044 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 49047 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 49048 $abc$38792$n6164_1
.sym 49050 $abc$38792$n6154_1
.sym 49051 spiflash_bus_dat_r[24]
.sym 49054 array_muxed0[7]
.sym 49055 slave_sel_r[2]
.sym 49056 basesoc_dat_w[4]
.sym 49057 $abc$38792$n6174_1
.sym 49058 spiflash_cs_n
.sym 49059 $abc$38792$n6176_1
.sym 49065 $abc$38792$n2385
.sym 49073 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 49075 $abc$38792$n2385
.sym 49078 VexRiscv.lastStagePc[28]
.sym 49079 spiflash_bus_dat_r[29]
.sym 49085 spiflash_bus_dat_r[9]
.sym 49091 $abc$38792$n120
.sym 49093 sys_rst
.sym 49095 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 49099 $abc$38792$n124
.sym 49113 array_muxed0[13]
.sym 49121 array_muxed0[10]
.sym 49126 $abc$38792$n3702
.sym 49127 spiflash_bus_dat_r[22]
.sym 49131 $abc$38792$n2354
.sym 49134 $abc$38792$n4910
.sym 49135 $abc$38792$n3695
.sym 49136 spiflash_bus_dat_r[29]
.sym 49139 spiflash_bus_dat_r[9]
.sym 49141 spiflash_bus_dat_r[19]
.sym 49142 array_muxed0[0]
.sym 49164 spiflash_bus_dat_r[29]
.sym 49165 $abc$38792$n3695
.sym 49166 $abc$38792$n4910
.sym 49167 $abc$38792$n3702
.sym 49176 spiflash_bus_dat_r[19]
.sym 49178 array_muxed0[10]
.sym 49179 $abc$38792$n3702
.sym 49182 $abc$38792$n3702
.sym 49183 spiflash_bus_dat_r[22]
.sym 49184 array_muxed0[13]
.sym 49188 spiflash_bus_dat_r[9]
.sym 49189 $abc$38792$n3702
.sym 49191 array_muxed0[0]
.sym 49192 $abc$38792$n2354
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$38792$n3338_1
.sym 49196 basesoc_timer0_zero_old_trigger
.sym 49197 spiflash_clk1
.sym 49198 crg_reset_delay[5]
.sym 49199 basesoc_timer0_value[15]
.sym 49200 $abc$38792$n5163_1
.sym 49201 crg_reset_delay[6]
.sym 49202 basesoc_timer0_value[12]
.sym 49207 array_muxed0[10]
.sym 49208 $abc$38792$n5113_1
.sym 49209 spiflash_bus_dat_r[20]
.sym 49210 $abc$38792$n5343
.sym 49212 $abc$38792$n2354
.sym 49213 spiflash_clk
.sym 49214 basesoc_adr[0]
.sym 49215 basesoc_dat_w[3]
.sym 49217 spiflash_bus_dat_r[11]
.sym 49218 array_muxed0[7]
.sym 49219 $abc$38792$n3621_1
.sym 49220 basesoc_uart_phy_storage[0]
.sym 49221 VexRiscv.lastStagePc[9]
.sym 49225 sys_rst
.sym 49226 por_rst
.sym 49227 spiflash_bus_dat_r[19]
.sym 49228 $abc$38792$n6053
.sym 49229 basesoc_dat_w[3]
.sym 49230 spiflash_bus_dat_r[10]
.sym 49238 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 49240 basesoc_timer0_eventmanager_status_w
.sym 49242 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 49244 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 49248 $abc$38792$n120
.sym 49253 basesoc_timer0_zero_old_trigger
.sym 49263 $abc$38792$n7852
.sym 49265 $abc$38792$n134
.sym 49267 $abc$38792$n132
.sym 49269 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 49281 $abc$38792$n132
.sym 49288 basesoc_timer0_eventmanager_status_w
.sym 49289 basesoc_timer0_zero_old_trigger
.sym 49296 $abc$38792$n120
.sym 49302 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 49306 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 49312 $abc$38792$n134
.sym 49315 $abc$38792$n7852
.sym 49316 clk12_$glb_clk
.sym 49318 $abc$38792$n5169_1
.sym 49319 sys_rst
.sym 49320 $abc$38792$n138
.sym 49321 $abc$38792$n128
.sym 49322 $abc$38792$n130
.sym 49323 $abc$38792$n134
.sym 49324 $abc$38792$n136
.sym 49325 $abc$38792$n132
.sym 49328 basesoc_timer0_reload_storage[7]
.sym 49330 array_muxed0[2]
.sym 49331 $abc$38792$n3309
.sym 49332 array_muxed0[10]
.sym 49333 VexRiscv.decode_to_execute_RS2[14]
.sym 49334 $abc$38792$n7851
.sym 49335 basesoc_timer0_value[12]
.sym 49336 basesoc_timer0_reload_storage[12]
.sym 49338 $abc$38792$n7851
.sym 49339 array_muxed0[2]
.sym 49340 array_muxed0[4]
.sym 49341 basesoc_we
.sym 49342 spiflash_clk1
.sym 49343 basesoc_adr[0]
.sym 49348 $abc$38792$n2310
.sym 49349 basesoc_adr[0]
.sym 49350 basesoc_timer0_en_storage
.sym 49351 basesoc_we
.sym 49352 basesoc_timer0_reload_storage[28]
.sym 49353 sys_rst
.sym 49360 crg_reset_delay[2]
.sym 49364 crg_reset_delay[3]
.sym 49369 crg_reset_delay[4]
.sym 49370 crg_reset_delay[5]
.sym 49371 crg_reset_delay[1]
.sym 49373 crg_reset_delay[6]
.sym 49374 crg_reset_delay[7]
.sym 49377 $PACKER_VCC_NET
.sym 49383 crg_reset_delay[0]
.sym 49385 $PACKER_VCC_NET
.sym 49391 $nextpnr_ICESTORM_LC_3$O
.sym 49393 crg_reset_delay[0]
.sym 49397 $auto$alumacc.cc:474:replace_alu$3846.C[2]
.sym 49399 $PACKER_VCC_NET
.sym 49400 crg_reset_delay[1]
.sym 49403 $auto$alumacc.cc:474:replace_alu$3846.C[3]
.sym 49405 crg_reset_delay[2]
.sym 49406 $PACKER_VCC_NET
.sym 49407 $auto$alumacc.cc:474:replace_alu$3846.C[2]
.sym 49409 $auto$alumacc.cc:474:replace_alu$3846.C[4]
.sym 49411 $PACKER_VCC_NET
.sym 49412 crg_reset_delay[3]
.sym 49413 $auto$alumacc.cc:474:replace_alu$3846.C[3]
.sym 49415 $auto$alumacc.cc:474:replace_alu$3846.C[5]
.sym 49417 crg_reset_delay[4]
.sym 49418 $PACKER_VCC_NET
.sym 49419 $auto$alumacc.cc:474:replace_alu$3846.C[4]
.sym 49421 $auto$alumacc.cc:474:replace_alu$3846.C[6]
.sym 49423 crg_reset_delay[5]
.sym 49424 $PACKER_VCC_NET
.sym 49425 $auto$alumacc.cc:474:replace_alu$3846.C[5]
.sym 49427 $auto$alumacc.cc:474:replace_alu$3846.C[7]
.sym 49429 crg_reset_delay[6]
.sym 49430 $PACKER_VCC_NET
.sym 49431 $auto$alumacc.cc:474:replace_alu$3846.C[6]
.sym 49433 $auto$alumacc.cc:474:replace_alu$3846.C[8]
.sym 49435 crg_reset_delay[7]
.sym 49436 $PACKER_VCC_NET
.sym 49437 $auto$alumacc.cc:474:replace_alu$3846.C[7]
.sym 49441 crg_reset_delay[0]
.sym 49442 crg_reset_delay[10]
.sym 49443 $abc$38792$n3337_1
.sym 49444 $abc$38792$n2384
.sym 49445 crg_reset_delay[11]
.sym 49446 crg_reset_delay[9]
.sym 49447 $abc$38792$n6052
.sym 49448 basesoc_timer0_load_storage[11]
.sym 49452 basesoc_timer0_load_storage[9]
.sym 49453 basesoc_dat_w[7]
.sym 49454 basesoc_adr[0]
.sym 49455 $abc$38792$n3946_1
.sym 49456 VexRiscv._zz_130_[4]
.sym 49458 array_muxed0[9]
.sym 49460 basesoc_dat_w[4]
.sym 49461 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 49462 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 49463 basesoc_timer0_value_status[17]
.sym 49464 $abc$38792$n2354
.sym 49465 $abc$38792$n2482
.sym 49467 $abc$38792$n6418_1
.sym 49468 $abc$38792$n3520_1
.sym 49469 basesoc_dat_w[1]
.sym 49472 $abc$38792$n4965_1
.sym 49473 $abc$38792$n3520_1
.sym 49474 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 49475 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 49477 $auto$alumacc.cc:474:replace_alu$3846.C[8]
.sym 49482 $abc$38792$n140
.sym 49483 $abc$38792$n4965_1
.sym 49484 $abc$38792$n3663
.sym 49486 crg_reset_delay[8]
.sym 49487 $abc$38792$n5047_1
.sym 49488 $abc$38792$n5046_1
.sym 49490 basesoc_timer0_value_status[15]
.sym 49493 $abc$38792$n2486
.sym 49495 basesoc_timer0_reload_storage[31]
.sym 49499 $PACKER_VCC_NET
.sym 49500 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 49501 basesoc_timer0_reload_storage[15]
.sym 49507 crg_reset_delay[10]
.sym 49509 $abc$38792$n3657
.sym 49510 crg_reset_delay[11]
.sym 49511 crg_reset_delay[9]
.sym 49514 $auto$alumacc.cc:474:replace_alu$3846.C[9]
.sym 49516 $PACKER_VCC_NET
.sym 49517 crg_reset_delay[8]
.sym 49518 $auto$alumacc.cc:474:replace_alu$3846.C[8]
.sym 49520 $auto$alumacc.cc:474:replace_alu$3846.C[10]
.sym 49522 crg_reset_delay[9]
.sym 49523 $PACKER_VCC_NET
.sym 49524 $auto$alumacc.cc:474:replace_alu$3846.C[9]
.sym 49526 $auto$alumacc.cc:474:replace_alu$3846.C[11]
.sym 49528 $PACKER_VCC_NET
.sym 49529 crg_reset_delay[10]
.sym 49530 $auto$alumacc.cc:474:replace_alu$3846.C[10]
.sym 49533 $PACKER_VCC_NET
.sym 49535 crg_reset_delay[11]
.sym 49536 $auto$alumacc.cc:474:replace_alu$3846.C[11]
.sym 49539 $abc$38792$n140
.sym 49545 basesoc_timer0_reload_storage[15]
.sym 49546 $abc$38792$n5046_1
.sym 49547 $abc$38792$n5047_1
.sym 49548 $abc$38792$n3657
.sym 49551 basesoc_timer0_reload_storage[31]
.sym 49552 $abc$38792$n4965_1
.sym 49553 $abc$38792$n3663
.sym 49554 basesoc_timer0_value_status[15]
.sym 49560 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 49561 $abc$38792$n2486
.sym 49562 clk12_$glb_clk
.sym 49564 $abc$38792$n5161_1
.sym 49565 $abc$38792$n6450_1
.sym 49566 $abc$38792$n2240
.sym 49567 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 49568 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 49569 $abc$38792$n3648
.sym 49570 $abc$38792$n2322
.sym 49571 $abc$38792$n6418_1
.sym 49573 basesoc_dat_w[6]
.sym 49574 basesoc_dat_w[6]
.sym 49575 $abc$38792$n4905
.sym 49576 basesoc_dat_w[1]
.sym 49578 $abc$38792$n3571_1
.sym 49579 $abc$38792$n4970
.sym 49580 $abc$38792$n2221
.sym 49581 $abc$38792$n2486
.sym 49583 basesoc_dat_w[7]
.sym 49584 $abc$38792$n4969_1
.sym 49586 $abc$38792$n4898_1
.sym 49587 $abc$38792$n140
.sym 49588 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 49589 basesoc_timer0_load_storage[27]
.sym 49590 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 49591 $abc$38792$n6062
.sym 49592 $abc$38792$n142
.sym 49593 $abc$38792$n4047
.sym 49594 basesoc_timer0_reload_storage[11]
.sym 49595 $abc$38792$n124
.sym 49596 $abc$38792$n6052
.sym 49597 $abc$38792$n4962
.sym 49598 basesoc_timer0_load_storage[11]
.sym 49599 $abc$38792$n3650
.sym 49605 basesoc_timer0_value_status[3]
.sym 49607 basesoc_timer0_value_status[31]
.sym 49608 $abc$38792$n4962
.sym 49609 basesoc_ctrl_storage[11]
.sym 49610 basesoc_timer0_value_status[19]
.sym 49611 $abc$38792$n4961_1
.sym 49612 $abc$38792$n5048_1
.sym 49613 $abc$38792$n3562_1
.sym 49616 basesoc_dat_w[3]
.sym 49618 $abc$38792$n3655
.sym 49619 $abc$38792$n58
.sym 49620 basesoc_timer0_value_status[0]
.sym 49621 $abc$38792$n3564_1
.sym 49622 $abc$38792$n6450_1
.sym 49623 basesoc_timer0_reload_storage[7]
.sym 49624 $abc$38792$n5000
.sym 49625 sys_rst
.sym 49627 $abc$38792$n6449
.sym 49628 basesoc_timer0_value_status[16]
.sym 49632 $abc$38792$n2131
.sym 49633 $abc$38792$n4970
.sym 49635 basesoc_adr[4]
.sym 49638 $abc$38792$n4961_1
.sym 49639 basesoc_timer0_value_status[16]
.sym 49640 basesoc_timer0_value_status[0]
.sym 49641 $abc$38792$n4962
.sym 49644 $abc$38792$n4962
.sym 49645 basesoc_timer0_value_status[3]
.sym 49646 basesoc_timer0_value_status[19]
.sym 49647 $abc$38792$n4961_1
.sym 49651 basesoc_adr[4]
.sym 49653 $abc$38792$n3562_1
.sym 49656 $abc$38792$n6450_1
.sym 49657 $abc$38792$n6449
.sym 49658 $abc$38792$n5000
.sym 49662 $abc$38792$n3564_1
.sym 49663 $abc$38792$n3562_1
.sym 49664 basesoc_ctrl_storage[11]
.sym 49665 $abc$38792$n58
.sym 49668 $abc$38792$n5048_1
.sym 49669 basesoc_timer0_value_status[31]
.sym 49670 $abc$38792$n4970
.sym 49674 sys_rst
.sym 49676 basesoc_dat_w[3]
.sym 49680 basesoc_adr[4]
.sym 49681 $abc$38792$n3655
.sym 49683 basesoc_timer0_reload_storage[7]
.sym 49684 $abc$38792$n2131
.sym 49685 clk12_$glb_clk
.sym 49687 VexRiscv._zz_90_
.sym 49688 $abc$38792$n5009_1
.sym 49689 $abc$38792$n5011_1
.sym 49690 VexRiscv._zz_287_[1]
.sym 49691 $abc$38792$n5010
.sym 49692 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 49693 VexRiscv._zz_171_[1]
.sym 49694 $abc$38792$n4435_1
.sym 49698 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 49699 $abc$38792$n3562_1
.sym 49700 $abc$38792$n2322
.sym 49703 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 49705 basesoc_ctrl_storage[11]
.sym 49706 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 49707 basesoc_uart_phy_storage[30]
.sym 49708 basesoc_timer0_load_storage[3]
.sym 49709 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 49710 $abc$38792$n3812
.sym 49711 basesoc_uart_rx_old_trigger
.sym 49712 basesoc_uart_phy_storage[0]
.sym 49713 $abc$38792$n3545_1
.sym 49714 basesoc_timer0_load_storage[7]
.sym 49715 $abc$38792$n3657
.sym 49716 basesoc_timer0_value[25]
.sym 49717 basesoc_uart_rx_fifo_readable
.sym 49718 $abc$38792$n5646
.sym 49719 $abc$38792$n3621_1
.sym 49720 VexRiscv._zz_90_
.sym 49721 basesoc_adr[4]
.sym 49722 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 49730 basesoc_timer0_value[0]
.sym 49731 $abc$38792$n3933
.sym 49732 basesoc_timer0_value[25]
.sym 49733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 49734 $abc$38792$n151
.sym 49736 $abc$38792$n6342
.sym 49737 basesoc_timer0_value[12]
.sym 49738 $abc$38792$n3520_1
.sym 49744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 49745 basesoc_timer0_value[3]
.sym 49748 basesoc_timer0_value[31]
.sym 49749 basesoc_timer0_value[8]
.sym 49750 $abc$38792$n3932
.sym 49753 $abc$38792$n4047
.sym 49755 $abc$38792$n2326
.sym 49762 basesoc_timer0_value[3]
.sym 49769 basesoc_timer0_value[8]
.sym 49773 basesoc_timer0_value[31]
.sym 49779 $abc$38792$n3933
.sym 49780 $abc$38792$n3932
.sym 49781 $abc$38792$n6342
.sym 49782 $abc$38792$n4047
.sym 49785 basesoc_timer0_value[25]
.sym 49791 $abc$38792$n3520_1
.sym 49792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 49793 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 49794 $abc$38792$n151
.sym 49797 basesoc_timer0_value[12]
.sym 49806 basesoc_timer0_value[0]
.sym 49807 $abc$38792$n2326
.sym 49808 clk12_$glb_clk
.sym 49809 sys_rst_$glb_sr
.sym 49810 basesoc_timer0_value[28]
.sym 49811 basesoc_timer0_value[3]
.sym 49812 basesoc_timer0_value[11]
.sym 49813 $abc$38792$n5195_1
.sym 49814 $abc$38792$n5179_1
.sym 49815 basesoc_timer0_value[7]
.sym 49816 basesoc_uart_rx_old_trigger
.sym 49817 basesoc_timer0_value[20]
.sym 49818 VexRiscv._zz_136_[29]
.sym 49819 basesoc_uart_tx_fifo_consume[1]
.sym 49821 $abc$38792$n4907
.sym 49822 VexRiscv._zz_294_
.sym 49823 VexRiscv._zz_171_[1]
.sym 49824 basesoc_timer0_value[0]
.sym 49826 VexRiscv._zz_44_[0]
.sym 49827 $abc$38792$n3987_1
.sym 49828 VexRiscv.CsrPlugin_mepc[13]
.sym 49829 basesoc_timer0_reload_storage[20]
.sym 49830 basesoc_dat_w[5]
.sym 49831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 49832 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 49833 $abc$38792$n4087_1
.sym 49834 VexRiscv._zz_152_[4]
.sym 49836 $abc$38792$n2472
.sym 49837 basesoc_timer0_value[9]
.sym 49839 $abc$38792$n3648
.sym 49840 basesoc_timer0_reload_storage[28]
.sym 49841 basesoc_timer0_en_storage
.sym 49842 VexRiscv._zz_171_[1]
.sym 49843 basesoc_adr[0]
.sym 49845 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 49851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 49855 $abc$38792$n3655
.sym 49856 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 49859 basesoc_timer0_load_storage[27]
.sym 49860 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 49863 $abc$38792$n5005_1
.sym 49864 $abc$38792$n6387_1
.sym 49866 $abc$38792$n3567_1
.sym 49867 $abc$38792$n3562_1
.sym 49869 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 49870 basesoc_timer0_load_storage[11]
.sym 49871 basesoc_timer0_eventmanager_status_w
.sym 49872 basesoc_timer0_reload_storage[3]
.sym 49873 $abc$38792$n3545_1
.sym 49875 $abc$38792$n6342
.sym 49876 $abc$38792$n3932
.sym 49877 basesoc_timer0_reload_storage[27]
.sym 49878 $abc$38792$n5646
.sym 49879 $abc$38792$n3933
.sym 49881 basesoc_adr[4]
.sym 49882 $abc$38792$n6448
.sym 49885 $abc$38792$n3933
.sym 49886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 49887 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 49896 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 49902 $abc$38792$n5005_1
.sym 49903 $abc$38792$n6448
.sym 49904 basesoc_adr[4]
.sym 49905 $abc$38792$n6387_1
.sym 49908 $abc$38792$n5646
.sym 49910 basesoc_timer0_eventmanager_status_w
.sym 49911 basesoc_timer0_reload_storage[3]
.sym 49914 basesoc_timer0_reload_storage[3]
.sym 49915 $abc$38792$n3655
.sym 49916 basesoc_timer0_reload_storage[27]
.sym 49917 $abc$38792$n3562_1
.sym 49920 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 49921 $abc$38792$n3933
.sym 49922 $abc$38792$n3932
.sym 49923 $abc$38792$n6342
.sym 49926 basesoc_timer0_load_storage[11]
.sym 49927 $abc$38792$n3545_1
.sym 49928 basesoc_timer0_load_storage[27]
.sym 49929 $abc$38792$n3567_1
.sym 49930 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 49931 clk12_$glb_clk
.sym 49933 basesoc_timer0_value[19]
.sym 49934 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49935 basesoc_timer0_value[25]
.sym 49936 $abc$38792$n5177_1
.sym 49937 basesoc_timer0_value[4]
.sym 49938 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 49939 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 49940 $abc$38792$n5147
.sym 49943 $abc$38792$n4900
.sym 49944 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 49945 $abc$38792$n3970
.sym 49947 basesoc_timer0_load_storage[3]
.sym 49949 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 49950 $abc$38792$n3356_1
.sym 49951 $abc$38792$n3655
.sym 49952 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 49954 basesoc_uart_phy_storage[28]
.sym 49955 $abc$38792$n6454
.sym 49956 $abc$38792$n2131
.sym 49957 VexRiscv._zz_200_[1]
.sym 49958 basesoc_timer0_reload_storage[19]
.sym 49959 basesoc_timer0_reload_storage[17]
.sym 49960 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 49961 VexRiscv._zz_200_[0]
.sym 49962 VexRiscv._zz_171_[0]
.sym 49963 basesoc_timer0_reload_storage[25]
.sym 49964 $abc$38792$n3520_1
.sym 49965 $abc$38792$n3933
.sym 49966 basesoc_dat_w[1]
.sym 49967 $abc$38792$n6418_1
.sym 49968 $abc$38792$n2482
.sym 49974 VexRiscv._zz_193_
.sym 49975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 49977 $abc$38792$n5658
.sym 49978 basesoc_dat_w[4]
.sym 49979 $abc$38792$n3562_1
.sym 49981 basesoc_timer0_reload_storage[25]
.sym 49983 basesoc_timer0_load_storage[25]
.sym 49984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 49985 $abc$38792$n3545_1
.sym 49987 basesoc_dat_w[1]
.sym 49988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 49991 basesoc_timer0_eventmanager_status_w
.sym 49992 $abc$38792$n2314
.sym 49994 $abc$38792$n3527_1
.sym 49995 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 49996 $abc$38792$n151
.sym 49999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 50002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50003 basesoc_timer0_reload_storage[7]
.sym 50007 $abc$38792$n3527_1
.sym 50009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 50014 basesoc_dat_w[1]
.sym 50019 $abc$38792$n3527_1
.sym 50020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 50028 basesoc_dat_w[4]
.sym 50032 basesoc_timer0_eventmanager_status_w
.sym 50033 basesoc_timer0_reload_storage[7]
.sym 50034 $abc$38792$n5658
.sym 50037 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 50038 VexRiscv._zz_193_
.sym 50039 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 50040 $abc$38792$n151
.sym 50043 $abc$38792$n3545_1
.sym 50044 basesoc_timer0_reload_storage[25]
.sym 50045 basesoc_timer0_load_storage[25]
.sym 50046 $abc$38792$n3562_1
.sym 50050 $abc$38792$n3527_1
.sym 50051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 50052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50053 $abc$38792$n2314
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 basesoc_timer0_value[24]
.sym 50057 $abc$38792$n5187_1
.sym 50058 $abc$38792$n5933
.sym 50059 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 50060 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50061 basesoc_timer0_value[10]
.sym 50062 $abc$38792$n6395_1
.sym 50063 $abc$38792$n5189_1
.sym 50068 VexRiscv._zz_41_[14]
.sym 50069 $abc$38792$n2133
.sym 50070 basesoc_timer0_reload_storage[4]
.sym 50072 VexRiscv._zz_41_[30]
.sym 50073 $abc$38792$n5658
.sym 50074 $abc$38792$n4058
.sym 50075 VexRiscv._zz_152_[24]
.sym 50077 $abc$38792$n6368_1
.sym 50079 $abc$38792$n4947_1
.sym 50080 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 50081 $abc$38792$n6052
.sym 50082 $abc$38792$n3650
.sym 50083 $abc$38792$n142
.sym 50084 $abc$38792$n6062
.sym 50085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50086 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 50087 $abc$38792$n124
.sym 50088 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 50089 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 50090 $abc$38792$n4898
.sym 50091 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50097 $abc$38792$n4898
.sym 50098 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50099 $abc$38792$n4897
.sym 50103 $abc$38792$n4899
.sym 50105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 50112 VexRiscv._zz_124_
.sym 50114 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 50116 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 50117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 50120 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 50122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 50123 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 50124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 50125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50129 $auto$alumacc.cc:474:replace_alu$3873.C[2]
.sym 50131 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50132 VexRiscv._zz_124_
.sym 50135 $auto$alumacc.cc:474:replace_alu$3873.C[3]
.sym 50137 $abc$38792$n4897
.sym 50138 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50139 $auto$alumacc.cc:474:replace_alu$3873.C[2]
.sym 50141 $auto$alumacc.cc:474:replace_alu$3873.C[4]
.sym 50143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 50144 $abc$38792$n4898
.sym 50145 $auto$alumacc.cc:474:replace_alu$3873.C[3]
.sym 50147 $auto$alumacc.cc:474:replace_alu$3873.C[5]
.sym 50149 $abc$38792$n4899
.sym 50150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50151 $auto$alumacc.cc:474:replace_alu$3873.C[4]
.sym 50153 $auto$alumacc.cc:474:replace_alu$3873.C[6]
.sym 50155 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 50156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 50157 $auto$alumacc.cc:474:replace_alu$3873.C[5]
.sym 50159 $auto$alumacc.cc:474:replace_alu$3873.C[7]
.sym 50161 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 50162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 50163 $auto$alumacc.cc:474:replace_alu$3873.C[6]
.sym 50165 $auto$alumacc.cc:474:replace_alu$3873.C[8]
.sym 50167 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 50169 $auto$alumacc.cc:474:replace_alu$3873.C[7]
.sym 50171 $auto$alumacc.cc:474:replace_alu$3873.C[9]
.sym 50173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 50174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 50175 $auto$alumacc.cc:474:replace_alu$3873.C[8]
.sym 50179 $abc$38792$n4903
.sym 50180 $abc$38792$n5165
.sym 50181 $abc$38792$n4994
.sym 50182 $abc$38792$n5159
.sym 50183 basesoc_timer0_reload_storage[9]
.sym 50184 basesoc_timer0_reload_storage[13]
.sym 50185 basesoc_timer0_reload_storage[10]
.sym 50186 $abc$38792$n5021_1
.sym 50189 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50190 VexRiscv._zz_194_[7]
.sym 50191 $abc$38792$n4961_1
.sym 50192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 50193 $abc$38792$n3964
.sym 50194 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 50195 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 50196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50197 basesoc_dat_w[2]
.sym 50198 basesoc_timer0_reload_storage[29]
.sym 50199 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 50200 basesoc_timer0_reload_storage[24]
.sym 50201 VexRiscv._zz_152_[31]
.sym 50202 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 50203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 50204 basesoc_uart_rx_fifo_do_read
.sym 50205 basesoc_uart_phy_storage[0]
.sym 50206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50207 $abc$38792$n3932
.sym 50208 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 50209 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 50210 $abc$38792$n5646
.sym 50211 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 50212 $abc$38792$n5649
.sym 50213 VexRiscv._zz_90_
.sym 50214 $abc$38792$n5712
.sym 50215 $auto$alumacc.cc:474:replace_alu$3873.C[9]
.sym 50220 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 50228 $abc$38792$n4902
.sym 50229 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 50230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50231 $abc$38792$n4901
.sym 50233 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 50234 $abc$38792$n4904
.sym 50236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 50239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 50240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 50242 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 50244 $abc$38792$n4903
.sym 50245 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50246 $abc$38792$n4900
.sym 50248 $abc$38792$n4905
.sym 50250 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 50252 $auto$alumacc.cc:474:replace_alu$3873.C[10]
.sym 50254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 50256 $auto$alumacc.cc:474:replace_alu$3873.C[9]
.sym 50258 $auto$alumacc.cc:474:replace_alu$3873.C[11]
.sym 50260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 50261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 50262 $auto$alumacc.cc:474:replace_alu$3873.C[10]
.sym 50264 $auto$alumacc.cc:474:replace_alu$3873.C[12]
.sym 50266 $abc$38792$n4900
.sym 50267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 50268 $auto$alumacc.cc:474:replace_alu$3873.C[11]
.sym 50270 $auto$alumacc.cc:474:replace_alu$3873.C[13]
.sym 50272 $abc$38792$n4901
.sym 50273 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 50274 $auto$alumacc.cc:474:replace_alu$3873.C[12]
.sym 50276 $auto$alumacc.cc:474:replace_alu$3873.C[14]
.sym 50278 $abc$38792$n4902
.sym 50279 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 50280 $auto$alumacc.cc:474:replace_alu$3873.C[13]
.sym 50282 $auto$alumacc.cc:474:replace_alu$3873.C[15]
.sym 50284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 50285 $abc$38792$n4903
.sym 50286 $auto$alumacc.cc:474:replace_alu$3873.C[14]
.sym 50288 $auto$alumacc.cc:474:replace_alu$3873.C[16]
.sym 50290 $abc$38792$n4904
.sym 50291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50292 $auto$alumacc.cc:474:replace_alu$3873.C[15]
.sym 50294 $auto$alumacc.cc:474:replace_alu$3873.C[17]
.sym 50296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 50297 $abc$38792$n4905
.sym 50298 $auto$alumacc.cc:474:replace_alu$3873.C[16]
.sym 50302 $abc$38792$n5157
.sym 50303 $abc$38792$n142
.sym 50304 $abc$38792$n4908
.sym 50305 $abc$38792$n124
.sym 50306 $abc$38792$n4438
.sym 50307 $abc$38792$n4906
.sym 50308 $abc$38792$n4474
.sym 50309 $abc$38792$n6348
.sym 50314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 50315 $abc$38792$n4961_1
.sym 50316 $abc$38792$n3932
.sym 50317 basesoc_dat_w[5]
.sym 50318 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 50319 basesoc_timer0_load_storage[2]
.sym 50321 $abc$38792$n3933
.sym 50322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 50324 basesoc_uart_rx_fifo_consume[2]
.sym 50325 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 50326 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50327 VexRiscv._zz_171_[1]
.sym 50328 basesoc_timer0_en_storage
.sym 50329 $abc$38792$n5664
.sym 50330 basesoc_timer0_load_storage[24]
.sym 50331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50332 $abc$38792$n2472
.sym 50333 $abc$38792$n6348
.sym 50334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 50335 $abc$38792$n5157
.sym 50336 basesoc_timer0_value[9]
.sym 50337 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50338 $auto$alumacc.cc:474:replace_alu$3873.C[17]
.sym 50350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 50358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 50359 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 50360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50361 $abc$38792$n4908
.sym 50363 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 50364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 50366 $abc$38792$n4907
.sym 50368 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 50370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 50372 $abc$38792$n4906
.sym 50373 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 50374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50375 $auto$alumacc.cc:474:replace_alu$3873.C[18]
.sym 50377 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 50378 $abc$38792$n4906
.sym 50379 $auto$alumacc.cc:474:replace_alu$3873.C[17]
.sym 50381 $auto$alumacc.cc:474:replace_alu$3873.C[19]
.sym 50383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 50384 $abc$38792$n4907
.sym 50385 $auto$alumacc.cc:474:replace_alu$3873.C[18]
.sym 50387 $auto$alumacc.cc:474:replace_alu$3873.C[20]
.sym 50389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 50390 $abc$38792$n4908
.sym 50391 $auto$alumacc.cc:474:replace_alu$3873.C[19]
.sym 50393 $auto$alumacc.cc:474:replace_alu$3873.C[21]
.sym 50395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 50396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50397 $auto$alumacc.cc:474:replace_alu$3873.C[20]
.sym 50399 $auto$alumacc.cc:474:replace_alu$3873.C[22]
.sym 50401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50402 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 50403 $auto$alumacc.cc:474:replace_alu$3873.C[21]
.sym 50405 $auto$alumacc.cc:474:replace_alu$3873.C[23]
.sym 50407 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 50408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50409 $auto$alumacc.cc:474:replace_alu$3873.C[22]
.sym 50411 $auto$alumacc.cc:474:replace_alu$3873.C[24]
.sym 50413 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 50414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50415 $auto$alumacc.cc:474:replace_alu$3873.C[23]
.sym 50417 $auto$alumacc.cc:474:replace_alu$3873.C[25]
.sym 50419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 50420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50421 $auto$alumacc.cc:474:replace_alu$3873.C[24]
.sym 50427 $abc$38792$n5643
.sym 50428 $abc$38792$n5646
.sym 50429 $abc$38792$n5649
.sym 50430 $abc$38792$n5652
.sym 50431 $abc$38792$n5655
.sym 50432 $abc$38792$n5658
.sym 50437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 50438 $abc$38792$n3934_1
.sym 50439 basesoc_adr[0]
.sym 50440 $abc$38792$n151
.sym 50441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 50442 basesoc_uart_phy_rx_busy
.sym 50443 basesoc_timer0_reload_storage[2]
.sym 50444 $abc$38792$n151
.sym 50445 basesoc_ctrl_reset_reset_r
.sym 50447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50448 $abc$38792$n3527_1
.sym 50449 VexRiscv._zz_200_[1]
.sym 50450 basesoc_uart_rx_fifo_wrport_we
.sym 50451 basesoc_timer0_reload_storage[17]
.sym 50452 $abc$38792$n6418_1
.sym 50453 $abc$38792$n3520_1
.sym 50454 $abc$38792$n3933
.sym 50455 $abc$38792$n2482
.sym 50456 basesoc_timer0_load_storage[31]
.sym 50457 $abc$38792$n5667
.sym 50458 VexRiscv._zz_200_[0]
.sym 50459 basesoc_timer0_reload_storage[25]
.sym 50460 basesoc_timer0_value[31]
.sym 50461 $auto$alumacc.cc:474:replace_alu$3873.C[25]
.sym 50466 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 50479 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 50482 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 50483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 50487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 50488 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 50492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 50495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50497 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50498 $auto$alumacc.cc:474:replace_alu$3873.C[26]
.sym 50500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50501 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 50502 $auto$alumacc.cc:474:replace_alu$3873.C[25]
.sym 50504 $auto$alumacc.cc:474:replace_alu$3873.C[27]
.sym 50506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 50507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50508 $auto$alumacc.cc:474:replace_alu$3873.C[26]
.sym 50510 $auto$alumacc.cc:474:replace_alu$3873.C[28]
.sym 50512 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 50513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50514 $auto$alumacc.cc:474:replace_alu$3873.C[27]
.sym 50516 $auto$alumacc.cc:474:replace_alu$3873.C[29]
.sym 50518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 50519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50520 $auto$alumacc.cc:474:replace_alu$3873.C[28]
.sym 50522 $auto$alumacc.cc:474:replace_alu$3873.C[30]
.sym 50524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50525 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 50526 $auto$alumacc.cc:474:replace_alu$3873.C[29]
.sym 50528 $auto$alumacc.cc:474:replace_alu$3873.C[31]
.sym 50530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50531 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 50532 $auto$alumacc.cc:474:replace_alu$3873.C[30]
.sym 50535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50538 $auto$alumacc.cc:474:replace_alu$3873.C[31]
.sym 50543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 50545 $abc$38792$n2423_$glb_ce
.sym 50546 clk12_$glb_clk
.sym 50548 $abc$38792$n5661
.sym 50549 $abc$38792$n5664
.sym 50550 $abc$38792$n5667
.sym 50551 $abc$38792$n5670
.sym 50552 $abc$38792$n5673
.sym 50553 $abc$38792$n5676
.sym 50554 $abc$38792$n5679
.sym 50555 $abc$38792$n5682
.sym 50556 $abc$38792$n3833_1
.sym 50559 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 50561 basesoc_timer0_value[6]
.sym 50564 VexRiscv._zz_152_[7]
.sym 50565 $abc$38792$n5658
.sym 50566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 50567 VexRiscv._zz_193_
.sym 50568 basesoc_timer0_value[26]
.sym 50571 basesoc_ctrl_storage[1]
.sym 50572 VexRiscv._zz_130_[7]
.sym 50574 $abc$38792$n4898
.sym 50575 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50576 VexRiscv._zz_130_[6]
.sym 50577 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 50578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50579 basesoc_timer0_reload_storage[22]
.sym 50581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 50583 VexRiscv._zz_41_[13]
.sym 50590 $abc$38792$n5888
.sym 50592 $abc$38792$n5201_1
.sym 50600 basesoc_timer0_en_storage
.sym 50605 $abc$38792$n5157
.sym 50609 $abc$38792$n5878
.sym 50610 $abc$38792$n5880
.sym 50611 basesoc_uart_phy_rx_busy
.sym 50614 $abc$38792$n5872
.sym 50616 basesoc_timer0_load_storage[31]
.sym 50617 basesoc_timer0_load_storage[9]
.sym 50619 $abc$38792$n5882
.sym 50620 $abc$38792$n5884
.sym 50623 $abc$38792$n5882
.sym 50624 basesoc_uart_phy_rx_busy
.sym 50629 $abc$38792$n5884
.sym 50631 basesoc_uart_phy_rx_busy
.sym 50634 basesoc_uart_phy_rx_busy
.sym 50636 $abc$38792$n5878
.sym 50641 basesoc_timer0_en_storage
.sym 50642 $abc$38792$n5201_1
.sym 50643 basesoc_timer0_load_storage[31]
.sym 50646 basesoc_uart_phy_rx_busy
.sym 50647 $abc$38792$n5880
.sym 50652 basesoc_timer0_load_storage[9]
.sym 50653 basesoc_timer0_en_storage
.sym 50655 $abc$38792$n5157
.sym 50658 basesoc_uart_phy_rx_busy
.sym 50660 $abc$38792$n5872
.sym 50665 basesoc_uart_phy_rx_busy
.sym 50666 $abc$38792$n5888
.sym 50669 clk12_$glb_clk
.sym 50670 sys_rst_$glb_sr
.sym 50671 $abc$38792$n5685
.sym 50672 $abc$38792$n5688
.sym 50673 $abc$38792$n5691
.sym 50674 $abc$38792$n5694
.sym 50675 $abc$38792$n5697
.sym 50676 $abc$38792$n5700
.sym 50677 $abc$38792$n5703
.sym 50678 $abc$38792$n5706
.sym 50683 basesoc_timer0_value[14]
.sym 50684 VexRiscv._zz_41_[6]
.sym 50685 basesoc_timer0_value[9]
.sym 50686 $abc$38792$n5617
.sym 50687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 50688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 50689 $abc$38792$n3932
.sym 50690 $abc$38792$n149
.sym 50693 $abc$38792$n7852
.sym 50694 VexRiscv._zz_200_[8]
.sym 50695 VexRiscv._zz_199_
.sym 50696 VexRiscv._zz_130_[3]
.sym 50697 basesoc_timer0_value[26]
.sym 50698 basesoc_timer0_value[31]
.sym 50699 VexRiscv.decode_to_execute_RS2[20]
.sym 50700 basesoc_uart_rx_fifo_do_read
.sym 50701 $abc$38792$n5712
.sym 50702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50703 $abc$38792$n5715
.sym 50704 $abc$38792$n151
.sym 50705 VexRiscv._zz_90_
.sym 50706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 50712 basesoc_timer0_eventmanager_status_w
.sym 50716 $abc$38792$n3527_1
.sym 50718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50720 spiflash_counter[1]
.sym 50721 VexRiscv.decode_to_execute_RS2[9]
.sym 50723 basesoc_timer0_reload_storage[17]
.sym 50726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 50728 basesoc_timer0_reload_storage[31]
.sym 50729 $abc$38792$n5688
.sym 50730 $abc$38792$n2369
.sym 50731 $abc$38792$n3527_1
.sym 50732 VexRiscv._zz_130_[7]
.sym 50733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50735 $abc$38792$n5730
.sym 50736 VexRiscv._zz_130_[6]
.sym 50737 $abc$38792$n3698
.sym 50738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 50739 basesoc_timer0_reload_storage[22]
.sym 50740 VexRiscv.decode_to_execute_RS2[8]
.sym 50741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 50742 $abc$38792$n5703
.sym 50746 spiflash_counter[1]
.sym 50747 $abc$38792$n3698
.sym 50752 basesoc_timer0_eventmanager_status_w
.sym 50753 $abc$38792$n5703
.sym 50754 basesoc_timer0_reload_storage[22]
.sym 50757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50759 $abc$38792$n3527_1
.sym 50760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 50763 $abc$38792$n5730
.sym 50764 basesoc_timer0_eventmanager_status_w
.sym 50766 basesoc_timer0_reload_storage[31]
.sym 50770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 50771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50772 $abc$38792$n3527_1
.sym 50775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 50778 $abc$38792$n3527_1
.sym 50781 VexRiscv._zz_130_[7]
.sym 50782 VexRiscv._zz_130_[6]
.sym 50783 VexRiscv.decode_to_execute_RS2[9]
.sym 50784 VexRiscv.decode_to_execute_RS2[8]
.sym 50788 basesoc_timer0_eventmanager_status_w
.sym 50789 $abc$38792$n5688
.sym 50790 basesoc_timer0_reload_storage[17]
.sym 50791 $abc$38792$n2369
.sym 50792 clk12_$glb_clk
.sym 50793 sys_rst_$glb_sr
.sym 50794 $abc$38792$n5709
.sym 50795 $abc$38792$n5712
.sym 50796 $abc$38792$n5715
.sym 50797 $abc$38792$n5718
.sym 50798 $abc$38792$n5721
.sym 50799 $abc$38792$n5724
.sym 50800 $abc$38792$n5727
.sym 50801 $abc$38792$n5730
.sym 50804 $abc$38792$n5023
.sym 50805 VexRiscv.execute_to_memory_IS_DIV
.sym 50806 spiflash_counter[1]
.sym 50810 basesoc_timer0_value_status[22]
.sym 50813 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50814 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 50815 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 50816 basesoc_timer0_eventmanager_status_w
.sym 50817 $abc$38792$n5691
.sym 50818 VexRiscv.decode_to_execute_RS2[14]
.sym 50819 VexRiscv.decode_to_execute_RS2[13]
.sym 50820 basesoc_timer0_en_storage
.sym 50822 basesoc_timer0_load_storage[24]
.sym 50823 $abc$38792$n2472
.sym 50824 VexRiscv._zz_200_[14]
.sym 50825 $abc$38792$n7852
.sym 50826 $abc$38792$n3624
.sym 50827 VexRiscv._zz_171_[1]
.sym 50828 VexRiscv._zz_200_[8]
.sym 50829 $abc$38792$n2324
.sym 50835 VexRiscv.decode_to_execute_RS2[13]
.sym 50836 VexRiscv.decode_to_execute_RS2[14]
.sym 50837 VexRiscv.decode_to_execute_RS2[19]
.sym 50838 VexRiscv.decode_to_execute_RS2[18]
.sym 50839 VexRiscv.decode_to_execute_RS2[17]
.sym 50840 VexRiscv.decode_to_execute_RS2[16]
.sym 50841 $abc$38792$n3764_1
.sym 50842 basesoc_ctrl_reset_reset_r
.sym 50843 VexRiscv.decode_to_execute_RS2[10]
.sym 50844 $abc$38792$n3766_1
.sym 50845 VexRiscv.decode_to_execute_RS2[11]
.sym 50846 $abc$38792$n3767
.sym 50847 $abc$38792$n3762
.sym 50848 VexRiscv.decode_to_execute_RS2[15]
.sym 50849 VexRiscv._zz_130_[0]
.sym 50850 VexRiscv.decode_to_execute_RS2[21]
.sym 50851 VexRiscv._zz_130_[1]
.sym 50852 basesoc_timer0_reload_storage[27]
.sym 50853 $abc$38792$n2324
.sym 50854 VexRiscv._zz_130_[2]
.sym 50855 VexRiscv._zz_130_[4]
.sym 50856 VexRiscv._zz_130_[3]
.sym 50858 $abc$38792$n3765
.sym 50859 VexRiscv.decode_to_execute_RS2[20]
.sym 50860 VexRiscv._zz_130_[5]
.sym 50861 $abc$38792$n3763_1
.sym 50862 $abc$38792$n5718
.sym 50864 basesoc_timer0_eventmanager_status_w
.sym 50866 VexRiscv.decode_to_execute_RS2[12]
.sym 50868 $abc$38792$n5718
.sym 50870 basesoc_timer0_eventmanager_status_w
.sym 50871 basesoc_timer0_reload_storage[27]
.sym 50874 VexRiscv.decode_to_execute_RS2[16]
.sym 50875 VexRiscv.decode_to_execute_RS2[15]
.sym 50876 VexRiscv.decode_to_execute_RS2[14]
.sym 50877 VexRiscv.decode_to_execute_RS2[17]
.sym 50880 VexRiscv.decode_to_execute_RS2[12]
.sym 50881 VexRiscv.decode_to_execute_RS2[10]
.sym 50882 VexRiscv.decode_to_execute_RS2[13]
.sym 50883 VexRiscv.decode_to_execute_RS2[11]
.sym 50886 VexRiscv._zz_130_[3]
.sym 50887 VexRiscv._zz_130_[4]
.sym 50888 VexRiscv._zz_130_[2]
.sym 50889 VexRiscv._zz_130_[5]
.sym 50892 $abc$38792$n3766_1
.sym 50893 $abc$38792$n3765
.sym 50894 $abc$38792$n3764_1
.sym 50895 $abc$38792$n3763_1
.sym 50898 basesoc_ctrl_reset_reset_r
.sym 50904 VexRiscv._zz_130_[1]
.sym 50905 $abc$38792$n3762
.sym 50906 $abc$38792$n3767
.sym 50907 VexRiscv._zz_130_[0]
.sym 50910 VexRiscv.decode_to_execute_RS2[18]
.sym 50911 VexRiscv.decode_to_execute_RS2[21]
.sym 50912 VexRiscv.decode_to_execute_RS2[20]
.sym 50913 VexRiscv.decode_to_execute_RS2[19]
.sym 50914 $abc$38792$n2324
.sym 50915 clk12_$glb_clk
.sym 50916 sys_rst_$glb_sr
.sym 50917 $abc$38792$n4569
.sym 50918 basesoc_uart_phy_source_valid
.sym 50919 basesoc_uart_rx_fifo_do_read
.sym 50920 $abc$38792$n5426_1
.sym 50921 $abc$38792$n5425_1
.sym 50922 $abc$38792$n4575
.sym 50923 basesoc_uart_rx_fifo_wrport_we
.sym 50924 basesoc_timer0_value[27]
.sym 50928 VexRiscv._zz_194_[14]
.sym 50930 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 50931 $abc$38792$n3430_1
.sym 50932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 50933 VexRiscv.decode_to_execute_RS2[11]
.sym 50934 VexRiscv.decode_to_execute_RS2[18]
.sym 50936 $abc$38792$n151
.sym 50937 $abc$38792$n4432
.sym 50940 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 50941 $abc$38792$n3520_1
.sym 50942 VexRiscv._zz_200_[10]
.sym 50943 VexRiscv._zz_171_[0]
.sym 50944 $abc$38792$n6418_1
.sym 50945 VexRiscv._zz_323_[0]
.sym 50946 basesoc_uart_rx_fifo_wrport_we
.sym 50947 VexRiscv._zz_318_[0]
.sym 50948 basesoc_timer0_load_storage[31]
.sym 50949 VexRiscv._zz_200_[1]
.sym 50950 basesoc_timer0_reload_storage[25]
.sym 50951 VexRiscv._zz_200_[0]
.sym 50952 VexRiscv.decode_to_execute_RS2[12]
.sym 50958 VexRiscv._zz_200_[10]
.sym 50960 VexRiscv._zz_200_[1]
.sym 50966 VexRiscv._zz_200_[3]
.sym 50970 basesoc_dat_w[7]
.sym 50971 VexRiscv._zz_199_
.sym 50976 $abc$38792$n2164
.sym 50977 VexRiscv._zz_200_[0]
.sym 50984 VexRiscv._zz_200_[4]
.sym 50985 basesoc_dat_w[3]
.sym 50988 VexRiscv._zz_200_[8]
.sym 50991 VexRiscv._zz_199_
.sym 50993 VexRiscv._zz_200_[1]
.sym 50999 VexRiscv._zz_200_[8]
.sym 51000 VexRiscv._zz_199_
.sym 51004 VexRiscv._zz_200_[4]
.sym 51005 VexRiscv._zz_199_
.sym 51010 VexRiscv._zz_200_[10]
.sym 51012 VexRiscv._zz_199_
.sym 51015 VexRiscv._zz_199_
.sym 51018 VexRiscv._zz_200_[3]
.sym 51022 basesoc_dat_w[3]
.sym 51028 basesoc_dat_w[7]
.sym 51033 VexRiscv._zz_200_[0]
.sym 51034 VexRiscv._zz_199_
.sym 51037 $abc$38792$n2164
.sym 51038 clk12_$glb_clk
.sym 51039 sys_rst_$glb_sr
.sym 51041 VexRiscv._zz_318_[0]
.sym 51042 VexRiscv._zz_318_[1]
.sym 51043 VexRiscv._zz_318_[2]
.sym 51044 VexRiscv._zz_318_[3]
.sym 51045 VexRiscv._zz_318_[4]
.sym 51046 VexRiscv._zz_318_[5]
.sym 51047 VexRiscv._zz_318_[6]
.sym 51050 basesoc_dat_w[6]
.sym 51052 VexRiscv._zz_200_[3]
.sym 51053 basesoc_uart_rx_fifo_wrport_we
.sym 51054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 51055 VexRiscv._zz_41_[8]
.sym 51056 $abc$38792$n2316
.sym 51057 VexRiscv._zz_200_[22]
.sym 51058 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 51059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 51060 VexRiscv._zz_41_[8]
.sym 51061 VexRiscv.decode_to_execute_RS2[19]
.sym 51062 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 51063 VexRiscv.decode_to_execute_RS2[17]
.sym 51064 basesoc_timer0_load_storage[27]
.sym 51065 VexRiscv._zz_194_[19]
.sym 51066 $abc$38792$n4898
.sym 51067 basesoc_uart_rx_fifo_level0[4]
.sym 51068 $abc$38792$n5425_1
.sym 51069 VexRiscv._zz_318_[5]
.sym 51071 $abc$38792$n2486
.sym 51072 basesoc_uart_rx_fifo_wrport_we
.sym 51073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 51074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51081 VexRiscv._zz_199_
.sym 51084 VexRiscv._zz_200_[13]
.sym 51087 $abc$38792$n4252
.sym 51088 VexRiscv._zz_194_[13]
.sym 51093 VexRiscv._zz_194_[7]
.sym 51096 VexRiscv._zz_200_[14]
.sym 51098 VexRiscv._zz_200_[15]
.sym 51102 VexRiscv._zz_194_[4]
.sym 51103 VexRiscv._zz_194_[6]
.sym 51105 VexRiscv._zz_323_[0]
.sym 51107 $abc$38792$n149
.sym 51108 $abc$38792$n2464
.sym 51112 $abc$38792$n4231
.sym 51114 VexRiscv._zz_199_
.sym 51117 VexRiscv._zz_200_[13]
.sym 51120 VexRiscv._zz_323_[0]
.sym 51122 VexRiscv._zz_194_[4]
.sym 51127 VexRiscv._zz_194_[13]
.sym 51128 $abc$38792$n4252
.sym 51129 $abc$38792$n149
.sym 51133 VexRiscv._zz_199_
.sym 51135 VexRiscv._zz_200_[14]
.sym 51138 VexRiscv._zz_194_[6]
.sym 51139 $abc$38792$n149
.sym 51140 $abc$38792$n4231
.sym 51145 VexRiscv._zz_199_
.sym 51146 VexRiscv._zz_200_[15]
.sym 51152 VexRiscv._zz_194_[6]
.sym 51153 VexRiscv._zz_323_[0]
.sym 51156 VexRiscv._zz_323_[0]
.sym 51158 VexRiscv._zz_194_[7]
.sym 51160 $abc$38792$n2464
.sym 51161 clk12_$glb_clk
.sym 51163 VexRiscv._zz_318_[7]
.sym 51164 VexRiscv._zz_318_[8]
.sym 51165 VexRiscv._zz_318_[9]
.sym 51166 VexRiscv._zz_318_[10]
.sym 51167 VexRiscv._zz_318_[11]
.sym 51168 VexRiscv._zz_318_[12]
.sym 51169 VexRiscv._zz_318_[13]
.sym 51170 VexRiscv._zz_318_[14]
.sym 51174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 51175 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51177 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 51178 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 51180 VexRiscv.decode_to_execute_RS2[27]
.sym 51181 VexRiscv._zz_193_
.sym 51182 $abc$38792$n149
.sym 51183 $abc$38792$n3356_1
.sym 51184 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 51185 VexRiscv._zz_36_[11]
.sym 51186 VexRiscv._zz_318_[1]
.sym 51187 VexRiscv._zz_193_
.sym 51188 VexRiscv._zz_318_[11]
.sym 51189 VexRiscv._zz_200_[23]
.sym 51190 $abc$38792$n151
.sym 51191 VexRiscv._zz_199_
.sym 51192 VexRiscv._zz_130_[3]
.sym 51194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51195 VexRiscv._zz_318_[17]
.sym 51196 $abc$38792$n151
.sym 51197 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 51198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 51206 $abc$38792$n4264
.sym 51207 $abc$38792$n4267
.sym 51210 VexRiscv._zz_200_[16]
.sym 51212 VexRiscv._zz_194_[15]
.sym 51214 VexRiscv._zz_194_[14]
.sym 51215 VexRiscv._zz_194_[18]
.sym 51222 VexRiscv._zz_194_[10]
.sym 51225 $abc$38792$n149
.sym 51226 VexRiscv._zz_323_[0]
.sym 51229 VexRiscv._zz_323_[0]
.sym 51230 $abc$38792$n149
.sym 51231 $abc$38792$n2464
.sym 51232 VexRiscv._zz_194_[12]
.sym 51233 VexRiscv._zz_199_
.sym 51234 VexRiscv._zz_194_[17]
.sym 51235 $abc$38792$n4255
.sym 51237 $abc$38792$n4255
.sym 51238 VexRiscv._zz_194_[14]
.sym 51240 $abc$38792$n149
.sym 51243 VexRiscv._zz_194_[14]
.sym 51244 VexRiscv._zz_323_[0]
.sym 51249 VexRiscv._zz_323_[0]
.sym 51250 VexRiscv._zz_194_[12]
.sym 51255 VexRiscv._zz_194_[17]
.sym 51256 $abc$38792$n4264
.sym 51257 $abc$38792$n149
.sym 51261 VexRiscv._zz_194_[10]
.sym 51263 VexRiscv._zz_323_[0]
.sym 51269 VexRiscv._zz_194_[15]
.sym 51270 VexRiscv._zz_323_[0]
.sym 51274 $abc$38792$n149
.sym 51275 VexRiscv._zz_194_[18]
.sym 51276 $abc$38792$n4267
.sym 51280 VexRiscv._zz_200_[16]
.sym 51282 VexRiscv._zz_199_
.sym 51283 $abc$38792$n2464
.sym 51284 clk12_$glb_clk
.sym 51286 VexRiscv._zz_318_[15]
.sym 51287 VexRiscv._zz_318_[16]
.sym 51288 VexRiscv._zz_318_[17]
.sym 51289 VexRiscv._zz_318_[18]
.sym 51290 VexRiscv._zz_318_[19]
.sym 51291 VexRiscv._zz_318_[20]
.sym 51292 VexRiscv._zz_318_[21]
.sym 51293 VexRiscv._zz_318_[22]
.sym 51298 VexRiscv._zz_193_
.sym 51299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 51300 VexRiscv.CsrPlugin_hadException
.sym 51301 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 51302 VexRiscv._zz_200_[4]
.sym 51303 VexRiscv._zz_200_[18]
.sym 51304 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51305 $abc$38792$n6422_1
.sym 51306 $abc$38792$n3430_1
.sym 51307 VexRiscv.decode_to_execute_RS2[25]
.sym 51308 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51309 $abc$38792$n3430_1
.sym 51311 VexRiscv._zz_318_[19]
.sym 51312 $abc$38792$n5408_1
.sym 51313 VexRiscv._zz_194_[18]
.sym 51314 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 51315 VexRiscv._zz_194_[6]
.sym 51316 $abc$38792$n149
.sym 51317 $abc$38792$n2464
.sym 51319 VexRiscv._zz_194_[19]
.sym 51320 VexRiscv._zz_194_[25]
.sym 51321 $abc$38792$n7852
.sym 51328 $abc$38792$n4285
.sym 51329 VexRiscv._zz_194_[24]
.sym 51333 VexRiscv._zz_194_[23]
.sym 51334 $abc$38792$n149
.sym 51335 $abc$38792$n4282
.sym 51337 $abc$38792$n4288
.sym 51338 VexRiscv._zz_194_[18]
.sym 51341 VexRiscv._zz_194_[19]
.sym 51345 VexRiscv._zz_194_[23]
.sym 51347 $abc$38792$n4270
.sym 51349 VexRiscv._zz_200_[23]
.sym 51351 VexRiscv._zz_199_
.sym 51352 VexRiscv._zz_194_[25]
.sym 51354 $abc$38792$n2464
.sym 51355 VexRiscv._zz_323_[0]
.sym 51356 VexRiscv._zz_194_[17]
.sym 51357 VexRiscv._zz_323_[0]
.sym 51362 VexRiscv._zz_200_[23]
.sym 51363 VexRiscv._zz_199_
.sym 51366 $abc$38792$n149
.sym 51367 VexRiscv._zz_194_[24]
.sym 51368 $abc$38792$n4285
.sym 51372 VexRiscv._zz_194_[23]
.sym 51373 $abc$38792$n149
.sym 51375 $abc$38792$n4282
.sym 51380 VexRiscv._zz_323_[0]
.sym 51381 VexRiscv._zz_194_[23]
.sym 51384 VexRiscv._zz_194_[18]
.sym 51387 VexRiscv._zz_323_[0]
.sym 51390 $abc$38792$n4288
.sym 51391 VexRiscv._zz_194_[25]
.sym 51392 $abc$38792$n149
.sym 51396 VexRiscv._zz_194_[17]
.sym 51399 VexRiscv._zz_323_[0]
.sym 51402 $abc$38792$n149
.sym 51403 $abc$38792$n4270
.sym 51404 VexRiscv._zz_194_[19]
.sym 51406 $abc$38792$n2464
.sym 51407 clk12_$glb_clk
.sym 51409 VexRiscv._zz_318_[23]
.sym 51410 VexRiscv._zz_318_[24]
.sym 51411 VexRiscv._zz_318_[25]
.sym 51412 VexRiscv._zz_318_[26]
.sym 51413 VexRiscv._zz_318_[27]
.sym 51414 VexRiscv._zz_318_[28]
.sym 51415 VexRiscv._zz_318_[29]
.sym 51416 VexRiscv._zz_318_[30]
.sym 51418 $abc$38792$n3935
.sym 51421 $abc$38792$n3430_1
.sym 51422 basesoc_dat_w[7]
.sym 51423 VexRiscv._zz_79_[0]
.sym 51424 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 51425 $abc$38792$n151
.sym 51426 VexRiscv._zz_200_[16]
.sym 51427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 51428 $abc$38792$n3430_1
.sym 51429 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51430 serial_rx
.sym 51431 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 51432 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 51433 VexRiscv.execute_to_memory_IS_DIV
.sym 51434 VexRiscv._zz_318_[27]
.sym 51436 $abc$38792$n6418_1
.sym 51437 basesoc_timer0_reload_storage[25]
.sym 51438 VexRiscv._zz_318_[29]
.sym 51439 VexRiscv._zz_318_[20]
.sym 51440 VexRiscv._zz_318_[30]
.sym 51441 VexRiscv._zz_323_[0]
.sym 51442 VexRiscv._zz_194_[17]
.sym 51443 VexRiscv._zz_323_[0]
.sym 51444 VexRiscv._zz_318_[0]
.sym 51450 VexRiscv._zz_323_[0]
.sym 51452 $abc$38792$n4481_1
.sym 51453 $abc$38792$n4480
.sym 51455 VexRiscv._zz_194_[26]
.sym 51457 VexRiscv._zz_194_[20]
.sym 51459 VexRiscv._zz_194_[25]
.sym 51460 VexRiscv._zz_194_[24]
.sym 51466 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 51467 VexRiscv._zz_323_[0]
.sym 51468 $abc$38792$n2472
.sym 51472 VexRiscv._zz_194_[28]
.sym 51474 $abc$38792$n3520_1
.sym 51477 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 51478 $abc$38792$n151
.sym 51479 VexRiscv._zz_194_[30]
.sym 51484 VexRiscv._zz_194_[20]
.sym 51486 VexRiscv._zz_323_[0]
.sym 51489 VexRiscv._zz_194_[26]
.sym 51490 VexRiscv._zz_323_[0]
.sym 51495 VexRiscv._zz_323_[0]
.sym 51498 VexRiscv._zz_194_[24]
.sym 51501 $abc$38792$n151
.sym 51502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 51503 $abc$38792$n3520_1
.sym 51504 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 51507 VexRiscv._zz_323_[0]
.sym 51509 VexRiscv._zz_194_[30]
.sym 51513 VexRiscv._zz_323_[0]
.sym 51516 VexRiscv._zz_194_[25]
.sym 51519 VexRiscv._zz_194_[28]
.sym 51520 VexRiscv._zz_323_[0]
.sym 51525 $abc$38792$n4480
.sym 51526 $abc$38792$n4481_1
.sym 51529 $abc$38792$n2472
.sym 51530 clk12_$glb_clk
.sym 51532 VexRiscv._zz_318_[31]
.sym 51533 VexRiscv._zz_318_[32]
.sym 51534 $abc$38792$n5438
.sym 51535 $abc$38792$n5453
.sym 51536 $abc$38792$n5423_1
.sym 51537 $abc$38792$n5437
.sym 51538 $abc$38792$n5432
.sym 51539 $abc$38792$n5480
.sym 51541 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 51544 VexRiscv._zz_193_
.sym 51545 VexRiscv._zz_41_[8]
.sym 51546 $abc$38792$n4481_1
.sym 51547 VexRiscv._zz_130_[0]
.sym 51548 VexRiscv._zz_79_[15]
.sym 51549 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 51551 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 51552 $abc$38792$n147
.sym 51554 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 51556 VexRiscv._zz_318_[25]
.sym 51557 VexRiscv._zz_195_[25]
.sym 51558 VexRiscv._zz_318_[26]
.sym 51559 basesoc_uart_rx_fifo_level0[4]
.sym 51560 basesoc_uart_rx_fifo_wrport_we
.sym 51561 VexRiscv._zz_318_[5]
.sym 51562 $abc$38792$n4898
.sym 51564 $abc$38792$n5506_1
.sym 51565 $abc$38792$n5425_1
.sym 51566 $abc$38792$n5003
.sym 51567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 51574 $abc$38792$n5
.sym 51575 $abc$38792$n2133
.sym 51576 VexRiscv._zz_195_[15]
.sym 51577 VexRiscv._zz_194_[24]
.sym 51578 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 51581 VexRiscv._zz_195_[25]
.sym 51585 VexRiscv._zz_194_[6]
.sym 51586 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51589 VexRiscv._zz_194_[7]
.sym 51590 VexRiscv._zz_330_
.sym 51591 VexRiscv.memory_arbitration_isValid
.sym 51592 $abc$38792$n3527_1
.sym 51593 VexRiscv._zz_194_[14]
.sym 51594 $abc$38792$n5437
.sym 51595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 51596 VexRiscv._zz_195_[7]
.sym 51597 VexRiscv._zz_195_[8]
.sym 51598 VexRiscv._zz_330_
.sym 51599 VexRiscv._zz_195_[5]
.sym 51600 VexRiscv.execute_to_memory_IS_DIV
.sym 51601 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 51602 VexRiscv._zz_194_[4]
.sym 51607 $abc$38792$n5
.sym 51612 VexRiscv._zz_195_[15]
.sym 51613 VexRiscv._zz_194_[14]
.sym 51614 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51615 VexRiscv._zz_330_
.sym 51618 VexRiscv._zz_194_[7]
.sym 51619 VexRiscv._zz_195_[8]
.sym 51620 VexRiscv._zz_330_
.sym 51621 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51624 VexRiscv._zz_195_[5]
.sym 51625 VexRiscv._zz_194_[4]
.sym 51626 VexRiscv._zz_330_
.sym 51627 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51630 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51631 VexRiscv._zz_195_[7]
.sym 51632 VexRiscv._zz_330_
.sym 51633 VexRiscv._zz_194_[6]
.sym 51636 VexRiscv._zz_195_[25]
.sym 51637 VexRiscv._zz_194_[24]
.sym 51638 VexRiscv._zz_330_
.sym 51639 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51642 VexRiscv.execute_to_memory_IS_DIV
.sym 51643 $abc$38792$n5437
.sym 51644 VexRiscv.memory_arbitration_isValid
.sym 51645 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 51648 $abc$38792$n3527_1
.sym 51650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 51651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 51652 $abc$38792$n2133
.sym 51653 clk12_$glb_clk
.sym 51655 VexRiscv._zz_79_[2]
.sym 51656 $abc$38792$n5477_1
.sym 51657 VexRiscv._zz_35_[2]
.sym 51658 $abc$38792$n5414_1
.sym 51659 $abc$38792$n5420_1
.sym 51660 VexRiscv._zz_35_[6]
.sym 51661 $abc$38792$n5413_1
.sym 51662 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51667 VexRiscv._zz_130_[1]
.sym 51668 $abc$38792$n7852
.sym 51669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 51670 VexRiscv._zz_200_[31]
.sym 51671 VexRiscv._zz_313_
.sym 51672 VexRiscv._zz_195_[15]
.sym 51673 VexRiscv._zz_289_[4]
.sym 51674 VexRiscv._zz_195_[16]
.sym 51675 $abc$38792$n54
.sym 51676 $abc$38792$n3718
.sym 51677 $abc$38792$n3897
.sym 51678 VexRiscv._zz_289_[3]
.sym 51679 VexRiscv._zz_130_[3]
.sym 51680 VexRiscv._zz_195_[11]
.sym 51681 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 51682 VexRiscv._zz_195_[7]
.sym 51683 VexRiscv._zz_318_[17]
.sym 51685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 51686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 51687 VexRiscv._zz_195_[6]
.sym 51688 VexRiscv._zz_318_[11]
.sym 51689 VexRiscv._zz_195_[5]
.sym 51690 VexRiscv._zz_195_[19]
.sym 51698 $abc$38792$n4989
.sym 51699 $abc$38792$n4983
.sym 51700 VexRiscv._zz_330_
.sym 51706 $abc$38792$n4979
.sym 51708 $abc$38792$n4987
.sym 51714 $abc$38792$n4981
.sym 51721 $abc$38792$n4985
.sym 51722 $abc$38792$n4975
.sym 51723 $abc$38792$n2453
.sym 51725 $abc$38792$n4977
.sym 51728 $auto$alumacc.cc:474:replace_alu$3867.C[1]
.sym 51730 $abc$38792$n4975
.sym 51731 VexRiscv._zz_330_
.sym 51734 $auto$alumacc.cc:474:replace_alu$3867.C[2]
.sym 51736 $abc$38792$n4977
.sym 51738 $auto$alumacc.cc:474:replace_alu$3867.C[1]
.sym 51740 $auto$alumacc.cc:474:replace_alu$3867.C[3]
.sym 51742 $abc$38792$n4979
.sym 51744 $auto$alumacc.cc:474:replace_alu$3867.C[2]
.sym 51746 $auto$alumacc.cc:474:replace_alu$3867.C[4]
.sym 51748 $abc$38792$n4981
.sym 51750 $auto$alumacc.cc:474:replace_alu$3867.C[3]
.sym 51752 $auto$alumacc.cc:474:replace_alu$3867.C[5]
.sym 51754 $abc$38792$n4983
.sym 51756 $auto$alumacc.cc:474:replace_alu$3867.C[4]
.sym 51758 $auto$alumacc.cc:474:replace_alu$3867.C[6]
.sym 51760 $abc$38792$n4985
.sym 51762 $auto$alumacc.cc:474:replace_alu$3867.C[5]
.sym 51764 $auto$alumacc.cc:474:replace_alu$3867.C[7]
.sym 51766 $abc$38792$n4987
.sym 51768 $auto$alumacc.cc:474:replace_alu$3867.C[6]
.sym 51770 $auto$alumacc.cc:474:replace_alu$3867.C[8]
.sym 51772 $abc$38792$n4989
.sym 51774 $auto$alumacc.cc:474:replace_alu$3867.C[7]
.sym 51775 $abc$38792$n2453
.sym 51776 clk12_$glb_clk
.sym 51778 VexRiscv._zz_37_[1]
.sym 51779 $abc$38792$n5441
.sym 51780 $abc$38792$n5462
.sym 51781 $abc$38792$n5483_1
.sym 51782 $abc$38792$n5459
.sym 51783 $abc$38792$n5440
.sym 51784 $abc$38792$n5444
.sym 51785 VexRiscv._zz_35_[11]
.sym 51786 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 51787 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 51790 VexRiscv.execute_to_memory_IS_DIV
.sym 51791 VexRiscv._zz_130_[4]
.sym 51792 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 51793 VexRiscv.CsrPlugin_hadException
.sym 51794 VexRiscv._zz_32_[1]
.sym 51795 $abc$38792$n3524_1
.sym 51797 VexRiscv._zz_79_[2]
.sym 51798 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 51799 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 51800 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 51801 $abc$38792$n3524_1
.sym 51802 sys_rst
.sym 51803 VexRiscv._zz_318_[19]
.sym 51804 $abc$38792$n5408_1
.sym 51805 VexRiscv._zz_195_[13]
.sym 51806 VexRiscv._zz_194_[18]
.sym 51807 VexRiscv._zz_195_[22]
.sym 51808 VexRiscv._zz_194_[25]
.sym 51810 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 51811 VexRiscv._zz_194_[19]
.sym 51812 $abc$38792$n4993
.sym 51813 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 51814 $auto$alumacc.cc:474:replace_alu$3867.C[8]
.sym 51819 $abc$38792$n4993
.sym 51825 $abc$38792$n5001
.sym 51829 $abc$38792$n4995
.sym 51831 $abc$38792$n4999
.sym 51833 $abc$38792$n4997
.sym 51834 $abc$38792$n5005
.sym 51838 $abc$38792$n5003
.sym 51839 $abc$38792$n4991
.sym 51846 $abc$38792$n2453
.sym 51851 $auto$alumacc.cc:474:replace_alu$3867.C[9]
.sym 51854 $abc$38792$n4991
.sym 51855 $auto$alumacc.cc:474:replace_alu$3867.C[8]
.sym 51857 $auto$alumacc.cc:474:replace_alu$3867.C[10]
.sym 51859 $abc$38792$n4993
.sym 51861 $auto$alumacc.cc:474:replace_alu$3867.C[9]
.sym 51863 $auto$alumacc.cc:474:replace_alu$3867.C[11]
.sym 51865 $abc$38792$n4995
.sym 51867 $auto$alumacc.cc:474:replace_alu$3867.C[10]
.sym 51869 $auto$alumacc.cc:474:replace_alu$3867.C[12]
.sym 51872 $abc$38792$n4997
.sym 51873 $auto$alumacc.cc:474:replace_alu$3867.C[11]
.sym 51875 $auto$alumacc.cc:474:replace_alu$3867.C[13]
.sym 51877 $abc$38792$n4999
.sym 51879 $auto$alumacc.cc:474:replace_alu$3867.C[12]
.sym 51881 $auto$alumacc.cc:474:replace_alu$3867.C[14]
.sym 51883 $abc$38792$n5001
.sym 51885 $auto$alumacc.cc:474:replace_alu$3867.C[13]
.sym 51887 $auto$alumacc.cc:474:replace_alu$3867.C[15]
.sym 51889 $abc$38792$n5003
.sym 51891 $auto$alumacc.cc:474:replace_alu$3867.C[14]
.sym 51893 $auto$alumacc.cc:474:replace_alu$3867.C[16]
.sym 51895 $abc$38792$n5005
.sym 51897 $auto$alumacc.cc:474:replace_alu$3867.C[15]
.sym 51898 $abc$38792$n2453
.sym 51899 clk12_$glb_clk
.sym 51901 VexRiscv._zz_289_[1]
.sym 51902 $abc$38792$n5471
.sym 51903 $abc$38792$n3411_1
.sym 51904 $abc$38792$n5446
.sym 51905 $abc$38792$n5011
.sym 51906 VexRiscv._zz_41_[3]
.sym 51907 VexRiscv._zz_35_[13]
.sym 51908 $abc$38792$n5474
.sym 51913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 51914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 51915 VexRiscv._zz_35_[12]
.sym 51916 $abc$38792$n151
.sym 51917 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 51918 VexRiscv._zz_35_[11]
.sym 51919 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51920 VexRiscv.execute_to_memory_IS_DIV
.sym 51921 $abc$38792$n6294
.sym 51922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 51923 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 51924 VexRiscv._zz_195_[18]
.sym 51925 VexRiscv.execute_to_memory_IS_DIV
.sym 51926 VexRiscv._zz_195_[23]
.sym 51927 VexRiscv._zz_318_[27]
.sym 51928 VexRiscv._zz_41_[3]
.sym 51931 VexRiscv._zz_318_[29]
.sym 51932 $abc$38792$n2453
.sym 51933 VexRiscv._zz_318_[30]
.sym 51934 VexRiscv._zz_289_[1]
.sym 51935 $abc$38792$n3388_1
.sym 51936 VexRiscv._zz_318_[20]
.sym 51937 $auto$alumacc.cc:474:replace_alu$3867.C[16]
.sym 51943 $abc$38792$n5021
.sym 51944 $abc$38792$n5007
.sym 51947 $abc$38792$n5015
.sym 51953 $abc$38792$n2453
.sym 51954 $abc$38792$n5009
.sym 51958 $abc$38792$n5013
.sym 51962 $abc$38792$n5017
.sym 51964 $abc$38792$n5019
.sym 51970 $abc$38792$n5011
.sym 51974 $auto$alumacc.cc:474:replace_alu$3867.C[17]
.sym 51977 $abc$38792$n5007
.sym 51978 $auto$alumacc.cc:474:replace_alu$3867.C[16]
.sym 51980 $auto$alumacc.cc:474:replace_alu$3867.C[18]
.sym 51983 $abc$38792$n5009
.sym 51984 $auto$alumacc.cc:474:replace_alu$3867.C[17]
.sym 51986 $auto$alumacc.cc:474:replace_alu$3867.C[19]
.sym 51988 $abc$38792$n5011
.sym 51990 $auto$alumacc.cc:474:replace_alu$3867.C[18]
.sym 51992 $auto$alumacc.cc:474:replace_alu$3867.C[20]
.sym 51994 $abc$38792$n5013
.sym 51996 $auto$alumacc.cc:474:replace_alu$3867.C[19]
.sym 51998 $auto$alumacc.cc:474:replace_alu$3867.C[21]
.sym 52000 $abc$38792$n5015
.sym 52002 $auto$alumacc.cc:474:replace_alu$3867.C[20]
.sym 52004 $auto$alumacc.cc:474:replace_alu$3867.C[22]
.sym 52006 $abc$38792$n5017
.sym 52008 $auto$alumacc.cc:474:replace_alu$3867.C[21]
.sym 52010 $auto$alumacc.cc:474:replace_alu$3867.C[23]
.sym 52013 $abc$38792$n5019
.sym 52014 $auto$alumacc.cc:474:replace_alu$3867.C[22]
.sym 52016 $auto$alumacc.cc:474:replace_alu$3867.C[24]
.sym 52019 $abc$38792$n5021
.sym 52020 $auto$alumacc.cc:474:replace_alu$3867.C[23]
.sym 52021 $abc$38792$n2453
.sym 52022 clk12_$glb_clk
.sym 52024 $abc$38792$n5013
.sym 52025 $abc$38792$n5501
.sym 52026 $abc$38792$n5025
.sym 52027 $abc$38792$n3388_1
.sym 52028 $abc$38792$n5495
.sym 52029 $abc$38792$n5498_1
.sym 52030 VexRiscv._zz_289_[0]
.sym 52031 VexRiscv._zz_289_[2]
.sym 52032 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 52035 $abc$38792$n2292
.sym 52036 $abc$38792$n5447
.sym 52037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 52038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 52040 VexRiscv._zz_136_[25]
.sym 52041 VexRiscv._zz_193_
.sym 52042 $abc$38792$n147
.sym 52043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 52045 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 52047 VexRiscv._zz_136_[25]
.sym 52048 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 52049 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 52051 $abc$38792$n2453
.sym 52053 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 52054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 52055 basesoc_uart_rx_fifo_level0[4]
.sym 52056 $abc$38792$n5545_1
.sym 52057 basesoc_uart_rx_fifo_wrport_we
.sym 52058 VexRiscv._zz_318_[26]
.sym 52059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 52060 $auto$alumacc.cc:474:replace_alu$3867.C[24]
.sym 52065 $abc$38792$n5035
.sym 52066 $abc$38792$n5031
.sym 52074 $abc$38792$n5029
.sym 52075 $abc$38792$n5033
.sym 52078 $abc$38792$n5027
.sym 52083 $abc$38792$n5025
.sym 52091 $abc$38792$n5023
.sym 52092 $abc$38792$n2453
.sym 52095 $abc$38792$n5037
.sym 52097 $auto$alumacc.cc:474:replace_alu$3867.C[25]
.sym 52099 $abc$38792$n5023
.sym 52101 $auto$alumacc.cc:474:replace_alu$3867.C[24]
.sym 52103 $auto$alumacc.cc:474:replace_alu$3867.C[26]
.sym 52105 $abc$38792$n5025
.sym 52107 $auto$alumacc.cc:474:replace_alu$3867.C[25]
.sym 52109 $auto$alumacc.cc:474:replace_alu$3867.C[27]
.sym 52112 $abc$38792$n5027
.sym 52113 $auto$alumacc.cc:474:replace_alu$3867.C[26]
.sym 52115 $auto$alumacc.cc:474:replace_alu$3867.C[28]
.sym 52117 $abc$38792$n5029
.sym 52119 $auto$alumacc.cc:474:replace_alu$3867.C[27]
.sym 52121 $auto$alumacc.cc:474:replace_alu$3867.C[29]
.sym 52123 $abc$38792$n5031
.sym 52125 $auto$alumacc.cc:474:replace_alu$3867.C[28]
.sym 52127 $auto$alumacc.cc:474:replace_alu$3867.C[30]
.sym 52130 $abc$38792$n5033
.sym 52131 $auto$alumacc.cc:474:replace_alu$3867.C[29]
.sym 52133 $auto$alumacc.cc:474:replace_alu$3867.C[31]
.sym 52136 $abc$38792$n5035
.sym 52137 $auto$alumacc.cc:474:replace_alu$3867.C[30]
.sym 52140 $abc$38792$n5037
.sym 52143 $auto$alumacc.cc:474:replace_alu$3867.C[31]
.sym 52144 $abc$38792$n2453
.sym 52145 clk12_$glb_clk
.sym 52147 VexRiscv.lastStagePc[3]
.sym 52149 VexRiscv.lastStagePc[27]
.sym 52150 $abc$38792$n4408
.sym 52151 $abc$38792$n5467
.sym 52152 $abc$38792$n5489_1
.sym 52153 $abc$38792$n5468
.sym 52154 VexRiscv._zz_35_[20]
.sym 52159 VexRiscv._zz_35_[3]
.sym 52160 VexRiscv._zz_289_[0]
.sym 52161 VexRiscv._zz_130_[2]
.sym 52162 $abc$38792$n3388_1
.sym 52163 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 52164 VexRiscv.memory_arbitration_isValid
.sym 52165 VexRiscv._zz_195_[20]
.sym 52166 VexRiscv._zz_195_[30]
.sym 52167 VexRiscv.memory_arbitration_isValid
.sym 52169 VexRiscv.memory_arbitration_isValid
.sym 52171 VexRiscv._zz_195_[6]
.sym 52172 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 52173 $abc$38792$n3388_1
.sym 52177 $abc$38792$n5537_1
.sym 52179 VexRiscv.execute_to_memory_IS_DIV
.sym 52180 VexRiscv._zz_195_[32]
.sym 52182 $abc$38792$n2291
.sym 52188 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 52190 VexRiscv._zz_194_[26]
.sym 52191 VexRiscv._zz_195_[29]
.sym 52194 VexRiscv._zz_289_[0]
.sym 52195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 52196 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52197 VexRiscv._zz_330_
.sym 52198 VexRiscv._zz_41_[3]
.sym 52202 VexRiscv._zz_194_[28]
.sym 52203 VexRiscv._zz_289_[2]
.sym 52204 VexRiscv._zz_289_[1]
.sym 52206 $abc$38792$n149
.sym 52209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 52210 VexRiscv.decode_to_execute_IS_DIV
.sym 52211 VexRiscv._zz_195_[27]
.sym 52212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 52214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 52215 VexRiscv.decode_to_execute_IS_MUL
.sym 52217 VexRiscv._zz_289_[4]
.sym 52218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 52223 VexRiscv.decode_to_execute_IS_DIV
.sym 52227 VexRiscv._zz_195_[29]
.sym 52228 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52229 VexRiscv._zz_194_[28]
.sym 52230 VexRiscv._zz_330_
.sym 52233 VexRiscv._zz_289_[1]
.sym 52234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 52235 VexRiscv._zz_289_[4]
.sym 52236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 52240 VexRiscv.decode_to_execute_IS_MUL
.sym 52245 VexRiscv._zz_289_[0]
.sym 52246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 52247 VexRiscv._zz_289_[4]
.sym 52248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 52251 VexRiscv._zz_195_[27]
.sym 52252 VexRiscv._zz_194_[26]
.sym 52253 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52254 VexRiscv._zz_330_
.sym 52257 VexRiscv._zz_289_[0]
.sym 52258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 52259 VexRiscv._zz_289_[2]
.sym 52260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 52263 VexRiscv._zz_41_[3]
.sym 52267 $abc$38792$n149
.sym 52268 clk12_$glb_clk
.sym 52271 VexRiscv._zz_35_[28]
.sym 52273 $abc$38792$n5492_1
.sym 52274 $abc$38792$n5574_1
.sym 52275 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 52276 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 52277 $abc$38792$n5491
.sym 52282 VexRiscv.execute_to_memory_IS_DIV
.sym 52283 $abc$38792$n5611
.sym 52284 VexRiscv.CsrPlugin_mepc[27]
.sym 52285 $PACKER_VCC_NET
.sym 52286 $PACKER_VCC_NET
.sym 52287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 52288 VexRiscv._zz_35_[1]
.sym 52289 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 52291 $PACKER_VCC_NET
.sym 52292 $abc$38792$n4353
.sym 52293 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 52294 sys_rst
.sym 52297 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 52298 VexRiscv._zz_79_[15]
.sym 52300 VexRiscv._zz_35_[26]
.sym 52301 $abc$38792$n5408_1
.sym 52303 VexRiscv._zz_79_[1]
.sym 52305 $abc$38792$n2482
.sym 52311 VexRiscv.execute_to_memory_IS_DIV
.sym 52312 VexRiscv._zz_195_[30]
.sym 52313 $abc$38792$n4661_1
.sym 52315 $abc$38792$n5553_1
.sym 52317 $abc$38792$n5408_1
.sym 52319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 52321 $abc$38792$n4662_1
.sym 52323 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 52324 VexRiscv._zz_321_
.sym 52327 VexRiscv.memory_arbitration_isValid
.sym 52328 $abc$38792$n5485_1
.sym 52330 VexRiscv._zz_318_[26]
.sym 52332 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 52333 $abc$38792$n3388_1
.sym 52334 VexRiscv._zz_195_[27]
.sym 52335 VexRiscv.memory_arbitration_isValid
.sym 52337 $abc$38792$n5537_1
.sym 52338 VexRiscv._zz_195_[29]
.sym 52339 $abc$38792$n5486
.sym 52340 VexRiscv._zz_313_
.sym 52341 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 52342 $abc$38792$n5506_1
.sym 52350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 52351 $abc$38792$n3388_1
.sym 52352 $abc$38792$n5486
.sym 52356 VexRiscv._zz_195_[29]
.sym 52357 VexRiscv._zz_195_[30]
.sym 52358 VexRiscv._zz_313_
.sym 52363 $abc$38792$n4661_1
.sym 52364 $abc$38792$n4662_1
.sym 52365 VexRiscv._zz_321_
.sym 52368 $abc$38792$n5408_1
.sym 52369 VexRiscv._zz_195_[27]
.sym 52371 VexRiscv._zz_318_[26]
.sym 52374 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 52375 VexRiscv.execute_to_memory_IS_DIV
.sym 52376 VexRiscv.memory_arbitration_isValid
.sym 52380 $abc$38792$n5506_1
.sym 52381 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 52382 $abc$38792$n5553_1
.sym 52383 $abc$38792$n5537_1
.sym 52386 $abc$38792$n5485_1
.sym 52387 VexRiscv.execute_to_memory_IS_DIV
.sym 52388 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 52389 VexRiscv.memory_arbitration_isValid
.sym 52391 clk12_$glb_clk
.sym 52392 $abc$38792$n149_$glb_sr
.sym 52398 $abc$38792$n2291
.sym 52399 $abc$38792$n2454
.sym 52400 $abc$38792$n2453
.sym 52405 $abc$38792$n2180
.sym 52406 VexRiscv._zz_195_[30]
.sym 52407 $abc$38792$n4662_1
.sym 52409 VexRiscv._zz_79_[6]
.sym 52412 $abc$38792$n5951_1
.sym 52413 VexRiscv._zz_195_[29]
.sym 52414 VexRiscv._zz_35_[28]
.sym 52415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 52416 VexRiscv._zz_161_
.sym 52424 $abc$38792$n2453
.sym 52426 basesoc_uart_rx_fifo_do_read
.sym 52437 basesoc_uart_rx_fifo_do_read
.sym 52438 $PACKER_VCC_NET
.sym 52439 basesoc_uart_rx_fifo_level0[0]
.sym 52445 $abc$38792$n2454
.sym 52453 VexRiscv.execute_arbitration_isStuckByOthers
.sym 52454 sys_rst
.sym 52459 basesoc_uart_rx_fifo_wrport_we
.sym 52467 basesoc_uart_rx_fifo_wrport_we
.sym 52468 basesoc_uart_rx_fifo_do_read
.sym 52469 sys_rst
.sym 52470 basesoc_uart_rx_fifo_level0[0]
.sym 52492 VexRiscv.execute_arbitration_isStuckByOthers
.sym 52497 basesoc_uart_rx_fifo_level0[0]
.sym 52498 $PACKER_VCC_NET
.sym 52513 $abc$38792$n2454
.sym 52514 clk12_$glb_clk
.sym 52518 $abc$38792$n5802
.sym 52519 $abc$38792$n5805
.sym 52520 $abc$38792$n5808
.sym 52521 basesoc_uart_rx_fifo_level0[2]
.sym 52522 $abc$38792$n3636
.sym 52523 basesoc_uart_rx_fifo_level0[4]
.sym 52528 VexRiscv._zz_50_[11]
.sym 52529 VexRiscv._zz_79_[15]
.sym 52530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 52531 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 52532 VexRiscv._zz_50_[10]
.sym 52533 $abc$38792$n2453
.sym 52536 $abc$38792$n5947_1
.sym 52538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 52539 $abc$38792$n3599_1
.sym 52545 basesoc_uart_rx_fifo_wrport_we
.sym 52547 basesoc_uart_rx_fifo_level0[4]
.sym 52550 $abc$38792$n2453
.sym 52561 basesoc_uart_rx_fifo_wrport_we
.sym 52562 $abc$38792$n5799
.sym 52564 $PACKER_VCC_NET
.sym 52568 $abc$38792$n5804
.sym 52570 basesoc_uart_rx_fifo_level0[0]
.sym 52571 basesoc_uart_rx_fifo_level0[1]
.sym 52572 $PACKER_VCC_NET
.sym 52576 $abc$38792$n5805
.sym 52578 basesoc_uart_rx_fifo_level0[2]
.sym 52579 $abc$38792$n5798
.sym 52580 basesoc_uart_rx_fifo_level0[4]
.sym 52584 $abc$38792$n2291
.sym 52588 basesoc_uart_rx_fifo_level0[3]
.sym 52589 $nextpnr_ICESTORM_LC_5$O
.sym 52592 basesoc_uart_rx_fifo_level0[0]
.sym 52595 $auto$alumacc.cc:474:replace_alu$3852.C[2]
.sym 52597 $PACKER_VCC_NET
.sym 52598 basesoc_uart_rx_fifo_level0[1]
.sym 52601 $auto$alumacc.cc:474:replace_alu$3852.C[3]
.sym 52603 basesoc_uart_rx_fifo_level0[2]
.sym 52604 $PACKER_VCC_NET
.sym 52605 $auto$alumacc.cc:474:replace_alu$3852.C[2]
.sym 52607 $auto$alumacc.cc:474:replace_alu$3852.C[4]
.sym 52609 basesoc_uart_rx_fifo_level0[3]
.sym 52610 $PACKER_VCC_NET
.sym 52611 $auto$alumacc.cc:474:replace_alu$3852.C[3]
.sym 52615 basesoc_uart_rx_fifo_level0[4]
.sym 52616 $PACKER_VCC_NET
.sym 52617 $auto$alumacc.cc:474:replace_alu$3852.C[4]
.sym 52620 $abc$38792$n5799
.sym 52621 $abc$38792$n5798
.sym 52623 basesoc_uart_rx_fifo_wrport_we
.sym 52626 basesoc_uart_rx_fifo_level0[0]
.sym 52628 $PACKER_VCC_NET
.sym 52632 $abc$38792$n5805
.sym 52633 basesoc_uart_rx_fifo_wrport_we
.sym 52635 $abc$38792$n5804
.sym 52636 $abc$38792$n2291
.sym 52637 clk12_$glb_clk
.sym 52638 sys_rst_$glb_sr
.sym 52641 user_sw2
.sym 52651 VexRiscv._zz_321_
.sym 52652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 52657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 52666 $abc$38792$n2291
.sym 52683 $abc$38792$n147
.sym 52703 $abc$38792$n147
.sym 52711 clk12
.sym 52713 sys_rst
.sym 52730 sys_rst
.sym 52741 basesoc_timer0_load_storage[15]
.sym 52742 basesoc_timer0_load_storage[12]
.sym 52754 $abc$38792$n5721
.sym 52756 $abc$38792$n5682
.sym 52757 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 52758 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 52760 $abc$38792$n4475_1
.sym 52761 $abc$38792$n3648
.sym 52769 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 52781 spiflash_bus_dat_r[25]
.sym 52783 $abc$38792$n6174_1
.sym 52786 $abc$38792$n6162_1
.sym 52787 spiflash_bus_dat_r[24]
.sym 52793 $abc$38792$n6160_1
.sym 52794 $abc$38792$n6164_1
.sym 52800 spiflash_bus_dat_r[30]
.sym 52803 spiflash_bus_dat_r[23]
.sym 52807 slave_sel_r[1]
.sym 52814 $abc$38792$n6164_1
.sym 52815 slave_sel_r[1]
.sym 52816 spiflash_bus_dat_r[25]
.sym 52820 slave_sel_r[1]
.sym 52822 spiflash_bus_dat_r[30]
.sym 52823 $abc$38792$n6174_1
.sym 52826 spiflash_bus_dat_r[23]
.sym 52827 $abc$38792$n6160_1
.sym 52829 slave_sel_r[1]
.sym 52839 slave_sel_r[1]
.sym 52840 spiflash_bus_dat_r[24]
.sym 52841 $abc$38792$n6162_1
.sym 52861 clk12_$glb_clk
.sym 52862 $abc$38792$n147_$glb_sr
.sym 52867 spiflash_bus_dat_r[11]
.sym 52872 spiflash_bus_dat_r[21]
.sym 52874 spiflash_bus_dat_r[22]
.sym 52877 sys_rst
.sym 52879 basesoc_adr[1]
.sym 52881 $abc$38792$n15
.sym 52884 basesoc_ctrl_reset_reset_r
.sym 52885 $abc$38792$n6160_1
.sym 52886 $abc$38792$n6162_1
.sym 52887 $abc$38792$n2354
.sym 52888 array_muxed0[6]
.sym 52890 spiflash_bus_dat_r[19]
.sym 52896 spiflash_bus_dat_r[11]
.sym 52901 slave_sel_r[1]
.sym 52915 basesoc_timer0_eventmanager_status_w
.sym 52919 basesoc_dat_w[7]
.sym 52920 $abc$38792$n2310
.sym 52923 basesoc_timer0_load_storage[12]
.sym 52926 basesoc_timer0_value[24]
.sym 52928 VexRiscv.decode_to_execute_RS2[15]
.sym 52930 $abc$38792$n3547_1
.sym 52931 VexRiscv._zz_130_[6]
.sym 52955 $abc$38792$n2385
.sym 52963 por_rst
.sym 52969 $abc$38792$n124
.sym 52970 sys_rst
.sym 52972 $abc$38792$n120
.sym 52977 $abc$38792$n124
.sym 52978 por_rst
.sym 52980 sys_rst
.sym 53002 por_rst
.sym 53004 $abc$38792$n120
.sym 53023 $abc$38792$n2385
.sym 53024 clk12_$glb_clk
.sym 53027 array_muxed1[15]
.sym 53028 $abc$38792$n3547_1
.sym 53029 array_muxed1[14]
.sym 53030 array_muxed1[9]
.sym 53031 array_muxed1[2]
.sym 53033 array_muxed1[3]
.sym 53037 $abc$38792$n5673
.sym 53038 basesoc_adr[0]
.sym 53039 $abc$38792$n3685
.sym 53040 VexRiscv._zz_130_[5]
.sym 53041 spram_wren0
.sym 53042 array_muxed0[1]
.sym 53044 basesoc_adr[2]
.sym 53045 $abc$38792$n3692
.sym 53046 $abc$38792$n2385
.sym 53048 basesoc_we
.sym 53049 basesoc_adr[2]
.sym 53050 $abc$38792$n3646
.sym 53051 array_muxed0[11]
.sym 53053 array_muxed1[2]
.sym 53054 VexRiscv._zz_171_[1]
.sym 53055 basesoc_timer0_load_storage[15]
.sym 53061 array_muxed0[12]
.sym 53070 $abc$38792$n128
.sym 53071 basesoc_timer0_load_storage[15]
.sym 53072 $abc$38792$n5163_1
.sym 53075 $abc$38792$n5169_1
.sym 53076 basesoc_timer0_reload_storage[12]
.sym 53079 $abc$38792$n130
.sym 53080 $abc$38792$n134
.sym 53081 basesoc_timer0_eventmanager_status_w
.sym 53082 $abc$38792$n132
.sym 53083 spiflash_i
.sym 53089 basesoc_timer0_load_storage[12]
.sym 53090 $abc$38792$n5673
.sym 53095 basesoc_timer0_en_storage
.sym 53100 $abc$38792$n132
.sym 53101 $abc$38792$n128
.sym 53102 $abc$38792$n134
.sym 53103 $abc$38792$n130
.sym 53106 basesoc_timer0_eventmanager_status_w
.sym 53114 spiflash_i
.sym 53118 $abc$38792$n128
.sym 53124 basesoc_timer0_load_storage[15]
.sym 53125 $abc$38792$n5169_1
.sym 53127 basesoc_timer0_en_storage
.sym 53130 basesoc_timer0_eventmanager_status_w
.sym 53131 basesoc_timer0_reload_storage[12]
.sym 53132 $abc$38792$n5673
.sym 53137 $abc$38792$n130
.sym 53142 $abc$38792$n5163_1
.sym 53143 basesoc_timer0_load_storage[12]
.sym 53144 basesoc_timer0_en_storage
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 basesoc_timer0_value_status[17]
.sym 53152 basesoc_timer0_value_status[24]
.sym 53153 basesoc_timer0_value_status[5]
.sym 53154 basesoc_timer0_value_status[16]
.sym 53155 basesoc_timer0_value_status[15]
.sym 53156 basesoc_timer0_value_status[23]
.sym 53160 $abc$38792$n5697
.sym 53161 VexRiscv._zz_171_[0]
.sym 53162 VexRiscv.lastStagePc[28]
.sym 53163 $abc$38792$n7851
.sym 53164 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 53165 spiflash_bus_dat_r[29]
.sym 53166 array_muxed1[3]
.sym 53167 spiflash_bus_dat_r[27]
.sym 53168 VexRiscv._zz_171_[0]
.sym 53169 $abc$38792$n2482
.sym 53170 $abc$38792$n7851
.sym 53172 $abc$38792$n3547_1
.sym 53173 $abc$38792$n3547_1
.sym 53174 basesoc_timer0_value_status[5]
.sym 53175 array_muxed0[4]
.sym 53176 basesoc_timer0_value_status[16]
.sym 53177 basesoc_adr[1]
.sym 53178 basesoc_timer0_value[15]
.sym 53180 $abc$38792$n3564_1
.sym 53183 sys_rst
.sym 53184 basesoc_timer0_value[12]
.sym 53190 $abc$38792$n3338_1
.sym 53192 $abc$38792$n3337_1
.sym 53193 por_rst
.sym 53194 $abc$38792$n6055
.sym 53196 $abc$38792$n6057
.sym 53197 $abc$38792$n6058
.sym 53201 $abc$38792$n2384
.sym 53203 $abc$38792$n6056
.sym 53208 $abc$38792$n5682
.sym 53212 basesoc_timer0_eventmanager_status_w
.sym 53215 $abc$38792$n6060
.sym 53216 $abc$38792$n6061
.sym 53218 $abc$38792$n3339_1
.sym 53220 basesoc_timer0_reload_storage[15]
.sym 53223 $abc$38792$n5682
.sym 53224 basesoc_timer0_reload_storage[15]
.sym 53225 basesoc_timer0_eventmanager_status_w
.sym 53229 $abc$38792$n3339_1
.sym 53230 $abc$38792$n3338_1
.sym 53232 $abc$38792$n3337_1
.sym 53236 $abc$38792$n6061
.sym 53238 por_rst
.sym 53243 por_rst
.sym 53244 $abc$38792$n6056
.sym 53249 $abc$38792$n6057
.sym 53250 por_rst
.sym 53253 por_rst
.sym 53255 $abc$38792$n6058
.sym 53259 $abc$38792$n6060
.sym 53260 por_rst
.sym 53265 por_rst
.sym 53268 $abc$38792$n6055
.sym 53269 $abc$38792$n2384
.sym 53270 clk12_$glb_clk
.sym 53272 basesoc_uart_phy_rx_reg[7]
.sym 53273 $abc$38792$n5043_1
.sym 53274 $abc$38792$n2308
.sym 53275 $abc$38792$n5046_1
.sym 53276 VexRiscv._zz_293_[3]
.sym 53277 $abc$38792$n5041_1
.sym 53278 $abc$38792$n5042_1
.sym 53279 $abc$38792$n4969_1
.sym 53283 basesoc_timer0_value[28]
.sym 53284 spiflash_miso
.sym 53285 VexRiscv._zz_130_[7]
.sym 53286 array_muxed1[0]
.sym 53287 array_muxed0[7]
.sym 53288 sys_rst
.sym 53289 array_muxed0[3]
.sym 53290 $abc$38792$n4047
.sym 53292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 53293 array_muxed0[11]
.sym 53294 basesoc_vexriscv_dbus_adr[16]
.sym 53296 VexRiscv._zz_294_
.sym 53298 basesoc_timer0_eventmanager_status_w
.sym 53301 basesoc_adr[4]
.sym 53302 $abc$38792$n7851
.sym 53303 basesoc_timer0_eventmanager_status_w
.sym 53307 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 53313 crg_reset_delay[0]
.sym 53314 sys_rst
.sym 53315 $abc$38792$n2310
.sym 53316 basesoc_dat_w[3]
.sym 53319 $abc$38792$n136
.sym 53322 por_rst
.sym 53323 $abc$38792$n138
.sym 53325 $abc$38792$n140
.sym 53329 $abc$38792$n142
.sym 53333 $PACKER_VCC_NET
.sym 53340 $abc$38792$n124
.sym 53346 $abc$38792$n124
.sym 53352 $abc$38792$n138
.sym 53358 $abc$38792$n136
.sym 53359 $abc$38792$n140
.sym 53360 $abc$38792$n142
.sym 53361 $abc$38792$n138
.sym 53365 por_rst
.sym 53366 sys_rst
.sym 53372 $abc$38792$n142
.sym 53377 $abc$38792$n136
.sym 53382 $PACKER_VCC_NET
.sym 53384 crg_reset_delay[0]
.sym 53390 basesoc_dat_w[3]
.sym 53392 $abc$38792$n2310
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 53396 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 53397 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 53398 VexRiscv._zz_152_[1]
.sym 53399 VexRiscv._zz_152_[0]
.sym 53400 basesoc_vexriscv_dbus_adr[10]
.sym 53401 VexRiscv._zz_290_[0]
.sym 53402 VexRiscv._zz_293_[2]
.sym 53405 $abc$38792$n5670
.sym 53406 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 53407 por_rst
.sym 53408 por_rst
.sym 53409 basesoc_timer0_load_storage[31]
.sym 53410 $abc$38792$n3545_1
.sym 53412 VexRiscv.lastStagePc[9]
.sym 53414 basesoc_uart_phy_rx_reg[7]
.sym 53415 basesoc_adr[2]
.sym 53416 array_muxed0[5]
.sym 53417 basesoc_timer0_load_storage[7]
.sym 53418 $abc$38792$n2308
.sym 53419 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 53420 $abc$38792$n3547_1
.sym 53421 basesoc_timer0_load_storage[12]
.sym 53422 $abc$38792$n2384
.sym 53423 basesoc_timer0_value[24]
.sym 53424 VexRiscv._zz_36_[1]
.sym 53425 $abc$38792$n3900
.sym 53426 $abc$38792$n5009_1
.sym 53427 $abc$38792$n5161_1
.sym 53428 $abc$38792$n3660
.sym 53429 VexRiscv.decode_to_execute_RS2[19]
.sym 53438 sys_rst
.sym 53441 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53442 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 53443 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 53446 basesoc_timer0_load_storage[3]
.sym 53447 $abc$38792$n2472
.sym 53448 $abc$38792$n3646
.sym 53449 $abc$38792$n3648
.sym 53450 $abc$38792$n3564_1
.sym 53452 $abc$38792$n3657
.sym 53453 $abc$38792$n3663
.sym 53455 $abc$38792$n4475_1
.sym 53457 $abc$38792$n4456
.sym 53458 $abc$38792$n4457_1
.sym 53459 basesoc_timer0_reload_storage[11]
.sym 53461 basesoc_adr[4]
.sym 53462 basesoc_uart_rx_fifo_readable
.sym 53463 basesoc_timer0_eventmanager_status_w
.sym 53464 basesoc_uart_rx_old_trigger
.sym 53465 $abc$38792$n4474
.sym 53466 $abc$38792$n5670
.sym 53467 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 53470 basesoc_timer0_reload_storage[11]
.sym 53471 basesoc_timer0_eventmanager_status_w
.sym 53472 $abc$38792$n5670
.sym 53475 basesoc_timer0_load_storage[3]
.sym 53476 $abc$38792$n3648
.sym 53477 basesoc_timer0_reload_storage[11]
.sym 53478 $abc$38792$n3657
.sym 53482 basesoc_uart_rx_fifo_readable
.sym 53484 basesoc_uart_rx_old_trigger
.sym 53488 $abc$38792$n4457_1
.sym 53489 $abc$38792$n4456
.sym 53493 $abc$38792$n4474
.sym 53496 $abc$38792$n4475_1
.sym 53501 $abc$38792$n3564_1
.sym 53502 basesoc_adr[4]
.sym 53506 $abc$38792$n3663
.sym 53507 sys_rst
.sym 53508 $abc$38792$n3646
.sym 53511 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 53512 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 53513 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53514 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 53515 $abc$38792$n2472
.sym 53516 clk12_$glb_clk
.sym 53518 VexRiscv._zz_44_[1]
.sym 53519 VexRiscv._zz_200_[1]
.sym 53520 VexRiscv._zz_293_[1]
.sym 53521 VexRiscv._zz_200_[0]
.sym 53522 VexRiscv._zz_294_
.sym 53523 VexRiscv._zz_44_[0]
.sym 53524 VexRiscv._zz_293_[0]
.sym 53525 VexRiscv._zz_287_[0]
.sym 53528 $abc$38792$n5694
.sym 53529 basesoc_timer0_value[24]
.sym 53530 $abc$38792$n6366
.sym 53532 $abc$38792$n3648
.sym 53533 VexRiscv._zz_152_[1]
.sym 53534 $abc$38792$n2310
.sym 53535 $abc$38792$n2472
.sym 53536 $abc$38792$n3646
.sym 53538 VexRiscv._zz_152_[4]
.sym 53540 VexRiscv._zz_152_[28]
.sym 53541 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 53542 basesoc_timer0_load_storage[19]
.sym 53543 $abc$38792$n2240
.sym 53544 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 53545 $abc$38792$n6292_1
.sym 53546 VexRiscv._zz_171_[1]
.sym 53547 basesoc_timer0_value[28]
.sym 53548 $abc$38792$n2326
.sym 53550 basesoc_timer0_load_storage[4]
.sym 53551 $abc$38792$n4474
.sym 53553 $abc$38792$n6290_1
.sym 53559 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 53560 $abc$38792$n3520_1
.sym 53561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 53563 VexRiscv._zz_171_[0]
.sym 53565 basesoc_timer0_value_status[12]
.sym 53566 $abc$38792$n3650
.sym 53567 basesoc_timer0_reload_storage[20]
.sym 53568 $abc$38792$n151
.sym 53569 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 53571 $abc$38792$n5010
.sym 53572 $abc$38792$n3648
.sym 53573 $abc$38792$n4965_1
.sym 53576 basesoc_timer0_load_storage[4]
.sym 53577 $abc$38792$n5011_1
.sym 53580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53581 basesoc_timer0_load_storage[12]
.sym 53583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53584 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 53585 $abc$38792$n3900
.sym 53588 $abc$38792$n3660
.sym 53589 VexRiscv._zz_171_[1]
.sym 53590 VexRiscv._zz_136_[29]
.sym 53592 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 53593 VexRiscv._zz_171_[1]
.sym 53594 VexRiscv._zz_171_[0]
.sym 53595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 53598 basesoc_timer0_load_storage[4]
.sym 53599 $abc$38792$n3648
.sym 53600 $abc$38792$n5010
.sym 53601 $abc$38792$n5011_1
.sym 53604 basesoc_timer0_value_status[12]
.sym 53607 $abc$38792$n4965_1
.sym 53611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 53616 $abc$38792$n3660
.sym 53617 basesoc_timer0_reload_storage[20]
.sym 53618 basesoc_timer0_load_storage[12]
.sym 53619 $abc$38792$n3650
.sym 53623 VexRiscv._zz_136_[29]
.sym 53624 $abc$38792$n3900
.sym 53629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53634 $abc$38792$n3520_1
.sym 53635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 53636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53637 $abc$38792$n151
.sym 53638 $abc$38792$n2423_$glb_ce
.sym 53639 clk12_$glb_clk
.sym 53641 $abc$38792$n6454
.sym 53642 basesoc_timer0_value_status[11]
.sym 53643 basesoc_timer0_value_status[7]
.sym 53644 basesoc_timer0_value_status[20]
.sym 53645 $abc$38792$n5005_1
.sym 53646 $abc$38792$n5017_1
.sym 53647 basesoc_timer0_value_status[28]
.sym 53648 basesoc_timer0_value_status[4]
.sym 53651 $abc$38792$n5676
.sym 53652 basesoc_timer0_value[25]
.sym 53653 VexRiscv._zz_152_[11]
.sym 53654 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 53655 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 53656 VexRiscv._zz_200_[0]
.sym 53657 $abc$38792$n4007_1
.sym 53658 $abc$38792$n2482
.sym 53659 VexRiscv._zz_171_[0]
.sym 53660 VexRiscv._zz_44_[1]
.sym 53661 basesoc_ctrl_reset_reset_r
.sym 53662 VexRiscv._zz_200_[1]
.sym 53663 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53664 $abc$38792$n3353_1
.sym 53665 basesoc_timer0_value[12]
.sym 53666 basesoc_timer0_value_status[5]
.sym 53667 basesoc_timer0_value[7]
.sym 53668 VexRiscv._zz_287_[1]
.sym 53669 $abc$38792$n3546_1
.sym 53670 basesoc_timer0_value[15]
.sym 53671 sys_rst
.sym 53672 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 53673 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 53674 $abc$38792$n5952_1
.sym 53675 basesoc_timer0_value[3]
.sym 53676 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 53682 basesoc_timer0_load_storage[20]
.sym 53685 basesoc_timer0_reload_storage[20]
.sym 53686 $abc$38792$n5145
.sym 53689 basesoc_timer0_load_storage[3]
.sym 53692 basesoc_uart_rx_fifo_readable
.sym 53693 basesoc_timer0_load_storage[11]
.sym 53694 $abc$38792$n5179_1
.sym 53697 basesoc_timer0_load_storage[7]
.sym 53698 $abc$38792$n5721
.sym 53699 $abc$38792$n5161_1
.sym 53701 basesoc_timer0_load_storage[28]
.sym 53702 $abc$38792$n5153
.sym 53704 basesoc_timer0_eventmanager_status_w
.sym 53705 basesoc_timer0_reload_storage[28]
.sym 53709 $abc$38792$n5195_1
.sym 53712 basesoc_timer0_en_storage
.sym 53713 $abc$38792$n5697
.sym 53715 $abc$38792$n5195_1
.sym 53716 basesoc_timer0_load_storage[28]
.sym 53718 basesoc_timer0_en_storage
.sym 53721 basesoc_timer0_en_storage
.sym 53723 basesoc_timer0_load_storage[3]
.sym 53724 $abc$38792$n5145
.sym 53728 basesoc_timer0_en_storage
.sym 53729 basesoc_timer0_load_storage[11]
.sym 53730 $abc$38792$n5161_1
.sym 53734 $abc$38792$n5721
.sym 53735 basesoc_timer0_reload_storage[28]
.sym 53736 basesoc_timer0_eventmanager_status_w
.sym 53739 basesoc_timer0_eventmanager_status_w
.sym 53740 basesoc_timer0_reload_storage[20]
.sym 53741 $abc$38792$n5697
.sym 53745 basesoc_timer0_en_storage
.sym 53746 basesoc_timer0_load_storage[7]
.sym 53748 $abc$38792$n5153
.sym 53754 basesoc_uart_rx_fifo_readable
.sym 53757 basesoc_timer0_en_storage
.sym 53758 basesoc_timer0_load_storage[20]
.sym 53759 $abc$38792$n5179_1
.sym 53762 clk12_$glb_clk
.sym 53763 sys_rst_$glb_sr
.sym 53764 $abc$38792$n4004_1
.sym 53766 $abc$38792$n5026
.sym 53767 $abc$38792$n4101
.sym 53768 VexRiscv._zz_41_[14]
.sym 53769 VexRiscv._zz_41_[30]
.sym 53770 $abc$38792$n4457_1
.sym 53771 $abc$38792$n5044_1
.sym 53772 $PACKER_GND_NET
.sym 53775 $abc$38792$n5721
.sym 53776 basesoc_timer0_load_storage[20]
.sym 53777 $abc$38792$n3992_1
.sym 53779 $abc$38792$n4962
.sym 53780 VexRiscv._zz_152_[19]
.sym 53781 basesoc_timer0_reload_storage[20]
.sym 53782 VexRiscv._zz_130_[7]
.sym 53785 basesoc_timer0_load_storage[27]
.sym 53787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 53788 basesoc_timer0_value_status[26]
.sym 53789 basesoc_timer0_value[11]
.sym 53790 basesoc_timer0_eventmanager_status_w
.sym 53791 $abc$38792$n5024
.sym 53792 basesoc_timer0_load_storage[10]
.sym 53793 basesoc_adr[4]
.sym 53794 $abc$38792$n3933
.sym 53795 $abc$38792$n2310
.sym 53796 basesoc_timer0_value[19]
.sym 53797 basesoc_timer0_reload_storage[26]
.sym 53798 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 53799 basesoc_timer0_value[20]
.sym 53806 $abc$38792$n3621_1
.sym 53808 basesoc_timer0_eventmanager_status_w
.sym 53809 $abc$38792$n4947_1
.sym 53810 $abc$38792$n5649
.sym 53812 $abc$38792$n5189_1
.sym 53814 basesoc_timer0_load_storage[25]
.sym 53815 $abc$38792$n6368_1
.sym 53816 basesoc_timer0_en_storage
.sym 53818 basesoc_adr[0]
.sym 53820 basesoc_timer0_reload_storage[4]
.sym 53821 basesoc_timer0_reload_storage[19]
.sym 53822 basesoc_timer0_load_storage[4]
.sym 53823 $abc$38792$n5694
.sym 53824 $abc$38792$n5177_1
.sym 53828 $abc$38792$n5147
.sym 53829 $abc$38792$n3546_1
.sym 53830 basesoc_timer0_load_storage[19]
.sym 53832 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 53836 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 53838 basesoc_timer0_en_storage
.sym 53840 basesoc_timer0_load_storage[19]
.sym 53841 $abc$38792$n5177_1
.sym 53844 $abc$38792$n3621_1
.sym 53845 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 53846 $abc$38792$n3546_1
.sym 53850 basesoc_timer0_en_storage
.sym 53851 $abc$38792$n5189_1
.sym 53852 basesoc_timer0_load_storage[25]
.sym 53856 basesoc_timer0_eventmanager_status_w
.sym 53857 $abc$38792$n5694
.sym 53859 basesoc_timer0_reload_storage[19]
.sym 53862 basesoc_timer0_en_storage
.sym 53863 basesoc_timer0_load_storage[4]
.sym 53865 $abc$38792$n5147
.sym 53868 $abc$38792$n3546_1
.sym 53870 $abc$38792$n3621_1
.sym 53871 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 53874 $abc$38792$n4947_1
.sym 53875 $abc$38792$n3621_1
.sym 53876 basesoc_adr[0]
.sym 53877 $abc$38792$n6368_1
.sym 53880 $abc$38792$n5649
.sym 53882 basesoc_timer0_eventmanager_status_w
.sym 53883 basesoc_timer0_reload_storage[4]
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53887 $abc$38792$n4991_1
.sym 53888 $abc$38792$n6385_1
.sym 53889 $abc$38792$n5023_1
.sym 53890 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 53891 basesoc_timer0_value[5]
.sym 53892 $abc$38792$n6396_1
.sym 53893 $abc$38792$n5022
.sym 53894 $abc$38792$n4992
.sym 53895 VexRiscv._zz_290_[29]
.sym 53897 $abc$38792$n5682
.sym 53899 basesoc_uart_rx_fifo_do_read
.sym 53901 VexRiscv._zz_152_[29]
.sym 53902 $abc$38792$n3932
.sym 53903 basesoc_uart_rx_fifo_readable
.sym 53905 $abc$38792$n3932
.sym 53906 $abc$38792$n5649
.sym 53907 $abc$38792$n7851
.sym 53908 VexRiscv._zz_41_[11]
.sym 53909 $abc$38792$n151
.sym 53911 $abc$38792$n3660
.sym 53912 basesoc_timer0_value[25]
.sym 53913 basesoc_timer0_value[10]
.sym 53914 basesoc_timer0_load_storage[2]
.sym 53915 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 53916 basesoc_timer0_value[18]
.sym 53917 VexRiscv._zz_152_[16]
.sym 53918 VexRiscv._zz_152_[15]
.sym 53919 basesoc_timer0_value[24]
.sym 53920 $abc$38792$n4962
.sym 53921 $abc$38792$n3647_1
.sym 53922 $abc$38792$n2384
.sym 53928 $abc$38792$n3647_1
.sym 53930 basesoc_timer0_reload_storage[25]
.sym 53933 basesoc_timer0_load_storage[24]
.sym 53935 basesoc_timer0_load_storage[13]
.sym 53936 basesoc_timer0_en_storage
.sym 53937 $abc$38792$n5187_1
.sym 53938 basesoc_timer0_reload_storage[24]
.sym 53939 $abc$38792$n5159
.sym 53940 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 53942 $abc$38792$n6395_1
.sym 53943 $abc$38792$n5021_1
.sym 53944 basesoc_uart_phy_tx_busy
.sym 53946 $abc$38792$n5933
.sym 53947 $abc$38792$n3650
.sym 53948 $abc$38792$n6394_1
.sym 53949 $abc$38792$n6396_1
.sym 53950 basesoc_timer0_eventmanager_status_w
.sym 53951 $abc$38792$n5712
.sym 53952 basesoc_timer0_load_storage[10]
.sym 53953 basesoc_adr[4]
.sym 53954 $abc$38792$n5709
.sym 53958 basesoc_uart_phy_storage[0]
.sym 53962 basesoc_timer0_load_storage[24]
.sym 53963 $abc$38792$n5187_1
.sym 53964 basesoc_timer0_en_storage
.sym 53967 basesoc_timer0_reload_storage[24]
.sym 53968 basesoc_timer0_eventmanager_status_w
.sym 53969 $abc$38792$n5709
.sym 53974 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 53976 basesoc_uart_phy_storage[0]
.sym 53979 $abc$38792$n6396_1
.sym 53980 $abc$38792$n3647_1
.sym 53981 $abc$38792$n6395_1
.sym 53982 $abc$38792$n5021_1
.sym 53985 $abc$38792$n5933
.sym 53987 basesoc_uart_phy_tx_busy
.sym 53991 basesoc_timer0_en_storage
.sym 53993 basesoc_timer0_load_storage[10]
.sym 53994 $abc$38792$n5159
.sym 53997 basesoc_adr[4]
.sym 53998 basesoc_timer0_load_storage[13]
.sym 53999 $abc$38792$n6394_1
.sym 54000 $abc$38792$n3650
.sym 54004 basesoc_timer0_reload_storage[25]
.sym 54005 $abc$38792$n5712
.sym 54006 basesoc_timer0_eventmanager_status_w
.sym 54008 clk12_$glb_clk
.sym 54009 sys_rst_$glb_sr
.sym 54010 basesoc_timer0_value_status[18]
.sym 54011 $abc$38792$n4995_1
.sym 54012 $abc$38792$n4993_1
.sym 54013 basesoc_timer0_value_status[2]
.sym 54014 basesoc_timer0_value_status[29]
.sym 54015 basesoc_timer0_value_status[19]
.sym 54016 basesoc_timer0_value_status[10]
.sym 54017 $abc$38792$n6384_1
.sym 54018 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 54022 $abc$38792$n2472
.sym 54023 VexRiscv._zz_152_[4]
.sym 54026 VexRiscv._zz_152_[28]
.sym 54027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 54028 $abc$38792$n3648
.sym 54029 basesoc_timer0_load_storage[24]
.sym 54030 $abc$38792$n3933
.sym 54031 $abc$38792$n2472
.sym 54032 basesoc_timer0_en_storage
.sym 54033 $abc$38792$n3820_1
.sym 54034 $abc$38792$n6394_1
.sym 54035 $abc$38792$n4474
.sym 54036 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54037 $abc$38792$n6292_1
.sym 54038 basesoc_timer0_value[5]
.sym 54039 basesoc_timer0_value[28]
.sym 54040 $abc$38792$n5709
.sym 54041 $abc$38792$n5557
.sym 54042 por_rst
.sym 54043 VexRiscv._zz_171_[1]
.sym 54044 $abc$38792$n2326
.sym 54045 basesoc_timer0_value[4]
.sym 54051 basesoc_dat_w[1]
.sym 54056 basesoc_dat_w[2]
.sym 54057 basesoc_timer0_reload_storage[10]
.sym 54060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54061 $abc$38792$n5667
.sym 54062 basesoc_timer0_eventmanager_status_w
.sym 54065 basesoc_timer0_load_storage[2]
.sym 54066 basesoc_dat_w[5]
.sym 54068 $abc$38792$n5676
.sym 54069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 54070 $abc$38792$n3527_1
.sym 54071 basesoc_timer0_value_status[29]
.sym 54072 basesoc_timer0_reload_storage[13]
.sym 54073 $abc$38792$n4970
.sym 54074 $abc$38792$n3657
.sym 54076 $abc$38792$n3648
.sym 54078 $abc$38792$n2318
.sym 54084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 54087 $abc$38792$n3527_1
.sym 54090 $abc$38792$n5676
.sym 54091 basesoc_timer0_eventmanager_status_w
.sym 54092 basesoc_timer0_reload_storage[13]
.sym 54096 $abc$38792$n3648
.sym 54097 $abc$38792$n3657
.sym 54098 basesoc_timer0_reload_storage[10]
.sym 54099 basesoc_timer0_load_storage[2]
.sym 54102 $abc$38792$n5667
.sym 54103 basesoc_timer0_reload_storage[10]
.sym 54105 basesoc_timer0_eventmanager_status_w
.sym 54110 basesoc_dat_w[1]
.sym 54115 basesoc_dat_w[5]
.sym 54123 basesoc_dat_w[2]
.sym 54126 $abc$38792$n3657
.sym 54127 basesoc_timer0_value_status[29]
.sym 54128 basesoc_timer0_reload_storage[13]
.sym 54129 $abc$38792$n4970
.sym 54130 $abc$38792$n2318
.sym 54131 clk12_$glb_clk
.sym 54132 sys_rst_$glb_sr
.sym 54133 $abc$38792$n6383_1
.sym 54134 $abc$38792$n5185_1
.sym 54135 $abc$38792$n5149_1
.sym 54136 basesoc_timer0_value[23]
.sym 54137 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54138 basesoc_timer0_value[2]
.sym 54139 $abc$38792$n6394_1
.sym 54140 $abc$38792$n5143_1
.sym 54141 $abc$38792$n4475_1
.sym 54143 VexRiscv._zz_318_[4]
.sym 54144 basesoc_uart_rx_fifo_wrport_we
.sym 54145 $abc$38792$n3520_1
.sym 54146 $abc$38792$n3432
.sym 54149 $abc$38792$n5667
.sym 54150 $abc$38792$n3520_1
.sym 54151 $abc$38792$n3933
.sym 54152 basesoc_uart_rx_fifo_wrport_we
.sym 54153 VexRiscv._zz_171_[0]
.sym 54154 $abc$38792$n3933
.sym 54155 $abc$38792$n3520_1
.sym 54157 basesoc_timer0_value[0]
.sym 54158 basesoc_timer0_value[13]
.sym 54159 sys_rst
.sym 54160 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54161 VexRiscv._zz_287_[1]
.sym 54162 basesoc_timer0_value[12]
.sym 54163 basesoc_timer0_value[15]
.sym 54164 basesoc_timer0_value[7]
.sym 54165 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 54166 $abc$38792$n5952_1
.sym 54167 basesoc_timer0_value[3]
.sym 54168 $abc$38792$n4043
.sym 54174 $abc$38792$n6052
.sym 54176 $abc$38792$n6347
.sym 54178 basesoc_timer0_reload_storage[9]
.sym 54179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54180 $abc$38792$n151
.sym 54181 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54182 $abc$38792$n3932
.sym 54184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 54185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 54186 $abc$38792$n3527_1
.sym 54187 $abc$38792$n6062
.sym 54189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54190 $abc$38792$n3520_1
.sym 54191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54192 $abc$38792$n2384
.sym 54194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54195 basesoc_timer0_eventmanager_status_w
.sym 54198 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 54199 $abc$38792$n3933
.sym 54200 $abc$38792$n5664
.sym 54202 por_rst
.sym 54208 $abc$38792$n5664
.sym 54209 basesoc_timer0_reload_storage[9]
.sym 54210 basesoc_timer0_eventmanager_status_w
.sym 54214 $abc$38792$n6062
.sym 54215 por_rst
.sym 54219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54222 $abc$38792$n3527_1
.sym 54225 por_rst
.sym 54226 $abc$38792$n6052
.sym 54231 $abc$38792$n151
.sym 54232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54233 $abc$38792$n3520_1
.sym 54234 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54237 $abc$38792$n3527_1
.sym 54238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 54243 $abc$38792$n3520_1
.sym 54244 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 54245 $abc$38792$n151
.sym 54246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54249 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 54250 $abc$38792$n6347
.sym 54251 $abc$38792$n3932
.sym 54252 $abc$38792$n3933
.sym 54253 $abc$38792$n2384
.sym 54254 clk12_$glb_clk
.sym 54256 $abc$38792$n5181_1
.sym 54257 basesoc_timer0_value[21]
.sym 54258 $abc$38792$n5191_1
.sym 54259 $abc$38792$n5171_1
.sym 54260 basesoc_timer0_value[16]
.sym 54261 $abc$38792$n3677_1
.sym 54262 $abc$38792$n3676_1
.sym 54263 basesoc_timer0_value[26]
.sym 54264 $abc$38792$n4438
.sym 54265 VexRiscv._zz_41_[22]
.sym 54266 VexRiscv._zz_318_[12]
.sym 54267 $abc$38792$n3636
.sym 54268 $abc$38792$n6349
.sym 54270 $abc$38792$n6347
.sym 54271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 54272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 54273 basesoc_timer0_load_storage[23]
.sym 54275 $abc$38792$n4064
.sym 54276 basesoc_timer0_reload_storage[22]
.sym 54277 VexRiscv._zz_130_[7]
.sym 54278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54279 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 54280 $abc$38792$n5685
.sym 54281 basesoc_timer0_eventmanager_status_w
.sym 54282 basesoc_timer0_load_storage[29]
.sym 54283 basesoc_timer0_reload_storage[26]
.sym 54284 basesoc_timer0_value_status[26]
.sym 54285 $abc$38792$n3933
.sym 54286 $abc$38792$n149
.sym 54287 basesoc_timer0_value[20]
.sym 54288 basesoc_timer0_value[19]
.sym 54289 basesoc_timer0_value[11]
.sym 54290 $abc$38792$n5700
.sym 54291 basesoc_timer0_value[21]
.sym 54301 basesoc_timer0_value[6]
.sym 54310 basesoc_timer0_value[2]
.sym 54313 $PACKER_VCC_NET
.sym 54315 basesoc_timer0_value[4]
.sym 54317 basesoc_timer0_value[0]
.sym 54318 basesoc_timer0_value[1]
.sym 54321 $PACKER_VCC_NET
.sym 54324 basesoc_timer0_value[7]
.sym 54327 basesoc_timer0_value[3]
.sym 54328 basesoc_timer0_value[5]
.sym 54329 $nextpnr_ICESTORM_LC_6$O
.sym 54332 basesoc_timer0_value[0]
.sym 54335 $auto$alumacc.cc:474:replace_alu$3855.C[2]
.sym 54337 $PACKER_VCC_NET
.sym 54338 basesoc_timer0_value[1]
.sym 54341 $auto$alumacc.cc:474:replace_alu$3855.C[3]
.sym 54343 $PACKER_VCC_NET
.sym 54344 basesoc_timer0_value[2]
.sym 54345 $auto$alumacc.cc:474:replace_alu$3855.C[2]
.sym 54347 $auto$alumacc.cc:474:replace_alu$3855.C[4]
.sym 54349 $PACKER_VCC_NET
.sym 54350 basesoc_timer0_value[3]
.sym 54351 $auto$alumacc.cc:474:replace_alu$3855.C[3]
.sym 54353 $auto$alumacc.cc:474:replace_alu$3855.C[5]
.sym 54355 $PACKER_VCC_NET
.sym 54356 basesoc_timer0_value[4]
.sym 54357 $auto$alumacc.cc:474:replace_alu$3855.C[4]
.sym 54359 $auto$alumacc.cc:474:replace_alu$3855.C[6]
.sym 54361 basesoc_timer0_value[5]
.sym 54362 $PACKER_VCC_NET
.sym 54363 $auto$alumacc.cc:474:replace_alu$3855.C[5]
.sym 54365 $auto$alumacc.cc:474:replace_alu$3855.C[7]
.sym 54367 $PACKER_VCC_NET
.sym 54368 basesoc_timer0_value[6]
.sym 54369 $auto$alumacc.cc:474:replace_alu$3855.C[6]
.sym 54371 $auto$alumacc.cc:474:replace_alu$3855.C[8]
.sym 54373 basesoc_timer0_value[7]
.sym 54374 $PACKER_VCC_NET
.sym 54375 $auto$alumacc.cc:474:replace_alu$3855.C[7]
.sym 54379 $abc$38792$n3890
.sym 54380 $abc$38792$n3675_1
.sym 54381 $abc$38792$n3679_1
.sym 54382 $abc$38792$n2312
.sym 54383 $abc$38792$n6307_1
.sym 54384 $abc$38792$n4043
.sym 54385 $abc$38792$n3678_1
.sym 54386 basesoc_timer0_value_status[21]
.sym 54388 sys_rst
.sym 54389 sys_rst
.sym 54391 $abc$38792$n3859_1
.sym 54393 VexRiscv._zz_171_[0]
.sym 54396 basesoc_timer0_value[26]
.sym 54397 VexRiscv._zz_49_[1]
.sym 54399 $abc$38792$n2314
.sym 54400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 54401 $abc$38792$n151
.sym 54402 $abc$38792$n5715
.sym 54403 basesoc_timer0_value[18]
.sym 54404 basesoc_timer0_value[25]
.sym 54405 VexRiscv._zz_152_[14]
.sym 54406 $abc$38792$n5706
.sym 54407 basesoc_timer0_value[16]
.sym 54408 VexRiscv._zz_152_[16]
.sym 54409 basesoc_timer0_value[8]
.sym 54410 basesoc_timer0_value[10]
.sym 54411 basesoc_timer0_value[24]
.sym 54412 basesoc_timer0_en_storage
.sym 54413 basesoc_timer0_value[26]
.sym 54414 VexRiscv._zz_152_[15]
.sym 54415 $auto$alumacc.cc:474:replace_alu$3855.C[8]
.sym 54425 basesoc_timer0_value[9]
.sym 54427 basesoc_timer0_value[8]
.sym 54428 basesoc_timer0_value[13]
.sym 54432 basesoc_timer0_value[12]
.sym 54433 basesoc_timer0_value[14]
.sym 54434 basesoc_timer0_value[10]
.sym 54435 basesoc_timer0_value[15]
.sym 54436 $PACKER_VCC_NET
.sym 54444 $PACKER_VCC_NET
.sym 54449 basesoc_timer0_value[11]
.sym 54452 $auto$alumacc.cc:474:replace_alu$3855.C[9]
.sym 54454 basesoc_timer0_value[8]
.sym 54455 $PACKER_VCC_NET
.sym 54456 $auto$alumacc.cc:474:replace_alu$3855.C[8]
.sym 54458 $auto$alumacc.cc:474:replace_alu$3855.C[10]
.sym 54460 $PACKER_VCC_NET
.sym 54461 basesoc_timer0_value[9]
.sym 54462 $auto$alumacc.cc:474:replace_alu$3855.C[9]
.sym 54464 $auto$alumacc.cc:474:replace_alu$3855.C[11]
.sym 54466 basesoc_timer0_value[10]
.sym 54467 $PACKER_VCC_NET
.sym 54468 $auto$alumacc.cc:474:replace_alu$3855.C[10]
.sym 54470 $auto$alumacc.cc:474:replace_alu$3855.C[12]
.sym 54472 basesoc_timer0_value[11]
.sym 54473 $PACKER_VCC_NET
.sym 54474 $auto$alumacc.cc:474:replace_alu$3855.C[11]
.sym 54476 $auto$alumacc.cc:474:replace_alu$3855.C[13]
.sym 54478 basesoc_timer0_value[12]
.sym 54479 $PACKER_VCC_NET
.sym 54480 $auto$alumacc.cc:474:replace_alu$3855.C[12]
.sym 54482 $auto$alumacc.cc:474:replace_alu$3855.C[14]
.sym 54484 $PACKER_VCC_NET
.sym 54485 basesoc_timer0_value[13]
.sym 54486 $auto$alumacc.cc:474:replace_alu$3855.C[13]
.sym 54488 $auto$alumacc.cc:474:replace_alu$3855.C[15]
.sym 54490 $PACKER_VCC_NET
.sym 54491 basesoc_timer0_value[14]
.sym 54492 $auto$alumacc.cc:474:replace_alu$3855.C[14]
.sym 54494 $auto$alumacc.cc:474:replace_alu$3855.C[16]
.sym 54496 basesoc_timer0_value[15]
.sym 54497 $PACKER_VCC_NET
.sym 54498 $auto$alumacc.cc:474:replace_alu$3855.C[15]
.sym 54502 basesoc_timer0_eventmanager_status_w
.sym 54503 $abc$38792$n5175_1
.sym 54504 $abc$38792$n3673_1
.sym 54505 $abc$38792$n3670
.sym 54506 basesoc_timer0_value[29]
.sym 54507 $abc$38792$n3672
.sym 54508 basesoc_timer0_value[18]
.sym 54509 $abc$38792$n3671_1
.sym 54510 $abc$38792$n5673
.sym 54513 VexRiscv._zz_318_[21]
.sym 54514 $abc$38792$n5661
.sym 54515 VexRiscv._zz_171_[1]
.sym 54516 VexRiscv._zz_152_[31]
.sym 54517 VexRiscv._zz_200_[8]
.sym 54518 $abc$38792$n3646
.sym 54519 $abc$38792$n2472
.sym 54520 VexRiscv._zz_41_[25]
.sym 54522 $abc$38792$n7852
.sym 54523 VexRiscv.decode_to_execute_RS2[31]
.sym 54524 $abc$38792$n5594
.sym 54525 $abc$38792$n3624
.sym 54526 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 54527 $abc$38792$n3520_1
.sym 54528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54529 $abc$38792$n5557
.sym 54530 basesoc_uart_rx_fifo_do_read
.sym 54531 $abc$38792$n5709
.sym 54532 basesoc_timer0_value[28]
.sym 54533 $abc$38792$n6292_1
.sym 54534 $abc$38792$n3520_1
.sym 54535 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 54536 VexRiscv._zz_171_[1]
.sym 54537 VexRiscv._zz_152_[15]
.sym 54538 $auto$alumacc.cc:474:replace_alu$3855.C[16]
.sym 54557 basesoc_timer0_value[20]
.sym 54559 $PACKER_VCC_NET
.sym 54560 basesoc_timer0_value[19]
.sym 54561 basesoc_timer0_value[21]
.sym 54562 basesoc_timer0_value[17]
.sym 54564 $PACKER_VCC_NET
.sym 54565 basesoc_timer0_value[18]
.sym 54567 basesoc_timer0_value[16]
.sym 54568 basesoc_timer0_value[22]
.sym 54569 basesoc_timer0_value[23]
.sym 54572 $PACKER_VCC_NET
.sym 54575 $auto$alumacc.cc:474:replace_alu$3855.C[17]
.sym 54577 basesoc_timer0_value[16]
.sym 54578 $PACKER_VCC_NET
.sym 54579 $auto$alumacc.cc:474:replace_alu$3855.C[16]
.sym 54581 $auto$alumacc.cc:474:replace_alu$3855.C[18]
.sym 54583 $PACKER_VCC_NET
.sym 54584 basesoc_timer0_value[17]
.sym 54585 $auto$alumacc.cc:474:replace_alu$3855.C[17]
.sym 54587 $auto$alumacc.cc:474:replace_alu$3855.C[19]
.sym 54589 $PACKER_VCC_NET
.sym 54590 basesoc_timer0_value[18]
.sym 54591 $auto$alumacc.cc:474:replace_alu$3855.C[18]
.sym 54593 $auto$alumacc.cc:474:replace_alu$3855.C[20]
.sym 54595 $PACKER_VCC_NET
.sym 54596 basesoc_timer0_value[19]
.sym 54597 $auto$alumacc.cc:474:replace_alu$3855.C[19]
.sym 54599 $auto$alumacc.cc:474:replace_alu$3855.C[21]
.sym 54601 basesoc_timer0_value[20]
.sym 54602 $PACKER_VCC_NET
.sym 54603 $auto$alumacc.cc:474:replace_alu$3855.C[20]
.sym 54605 $auto$alumacc.cc:474:replace_alu$3855.C[22]
.sym 54607 basesoc_timer0_value[21]
.sym 54608 $PACKER_VCC_NET
.sym 54609 $auto$alumacc.cc:474:replace_alu$3855.C[21]
.sym 54611 $auto$alumacc.cc:474:replace_alu$3855.C[23]
.sym 54613 $PACKER_VCC_NET
.sym 54614 basesoc_timer0_value[22]
.sym 54615 $auto$alumacc.cc:474:replace_alu$3855.C[22]
.sym 54617 $auto$alumacc.cc:474:replace_alu$3855.C[24]
.sym 54619 $PACKER_VCC_NET
.sym 54620 basesoc_timer0_value[23]
.sym 54621 $auto$alumacc.cc:474:replace_alu$3855.C[23]
.sym 54625 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 54627 VexRiscv._zz_152_[16]
.sym 54629 $abc$38792$n3674_1
.sym 54630 $abc$38792$n5197_1
.sym 54631 basesoc_vexriscv_dbus_adr[26]
.sym 54632 $abc$38792$n4432
.sym 54633 $abc$38792$n5697
.sym 54635 VexRiscv._zz_318_[22]
.sym 54636 basesoc_uart_rx_fifo_do_read
.sym 54637 VexRiscv._zz_200_[10]
.sym 54638 VexRiscv.decode_to_execute_RS2[8]
.sym 54639 basesoc_timer0_value[31]
.sym 54640 $abc$38792$n2482
.sym 54644 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 54645 $abc$38792$n2316
.sym 54646 $abc$38792$n3432
.sym 54649 VexRiscv._zz_287_[1]
.sym 54650 basesoc_timer0_value[13]
.sym 54651 $abc$38792$n3388_1
.sym 54652 $abc$38792$n2314
.sym 54653 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54654 $abc$38792$n6290_1
.sym 54655 $abc$38792$n6288
.sym 54656 $abc$38792$n3388_1
.sym 54657 VexRiscv._zz_200_[15]
.sym 54658 $abc$38792$n5952_1
.sym 54660 basesoc_timer0_load_storage[18]
.sym 54661 $auto$alumacc.cc:474:replace_alu$3855.C[24]
.sym 54670 basesoc_timer0_value[29]
.sym 54672 basesoc_timer0_value[26]
.sym 54673 basesoc_timer0_value[31]
.sym 54681 basesoc_timer0_value[27]
.sym 54682 basesoc_timer0_value[28]
.sym 54686 basesoc_timer0_value[24]
.sym 54691 basesoc_timer0_value[30]
.sym 54696 $PACKER_VCC_NET
.sym 54697 basesoc_timer0_value[25]
.sym 54698 $auto$alumacc.cc:474:replace_alu$3855.C[25]
.sym 54700 $PACKER_VCC_NET
.sym 54701 basesoc_timer0_value[24]
.sym 54702 $auto$alumacc.cc:474:replace_alu$3855.C[24]
.sym 54704 $auto$alumacc.cc:474:replace_alu$3855.C[26]
.sym 54706 basesoc_timer0_value[25]
.sym 54707 $PACKER_VCC_NET
.sym 54708 $auto$alumacc.cc:474:replace_alu$3855.C[25]
.sym 54710 $auto$alumacc.cc:474:replace_alu$3855.C[27]
.sym 54712 $PACKER_VCC_NET
.sym 54713 basesoc_timer0_value[26]
.sym 54714 $auto$alumacc.cc:474:replace_alu$3855.C[26]
.sym 54716 $auto$alumacc.cc:474:replace_alu$3855.C[28]
.sym 54718 basesoc_timer0_value[27]
.sym 54719 $PACKER_VCC_NET
.sym 54720 $auto$alumacc.cc:474:replace_alu$3855.C[27]
.sym 54722 $auto$alumacc.cc:474:replace_alu$3855.C[29]
.sym 54724 $PACKER_VCC_NET
.sym 54725 basesoc_timer0_value[28]
.sym 54726 $auto$alumacc.cc:474:replace_alu$3855.C[28]
.sym 54728 $auto$alumacc.cc:474:replace_alu$3855.C[30]
.sym 54730 basesoc_timer0_value[29]
.sym 54731 $PACKER_VCC_NET
.sym 54732 $auto$alumacc.cc:474:replace_alu$3855.C[29]
.sym 54734 $auto$alumacc.cc:474:replace_alu$3855.C[31]
.sym 54736 $PACKER_VCC_NET
.sym 54737 basesoc_timer0_value[30]
.sym 54738 $auto$alumacc.cc:474:replace_alu$3855.C[30]
.sym 54741 $PACKER_VCC_NET
.sym 54743 basesoc_timer0_value[31]
.sym 54744 $auto$alumacc.cc:474:replace_alu$3855.C[31]
.sym 54748 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 54749 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 54750 $abc$38792$n4609
.sym 54751 $abc$38792$n4185_1
.sym 54752 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 54753 VexRiscv._zz_152_[15]
.sym 54754 $abc$38792$n4183_1
.sym 54755 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 54758 VexRiscv._zz_318_[8]
.sym 54760 VexRiscv.decode_to_execute_RS2[15]
.sym 54761 basesoc_timer0_load_storage[27]
.sym 54762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 54763 VexRiscv._zz_200_[11]
.sym 54764 $abc$38792$n2486
.sym 54765 VexRiscv._zz_337_
.sym 54766 VexRiscv._zz_41_[13]
.sym 54767 VexRiscv._zz_130_[6]
.sym 54768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 54769 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 54771 VexRiscv._zz_152_[16]
.sym 54772 VexRiscv._zz_32_[1]
.sym 54773 VexRiscv._zz_288_[1]
.sym 54774 basesoc_timer0_load_storage[29]
.sym 54775 $abc$38792$n3430_1
.sym 54776 basesoc_timer0_value_status[26]
.sym 54777 VexRiscv._zz_41_[1]
.sym 54778 $abc$38792$n7851
.sym 54779 VexRiscv._zz_32_[1]
.sym 54781 basesoc_timer0_reload_storage[29]
.sym 54782 $PACKER_VCC_NET
.sym 54783 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 54790 VexRiscv._zz_199_
.sym 54793 $abc$38792$n3624
.sym 54795 VexRiscv._zz_200_[5]
.sym 54796 basesoc_uart_rx_fifo_readable
.sym 54797 VexRiscv._zz_195_[7]
.sym 54798 basesoc_uart_phy_source_valid
.sym 54799 $abc$38792$n5557
.sym 54800 $abc$38792$n5426_1
.sym 54804 VexRiscv._zz_318_[6]
.sym 54805 $abc$38792$n5193_1
.sym 54809 basesoc_timer0_load_storage[27]
.sym 54810 basesoc_timer0_en_storage
.sym 54811 $abc$38792$n3388_1
.sym 54812 $abc$38792$n3636
.sym 54813 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54815 VexRiscv._zz_199_
.sym 54816 $abc$38792$n5408_1
.sym 54817 VexRiscv._zz_200_[2]
.sym 54820 basesoc_uart_rx_fifo_level0[4]
.sym 54823 VexRiscv._zz_199_
.sym 54825 VexRiscv._zz_200_[2]
.sym 54828 $abc$38792$n5557
.sym 54834 $abc$38792$n3624
.sym 54835 $abc$38792$n3636
.sym 54836 basesoc_uart_rx_fifo_level0[4]
.sym 54837 basesoc_uart_rx_fifo_readable
.sym 54840 VexRiscv._zz_195_[7]
.sym 54841 $abc$38792$n5408_1
.sym 54843 VexRiscv._zz_318_[6]
.sym 54846 $abc$38792$n5426_1
.sym 54847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54848 $abc$38792$n3388_1
.sym 54853 VexRiscv._zz_200_[5]
.sym 54854 VexRiscv._zz_199_
.sym 54858 basesoc_uart_phy_source_valid
.sym 54860 basesoc_uart_rx_fifo_level0[4]
.sym 54861 $abc$38792$n3636
.sym 54865 basesoc_timer0_load_storage[27]
.sym 54866 basesoc_timer0_en_storage
.sym 54867 $abc$38792$n5193_1
.sym 54869 clk12_$glb_clk
.sym 54870 sys_rst_$glb_sr
.sym 54871 basesoc_timer0_load_storage[24]
.sym 54872 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 54873 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 54874 $abc$38792$n4587
.sym 54875 $abc$38792$n4162_1
.sym 54876 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 54877 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 54878 basesoc_timer0_load_storage[29]
.sym 54880 VexRiscv._zz_152_[15]
.sym 54881 VexRiscv._zz_318_[2]
.sym 54882 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 54884 VexRiscv._zz_193_
.sym 54885 VexRiscv._zz_41_[12]
.sym 54887 $abc$38792$n151
.sym 54889 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 54890 VexRiscv.decode_to_execute_RS2[20]
.sym 54891 VexRiscv._zz_200_[5]
.sym 54892 basesoc_uart_rx_fifo_readable
.sym 54893 VexRiscv._zz_171_[0]
.sym 54894 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 54895 VexRiscv._zz_130_[5]
.sym 54896 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 54897 $abc$38792$n4621
.sym 54898 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 54899 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54901 VexRiscv._zz_152_[15]
.sym 54902 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 54903 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 54904 VexRiscv._zz_318_[9]
.sym 54905 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 54906 VexRiscv._zz_289_[2]
.sym 54912 VexRiscv._zz_318_[7]
.sym 54913 VexRiscv._zz_316_[4]
.sym 54917 VexRiscv._zz_316_[2]
.sym 54919 VexRiscv._zz_316_[7]
.sym 54921 VexRiscv._zz_318_[0]
.sym 54922 VexRiscv._zz_318_[1]
.sym 54924 VexRiscv._zz_318_[3]
.sym 54925 VexRiscv._zz_318_[4]
.sym 54926 VexRiscv._zz_316_[6]
.sym 54927 VexRiscv._zz_318_[6]
.sym 54935 VexRiscv._zz_316_[0]
.sym 54937 VexRiscv._zz_316_[3]
.sym 54939 VexRiscv._zz_318_[2]
.sym 54941 VexRiscv._zz_316_[1]
.sym 54942 VexRiscv._zz_318_[5]
.sym 54943 VexRiscv._zz_316_[5]
.sym 54944 $auto$alumacc.cc:474:replace_alu$3864.C[1]
.sym 54946 VexRiscv._zz_316_[0]
.sym 54947 VexRiscv._zz_318_[0]
.sym 54950 $auto$alumacc.cc:474:replace_alu$3864.C[2]
.sym 54952 VexRiscv._zz_316_[1]
.sym 54953 VexRiscv._zz_318_[1]
.sym 54954 $auto$alumacc.cc:474:replace_alu$3864.C[1]
.sym 54956 $auto$alumacc.cc:474:replace_alu$3864.C[3]
.sym 54958 VexRiscv._zz_316_[2]
.sym 54959 VexRiscv._zz_318_[2]
.sym 54960 $auto$alumacc.cc:474:replace_alu$3864.C[2]
.sym 54962 $auto$alumacc.cc:474:replace_alu$3864.C[4]
.sym 54964 VexRiscv._zz_316_[3]
.sym 54965 VexRiscv._zz_318_[3]
.sym 54966 $auto$alumacc.cc:474:replace_alu$3864.C[3]
.sym 54968 $auto$alumacc.cc:474:replace_alu$3864.C[5]
.sym 54970 VexRiscv._zz_316_[4]
.sym 54971 VexRiscv._zz_318_[4]
.sym 54972 $auto$alumacc.cc:474:replace_alu$3864.C[4]
.sym 54974 $auto$alumacc.cc:474:replace_alu$3864.C[6]
.sym 54976 VexRiscv._zz_316_[5]
.sym 54977 VexRiscv._zz_318_[5]
.sym 54978 $auto$alumacc.cc:474:replace_alu$3864.C[5]
.sym 54980 $auto$alumacc.cc:474:replace_alu$3864.C[7]
.sym 54982 VexRiscv._zz_316_[6]
.sym 54983 VexRiscv._zz_318_[6]
.sym 54984 $auto$alumacc.cc:474:replace_alu$3864.C[6]
.sym 54986 $auto$alumacc.cc:474:replace_alu$3864.C[8]
.sym 54988 VexRiscv._zz_318_[7]
.sym 54989 VexRiscv._zz_316_[7]
.sym 54990 $auto$alumacc.cc:474:replace_alu$3864.C[7]
.sym 54991 $abc$38792$n2459_$glb_ce
.sym 54992 clk12_$glb_clk
.sym 54993 $abc$38792$n149_$glb_sr
.sym 54994 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54995 $abc$38792$n4177_1
.sym 54996 $abc$38792$n4601
.sym 54997 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 54998 $abc$38792$n4607
.sym 54999 $abc$38792$n4603
.sym 55000 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 55001 $abc$38792$n4621
.sym 55005 VexRiscv._zz_318_[31]
.sym 55006 VexRiscv.decode_to_execute_RS2[13]
.sym 55007 VexRiscv.decode_to_execute_RS2[14]
.sym 55008 $abc$38792$n2472
.sym 55009 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 55010 VexRiscv._zz_171_[1]
.sym 55011 $abc$38792$n149
.sym 55012 VexRiscv.decode_to_execute_RS2[31]
.sym 55013 basesoc_timer0_load_storage[24]
.sym 55014 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 55015 VexRiscv._zz_200_[14]
.sym 55016 VexRiscv.decode_to_execute_RS2[26]
.sym 55017 VexRiscv._zz_200_[11]
.sym 55018 $abc$38792$n6292_1
.sym 55019 $abc$38792$n3520_1
.sym 55020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 55021 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 55022 VexRiscv._zz_318_[13]
.sym 55023 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 55024 VexRiscv._zz_199_
.sym 55025 $abc$38792$n6292_1
.sym 55026 VexRiscv._zz_289_[1]
.sym 55027 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55028 VexRiscv._zz_171_[1]
.sym 55029 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 55030 $auto$alumacc.cc:474:replace_alu$3864.C[8]
.sym 55035 VexRiscv._zz_318_[15]
.sym 55036 VexRiscv._zz_316_[11]
.sym 55037 VexRiscv._zz_316_[12]
.sym 55039 VexRiscv._zz_316_[9]
.sym 55040 VexRiscv._zz_316_[15]
.sym 55042 VexRiscv._zz_318_[14]
.sym 55044 VexRiscv._zz_316_[14]
.sym 55045 VexRiscv._zz_318_[9]
.sym 55046 VexRiscv._zz_318_[10]
.sym 55047 VexRiscv._zz_316_[10]
.sym 55055 VexRiscv._zz_318_[11]
.sym 55056 VexRiscv._zz_318_[12]
.sym 55060 VexRiscv._zz_318_[8]
.sym 55063 VexRiscv._zz_316_[8]
.sym 55064 VexRiscv._zz_316_[13]
.sym 55065 VexRiscv._zz_318_[13]
.sym 55067 $auto$alumacc.cc:474:replace_alu$3864.C[9]
.sym 55069 VexRiscv._zz_316_[8]
.sym 55070 VexRiscv._zz_318_[8]
.sym 55071 $auto$alumacc.cc:474:replace_alu$3864.C[8]
.sym 55073 $auto$alumacc.cc:474:replace_alu$3864.C[10]
.sym 55075 VexRiscv._zz_316_[9]
.sym 55076 VexRiscv._zz_318_[9]
.sym 55077 $auto$alumacc.cc:474:replace_alu$3864.C[9]
.sym 55079 $auto$alumacc.cc:474:replace_alu$3864.C[11]
.sym 55081 VexRiscv._zz_316_[10]
.sym 55082 VexRiscv._zz_318_[10]
.sym 55083 $auto$alumacc.cc:474:replace_alu$3864.C[10]
.sym 55085 $auto$alumacc.cc:474:replace_alu$3864.C[12]
.sym 55087 VexRiscv._zz_318_[11]
.sym 55088 VexRiscv._zz_316_[11]
.sym 55089 $auto$alumacc.cc:474:replace_alu$3864.C[11]
.sym 55091 $auto$alumacc.cc:474:replace_alu$3864.C[13]
.sym 55093 VexRiscv._zz_318_[12]
.sym 55094 VexRiscv._zz_316_[12]
.sym 55095 $auto$alumacc.cc:474:replace_alu$3864.C[12]
.sym 55097 $auto$alumacc.cc:474:replace_alu$3864.C[14]
.sym 55099 VexRiscv._zz_316_[13]
.sym 55100 VexRiscv._zz_318_[13]
.sym 55101 $auto$alumacc.cc:474:replace_alu$3864.C[13]
.sym 55103 $auto$alumacc.cc:474:replace_alu$3864.C[15]
.sym 55105 VexRiscv._zz_318_[14]
.sym 55106 VexRiscv._zz_316_[14]
.sym 55107 $auto$alumacc.cc:474:replace_alu$3864.C[14]
.sym 55109 $auto$alumacc.cc:474:replace_alu$3864.C[16]
.sym 55111 VexRiscv._zz_318_[15]
.sym 55112 VexRiscv._zz_316_[15]
.sym 55113 $auto$alumacc.cc:474:replace_alu$3864.C[15]
.sym 55114 $abc$38792$n2459_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55116 $abc$38792$n149_$glb_sr
.sym 55117 $abc$38792$n5428_1
.sym 55118 $abc$38792$n4441_1
.sym 55119 basesoc_ctrl_storage[0]
.sym 55120 basesoc_ctrl_storage[7]
.sym 55121 $abc$38792$n5429_1
.sym 55122 VexRiscv._zz_316_[19]
.sym 55123 $abc$38792$n4617
.sym 55124 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 55127 VexRiscv._zz_318_[18]
.sym 55129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 55130 basesoc_timer0_load_storage[31]
.sym 55131 basesoc_timer0_load_storage[22]
.sym 55133 VexRiscv.CsrPlugin_mepc[27]
.sym 55134 VexRiscv._zz_171_[0]
.sym 55136 VexRiscv.decode_to_execute_RS2[12]
.sym 55137 VexRiscv.decode_to_execute_RS2[24]
.sym 55138 $abc$38792$n3520_1
.sym 55139 $abc$38792$n151
.sym 55141 $abc$38792$n6290_1
.sym 55142 $abc$38792$n3897
.sym 55143 $abc$38792$n3388_1
.sym 55144 VexRiscv._zz_318_[10]
.sym 55145 VexRiscv._zz_41_[1]
.sym 55146 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 55147 $abc$38792$n3388_1
.sym 55149 VexRiscv._zz_318_[15]
.sym 55150 $abc$38792$n5952_1
.sym 55151 $abc$38792$n6288
.sym 55152 VexRiscv._zz_318_[14]
.sym 55153 $auto$alumacc.cc:474:replace_alu$3864.C[16]
.sym 55159 VexRiscv._zz_318_[16]
.sym 55160 VexRiscv._zz_316_[22]
.sym 55162 VexRiscv._zz_318_[19]
.sym 55163 VexRiscv._zz_318_[20]
.sym 55164 VexRiscv._zz_318_[21]
.sym 55165 VexRiscv._zz_318_[22]
.sym 55166 VexRiscv._zz_318_[23]
.sym 55169 VexRiscv._zz_316_[23]
.sym 55170 VexRiscv._zz_316_[18]
.sym 55172 VexRiscv._zz_316_[17]
.sym 55174 VexRiscv._zz_316_[20]
.sym 55176 VexRiscv._zz_318_[17]
.sym 55179 VexRiscv._zz_316_[19]
.sym 55184 VexRiscv._zz_316_[21]
.sym 55185 VexRiscv._zz_318_[18]
.sym 55187 VexRiscv._zz_316_[16]
.sym 55190 $auto$alumacc.cc:474:replace_alu$3864.C[17]
.sym 55192 VexRiscv._zz_318_[16]
.sym 55193 VexRiscv._zz_316_[16]
.sym 55194 $auto$alumacc.cc:474:replace_alu$3864.C[16]
.sym 55196 $auto$alumacc.cc:474:replace_alu$3864.C[18]
.sym 55198 VexRiscv._zz_318_[17]
.sym 55199 VexRiscv._zz_316_[17]
.sym 55200 $auto$alumacc.cc:474:replace_alu$3864.C[17]
.sym 55202 $auto$alumacc.cc:474:replace_alu$3864.C[19]
.sym 55204 VexRiscv._zz_316_[18]
.sym 55205 VexRiscv._zz_318_[18]
.sym 55206 $auto$alumacc.cc:474:replace_alu$3864.C[18]
.sym 55208 $auto$alumacc.cc:474:replace_alu$3864.C[20]
.sym 55210 VexRiscv._zz_318_[19]
.sym 55211 VexRiscv._zz_316_[19]
.sym 55212 $auto$alumacc.cc:474:replace_alu$3864.C[19]
.sym 55214 $auto$alumacc.cc:474:replace_alu$3864.C[21]
.sym 55216 VexRiscv._zz_318_[20]
.sym 55217 VexRiscv._zz_316_[20]
.sym 55218 $auto$alumacc.cc:474:replace_alu$3864.C[20]
.sym 55220 $auto$alumacc.cc:474:replace_alu$3864.C[22]
.sym 55222 VexRiscv._zz_318_[21]
.sym 55223 VexRiscv._zz_316_[21]
.sym 55224 $auto$alumacc.cc:474:replace_alu$3864.C[21]
.sym 55226 $auto$alumacc.cc:474:replace_alu$3864.C[23]
.sym 55228 VexRiscv._zz_318_[22]
.sym 55229 VexRiscv._zz_316_[22]
.sym 55230 $auto$alumacc.cc:474:replace_alu$3864.C[22]
.sym 55232 $auto$alumacc.cc:474:replace_alu$3864.C[24]
.sym 55234 VexRiscv._zz_316_[23]
.sym 55235 VexRiscv._zz_318_[23]
.sym 55236 $auto$alumacc.cc:474:replace_alu$3864.C[23]
.sym 55237 $abc$38792$n2459_$glb_ce
.sym 55238 clk12_$glb_clk
.sym 55239 $abc$38792$n149_$glb_sr
.sym 55240 $abc$38792$n4394
.sym 55241 $abc$38792$n4481_1
.sym 55242 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 55243 $abc$38792$n4454
.sym 55244 VexRiscv.CsrPlugin_mepc[20]
.sym 55245 $abc$38792$n4627
.sym 55246 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 55247 VexRiscv.CsrPlugin_mepc[16]
.sym 55248 VexRiscv._zz_130_[5]
.sym 55252 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 55253 VexRiscv._zz_200_[26]
.sym 55254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55255 basesoc_ctrl_reset_reset_r
.sym 55256 VexRiscv._zz_200_[19]
.sym 55257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 55258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 55259 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55260 VexRiscv._zz_194_[19]
.sym 55261 $abc$38792$n4441_1
.sym 55262 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 55263 $abc$38792$n2486
.sym 55264 VexRiscv._zz_323_[0]
.sym 55265 VexRiscv._zz_288_[1]
.sym 55266 VexRiscv._zz_195_[8]
.sym 55267 $abc$38792$n3430_1
.sym 55268 basesoc_timer0_reload_storage[29]
.sym 55269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 55270 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55271 $abc$38792$n3431
.sym 55272 VexRiscv._zz_318_[23]
.sym 55273 VexRiscv._zz_41_[1]
.sym 55274 $PACKER_VCC_NET
.sym 55275 VexRiscv._zz_32_[1]
.sym 55276 $auto$alumacc.cc:474:replace_alu$3864.C[24]
.sym 55281 VexRiscv._zz_318_[31]
.sym 55283 VexRiscv._zz_318_[25]
.sym 55286 VexRiscv._zz_316_[25]
.sym 55290 VexRiscv._zz_316_[26]
.sym 55291 VexRiscv._zz_316_[24]
.sym 55293 VexRiscv._zz_316_[30]
.sym 55294 VexRiscv._zz_318_[28]
.sym 55295 VexRiscv._zz_316_[28]
.sym 55297 VexRiscv._zz_316_[27]
.sym 55299 VexRiscv._zz_316_[29]
.sym 55300 VexRiscv._zz_318_[26]
.sym 55304 VexRiscv._zz_316_[31]
.sym 55306 VexRiscv._zz_318_[24]
.sym 55309 VexRiscv._zz_318_[27]
.sym 55311 VexRiscv._zz_318_[29]
.sym 55312 VexRiscv._zz_318_[30]
.sym 55313 $auto$alumacc.cc:474:replace_alu$3864.C[25]
.sym 55315 VexRiscv._zz_316_[24]
.sym 55316 VexRiscv._zz_318_[24]
.sym 55317 $auto$alumacc.cc:474:replace_alu$3864.C[24]
.sym 55319 $auto$alumacc.cc:474:replace_alu$3864.C[26]
.sym 55321 VexRiscv._zz_318_[25]
.sym 55322 VexRiscv._zz_316_[25]
.sym 55323 $auto$alumacc.cc:474:replace_alu$3864.C[25]
.sym 55325 $auto$alumacc.cc:474:replace_alu$3864.C[27]
.sym 55327 VexRiscv._zz_318_[26]
.sym 55328 VexRiscv._zz_316_[26]
.sym 55329 $auto$alumacc.cc:474:replace_alu$3864.C[26]
.sym 55331 $auto$alumacc.cc:474:replace_alu$3864.C[28]
.sym 55333 VexRiscv._zz_316_[27]
.sym 55334 VexRiscv._zz_318_[27]
.sym 55335 $auto$alumacc.cc:474:replace_alu$3864.C[27]
.sym 55337 $auto$alumacc.cc:474:replace_alu$3864.C[29]
.sym 55339 VexRiscv._zz_316_[28]
.sym 55340 VexRiscv._zz_318_[28]
.sym 55341 $auto$alumacc.cc:474:replace_alu$3864.C[28]
.sym 55343 $auto$alumacc.cc:474:replace_alu$3864.C[30]
.sym 55345 VexRiscv._zz_316_[29]
.sym 55346 VexRiscv._zz_318_[29]
.sym 55347 $auto$alumacc.cc:474:replace_alu$3864.C[29]
.sym 55349 $auto$alumacc.cc:474:replace_alu$3864.C[31]
.sym 55351 VexRiscv._zz_316_[30]
.sym 55352 VexRiscv._zz_318_[30]
.sym 55353 $auto$alumacc.cc:474:replace_alu$3864.C[30]
.sym 55355 $auto$alumacc.cc:474:replace_alu$3864.C[32]
.sym 55357 VexRiscv._zz_318_[31]
.sym 55358 VexRiscv._zz_316_[31]
.sym 55359 $auto$alumacc.cc:474:replace_alu$3864.C[31]
.sym 55360 $abc$38792$n2459_$glb_ce
.sym 55361 clk12_$glb_clk
.sym 55362 $abc$38792$n149_$glb_sr
.sym 55363 $abc$38792$n3897
.sym 55364 $abc$38792$n5435
.sym 55365 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 55366 $abc$38792$n6430_1
.sym 55367 $abc$38792$n5452
.sym 55368 $abc$38792$n5450
.sym 55369 $abc$38792$n60
.sym 55370 $abc$38792$n54
.sym 55372 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 55373 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 55374 VexRiscv._zz_35_[2]
.sym 55375 VexRiscv._zz_199_
.sym 55376 VexRiscv._zz_193_
.sym 55377 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 55378 $abc$38792$n151
.sym 55379 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 55380 VexRiscv._zz_200_[23]
.sym 55381 $abc$38792$n151
.sym 55382 VexRiscv._zz_288_[8]
.sym 55383 $abc$38792$n4386
.sym 55384 $abc$38792$n4353
.sym 55385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 55386 VexRiscv.lastStagePc[20]
.sym 55387 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 55389 VexRiscv._zz_136_[6]
.sym 55390 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 55391 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 55392 VexRiscv._zz_318_[9]
.sym 55393 VexRiscv._zz_79_[1]
.sym 55394 VexRiscv._zz_318_[28]
.sym 55395 VexRiscv.execute_arbitration_isValid
.sym 55396 $abc$38792$n6362
.sym 55397 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 55398 VexRiscv._zz_289_[2]
.sym 55399 $auto$alumacc.cc:474:replace_alu$3864.C[32]
.sym 55404 VexRiscv._zz_195_[16]
.sym 55405 VexRiscv._zz_318_[32]
.sym 55412 VexRiscv._zz_195_[9]
.sym 55413 VexRiscv._zz_318_[24]
.sym 55414 VexRiscv._zz_318_[10]
.sym 55415 $abc$38792$n5408_1
.sym 55419 $abc$38792$n3388_1
.sym 55420 VexRiscv._zz_316_[32]
.sym 55421 VexRiscv._zz_318_[15]
.sym 55424 VexRiscv._zz_195_[6]
.sym 55425 VexRiscv._zz_318_[8]
.sym 55428 VexRiscv._zz_195_[25]
.sym 55429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 55430 $abc$38792$n5438
.sym 55432 VexRiscv._zz_318_[5]
.sym 55433 VexRiscv._zz_195_[11]
.sym 55436 $auto$alumacc.cc:474:replace_alu$3864.C[33]
.sym 55438 VexRiscv._zz_318_[32]
.sym 55439 VexRiscv._zz_316_[32]
.sym 55440 $auto$alumacc.cc:474:replace_alu$3864.C[32]
.sym 55444 VexRiscv._zz_316_[32]
.sym 55445 VexRiscv._zz_318_[32]
.sym 55446 $auto$alumacc.cc:474:replace_alu$3864.C[33]
.sym 55449 $abc$38792$n5408_1
.sym 55450 VexRiscv._zz_318_[10]
.sym 55451 VexRiscv._zz_195_[11]
.sym 55456 VexRiscv._zz_195_[16]
.sym 55457 VexRiscv._zz_318_[15]
.sym 55458 $abc$38792$n5408_1
.sym 55461 $abc$38792$n5408_1
.sym 55462 VexRiscv._zz_318_[5]
.sym 55463 VexRiscv._zz_195_[6]
.sym 55468 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 55469 $abc$38792$n5438
.sym 55470 $abc$38792$n3388_1
.sym 55474 VexRiscv._zz_318_[8]
.sym 55475 $abc$38792$n5408_1
.sym 55476 VexRiscv._zz_195_[9]
.sym 55480 $abc$38792$n5408_1
.sym 55481 VexRiscv._zz_195_[25]
.sym 55482 VexRiscv._zz_318_[24]
.sym 55483 $abc$38792$n2459_$glb_ce
.sym 55484 clk12_$glb_clk
.sym 55485 $abc$38792$n149_$glb_sr
.sym 55486 VexRiscv._zz_288_[1]
.sym 55487 $abc$38792$n3450
.sym 55488 VexRiscv._zz_41_[2]
.sym 55489 $abc$38792$n3431
.sym 55490 VexRiscv._zz_41_[1]
.sym 55491 VexRiscv._zz_32_[1]
.sym 55492 $abc$38792$n6431_1
.sym 55493 VexRiscv._zz_32_[0]
.sym 55498 VexRiscv._zz_195_[9]
.sym 55499 $abc$38792$n60
.sym 55500 VexRiscv.decode_to_execute_RS2[30]
.sym 55501 VexRiscv._zz_288_[9]
.sym 55502 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 55503 $abc$38792$n7852
.sym 55504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 55505 VexRiscv._zz_79_[4]
.sym 55506 VexRiscv._zz_200_[4]
.sym 55507 $abc$38792$n7852
.sym 55508 $abc$38792$n5423_1
.sym 55509 $abc$38792$n5408_1
.sym 55510 VexRiscv._zz_289_[1]
.sym 55511 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 55512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 55514 VexRiscv._zz_318_[13]
.sym 55516 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 55517 $abc$38792$n149
.sym 55518 VexRiscv._zz_79_[2]
.sym 55519 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55520 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55521 $abc$38792$n6292_1
.sym 55528 VexRiscv.execute_to_memory_IS_DIV
.sym 55529 $abc$38792$n6418_1
.sym 55530 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 55532 $abc$38792$n5425_1
.sym 55533 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55537 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 55538 $abc$38792$n5414_1
.sym 55539 $abc$38792$n5506_1
.sym 55540 VexRiscv.execute_to_memory_IS_DIV
.sym 55541 $abc$38792$n5413_1
.sym 55542 $abc$38792$n5514_1
.sym 55544 VexRiscv._zz_318_[23]
.sym 55546 VexRiscv._zz_195_[5]
.sym 55547 VexRiscv._zz_195_[3]
.sym 55548 VexRiscv._zz_318_[2]
.sym 55549 $abc$38792$n3055
.sym 55550 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 55552 VexRiscv._zz_318_[4]
.sym 55553 $abc$38792$n3388_1
.sym 55554 VexRiscv._zz_195_[24]
.sym 55556 VexRiscv._zz_124_
.sym 55557 $abc$38792$n5408_1
.sym 55558 VexRiscv.memory_arbitration_isValid
.sym 55560 $abc$38792$n5514_1
.sym 55561 $abc$38792$n5506_1
.sym 55562 $abc$38792$n6418_1
.sym 55563 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 55566 VexRiscv._zz_318_[23]
.sym 55568 $abc$38792$n5408_1
.sym 55569 VexRiscv._zz_195_[24]
.sym 55572 VexRiscv.memory_arbitration_isValid
.sym 55573 $abc$38792$n5413_1
.sym 55574 VexRiscv.execute_to_memory_IS_DIV
.sym 55575 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 55578 VexRiscv._zz_318_[2]
.sym 55580 $abc$38792$n5408_1
.sym 55581 VexRiscv._zz_195_[3]
.sym 55584 VexRiscv._zz_318_[4]
.sym 55585 VexRiscv._zz_195_[5]
.sym 55587 $abc$38792$n5408_1
.sym 55590 VexRiscv.execute_to_memory_IS_DIV
.sym 55591 VexRiscv.memory_arbitration_isValid
.sym 55592 $abc$38792$n5425_1
.sym 55593 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55597 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 55598 $abc$38792$n5414_1
.sym 55599 $abc$38792$n3388_1
.sym 55605 $abc$38792$n3055
.sym 55606 $abc$38792$n2423_$glb_ce
.sym 55607 clk12_$glb_clk
.sym 55608 VexRiscv._zz_124_
.sym 55609 $abc$38792$n5443
.sym 55610 VexRiscv._zz_35_[12]
.sym 55611 VexRiscv._zz_35_[15]
.sym 55612 $abc$38792$n6291
.sym 55613 $abc$38792$n6362
.sym 55614 $abc$38792$n6293_1
.sym 55615 VexRiscv.execute_to_memory_BRANCH_DO
.sym 55616 $abc$38792$n6294
.sym 55618 VexRiscv._zz_35_[4]
.sym 55620 basesoc_uart_rx_fifo_wrport_we
.sym 55622 VexRiscv.execute_to_memory_IS_DIV
.sym 55623 VexRiscv._zz_288_[4]
.sym 55624 $abc$38792$n3388_1
.sym 55625 VexRiscv._zz_288_[6]
.sym 55627 $abc$38792$n3432
.sym 55628 basesoc_timer0_reload_storage[25]
.sym 55629 $abc$38792$n2482
.sym 55630 $abc$38792$n5514_1
.sym 55631 $abc$38792$n5420_1
.sym 55632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 55633 $abc$38792$n6290_1
.sym 55635 $abc$38792$n6288
.sym 55637 VexRiscv._zz_41_[1]
.sym 55638 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 55639 $abc$38792$n3388_1
.sym 55642 VexRiscv._zz_288_[3]
.sym 55643 $abc$38792$n5947_1
.sym 55644 VexRiscv.memory_arbitration_isValid
.sym 55652 VexRiscv.memory_arbitration_isValid
.sym 55653 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 55655 VexRiscv._zz_318_[11]
.sym 55657 VexRiscv._zz_195_[19]
.sym 55658 VexRiscv._zz_318_[17]
.sym 55659 VexRiscv._zz_318_[25]
.sym 55660 $abc$38792$n3411_1
.sym 55661 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55662 VexRiscv._zz_195_[18]
.sym 55665 $abc$38792$n3388_1
.sym 55667 VexRiscv._zz_318_[12]
.sym 55670 VexRiscv._zz_195_[12]
.sym 55671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 55672 VexRiscv._zz_318_[18]
.sym 55674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55675 $abc$38792$n5441
.sym 55676 VexRiscv._zz_195_[13]
.sym 55677 $abc$38792$n5408_1
.sym 55678 VexRiscv.execute_to_memory_IS_DIV
.sym 55679 $abc$38792$n5440
.sym 55680 VexRiscv._zz_195_[26]
.sym 55681 $abc$38792$n3409_1
.sym 55683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 55684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 55685 $abc$38792$n3409_1
.sym 55686 $abc$38792$n3411_1
.sym 55689 VexRiscv._zz_318_[11]
.sym 55690 $abc$38792$n5408_1
.sym 55692 VexRiscv._zz_195_[12]
.sym 55695 $abc$38792$n5408_1
.sym 55696 VexRiscv._zz_195_[19]
.sym 55697 VexRiscv._zz_318_[18]
.sym 55702 $abc$38792$n5408_1
.sym 55703 VexRiscv._zz_195_[26]
.sym 55704 VexRiscv._zz_318_[25]
.sym 55708 VexRiscv._zz_195_[18]
.sym 55709 $abc$38792$n5408_1
.sym 55710 VexRiscv._zz_318_[17]
.sym 55713 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 55714 $abc$38792$n3388_1
.sym 55716 $abc$38792$n5441
.sym 55719 $abc$38792$n5408_1
.sym 55720 VexRiscv._zz_195_[13]
.sym 55722 VexRiscv._zz_318_[12]
.sym 55725 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 55726 VexRiscv.memory_arbitration_isValid
.sym 55727 VexRiscv.execute_to_memory_IS_DIV
.sym 55728 $abc$38792$n5440
.sym 55729 $abc$38792$n2423_$glb_ce
.sym 55730 clk12_$glb_clk
.sym 55732 $abc$38792$n5470
.sym 55733 $abc$38792$n6287_1
.sym 55734 $abc$38792$n6289_1
.sym 55735 VexRiscv._zz_35_[21]
.sym 55736 VexRiscv.CsrPlugin_mtval[11]
.sym 55737 $abc$38792$n6292_1
.sym 55738 $abc$38792$n6290_1
.sym 55739 $abc$38792$n6288
.sym 55743 $abc$38792$n3636
.sym 55744 VexRiscv._zz_37_[1]
.sym 55746 VexRiscv.memory_arbitration_isValid
.sym 55747 $abc$38792$n5506_1
.sym 55749 $abc$38792$n5541_1
.sym 55750 $abc$38792$n5462
.sym 55751 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 55752 $abc$38792$n5483_1
.sym 55754 $abc$38792$n5459
.sym 55755 VexRiscv._zz_35_[15]
.sym 55756 VexRiscv._zz_35_[2]
.sym 55757 VexRiscv._zz_289_[0]
.sym 55758 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55759 VexRiscv._zz_330_
.sym 55761 $PACKER_VCC_NET
.sym 55762 VexRiscv._zz_330_
.sym 55764 VexRiscv._zz_288_[0]
.sym 55765 $abc$38792$n5611
.sym 55766 $PACKER_VCC_NET
.sym 55767 $abc$38792$n3388_1
.sym 55775 VexRiscv._zz_330_
.sym 55776 $abc$38792$n3388_1
.sym 55777 VexRiscv._zz_136_[25]
.sym 55781 VexRiscv._zz_194_[18]
.sym 55782 VexRiscv._zz_195_[22]
.sym 55783 VexRiscv._zz_195_[19]
.sym 55784 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55786 $abc$38792$n5447
.sym 55787 $abc$38792$n5408_1
.sym 55788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 55789 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55790 VexRiscv.execute_to_memory_IS_DIV
.sym 55792 VexRiscv._zz_318_[21]
.sym 55793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 55794 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55797 VexRiscv._zz_195_[23]
.sym 55798 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 55799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 55800 $abc$38792$n5446
.sym 55801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 55802 VexRiscv._zz_318_[22]
.sym 55804 VexRiscv.memory_arbitration_isValid
.sym 55808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 55812 $abc$38792$n5408_1
.sym 55814 VexRiscv._zz_318_[21]
.sym 55815 VexRiscv._zz_195_[22]
.sym 55818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 55819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 55820 VexRiscv._zz_136_[25]
.sym 55821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 55825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55826 $abc$38792$n3388_1
.sym 55827 $abc$38792$n5447
.sym 55830 VexRiscv._zz_330_
.sym 55831 VexRiscv._zz_194_[18]
.sym 55832 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55833 VexRiscv._zz_195_[19]
.sym 55839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 55842 $abc$38792$n5446
.sym 55843 VexRiscv.execute_to_memory_IS_DIV
.sym 55844 VexRiscv.memory_arbitration_isValid
.sym 55845 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55848 $abc$38792$n5408_1
.sym 55850 VexRiscv._zz_195_[23]
.sym 55851 VexRiscv._zz_318_[22]
.sym 55852 $abc$38792$n2423_$glb_ce
.sym 55853 clk12_$glb_clk
.sym 55855 $abc$38792$n5456
.sym 55856 VexRiscv._zz_130_[2]
.sym 55857 VexRiscv._zz_288_[0]
.sym 55858 VexRiscv._zz_41_[0]
.sym 55859 VexRiscv._zz_288_[3]
.sym 55860 VexRiscv._zz_35_[7]
.sym 55861 VexRiscv._zz_200_[2]
.sym 55862 $abc$38792$n5465
.sym 55865 sys_rst
.sym 55869 $abc$38792$n5549_1
.sym 55871 VexRiscv.execute_to_memory_IS_DIV
.sym 55872 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 55876 $abc$38792$n5537_1
.sym 55877 VexRiscv._zz_130_[3]
.sym 55878 VexRiscv.execute_to_memory_IS_DIV
.sym 55879 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 55883 $abc$38792$n5506_1
.sym 55885 VexRiscv._zz_289_[2]
.sym 55886 $abc$38792$n5610
.sym 55887 VexRiscv._zz_318_[28]
.sym 55888 VexRiscv._zz_35_[13]
.sym 55889 VexRiscv._zz_195_[28]
.sym 55890 VexRiscv._zz_35_[15]
.sym 55896 VexRiscv._zz_194_[19]
.sym 55897 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55899 $abc$38792$n5408_1
.sym 55900 VexRiscv._zz_318_[30]
.sym 55902 VexRiscv.memory_arbitration_isValid
.sym 55904 VexRiscv._zz_195_[30]
.sym 55905 VexRiscv._zz_195_[20]
.sym 55906 VexRiscv._zz_318_[29]
.sym 55907 $abc$38792$n5408_1
.sym 55911 VexRiscv._zz_194_[25]
.sym 55912 VexRiscv._zz_318_[31]
.sym 55915 VexRiscv.execute_to_memory_IS_MUL
.sym 55917 VexRiscv._zz_195_[32]
.sym 55918 VexRiscv._zz_195_[26]
.sym 55919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 55920 VexRiscv._zz_195_[31]
.sym 55922 VexRiscv._zz_330_
.sym 55927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 55929 VexRiscv._zz_194_[19]
.sym 55930 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55931 VexRiscv._zz_195_[20]
.sym 55932 VexRiscv._zz_330_
.sym 55935 VexRiscv._zz_195_[32]
.sym 55936 VexRiscv._zz_318_[31]
.sym 55937 $abc$38792$n5408_1
.sym 55941 VexRiscv._zz_194_[25]
.sym 55942 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55943 VexRiscv._zz_195_[26]
.sym 55944 VexRiscv._zz_330_
.sym 55947 VexRiscv.execute_to_memory_IS_MUL
.sym 55948 VexRiscv.memory_arbitration_isValid
.sym 55953 $abc$38792$n5408_1
.sym 55954 VexRiscv._zz_195_[30]
.sym 55956 VexRiscv._zz_318_[29]
.sym 55959 VexRiscv._zz_195_[31]
.sym 55960 VexRiscv._zz_318_[30]
.sym 55961 $abc$38792$n5408_1
.sym 55965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 55973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 55975 $abc$38792$n2423_$glb_ce
.sym 55976 clk12_$glb_clk
.sym 55978 VexRiscv._zz_255_[1]
.sym 55979 $abc$38792$n5635
.sym 55980 VexRiscv._zz_79_[7]
.sym 55981 $abc$38792$n5940_1
.sym 55982 $abc$38792$n5624_1
.sym 55983 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 55984 $abc$38792$n5954_1
.sym 55985 $abc$38792$n5958_1
.sym 55990 VexRiscv._zz_318_[19]
.sym 55991 $abc$38792$n2482
.sym 55992 VexRiscv._zz_79_[15]
.sym 55994 $abc$38792$n5501
.sym 55995 $abc$38792$n5408_1
.sym 55997 $abc$38792$n2482
.sym 55998 $abc$38792$n3388_1
.sym 55999 $abc$38792$n5952_1
.sym 56000 $abc$38792$n5495
.sym 56001 VexRiscv._zz_288_[0]
.sym 56002 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 56005 $abc$38792$n5537_1
.sym 56006 VexRiscv._zz_79_[2]
.sym 56007 VexRiscv._zz_79_[1]
.sym 56008 VexRiscv._zz_35_[20]
.sym 56010 VexRiscv._zz_79_[1]
.sym 56011 VexRiscv._zz_255_[1]
.sym 56013 VexRiscv._zz_195_[17]
.sym 56020 VexRiscv.memory_arbitration_isValid
.sym 56021 VexRiscv._zz_318_[20]
.sym 56022 $abc$38792$n3388_1
.sym 56023 $abc$38792$n5467
.sym 56026 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 56027 VexRiscv.execute_to_memory_IS_DIV
.sym 56028 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 56029 VexRiscv.lastStagePc[27]
.sym 56030 VexRiscv._zz_318_[27]
.sym 56033 $abc$38792$n5468
.sym 56034 VexRiscv.CsrPlugin_mepc[27]
.sym 56036 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 56037 $abc$38792$n7852
.sym 56039 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 56043 VexRiscv._zz_195_[21]
.sym 56046 $abc$38792$n5408_1
.sym 56048 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 56049 VexRiscv._zz_195_[28]
.sym 56050 $abc$38792$n2482
.sym 56055 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 56059 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 56067 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 56070 VexRiscv.lastStagePc[27]
.sym 56071 $abc$38792$n2482
.sym 56073 VexRiscv.CsrPlugin_mepc[27]
.sym 56076 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 56077 $abc$38792$n3388_1
.sym 56079 $abc$38792$n5468
.sym 56082 VexRiscv._zz_195_[28]
.sym 56083 $abc$38792$n5408_1
.sym 56085 VexRiscv._zz_318_[27]
.sym 56088 VexRiscv._zz_318_[20]
.sym 56089 VexRiscv._zz_195_[21]
.sym 56090 $abc$38792$n5408_1
.sym 56094 VexRiscv.execute_to_memory_IS_DIV
.sym 56095 $abc$38792$n5467
.sym 56096 VexRiscv.memory_arbitration_isValid
.sym 56097 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 56098 $abc$38792$n7852
.sym 56099 clk12_$glb_clk
.sym 56101 $abc$38792$n5959_1
.sym 56102 $abc$38792$n5636_1
.sym 56103 $abc$38792$n5602
.sym 56104 VexRiscv._zz_79_[11]
.sym 56105 $abc$38792$n5949_1
.sym 56106 $abc$38792$n5625_1
.sym 56107 $abc$38792$n5955_1
.sym 56108 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 56112 basesoc_uart_rx_fifo_do_read
.sym 56115 $abc$38792$n5489_1
.sym 56118 $abc$38792$n5611
.sym 56120 VexRiscv._zz_255_[1]
.sym 56121 $abc$38792$n4408
.sym 56124 VexRiscv.memory_arbitration_isValid
.sym 56127 $abc$38792$n5947_1
.sym 56130 $abc$38792$n6427_1
.sym 56142 VexRiscv._zz_255_[1]
.sym 56143 VexRiscv.memory_arbitration_isValid
.sym 56145 $abc$38792$n5492_1
.sym 56148 $abc$38792$n3388_1
.sym 56151 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 56153 VexRiscv._zz_195_[29]
.sym 56158 VexRiscv.execute_to_memory_IS_DIV
.sym 56159 VexRiscv._zz_318_[28]
.sym 56160 VexRiscv._zz_35_[15]
.sym 56161 VexRiscv._zz_35_[2]
.sym 56164 $abc$38792$n5408_1
.sym 56165 $abc$38792$n5491
.sym 56168 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 56169 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 56181 VexRiscv.memory_arbitration_isValid
.sym 56182 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 56183 $abc$38792$n5491
.sym 56184 VexRiscv.execute_to_memory_IS_DIV
.sym 56194 $abc$38792$n5408_1
.sym 56195 VexRiscv._zz_318_[28]
.sym 56196 VexRiscv._zz_195_[29]
.sym 56199 VexRiscv._zz_255_[1]
.sym 56201 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 56205 VexRiscv._zz_35_[2]
.sym 56211 VexRiscv._zz_35_[15]
.sym 56217 $abc$38792$n5492_1
.sym 56219 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 56220 $abc$38792$n3388_1
.sym 56222 clk12_$glb_clk
.sym 56223 VexRiscv.reset_$glb_sr
.sym 56224 VexRiscv._zz_50_[7]
.sym 56225 $abc$38792$n5948_1
.sym 56226 VexRiscv._zz_50_[8]
.sym 56227 VexRiscv._zz_50_[9]
.sym 56228 VexRiscv._zz_50_[11]
.sym 56229 VexRiscv._zz_50_[10]
.sym 56230 $abc$38792$n5950_1
.sym 56231 $abc$38792$n5947_1
.sym 56232 VexRiscv._zz_161_
.sym 56237 VexRiscv.memory_arbitration_isValid
.sym 56238 $abc$38792$n5506_1
.sym 56239 $abc$38792$n5610
.sym 56240 $abc$38792$n5506_1
.sym 56241 $abc$38792$n5545_1
.sym 56242 VexRiscv._zz_161_
.sym 56244 VexRiscv._zz_161_
.sym 56245 $abc$38792$n6429_1
.sym 56246 $abc$38792$n5574_1
.sym 56249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 56250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 56255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 56266 $abc$38792$n3740
.sym 56271 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 56279 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 56282 sys_rst
.sym 56285 basesoc_uart_rx_fifo_wrport_we
.sym 56286 VexRiscv._zz_321_
.sym 56292 $abc$38792$n149
.sym 56293 basesoc_uart_rx_fifo_do_read
.sym 56328 basesoc_uart_rx_fifo_do_read
.sym 56329 basesoc_uart_rx_fifo_wrport_we
.sym 56330 sys_rst
.sym 56334 $abc$38792$n149
.sym 56335 $abc$38792$n3740
.sym 56337 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 56340 VexRiscv._zz_321_
.sym 56341 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 56342 $abc$38792$n3740
.sym 56350 basesoc_uart_phy_sink_ready
.sym 56356 $abc$38792$n3740
.sym 56362 $abc$38792$n5606
.sym 56364 $abc$38792$n5947_1
.sym 56365 VexRiscv._zz_161_
.sym 56367 basesoc_uart_phy_tx_busy
.sym 56370 $abc$38792$n5943_1
.sym 56371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 56390 $abc$38792$n5802
.sym 56392 $abc$38792$n5808
.sym 56393 basesoc_uart_rx_fifo_level0[0]
.sym 56398 $abc$38792$n5801
.sym 56400 $abc$38792$n5807
.sym 56403 basesoc_uart_rx_fifo_level0[3]
.sym 56407 basesoc_uart_rx_fifo_wrport_we
.sym 56411 basesoc_uart_rx_fifo_level0[4]
.sym 56415 $abc$38792$n2291
.sym 56416 basesoc_uart_rx_fifo_level0[1]
.sym 56417 basesoc_uart_rx_fifo_level0[2]
.sym 56420 $nextpnr_ICESTORM_LC_8$O
.sym 56422 basesoc_uart_rx_fifo_level0[0]
.sym 56426 $auto$alumacc.cc:474:replace_alu$3861.C[2]
.sym 56429 basesoc_uart_rx_fifo_level0[1]
.sym 56432 $auto$alumacc.cc:474:replace_alu$3861.C[3]
.sym 56435 basesoc_uart_rx_fifo_level0[2]
.sym 56436 $auto$alumacc.cc:474:replace_alu$3861.C[2]
.sym 56438 $auto$alumacc.cc:474:replace_alu$3861.C[4]
.sym 56440 basesoc_uart_rx_fifo_level0[3]
.sym 56442 $auto$alumacc.cc:474:replace_alu$3861.C[3]
.sym 56446 basesoc_uart_rx_fifo_level0[4]
.sym 56448 $auto$alumacc.cc:474:replace_alu$3861.C[4]
.sym 56451 basesoc_uart_rx_fifo_wrport_we
.sym 56453 $abc$38792$n5801
.sym 56454 $abc$38792$n5802
.sym 56457 basesoc_uart_rx_fifo_level0[2]
.sym 56458 basesoc_uart_rx_fifo_level0[0]
.sym 56459 basesoc_uart_rx_fifo_level0[3]
.sym 56460 basesoc_uart_rx_fifo_level0[1]
.sym 56463 basesoc_uart_rx_fifo_wrport_we
.sym 56464 $abc$38792$n5808
.sym 56465 $abc$38792$n5807
.sym 56467 $abc$38792$n2291
.sym 56468 clk12_$glb_clk
.sym 56469 sys_rst_$glb_sr
.sym 56479 VexRiscv._zz_35_[26]
.sym 56480 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 56481 basesoc_uart_phy_sink_ready
.sym 56484 $abc$38792$n5560
.sym 56487 $abc$38792$n3602_1
.sym 56488 VexRiscv._zz_79_[1]
.sym 56514 clk12
.sym 56538 clk12
.sym 56542 user_sw2
.sym 56581 $abc$38792$n6290_1
.sym 56583 $abc$38792$n6288
.sym 56585 $abc$38792$n5954_1
.sym 56587 VexRiscv._zz_200_[0]
.sym 56590 basesoc_timer0_load_storage[15]
.sym 56591 VexRiscv._zz_130_[2]
.sym 56592 VexRiscv._zz_44_[0]
.sym 56599 basesoc_timer0_value[16]
.sym 56633 basesoc_dat_w[4]
.sym 56637 basesoc_dat_w[7]
.sym 56638 $abc$38792$n2310
.sym 56659 basesoc_dat_w[7]
.sym 56665 basesoc_dat_w[4]
.sym 56690 $abc$38792$n2310
.sym 56691 clk12_$glb_clk
.sym 56692 sys_rst_$glb_sr
.sym 56697 basesoc_we
.sym 56698 basesoc_dat_w[2]
.sym 56701 basesoc_adr[0]
.sym 56711 slave_sel_r[1]
.sym 56712 spiflash_bus_dat_r[26]
.sym 56713 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 56714 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 56715 basesoc_timer0_load_storage[15]
.sym 56717 $abc$38792$n4898_1
.sym 56718 $abc$38792$n3702
.sym 56720 $abc$38792$n4898_1
.sym 56739 VexRiscv.decode_to_execute_RS2[27]
.sym 56740 spiflash_bus_dat_r[22]
.sym 56763 basesoc_dat_w[2]
.sym 56779 spiflash_bus_dat_r[21]
.sym 56781 array_muxed0[1]
.sym 56783 $abc$38792$n3702
.sym 56792 spiflash_bus_dat_r[20]
.sym 56795 array_muxed0[11]
.sym 56796 spiflash_bus_dat_r[10]
.sym 56801 $abc$38792$n2354
.sym 56805 array_muxed0[12]
.sym 56807 spiflash_bus_dat_r[10]
.sym 56808 array_muxed0[1]
.sym 56809 $abc$38792$n3702
.sym 56837 array_muxed0[11]
.sym 56838 spiflash_bus_dat_r[20]
.sym 56840 $abc$38792$n3702
.sym 56850 $abc$38792$n3702
.sym 56851 spiflash_bus_dat_r[21]
.sym 56852 array_muxed0[12]
.sym 56853 $abc$38792$n2354
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 $abc$38792$n4888_1
.sym 56863 array_muxed1[27]
.sym 56866 VexRiscv._zz_287_[0]
.sym 56867 basesoc_timer0_value[5]
.sym 56870 $abc$38792$n3546_1
.sym 56871 sys_rst
.sym 56873 basesoc_adr[1]
.sym 56874 array_muxed0[8]
.sym 56876 $abc$38792$n149
.sym 56877 array_muxed1[8]
.sym 56878 array_muxed0[4]
.sym 56879 array_muxed0[5]
.sym 56880 VexRiscv._zz_130_[7]
.sym 56881 basesoc_timer0_value_status[15]
.sym 56883 VexRiscv._zz_130_[1]
.sym 56884 basesoc_adr[0]
.sym 56885 $abc$38792$n4961_1
.sym 56886 array_muxed1[0]
.sym 56887 spiflash_bus_dat_r[21]
.sym 56888 VexRiscv._zz_294_
.sym 56889 VexRiscv._zz_130_[3]
.sym 56890 array_muxed1[15]
.sym 56897 VexRiscv._zz_171_[0]
.sym 56898 VexRiscv._zz_130_[7]
.sym 56899 VexRiscv._zz_130_[1]
.sym 56900 VexRiscv._zz_130_[3]
.sym 56901 basesoc_adr[0]
.sym 56902 VexRiscv._zz_130_[6]
.sym 56907 VexRiscv.decode_to_execute_RS2[15]
.sym 56909 VexRiscv.decode_to_execute_RS2[9]
.sym 56910 VexRiscv._zz_171_[0]
.sym 56913 basesoc_adr[1]
.sym 56915 $abc$38792$n7851
.sym 56916 VexRiscv.decode_to_execute_RS2[14]
.sym 56918 VexRiscv._zz_171_[1]
.sym 56922 VexRiscv._zz_130_[2]
.sym 56926 VexRiscv._zz_171_[1]
.sym 56936 VexRiscv.decode_to_execute_RS2[15]
.sym 56937 VexRiscv._zz_171_[1]
.sym 56938 VexRiscv._zz_130_[7]
.sym 56939 VexRiscv._zz_171_[0]
.sym 56942 basesoc_adr[0]
.sym 56944 basesoc_adr[1]
.sym 56948 VexRiscv.decode_to_execute_RS2[14]
.sym 56949 VexRiscv._zz_171_[0]
.sym 56950 VexRiscv._zz_130_[6]
.sym 56951 VexRiscv._zz_171_[1]
.sym 56954 VexRiscv._zz_171_[0]
.sym 56955 VexRiscv.decode_to_execute_RS2[9]
.sym 56956 VexRiscv._zz_130_[1]
.sym 56957 VexRiscv._zz_171_[1]
.sym 56961 VexRiscv._zz_130_[2]
.sym 56972 VexRiscv._zz_130_[3]
.sym 56976 $abc$38792$n7851
.sym 56977 clk12_$glb_clk
.sym 56979 basesoc_vexriscv_dbus_adr[3]
.sym 56980 array_muxed1[0]
.sym 56981 basesoc_vexriscv_dbus_adr[7]
.sym 56982 array_muxed1[19]
.sym 56983 basesoc_vexriscv_dbus_adr[21]
.sym 56984 basesoc_vexriscv_dbus_adr[2]
.sym 56986 basesoc_vexriscv_dbus_adr[0]
.sym 56989 basesoc_timer0_value[23]
.sym 56990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 56991 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 56993 $abc$38792$n3353_1
.sym 56994 $abc$38792$n3975
.sym 56995 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 56996 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 56997 basesoc_dat_w[7]
.sym 56998 $abc$38792$n7851
.sym 57000 $abc$38792$n7851
.sym 57001 slave_sel_r[1]
.sym 57002 $abc$38792$n6104_1
.sym 57003 VexRiscv._zz_152_[5]
.sym 57006 $abc$38792$n5044_1
.sym 57008 $abc$38792$n2322
.sym 57011 $abc$38792$n6286_1
.sym 57012 VexRiscv._zz_152_[12]
.sym 57013 array_muxed1[27]
.sym 57014 $abc$38792$n2326
.sym 57025 basesoc_timer0_value[24]
.sym 57038 $abc$38792$n2326
.sym 57039 basesoc_timer0_value[16]
.sym 57040 basesoc_timer0_value[15]
.sym 57042 basesoc_timer0_value[23]
.sym 57046 basesoc_timer0_value[17]
.sym 57048 basesoc_timer0_value[5]
.sym 57054 basesoc_timer0_value[17]
.sym 57071 basesoc_timer0_value[24]
.sym 57078 basesoc_timer0_value[5]
.sym 57085 basesoc_timer0_value[16]
.sym 57091 basesoc_timer0_value[15]
.sym 57098 basesoc_timer0_value[23]
.sym 57099 $abc$38792$n2326
.sym 57100 clk12_$glb_clk
.sym 57101 sys_rst_$glb_sr
.sym 57102 basesoc_timer0_load_storage[7]
.sym 57103 VexRiscv._zz_293_[4]
.sym 57104 basesoc_timer0_load_storage[4]
.sym 57105 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 57106 VexRiscv._zz_293_[5]
.sym 57107 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 57108 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 57109 basesoc_timer0_load_storage[3]
.sym 57112 VexRiscv._zz_200_[1]
.sym 57113 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 57114 basesoc_vexriscv_dbus_adr[20]
.sym 57115 basesoc_ctrl_reset_reset_r
.sym 57116 basesoc_timer0_reload_storage[24]
.sym 57117 VexRiscv.decode_to_execute_RS2[19]
.sym 57118 $abc$38792$n4082
.sym 57119 VexRiscv._zz_130_[6]
.sym 57120 array_muxed0[9]
.sym 57121 VexRiscv._zz_130_[5]
.sym 57122 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 57125 basesoc_vexriscv_dbus_adr[7]
.sym 57128 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57130 VexRiscv.decode_to_execute_RS2[27]
.sym 57131 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 57132 basesoc_timer0_value[17]
.sym 57133 $abc$38792$n3520_1
.sym 57134 basesoc_uart_phy_rx_reg[7]
.sym 57136 basesoc_vexriscv_dbus_adr[0]
.sym 57137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57144 $abc$38792$n3646
.sym 57146 basesoc_adr[4]
.sym 57149 basesoc_timer0_reload_storage[23]
.sym 57150 basesoc_timer0_value_status[23]
.sym 57152 $abc$38792$n5043_1
.sym 57154 basesoc_timer0_value_status[24]
.sym 57155 $abc$38792$n4961_1
.sym 57157 $abc$38792$n3545_1
.sym 57158 basesoc_timer0_load_storage[31]
.sym 57159 basesoc_timer0_load_storage[7]
.sym 57160 VexRiscv._zz_294_
.sym 57161 $abc$38792$n2221
.sym 57163 $abc$38792$n6290_1
.sym 57164 $abc$38792$n3660
.sym 57165 $abc$38792$n5042_1
.sym 57166 $abc$38792$n5044_1
.sym 57167 basesoc_uart_phy_rx
.sym 57168 sys_rst
.sym 57169 basesoc_timer0_reload_storage[16]
.sym 57170 $abc$38792$n4970
.sym 57171 basesoc_timer0_load_storage[15]
.sym 57172 $abc$38792$n3648
.sym 57174 $abc$38792$n3650
.sym 57179 basesoc_uart_phy_rx
.sym 57182 basesoc_adr[4]
.sym 57183 basesoc_timer0_load_storage[31]
.sym 57184 $abc$38792$n3545_1
.sym 57188 sys_rst
.sym 57189 $abc$38792$n3646
.sym 57190 $abc$38792$n3648
.sym 57194 $abc$38792$n4961_1
.sym 57195 $abc$38792$n3648
.sym 57196 basesoc_timer0_value_status[23]
.sym 57197 basesoc_timer0_load_storage[7]
.sym 57200 $abc$38792$n6290_1
.sym 57201 VexRiscv._zz_294_
.sym 57206 $abc$38792$n5044_1
.sym 57207 basesoc_timer0_reload_storage[23]
.sym 57208 $abc$38792$n3660
.sym 57209 $abc$38792$n5042_1
.sym 57212 $abc$38792$n5043_1
.sym 57213 basesoc_timer0_load_storage[15]
.sym 57214 $abc$38792$n3650
.sym 57218 $abc$38792$n3660
.sym 57219 $abc$38792$n4970
.sym 57220 basesoc_timer0_reload_storage[16]
.sym 57221 basesoc_timer0_value_status[24]
.sym 57222 $abc$38792$n2221
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57227 VexRiscv._zz_290_[1]
.sym 57228 VexRiscv._zz_290_[2]
.sym 57229 VexRiscv._zz_290_[3]
.sym 57230 VexRiscv._zz_290_[4]
.sym 57231 VexRiscv._zz_290_[5]
.sym 57232 VexRiscv._zz_290_[6]
.sym 57235 VexRiscv.decode_to_execute_RS2[19]
.sym 57236 basesoc_timer0_value[16]
.sym 57237 $abc$38792$n2240
.sym 57238 basesoc_ctrl_reset_reset_r
.sym 57239 basesoc_vexriscv_dbus_adr[8]
.sym 57240 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 57241 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 57242 $abc$38792$n6290_1
.sym 57244 VexRiscv._zz_171_[1]
.sym 57245 basesoc_timer0_reload_storage[23]
.sym 57247 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57248 basesoc_timer0_load_storage[4]
.sym 57249 VexRiscv._zz_152_[0]
.sym 57250 $abc$38792$n2308
.sym 57253 basesoc_uart_phy_rx
.sym 57254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57255 basesoc_timer0_reload_storage[16]
.sym 57258 VexRiscv._zz_36_[0]
.sym 57259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 57260 $abc$38792$n3650
.sym 57266 VexRiscv._zz_44_[1]
.sym 57267 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 57268 $abc$38792$n7851
.sym 57269 VexRiscv._zz_200_[0]
.sym 57270 VexRiscv._zz_294_
.sym 57271 VexRiscv._zz_44_[0]
.sym 57272 VexRiscv._zz_293_[0]
.sym 57275 VexRiscv._zz_200_[1]
.sym 57278 VexRiscv._zz_152_[0]
.sym 57281 VexRiscv._zz_287_[0]
.sym 57282 VexRiscv._zz_152_[12]
.sym 57285 VexRiscv._zz_287_[1]
.sym 57287 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57288 VexRiscv._zz_290_[0]
.sym 57292 VexRiscv._zz_290_[1]
.sym 57293 VexRiscv._zz_152_[1]
.sym 57295 VexRiscv._zz_290_[12]
.sym 57297 $abc$38792$n6292_1
.sym 57299 VexRiscv._zz_290_[0]
.sym 57300 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57302 VexRiscv._zz_152_[0]
.sym 57306 VexRiscv._zz_152_[12]
.sym 57307 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57308 VexRiscv._zz_290_[12]
.sym 57311 VexRiscv._zz_152_[1]
.sym 57312 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57314 VexRiscv._zz_290_[1]
.sym 57317 VexRiscv._zz_287_[1]
.sym 57318 VexRiscv._zz_44_[1]
.sym 57319 VexRiscv._zz_44_[0]
.sym 57320 VexRiscv._zz_200_[1]
.sym 57323 VexRiscv._zz_287_[0]
.sym 57324 VexRiscv._zz_200_[0]
.sym 57325 VexRiscv._zz_44_[1]
.sym 57326 VexRiscv._zz_44_[0]
.sym 57331 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 57335 VexRiscv._zz_294_
.sym 57336 VexRiscv._zz_152_[0]
.sym 57337 VexRiscv._zz_293_[0]
.sym 57342 $abc$38792$n6292_1
.sym 57344 VexRiscv._zz_294_
.sym 57345 $abc$38792$n7851
.sym 57346 clk12_$glb_clk
.sym 57348 VexRiscv._zz_290_[7]
.sym 57349 VexRiscv._zz_290_[8]
.sym 57350 VexRiscv._zz_290_[9]
.sym 57351 VexRiscv._zz_290_[10]
.sym 57352 VexRiscv._zz_290_[11]
.sym 57353 VexRiscv._zz_290_[12]
.sym 57354 VexRiscv._zz_290_[13]
.sym 57355 VexRiscv._zz_290_[14]
.sym 57358 $abc$38792$n5940_1
.sym 57359 basesoc_timer0_load_storage[24]
.sym 57362 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 57363 $abc$38792$n3546_1
.sym 57365 VexRiscv._zz_290_[6]
.sym 57367 sys_rst
.sym 57368 VexRiscv._zz_152_[1]
.sym 57369 $abc$38792$n3547_1
.sym 57370 cas_switches_status[2]
.sym 57371 $abc$38792$n5557
.sym 57372 VexRiscv._zz_294_
.sym 57374 VexRiscv._zz_44_[0]
.sym 57375 basesoc_timer0_load_storage[20]
.sym 57377 VexRiscv._zz_152_[0]
.sym 57378 VexRiscv._zz_152_[6]
.sym 57379 basesoc_dat_w[6]
.sym 57380 VexRiscv._zz_44_[1]
.sym 57383 $abc$38792$n4961_1
.sym 57390 VexRiscv._zz_36_[1]
.sym 57393 VexRiscv._zz_136_[29]
.sym 57398 $abc$38792$n6294
.sym 57399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57409 $abc$38792$n5954_1
.sym 57410 $abc$38792$n5952_1
.sym 57411 $abc$38792$n5940_1
.sym 57413 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57415 $abc$38792$n6288
.sym 57417 VexRiscv._zz_294_
.sym 57418 VexRiscv._zz_36_[0]
.sym 57422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57428 $abc$38792$n5952_1
.sym 57429 $abc$38792$n5954_1
.sym 57430 VexRiscv._zz_36_[1]
.sym 57435 VexRiscv._zz_294_
.sym 57436 $abc$38792$n6294
.sym 57440 $abc$38792$n5952_1
.sym 57441 VexRiscv._zz_36_[0]
.sym 57443 $abc$38792$n5940_1
.sym 57448 VexRiscv._zz_136_[29]
.sym 57452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57459 $abc$38792$n6288
.sym 57461 VexRiscv._zz_294_
.sym 57465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57468 $abc$38792$n2423_$glb_ce
.sym 57469 clk12_$glb_clk
.sym 57471 VexRiscv._zz_290_[15]
.sym 57472 VexRiscv._zz_290_[16]
.sym 57473 VexRiscv._zz_290_[17]
.sym 57474 VexRiscv._zz_290_[18]
.sym 57475 VexRiscv._zz_290_[19]
.sym 57476 VexRiscv._zz_290_[20]
.sym 57477 VexRiscv._zz_290_[21]
.sym 57478 VexRiscv._zz_290_[22]
.sym 57479 $PACKER_VCC_NET
.sym 57480 $abc$38792$n6294
.sym 57481 $abc$38792$n6294
.sym 57482 $abc$38792$n6290_1
.sym 57483 VexRiscv._zz_44_[1]
.sym 57484 VexRiscv._zz_293_[9]
.sym 57485 VexRiscv._zz_44_[0]
.sym 57486 basesoc_timer0_load_storage[0]
.sym 57487 $abc$38792$n4041
.sym 57488 VexRiscv._zz_293_[12]
.sym 57489 VexRiscv._zz_152_[8]
.sym 57490 VexRiscv._zz_293_[8]
.sym 57491 $abc$38792$n7851
.sym 57492 VexRiscv._zz_152_[8]
.sym 57493 VexRiscv._zz_294_
.sym 57494 VexRiscv._zz_171_[1]
.sym 57495 basesoc_timer0_load_storage[21]
.sym 57496 $abc$38792$n4457_1
.sym 57497 basesoc_timer0_load_storage[23]
.sym 57498 $abc$38792$n5044_1
.sym 57499 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 57500 VexRiscv._zz_294_
.sym 57501 $abc$38792$n2326
.sym 57502 basesoc_timer0_value_status[19]
.sym 57503 $abc$38792$n3663
.sym 57504 VexRiscv._zz_152_[12]
.sym 57505 $abc$38792$n3652
.sym 57506 $abc$38792$n4965_1
.sym 57512 $abc$38792$n3652
.sym 57513 $abc$38792$n4965_1
.sym 57514 $abc$38792$n2326
.sym 57517 basesoc_timer0_value[7]
.sym 57519 basesoc_timer0_value_status[4]
.sym 57520 basesoc_timer0_value[28]
.sym 57521 basesoc_timer0_value_status[11]
.sym 57522 basesoc_timer0_value[11]
.sym 57524 basesoc_timer0_load_storage[19]
.sym 57526 $abc$38792$n4962
.sym 57527 basesoc_timer0_value[20]
.sym 57532 $abc$38792$n4970
.sym 57535 basesoc_timer0_load_storage[20]
.sym 57539 basesoc_timer0_value_status[20]
.sym 57540 basesoc_timer0_value[4]
.sym 57542 basesoc_timer0_value_status[28]
.sym 57543 $abc$38792$n4961_1
.sym 57545 $abc$38792$n4970
.sym 57546 basesoc_timer0_load_storage[20]
.sym 57547 $abc$38792$n3652
.sym 57548 basesoc_timer0_value_status[28]
.sym 57551 basesoc_timer0_value[11]
.sym 57560 basesoc_timer0_value[7]
.sym 57564 basesoc_timer0_value[20]
.sym 57569 basesoc_timer0_value_status[11]
.sym 57570 $abc$38792$n4965_1
.sym 57571 $abc$38792$n3652
.sym 57572 basesoc_timer0_load_storage[19]
.sym 57575 $abc$38792$n4962
.sym 57576 basesoc_timer0_value_status[20]
.sym 57577 basesoc_timer0_value_status[4]
.sym 57578 $abc$38792$n4961_1
.sym 57582 basesoc_timer0_value[28]
.sym 57587 basesoc_timer0_value[4]
.sym 57591 $abc$38792$n2326
.sym 57592 clk12_$glb_clk
.sym 57593 sys_rst_$glb_sr
.sym 57594 VexRiscv._zz_290_[23]
.sym 57595 VexRiscv._zz_290_[24]
.sym 57596 VexRiscv._zz_290_[25]
.sym 57597 VexRiscv._zz_290_[26]
.sym 57598 VexRiscv._zz_290_[27]
.sym 57599 VexRiscv._zz_290_[28]
.sym 57600 VexRiscv._zz_290_[29]
.sym 57601 VexRiscv._zz_290_[30]
.sym 57604 $abc$38792$n6288
.sym 57606 VexRiscv._zz_152_[16]
.sym 57607 VexRiscv._zz_293_[18]
.sym 57609 VexRiscv._zz_152_[15]
.sym 57611 VexRiscv._zz_152_[20]
.sym 57612 VexRiscv._zz_36_[1]
.sym 57613 VexRiscv.decode_to_execute_RS2[10]
.sym 57614 VexRiscv._zz_152_[18]
.sym 57615 basesoc_uart_phy_storage[28]
.sym 57616 basesoc_timer0_load_storage[2]
.sym 57617 basesoc_uart_phy_storage[31]
.sym 57618 basesoc_ctrl_storage[2]
.sym 57619 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 57620 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57621 VexRiscv.decode_to_execute_RS2[27]
.sym 57622 $abc$38792$n4970
.sym 57623 VexRiscv._zz_293_[21]
.sym 57624 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 57625 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 57626 basesoc_uart_phy_rx_reg[7]
.sym 57628 basesoc_timer0_value[17]
.sym 57629 $abc$38792$n3520_1
.sym 57639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 57640 basesoc_timer0_value_status[5]
.sym 57644 $abc$38792$n3932
.sym 57645 basesoc_timer0_value_status[7]
.sym 57646 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 57647 VexRiscv._zz_193_
.sym 57648 $abc$38792$n151
.sym 57649 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 57651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 57654 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 57655 basesoc_timer0_load_storage[21]
.sym 57656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 57657 basesoc_timer0_load_storage[23]
.sym 57658 $abc$38792$n3933
.sym 57659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 57664 $abc$38792$n4962
.sym 57665 $abc$38792$n3652
.sym 57668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 57669 $abc$38792$n3933
.sym 57670 $abc$38792$n3932
.sym 57671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 57680 basesoc_timer0_load_storage[21]
.sym 57681 $abc$38792$n3652
.sym 57682 $abc$38792$n4962
.sym 57683 basesoc_timer0_value_status[5]
.sym 57686 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 57687 $abc$38792$n3932
.sym 57688 $abc$38792$n3933
.sym 57689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 57694 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 57698 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 57704 $abc$38792$n151
.sym 57705 VexRiscv._zz_193_
.sym 57706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 57707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 57710 $abc$38792$n3652
.sym 57711 $abc$38792$n4962
.sym 57712 basesoc_timer0_value_status[7]
.sym 57713 basesoc_timer0_load_storage[23]
.sym 57714 $abc$38792$n2423_$glb_ce
.sym 57715 clk12_$glb_clk
.sym 57717 VexRiscv._zz_290_[31]
.sym 57718 $abc$38792$n3977
.sym 57719 VexRiscv._zz_293_[28]
.sym 57720 $abc$38792$n4429
.sym 57721 basesoc_ctrl_storage[1]
.sym 57722 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 57723 basesoc_ctrl_storage[2]
.sym 57724 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57725 VexRiscv._zz_293_[25]
.sym 57727 basesoc_timer0_value_status[21]
.sym 57728 $abc$38792$n5954_1
.sym 57729 $abc$38792$n4004_1
.sym 57731 VexRiscv._zz_41_[30]
.sym 57732 VexRiscv._zz_171_[1]
.sym 57733 VexRiscv._zz_293_[24]
.sym 57734 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 57736 VexRiscv._zz_171_[1]
.sym 57737 $abc$38792$n4510
.sym 57738 $abc$38792$n6292_1
.sym 57739 basesoc_timer0_load_storage[19]
.sym 57741 VexRiscv._zz_152_[0]
.sym 57742 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 57743 $abc$38792$n3650
.sym 57745 basesoc_timer0_reload_storage[23]
.sym 57746 basesoc_timer0_reload_storage[16]
.sym 57747 VexRiscv._zz_152_[26]
.sym 57748 basesoc_timer0_reload_storage[21]
.sym 57749 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 57750 basesoc_timer0_load_storage[5]
.sym 57751 $abc$38792$n2320
.sym 57752 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 57759 $abc$38792$n3648
.sym 57760 $abc$38792$n5026
.sym 57761 basesoc_timer0_load_storage[5]
.sym 57762 basesoc_timer0_value_status[26]
.sym 57763 basesoc_timer0_reload_storage[26]
.sym 57764 basesoc_timer0_reload_storage[21]
.sym 57765 $abc$38792$n6384_1
.sym 57766 $abc$38792$n4991_1
.sym 57767 $abc$38792$n6385_1
.sym 57768 $abc$38792$n4993_1
.sym 57770 basesoc_timer0_reload_storage[18]
.sym 57771 basesoc_timer0_en_storage
.sym 57772 basesoc_timer0_value_status[10]
.sym 57773 $abc$38792$n5024
.sym 57774 $abc$38792$n4961_1
.sym 57775 $abc$38792$n3663
.sym 57776 $abc$38792$n4965_1
.sym 57779 basesoc_timer0_reload_storage[29]
.sym 57780 basesoc_timer0_value_status[21]
.sym 57782 $abc$38792$n4970
.sym 57783 $abc$38792$n3660
.sym 57784 $abc$38792$n5023_1
.sym 57785 $abc$38792$n3647_1
.sym 57787 $abc$38792$n5149_1
.sym 57788 $abc$38792$n5022
.sym 57789 $abc$38792$n4992
.sym 57791 basesoc_timer0_value_status[26]
.sym 57792 $abc$38792$n4993_1
.sym 57793 $abc$38792$n4992
.sym 57794 $abc$38792$n4970
.sym 57797 basesoc_timer0_reload_storage[18]
.sym 57798 $abc$38792$n4965_1
.sym 57799 basesoc_timer0_value_status[10]
.sym 57800 $abc$38792$n3660
.sym 57803 basesoc_timer0_reload_storage[21]
.sym 57804 basesoc_timer0_reload_storage[29]
.sym 57805 $abc$38792$n3660
.sym 57806 $abc$38792$n3663
.sym 57809 $abc$38792$n4991_1
.sym 57810 $abc$38792$n6385_1
.sym 57811 $abc$38792$n6384_1
.sym 57812 $abc$38792$n3647_1
.sym 57815 $abc$38792$n5149_1
.sym 57816 basesoc_timer0_load_storage[5]
.sym 57817 basesoc_timer0_en_storage
.sym 57821 $abc$38792$n5022
.sym 57822 $abc$38792$n5024
.sym 57823 $abc$38792$n5023_1
.sym 57824 $abc$38792$n5026
.sym 57827 basesoc_timer0_value_status[21]
.sym 57828 $abc$38792$n3648
.sym 57829 $abc$38792$n4961_1
.sym 57830 basesoc_timer0_load_storage[5]
.sym 57833 basesoc_timer0_reload_storage[26]
.sym 57835 $abc$38792$n3663
.sym 57838 clk12_$glb_clk
.sym 57839 sys_rst_$glb_sr
.sym 57840 $abc$38792$n4466
.sym 57841 $abc$38792$n4507_1
.sym 57842 VexRiscv._zz_293_[21]
.sym 57843 basesoc_timer0_load_storage[10]
.sym 57844 VexRiscv._zz_293_[31]
.sym 57845 $abc$38792$n6332_1
.sym 57846 $abc$38792$n4475_1
.sym 57847 $abc$38792$n4447_1
.sym 57849 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 57850 VexRiscv._zz_200_[0]
.sym 57851 $abc$38792$n3897
.sym 57852 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57854 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 57855 basesoc_uart_phy_source_payload_data[0]
.sym 57856 $abc$38792$n149
.sym 57858 basesoc_timer0_reload_storage[18]
.sym 57859 $abc$38792$n2211
.sym 57861 VexRiscv._zz_152_[27]
.sym 57862 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 57863 VexRiscv._zz_152_[24]
.sym 57864 $abc$38792$n4060_1
.sym 57865 VexRiscv._zz_152_[0]
.sym 57866 VexRiscv._zz_44_[0]
.sym 57867 basesoc_dat_w[6]
.sym 57868 basesoc_timer0_load_storage[26]
.sym 57869 VexRiscv._zz_152_[6]
.sym 57870 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 57871 VexRiscv._zz_152_[23]
.sym 57872 VexRiscv._zz_44_[1]
.sym 57873 $abc$38792$n5149_1
.sym 57874 $abc$38792$n3545_1
.sym 57875 $abc$38792$n2312
.sym 57882 basesoc_timer0_value[19]
.sym 57885 basesoc_adr[4]
.sym 57886 basesoc_timer0_value[2]
.sym 57889 $abc$38792$n6383_1
.sym 57890 basesoc_timer0_value[18]
.sym 57891 $abc$38792$n4994
.sym 57892 basesoc_timer0_value_status[2]
.sym 57893 basesoc_timer0_load_storage[18]
.sym 57894 $abc$38792$n4962
.sym 57898 $abc$38792$n4961_1
.sym 57900 basesoc_timer0_load_storage[10]
.sym 57902 basesoc_timer0_value[10]
.sym 57903 $abc$38792$n3650
.sym 57905 basesoc_timer0_value_status[18]
.sym 57906 $abc$38792$n4995_1
.sym 57908 $abc$38792$n2326
.sym 57909 basesoc_timer0_value[29]
.sym 57910 $abc$38792$n3652
.sym 57914 basesoc_timer0_value[18]
.sym 57920 $abc$38792$n4961_1
.sym 57921 $abc$38792$n4962
.sym 57922 basesoc_timer0_value_status[18]
.sym 57923 basesoc_timer0_value_status[2]
.sym 57926 $abc$38792$n3652
.sym 57927 basesoc_timer0_load_storage[10]
.sym 57928 $abc$38792$n3650
.sym 57929 basesoc_timer0_load_storage[18]
.sym 57932 basesoc_timer0_value[2]
.sym 57939 basesoc_timer0_value[29]
.sym 57944 basesoc_timer0_value[19]
.sym 57953 basesoc_timer0_value[10]
.sym 57956 $abc$38792$n6383_1
.sym 57957 $abc$38792$n4995_1
.sym 57958 $abc$38792$n4994
.sym 57959 basesoc_adr[4]
.sym 57960 $abc$38792$n2326
.sym 57961 clk12_$glb_clk
.sym 57962 sys_rst_$glb_sr
.sym 57963 $abc$38792$n4459_1
.sym 57964 $abc$38792$n6347
.sym 57965 basesoc_timer0_reload_storage[16]
.sym 57966 basesoc_timer0_reload_storage[21]
.sym 57967 $abc$38792$n6349
.sym 57968 $abc$38792$n4448
.sym 57969 $abc$38792$n4060_1
.sym 57970 basesoc_timer0_reload_storage[22]
.sym 57973 VexRiscv._zz_130_[2]
.sym 57974 basesoc_dat_w[5]
.sym 57975 $abc$38792$n149
.sym 57976 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 57978 basesoc_timer0_load_storage[10]
.sym 57979 $abc$38792$n5907_1
.sym 57980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 57981 basesoc_timer0_load_storage[18]
.sym 57982 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 57983 $abc$38792$n2310
.sym 57984 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 57985 basesoc_timer0_reload_storage[26]
.sym 57986 basesoc_uart_phy_rx_reg[6]
.sym 57987 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 57988 VexRiscv._zz_290_[31]
.sym 57989 VexRiscv.CsrPlugin_hadException
.sym 57990 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 57991 basesoc_timer0_reload_storage[5]
.sym 57993 $abc$38792$n6332_1
.sym 57994 basesoc_timer0_value_status[19]
.sym 57995 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 57996 $abc$38792$n3652
.sym 57997 VexRiscv._zz_171_[0]
.sym 57998 basesoc_timer0_load_storage[21]
.sym 58005 basesoc_timer0_en_storage
.sym 58009 basesoc_timer0_reload_storage[5]
.sym 58010 $abc$38792$n5868
.sym 58011 $abc$38792$n5706
.sym 58013 $abc$38792$n5185_1
.sym 58014 basesoc_timer0_load_storage[2]
.sym 58017 basesoc_timer0_reload_storage[23]
.sym 58018 basesoc_timer0_load_storage[23]
.sym 58023 basesoc_uart_phy_rx_busy
.sym 58024 basesoc_timer0_reload_storage[2]
.sym 58025 $abc$38792$n5652
.sym 58026 basesoc_timer0_load_storage[29]
.sym 58028 basesoc_timer0_load_storage[26]
.sym 58029 $abc$38792$n3655
.sym 58030 $abc$38792$n5643
.sym 58033 basesoc_timer0_eventmanager_status_w
.sym 58034 $abc$38792$n3545_1
.sym 58035 $abc$38792$n5143_1
.sym 58037 $abc$38792$n3655
.sym 58038 $abc$38792$n3545_1
.sym 58039 basesoc_timer0_reload_storage[2]
.sym 58040 basesoc_timer0_load_storage[26]
.sym 58043 $abc$38792$n5706
.sym 58044 basesoc_timer0_reload_storage[23]
.sym 58046 basesoc_timer0_eventmanager_status_w
.sym 58050 $abc$38792$n5652
.sym 58051 basesoc_timer0_eventmanager_status_w
.sym 58052 basesoc_timer0_reload_storage[5]
.sym 58055 basesoc_timer0_en_storage
.sym 58056 $abc$38792$n5185_1
.sym 58057 basesoc_timer0_load_storage[23]
.sym 58062 basesoc_uart_phy_rx_busy
.sym 58063 $abc$38792$n5868
.sym 58067 basesoc_timer0_en_storage
.sym 58069 basesoc_timer0_load_storage[2]
.sym 58070 $abc$38792$n5143_1
.sym 58073 $abc$38792$n3655
.sym 58074 $abc$38792$n3545_1
.sym 58075 basesoc_timer0_load_storage[29]
.sym 58076 basesoc_timer0_reload_storage[5]
.sym 58079 $abc$38792$n5643
.sym 58080 basesoc_timer0_eventmanager_status_w
.sym 58082 basesoc_timer0_reload_storage[2]
.sym 58084 clk12_$glb_clk
.sym 58085 sys_rst_$glb_sr
.sym 58086 $abc$38792$n5937_1
.sym 58087 $abc$38792$n5593_1
.sym 58088 $abc$38792$n6306
.sym 58089 VexRiscv._zz_171_[2]
.sym 58090 $abc$38792$n3859_1
.sym 58091 VexRiscv._zz_41_[15]
.sym 58092 VexRiscv._zz_49_[1]
.sym 58093 $abc$38792$n3892_1
.sym 58096 VexRiscv._zz_44_[0]
.sym 58097 basesoc_timer0_value[30]
.sym 58099 basesoc_timer0_en_storage
.sym 58102 VexRiscv._zz_41_[17]
.sym 58103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 58104 VexRiscv._zz_152_[16]
.sym 58105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 58106 $abc$38792$n5868
.sym 58107 $abc$38792$n5706
.sym 58108 VexRiscv._zz_152_[14]
.sym 58109 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 58110 $abc$38792$n6288
.sym 58111 VexRiscv._zz_49_[0]
.sym 58112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 58113 basesoc_timer0_value[23]
.sym 58114 $abc$38792$n5594
.sym 58115 $abc$38792$n3520_1
.sym 58116 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 58117 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 58118 basesoc_timer0_value[29]
.sym 58119 $abc$38792$n3430_1
.sym 58127 $abc$38792$n5181_1
.sym 58129 basesoc_timer0_reload_storage[16]
.sym 58130 basesoc_timer0_reload_storage[21]
.sym 58131 $abc$38792$n5715
.sym 58132 basesoc_timer0_value[5]
.sym 58133 basesoc_timer0_value[3]
.sym 58135 basesoc_timer0_load_storage[26]
.sym 58137 basesoc_timer0_value[4]
.sym 58138 basesoc_timer0_value[7]
.sym 58139 basesoc_timer0_value[0]
.sym 58140 basesoc_timer0_value[2]
.sym 58143 basesoc_timer0_eventmanager_status_w
.sym 58144 $abc$38792$n5685
.sym 58145 $abc$38792$n5191_1
.sym 58146 $abc$38792$n5700
.sym 58148 basesoc_timer0_en_storage
.sym 58151 basesoc_timer0_value[1]
.sym 58152 basesoc_timer0_value[6]
.sym 58153 basesoc_timer0_reload_storage[26]
.sym 58154 $abc$38792$n5171_1
.sym 58156 basesoc_timer0_en_storage
.sym 58157 basesoc_timer0_load_storage[16]
.sym 58158 basesoc_timer0_load_storage[21]
.sym 58160 basesoc_timer0_eventmanager_status_w
.sym 58161 $abc$38792$n5700
.sym 58163 basesoc_timer0_reload_storage[21]
.sym 58167 $abc$38792$n5181_1
.sym 58168 basesoc_timer0_en_storage
.sym 58169 basesoc_timer0_load_storage[21]
.sym 58172 $abc$38792$n5715
.sym 58173 basesoc_timer0_reload_storage[26]
.sym 58174 basesoc_timer0_eventmanager_status_w
.sym 58178 $abc$38792$n5685
.sym 58179 basesoc_timer0_eventmanager_status_w
.sym 58181 basesoc_timer0_reload_storage[16]
.sym 58184 basesoc_timer0_en_storage
.sym 58185 basesoc_timer0_load_storage[16]
.sym 58186 $abc$38792$n5171_1
.sym 58190 basesoc_timer0_value[1]
.sym 58191 basesoc_timer0_value[3]
.sym 58192 basesoc_timer0_value[0]
.sym 58193 basesoc_timer0_value[2]
.sym 58196 basesoc_timer0_value[6]
.sym 58197 basesoc_timer0_value[5]
.sym 58198 basesoc_timer0_value[7]
.sym 58199 basesoc_timer0_value[4]
.sym 58203 $abc$38792$n5191_1
.sym 58204 basesoc_timer0_load_storage[26]
.sym 58205 basesoc_timer0_en_storage
.sym 58207 clk12_$glb_clk
.sym 58208 sys_rst_$glb_sr
.sym 58209 $abc$38792$n5594
.sym 58210 $abc$38792$n3891
.sym 58211 $abc$38792$n5936_1
.sym 58212 VexRiscv._zz_47_[0]
.sym 58213 $abc$38792$n5592_1
.sym 58214 $abc$38792$n3785_1
.sym 58215 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 58216 $abc$38792$n5617
.sym 58221 $abc$38792$n3520_1
.sym 58222 $PACKER_GND_NET
.sym 58223 VexRiscv._zz_152_[15]
.sym 58225 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 58226 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58227 por_rst
.sym 58228 basesoc_uart_rx_fifo_do_read
.sym 58229 $abc$38792$n2655
.sym 58230 $abc$38792$n149
.sym 58231 basesoc_timer0_load_storage[26]
.sym 58232 VexRiscv._zz_41_[11]
.sym 58233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 58234 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 58235 VexRiscv._zz_41_[22]
.sym 58236 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 58237 $abc$38792$n7851
.sym 58238 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 58239 VexRiscv._zz_152_[26]
.sym 58240 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 58241 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 58242 $abc$38792$n5594
.sym 58243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58244 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 58250 basesoc_timer0_value[13]
.sym 58251 $abc$38792$n3933
.sym 58252 $abc$38792$n6306
.sym 58253 sys_rst
.sym 58254 basesoc_timer0_value[12]
.sym 58255 basesoc_timer0_value[11]
.sym 58256 $abc$38792$n3678_1
.sym 58257 basesoc_timer0_value[15]
.sym 58258 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 58259 basesoc_timer0_value[21]
.sym 58260 $abc$38792$n3679_1
.sym 58261 VexRiscv._zz_171_[2]
.sym 58262 VexRiscv._zz_171_[1]
.sym 58263 $abc$38792$n3677_1
.sym 58264 $abc$38792$n3676_1
.sym 58265 $abc$38792$n3646
.sym 58266 $abc$38792$n3890
.sym 58268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 58269 VexRiscv._zz_171_[0]
.sym 58270 $abc$38792$n3932
.sym 58271 $abc$38792$n3652
.sym 58272 basesoc_timer0_value[10]
.sym 58274 basesoc_timer0_value[14]
.sym 58275 $abc$38792$n3891
.sym 58276 basesoc_timer0_value[9]
.sym 58277 $abc$38792$n2326
.sym 58281 basesoc_timer0_value[8]
.sym 58283 $abc$38792$n3891
.sym 58284 VexRiscv._zz_171_[1]
.sym 58285 VexRiscv._zz_171_[2]
.sym 58286 VexRiscv._zz_171_[0]
.sym 58289 $abc$38792$n3679_1
.sym 58290 $abc$38792$n3678_1
.sym 58291 $abc$38792$n3676_1
.sym 58292 $abc$38792$n3677_1
.sym 58295 basesoc_timer0_value[8]
.sym 58296 basesoc_timer0_value[9]
.sym 58297 basesoc_timer0_value[10]
.sym 58298 basesoc_timer0_value[11]
.sym 58301 $abc$38792$n3652
.sym 58302 $abc$38792$n3646
.sym 58303 sys_rst
.sym 58307 $abc$38792$n3890
.sym 58308 VexRiscv._zz_171_[0]
.sym 58309 $abc$38792$n6306
.sym 58310 VexRiscv._zz_171_[1]
.sym 58313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 58314 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 58315 $abc$38792$n3933
.sym 58316 $abc$38792$n3932
.sym 58319 basesoc_timer0_value[12]
.sym 58320 basesoc_timer0_value[15]
.sym 58321 basesoc_timer0_value[13]
.sym 58322 basesoc_timer0_value[14]
.sym 58328 basesoc_timer0_value[21]
.sym 58329 $abc$38792$n2326
.sym 58330 clk12_$glb_clk
.sym 58331 sys_rst_$glb_sr
.sym 58332 VexRiscv._zz_49_[0]
.sym 58333 VexRiscv._zz_41_[19]
.sym 58334 VexRiscv._zz_41_[10]
.sym 58335 $abc$38792$n3540_1
.sym 58336 VexRiscv._zz_47_[1]
.sym 58337 VexRiscv._zz_41_[21]
.sym 58338 $abc$38792$n5591_1
.sym 58339 $abc$38792$n3830
.sym 58340 $abc$38792$n6307_1
.sym 58342 VexRiscv._zz_287_[0]
.sym 58343 $abc$38792$n6307_1
.sym 58344 $abc$38792$n6288
.sym 58345 $abc$38792$n3790
.sym 58346 $abc$38792$n149
.sym 58347 $abc$38792$n3388_1
.sym 58348 VexRiscv._zz_152_[19]
.sym 58349 $abc$38792$n5617
.sym 58350 $abc$38792$n3782
.sym 58351 basesoc_uart_phy_storage[31]
.sym 58352 VexRiscv._zz_313_
.sym 58353 $abc$38792$n6290_1
.sym 58354 $abc$38792$n5952_1
.sym 58355 $abc$38792$n5936_1
.sym 58356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 58357 VexRiscv._zz_171_[2]
.sym 58358 VexRiscv._zz_152_[23]
.sym 58359 $abc$38792$n2312
.sym 58360 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 58361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 58362 $abc$38792$n3941
.sym 58363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 58364 VexRiscv._zz_44_[1]
.sym 58365 VexRiscv._zz_41_[13]
.sym 58366 VexRiscv._zz_44_[0]
.sym 58367 VexRiscv._zz_41_[19]
.sym 58373 basesoc_timer0_load_storage[29]
.sym 58374 $abc$38792$n3675_1
.sym 58375 basesoc_timer0_value[21]
.sym 58377 basesoc_timer0_value[29]
.sym 58378 $abc$38792$n5197_1
.sym 58380 $abc$38792$n3671_1
.sym 58382 basesoc_timer0_value[19]
.sym 58383 basesoc_timer0_value[23]
.sym 58384 basesoc_timer0_reload_storage[18]
.sym 58385 $abc$38792$n3674_1
.sym 58386 basesoc_timer0_en_storage
.sym 58387 basesoc_timer0_value[20]
.sym 58388 basesoc_timer0_value[31]
.sym 58390 $abc$38792$n5175_1
.sym 58391 $abc$38792$n3673_1
.sym 58392 basesoc_timer0_value[30]
.sym 58393 basesoc_timer0_value[22]
.sym 58395 basesoc_timer0_value[17]
.sym 58396 basesoc_timer0_value[28]
.sym 58397 basesoc_timer0_eventmanager_status_w
.sym 58398 $abc$38792$n5691
.sym 58400 $abc$38792$n3670
.sym 58401 basesoc_timer0_value[16]
.sym 58402 $abc$38792$n3672
.sym 58403 basesoc_timer0_value[18]
.sym 58404 basesoc_timer0_load_storage[18]
.sym 58407 $abc$38792$n3675_1
.sym 58408 $abc$38792$n3670
.sym 58413 $abc$38792$n5691
.sym 58414 basesoc_timer0_eventmanager_status_w
.sym 58415 basesoc_timer0_reload_storage[18]
.sym 58418 basesoc_timer0_value[29]
.sym 58419 basesoc_timer0_value[30]
.sym 58420 basesoc_timer0_value[31]
.sym 58421 basesoc_timer0_value[28]
.sym 58424 $abc$38792$n3671_1
.sym 58425 $abc$38792$n3673_1
.sym 58426 $abc$38792$n3674_1
.sym 58427 $abc$38792$n3672
.sym 58430 basesoc_timer0_en_storage
.sym 58431 $abc$38792$n5197_1
.sym 58432 basesoc_timer0_load_storage[29]
.sym 58436 basesoc_timer0_value[16]
.sym 58437 basesoc_timer0_value[19]
.sym 58438 basesoc_timer0_value[18]
.sym 58439 basesoc_timer0_value[17]
.sym 58442 basesoc_timer0_en_storage
.sym 58443 $abc$38792$n5175_1
.sym 58444 basesoc_timer0_load_storage[18]
.sym 58448 basesoc_timer0_value[23]
.sym 58449 basesoc_timer0_value[21]
.sym 58450 basesoc_timer0_value[20]
.sym 58451 basesoc_timer0_value[22]
.sym 58453 clk12_$glb_clk
.sym 58454 sys_rst_$glb_sr
.sym 58455 VexRiscv._zz_36_[0]
.sym 58456 $abc$38792$n3941
.sym 58457 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 58458 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 58459 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 58460 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 58461 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 58462 VexRiscv._zz_152_[14]
.sym 58463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 58466 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58467 $abc$38792$n3814_1
.sym 58470 VexRiscv._zz_136_[22]
.sym 58471 $abc$38792$n3430_1
.sym 58472 basesoc_timer0_reload_storage[18]
.sym 58473 $abc$38792$n3810_1
.sym 58474 VexRiscv._zz_49_[0]
.sym 58475 $abc$38792$n4092
.sym 58476 $abc$38792$n149
.sym 58477 basesoc_timer0_load_storage[29]
.sym 58478 VexRiscv._zz_41_[10]
.sym 58479 VexRiscv._zz_200_[7]
.sym 58480 VexRiscv.CsrPlugin_mepc[3]
.sym 58481 $abc$38792$n2312
.sym 58482 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 58483 VexRiscv._zz_41_[7]
.sym 58484 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 58485 VexRiscv._zz_41_[21]
.sym 58486 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 58487 $abc$38792$n3897
.sym 58488 VexRiscv._zz_36_[0]
.sym 58489 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 58490 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 58496 basesoc_timer0_value[25]
.sym 58499 basesoc_timer0_value[26]
.sym 58501 $abc$38792$n5724
.sym 58504 basesoc_timer0_eventmanager_status_w
.sym 58505 basesoc_timer0_value[24]
.sym 58508 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58509 $abc$38792$n3520_1
.sym 58510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 58511 VexRiscv._zz_200_[16]
.sym 58512 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 58514 $abc$38792$n7851
.sym 58518 $abc$38792$n151
.sym 58519 basesoc_timer0_value[27]
.sym 58520 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 58521 VexRiscv._zz_287_[1]
.sym 58524 VexRiscv._zz_44_[1]
.sym 58525 basesoc_timer0_reload_storage[29]
.sym 58526 VexRiscv._zz_44_[0]
.sym 58531 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 58541 VexRiscv._zz_200_[16]
.sym 58542 VexRiscv._zz_44_[0]
.sym 58543 VexRiscv._zz_287_[1]
.sym 58544 VexRiscv._zz_44_[1]
.sym 58553 basesoc_timer0_value[25]
.sym 58554 basesoc_timer0_value[27]
.sym 58555 basesoc_timer0_value[24]
.sym 58556 basesoc_timer0_value[26]
.sym 58559 basesoc_timer0_eventmanager_status_w
.sym 58560 basesoc_timer0_reload_storage[29]
.sym 58561 $abc$38792$n5724
.sym 58568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 58571 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58572 $abc$38792$n3520_1
.sym 58573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 58574 $abc$38792$n151
.sym 58575 $abc$38792$n7851
.sym 58576 clk12_$glb_clk
.sym 58578 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 58579 $abc$38792$n4423
.sym 58580 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 58581 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58582 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 58583 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 58584 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 58585 $abc$38792$n4181_1
.sym 58588 VexRiscv._zz_200_[1]
.sym 58589 $abc$38792$n5428_1
.sym 58590 $abc$38792$n5595_1
.sym 58591 VexRiscv._zz_200_[6]
.sym 58592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 58593 $abc$38792$n2472
.sym 58594 $abc$38792$n3935
.sym 58595 VexRiscv._zz_152_[14]
.sym 58596 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 58597 VexRiscv._zz_41_[11]
.sym 58598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 58599 VexRiscv._zz_200_[16]
.sym 58600 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 58601 VexRiscv._zz_41_[20]
.sym 58602 $abc$38792$n6288
.sym 58603 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 58604 $abc$38792$n4164_1
.sym 58605 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 58606 VexRiscv._zz_153_
.sym 58607 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 58608 VexRiscv._zz_32_[1]
.sym 58609 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 58610 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 58611 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 58612 VexRiscv._zz_42_[0]
.sym 58613 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 58619 VexRiscv._zz_36_[0]
.sym 58622 $abc$38792$n4185_1
.sym 58623 VexRiscv._zz_287_[1]
.sym 58624 VexRiscv._zz_153_
.sym 58626 VexRiscv._zz_199_
.sym 58627 VexRiscv._zz_171_[2]
.sym 58630 $abc$38792$n149
.sym 58631 VexRiscv._zz_200_[15]
.sym 58632 VexRiscv._zz_153_
.sym 58633 $abc$38792$n4183_1
.sym 58636 VexRiscv._zz_44_[1]
.sym 58637 VexRiscv._zz_287_[0]
.sym 58638 $abc$38792$n3897
.sym 58641 VexRiscv._zz_44_[0]
.sym 58645 VexRiscv._zz_287_[0]
.sym 58646 VexRiscv._zz_200_[22]
.sym 58649 VexRiscv._zz_32_[1]
.sym 58650 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58652 VexRiscv._zz_153_
.sym 58653 $abc$38792$n3897
.sym 58654 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58655 $abc$38792$n4185_1
.sym 58660 VexRiscv._zz_171_[2]
.sym 58666 VexRiscv._zz_200_[22]
.sym 58667 VexRiscv._zz_199_
.sym 58670 VexRiscv._zz_153_
.sym 58671 VexRiscv._zz_287_[1]
.sym 58672 VexRiscv._zz_32_[1]
.sym 58676 VexRiscv._zz_153_
.sym 58677 $abc$38792$n4183_1
.sym 58678 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58679 $abc$38792$n3897
.sym 58682 VexRiscv._zz_200_[15]
.sym 58683 VexRiscv._zz_287_[0]
.sym 58684 VexRiscv._zz_44_[1]
.sym 58685 VexRiscv._zz_44_[0]
.sym 58688 VexRiscv._zz_153_
.sym 58689 VexRiscv._zz_287_[0]
.sym 58691 VexRiscv._zz_32_[1]
.sym 58695 VexRiscv._zz_36_[0]
.sym 58698 $abc$38792$n149
.sym 58699 clk12_$glb_clk
.sym 58702 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 58703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 58704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 58705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 58706 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 58707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 58708 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 58710 VexRiscv.decode_to_execute_RS2[19]
.sym 58711 VexRiscv._zz_41_[0]
.sym 58713 VexRiscv._zz_200_[13]
.sym 58714 $abc$38792$n6292_1
.sym 58715 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58716 $abc$38792$n2472
.sym 58717 VexRiscv._zz_152_[2]
.sym 58718 $abc$38792$n149
.sym 58719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 58720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 58721 $abc$38792$n149
.sym 58722 VexRiscv._zz_199_
.sym 58723 $abc$38792$n4424
.sym 58724 $abc$38792$n3520_1
.sym 58725 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 58726 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 58727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58728 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 58729 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 58730 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 58731 VexRiscv._zz_152_[26]
.sym 58732 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 58733 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 58734 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 58735 VexRiscv._zz_200_[19]
.sym 58736 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 58744 $abc$38792$n2314
.sym 58745 basesoc_ctrl_reset_reset_r
.sym 58746 VexRiscv._zz_200_[11]
.sym 58751 VexRiscv._zz_41_[1]
.sym 58753 VexRiscv._zz_32_[1]
.sym 58754 VexRiscv._zz_32_[1]
.sym 58755 VexRiscv._zz_288_[1]
.sym 58758 $abc$38792$n3897
.sym 58760 VexRiscv._zz_199_
.sym 58762 $abc$38792$n4162_1
.sym 58763 VexRiscv._zz_200_[1]
.sym 58764 $abc$38792$n4164_1
.sym 58765 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58767 VexRiscv._zz_200_[0]
.sym 58768 VexRiscv._zz_289_[2]
.sym 58769 basesoc_dat_w[5]
.sym 58770 VexRiscv._zz_289_[1]
.sym 58771 VexRiscv._zz_288_[2]
.sym 58772 VexRiscv._zz_41_[0]
.sym 58776 basesoc_ctrl_reset_reset_r
.sym 58781 VexRiscv._zz_32_[1]
.sym 58782 VexRiscv._zz_288_[2]
.sym 58783 VexRiscv._zz_289_[2]
.sym 58784 $abc$38792$n4164_1
.sym 58787 VexRiscv._zz_200_[0]
.sym 58788 VexRiscv._zz_41_[0]
.sym 58789 $abc$38792$n3897
.sym 58794 VexRiscv._zz_199_
.sym 58796 VexRiscv._zz_200_[11]
.sym 58799 VexRiscv._zz_32_[1]
.sym 58801 VexRiscv._zz_288_[1]
.sym 58802 VexRiscv._zz_289_[1]
.sym 58806 $abc$38792$n4162_1
.sym 58807 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58808 $abc$38792$n3897
.sym 58811 $abc$38792$n3897
.sym 58812 VexRiscv._zz_200_[1]
.sym 58813 VexRiscv._zz_41_[1]
.sym 58818 basesoc_dat_w[5]
.sym 58821 $abc$38792$n2314
.sym 58822 clk12_$glb_clk
.sym 58823 sys_rst_$glb_sr
.sym 58824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 58825 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 58826 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 58827 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 58828 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 58829 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 58830 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 58831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 58834 $abc$38792$n5940_1
.sym 58836 $abc$38792$n3897
.sym 58837 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 58838 VexRiscv._zz_41_[1]
.sym 58839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 58840 $abc$38792$n4583
.sym 58841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 58842 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 58843 basesoc_timer0_load_storage[18]
.sym 58844 VexRiscv._zz_288_[7]
.sym 58845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 58846 $abc$38792$n5952_1
.sym 58847 VexRiscv._zz_200_[15]
.sym 58848 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 58849 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 58850 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 58852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 58853 VexRiscv._zz_200_[2]
.sym 58854 VexRiscv._zz_152_[23]
.sym 58856 VexRiscv._zz_44_[1]
.sym 58857 VexRiscv._zz_288_[2]
.sym 58858 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 58859 VexRiscv._zz_41_[19]
.sym 58865 VexRiscv._zz_200_[21]
.sym 58866 $abc$38792$n4177_1
.sym 58867 $abc$38792$n149
.sym 58872 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58874 VexRiscv._zz_32_[1]
.sym 58876 $abc$38792$n4164_1
.sym 58878 VexRiscv._zz_153_
.sym 58879 VexRiscv._zz_171_[0]
.sym 58884 VexRiscv._zz_200_[18]
.sym 58885 $abc$38792$n3897
.sym 58886 VexRiscv._zz_200_[28]
.sym 58889 VexRiscv._zz_288_[9]
.sym 58892 VexRiscv._zz_171_[1]
.sym 58895 VexRiscv._zz_200_[19]
.sym 58896 VexRiscv._zz_199_
.sym 58900 VexRiscv._zz_171_[1]
.sym 58905 VexRiscv._zz_153_
.sym 58906 VexRiscv._zz_171_[0]
.sym 58907 VexRiscv._zz_32_[1]
.sym 58910 VexRiscv._zz_199_
.sym 58913 VexRiscv._zz_200_[18]
.sym 58916 VexRiscv._zz_288_[9]
.sym 58917 $abc$38792$n4164_1
.sym 58922 VexRiscv._zz_199_
.sym 58924 VexRiscv._zz_200_[21]
.sym 58930 VexRiscv._zz_200_[19]
.sym 58931 VexRiscv._zz_199_
.sym 58934 VexRiscv._zz_153_
.sym 58935 $abc$38792$n4177_1
.sym 58936 $abc$38792$n3897
.sym 58937 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58940 VexRiscv._zz_200_[28]
.sym 58943 VexRiscv._zz_199_
.sym 58944 $abc$38792$n149
.sym 58945 clk12_$glb_clk
.sym 58947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 58948 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 58949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 58950 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 58951 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 58952 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 58953 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58954 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 58956 VexRiscv._zz_152_[3]
.sym 58957 $abc$38792$n6294
.sym 58958 $abc$38792$n6290_1
.sym 58959 basesoc_timer0_value_status[26]
.sym 58960 VexRiscv.decode_to_execute_RS2[18]
.sym 58961 $abc$38792$n149
.sym 58962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 58963 $abc$38792$n3430_1
.sym 58964 VexRiscv.decode_to_execute_RS2[25]
.sym 58965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 58966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 58967 $abc$38792$n149
.sym 58968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 58969 VexRiscv._zz_200_[21]
.sym 58970 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 58971 $abc$38792$n3897
.sym 58972 VexRiscv._zz_200_[28]
.sym 58973 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 58974 VexRiscv.CsrPlugin_mepc[16]
.sym 58975 VexRiscv._zz_288_[9]
.sym 58976 VexRiscv.CsrPlugin_mepc[3]
.sym 58977 $abc$38792$n6430_1
.sym 58978 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 58979 VexRiscv._zz_41_[31]
.sym 58980 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 58981 VexRiscv._zz_36_[0]
.sym 58988 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 58989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 58992 $abc$38792$n5429_1
.sym 58994 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 58998 VexRiscv._zz_199_
.sym 58999 VexRiscv._zz_194_[19]
.sym 59000 VexRiscv._zz_200_[26]
.sym 59001 $abc$38792$n3520_1
.sym 59002 basesoc_ctrl_reset_reset_r
.sym 59003 VexRiscv._zz_200_[19]
.sym 59004 VexRiscv._zz_318_[7]
.sym 59005 basesoc_dat_w[7]
.sym 59006 $abc$38792$n5408_1
.sym 59007 $abc$38792$n3388_1
.sym 59012 $abc$38792$n3897
.sym 59014 $abc$38792$n151
.sym 59015 $abc$38792$n2131
.sym 59016 VexRiscv._zz_323_[0]
.sym 59018 VexRiscv._zz_195_[8]
.sym 59019 VexRiscv._zz_41_[19]
.sym 59021 $abc$38792$n5429_1
.sym 59023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 59024 $abc$38792$n3388_1
.sym 59027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 59028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 59029 $abc$38792$n151
.sym 59030 $abc$38792$n3520_1
.sym 59036 basesoc_ctrl_reset_reset_r
.sym 59039 basesoc_dat_w[7]
.sym 59045 VexRiscv._zz_318_[7]
.sym 59047 $abc$38792$n5408_1
.sym 59048 VexRiscv._zz_195_[8]
.sym 59052 VexRiscv._zz_194_[19]
.sym 59053 VexRiscv._zz_323_[0]
.sym 59058 VexRiscv._zz_199_
.sym 59060 VexRiscv._zz_200_[26]
.sym 59064 VexRiscv._zz_41_[19]
.sym 59065 $abc$38792$n3897
.sym 59066 VexRiscv._zz_200_[19]
.sym 59067 $abc$38792$n2131
.sym 59068 clk12_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 59071 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 59072 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 59073 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 59074 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 59075 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 59076 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 59077 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 59079 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 59080 $abc$38792$n6288
.sym 59083 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 59085 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 59086 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 59088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 59091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 59092 VexRiscv._zz_130_[5]
.sym 59093 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 59094 VexRiscv._zz_288_[1]
.sym 59095 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59096 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 59097 $abc$38792$n2482
.sym 59098 VexRiscv._zz_153_
.sym 59100 $abc$38792$n4164_1
.sym 59101 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59102 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59103 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 59104 VexRiscv._zz_32_[1]
.sym 59105 $abc$38792$n6288
.sym 59111 $abc$38792$n3897
.sym 59112 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 59113 $abc$38792$n4353
.sym 59114 $abc$38792$n4386
.sym 59115 VexRiscv._zz_200_[31]
.sym 59116 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 59118 VexRiscv._zz_199_
.sym 59119 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 59120 $abc$38792$n151
.sym 59121 $abc$38792$n2482
.sym 59123 VexRiscv.lastStagePc[20]
.sym 59124 VexRiscv._zz_153_
.sym 59127 VexRiscv._zz_193_
.sym 59128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59130 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 59131 VexRiscv.CsrPlugin_mepc[20]
.sym 59135 $abc$38792$n4394
.sym 59136 $abc$38792$n4164_1
.sym 59139 VexRiscv._zz_41_[31]
.sym 59141 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 59144 VexRiscv.CsrPlugin_mepc[20]
.sym 59145 $abc$38792$n2482
.sym 59147 VexRiscv.lastStagePc[20]
.sym 59150 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 59151 $abc$38792$n151
.sym 59152 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 59153 VexRiscv._zz_193_
.sym 59156 $abc$38792$n4164_1
.sym 59158 VexRiscv._zz_153_
.sym 59162 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 59163 $abc$38792$n151
.sym 59164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59165 VexRiscv._zz_193_
.sym 59169 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 59170 $abc$38792$n4353
.sym 59171 $abc$38792$n4394
.sym 59174 VexRiscv._zz_199_
.sym 59177 VexRiscv._zz_200_[31]
.sym 59180 $abc$38792$n3897
.sym 59182 VexRiscv._zz_200_[31]
.sym 59183 VexRiscv._zz_41_[31]
.sym 59186 $abc$38792$n4386
.sym 59187 $abc$38792$n4353
.sym 59188 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 59191 clk12_$glb_clk
.sym 59193 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 59194 $abc$38792$n4164_1
.sym 59195 VexRiscv.CsrPlugin_mtval[12]
.sym 59196 $abc$38792$n5449
.sym 59197 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 59198 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 59199 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 59200 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 59201 VexRiscv.CsrPlugin_mepc[20]
.sym 59204 $abc$38792$n5954_1
.sym 59205 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59206 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 59207 VexRiscv._zz_200_[26]
.sym 59208 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 59209 $abc$38792$n149
.sym 59210 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 59211 VexRiscv._zz_200_[31]
.sym 59212 VexRiscv._zz_200_[24]
.sym 59213 $abc$38792$n149
.sym 59214 VexRiscv._zz_41_[12]
.sym 59215 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 59216 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 59217 $abc$38792$n3432
.sym 59218 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 59219 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 59220 $abc$38792$n5962_1
.sym 59222 VexRiscv.CsrPlugin_mepc[20]
.sym 59223 VexRiscv._zz_136_[5]
.sym 59224 $abc$38792$n4627
.sym 59225 VexRiscv._zz_130_[4]
.sym 59226 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 59227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 59228 VexRiscv._zz_318_[16]
.sym 59237 $abc$38792$n5453
.sym 59238 $abc$38792$n5408_1
.sym 59239 VexRiscv._zz_32_[1]
.sym 59241 VexRiscv._zz_32_[0]
.sym 59242 VexRiscv._zz_288_[1]
.sym 59244 VexRiscv._zz_318_[14]
.sym 59245 $abc$38792$n2131
.sym 59247 VexRiscv._zz_32_[1]
.sym 59248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 59249 $abc$38792$n3388_1
.sym 59250 $abc$38792$n6362
.sym 59254 VexRiscv._zz_318_[9]
.sym 59256 $abc$38792$n5
.sym 59258 VexRiscv._zz_153_
.sym 59261 VexRiscv._zz_195_[15]
.sym 59262 VexRiscv._zz_195_[10]
.sym 59263 VexRiscv._zz_200_[1]
.sym 59265 $abc$38792$n9
.sym 59268 VexRiscv._zz_32_[0]
.sym 59270 VexRiscv._zz_32_[1]
.sym 59273 VexRiscv._zz_195_[10]
.sym 59274 VexRiscv._zz_318_[9]
.sym 59276 $abc$38792$n5408_1
.sym 59279 $abc$38792$n6362
.sym 59280 VexRiscv._zz_153_
.sym 59281 VexRiscv._zz_32_[1]
.sym 59282 VexRiscv._zz_32_[0]
.sym 59285 VexRiscv._zz_32_[0]
.sym 59286 VexRiscv._zz_200_[1]
.sym 59287 VexRiscv._zz_288_[1]
.sym 59288 VexRiscv._zz_32_[1]
.sym 59291 $abc$38792$n3388_1
.sym 59292 $abc$38792$n5453
.sym 59294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 59297 VexRiscv._zz_318_[14]
.sym 59298 $abc$38792$n5408_1
.sym 59300 VexRiscv._zz_195_[15]
.sym 59303 $abc$38792$n9
.sym 59312 $abc$38792$n5
.sym 59313 $abc$38792$n2131
.sym 59314 clk12_$glb_clk
.sym 59316 VexRiscv._zz_200_[3]
.sym 59317 VexRiscv._zz_288_[4]
.sym 59318 VexRiscv._zz_130_[4]
.sym 59319 VexRiscv._zz_288_[10]
.sym 59320 VexRiscv._zz_288_[2]
.sym 59321 VexRiscv._zz_288_[6]
.sym 59322 $abc$38792$n3432
.sym 59323 $abc$38792$n2488
.sym 59328 $abc$38792$n3897
.sym 59329 $abc$38792$n3426_1
.sym 59330 $abc$38792$n5952_1
.sym 59331 $abc$38792$n5947_1
.sym 59332 $abc$38792$n5435
.sym 59334 $abc$38792$n3388_1
.sym 59335 $abc$38792$n5952_1
.sym 59336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 59337 $abc$38792$n3388_1
.sym 59338 VexRiscv._zz_288_[3]
.sym 59339 $abc$38792$n5432
.sym 59340 VexRiscv._zz_41_[4]
.sym 59341 VexRiscv._zz_288_[2]
.sym 59342 $abc$38792$n5449
.sym 59343 VexRiscv._zz_41_[3]
.sym 59344 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 59345 $abc$38792$n5452
.sym 59346 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 59347 VexRiscv.CsrPlugin_hadException
.sym 59348 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 59349 VexRiscv._zz_200_[2]
.sym 59350 VexRiscv._zz_200_[2]
.sym 59351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 59357 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 59362 VexRiscv._zz_32_[1]
.sym 59363 VexRiscv._zz_136_[6]
.sym 59369 VexRiscv.execute_arbitration_isValid
.sym 59370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 59372 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 59375 $abc$38792$n3451
.sym 59380 $abc$38792$n6307_1
.sym 59381 VexRiscv._zz_37_[1]
.sym 59382 VexRiscv._zz_289_[1]
.sym 59383 VexRiscv._zz_136_[5]
.sym 59387 $abc$38792$n3432
.sym 59388 VexRiscv._zz_37_[0]
.sym 59392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 59396 VexRiscv._zz_37_[1]
.sym 59398 VexRiscv.execute_arbitration_isValid
.sym 59399 VexRiscv._zz_37_[0]
.sym 59404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 59408 $abc$38792$n3432
.sym 59409 $abc$38792$n3451
.sym 59416 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 59423 VexRiscv._zz_136_[6]
.sym 59426 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59427 VexRiscv._zz_32_[1]
.sym 59428 VexRiscv._zz_289_[1]
.sym 59429 $abc$38792$n6307_1
.sym 59432 VexRiscv._zz_136_[5]
.sym 59436 $abc$38792$n2423_$glb_ce
.sym 59437 clk12_$glb_clk
.sym 59439 $abc$38792$n6285
.sym 59440 $abc$38792$n6286_1
.sym 59441 $abc$38792$n3451
.sym 59442 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 59443 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 59444 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 59445 $abc$38792$n3433
.sym 59446 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59447 basesoc_dat_w[5]
.sym 59449 VexRiscv._zz_130_[2]
.sym 59451 VexRiscv._zz_79_[5]
.sym 59452 $abc$38792$n5611
.sym 59453 VexRiscv._zz_32_[1]
.sym 59454 VexRiscv._zz_288_[10]
.sym 59455 VexRiscv._zz_35_[5]
.sym 59456 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 59457 VexRiscv._zz_37_[0]
.sym 59458 basesoc_timer0_reload_storage[29]
.sym 59460 VexRiscv._zz_35_[6]
.sym 59461 $abc$38792$n3430_1
.sym 59462 $PACKER_VCC_NET
.sym 59463 $abc$38792$n3812
.sym 59465 VexRiscv._zz_36_[2]
.sym 59466 VexRiscv._zz_36_[0]
.sym 59467 VexRiscv._zz_288_[0]
.sym 59468 VexRiscv._zz_289_[4]
.sym 59469 $abc$38792$n6430_1
.sym 59471 $abc$38792$n5951_1
.sym 59472 VexRiscv.CsrPlugin_mepc[3]
.sym 59473 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 59474 VexRiscv._zz_35_[21]
.sym 59480 $abc$38792$n5443
.sym 59481 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59482 VexRiscv._zz_41_[2]
.sym 59484 VexRiscv._zz_41_[1]
.sym 59485 VexRiscv._zz_32_[1]
.sym 59486 $abc$38792$n5444
.sym 59487 VexRiscv.memory_arbitration_isValid
.sym 59488 VexRiscv._zz_288_[1]
.sym 59491 $abc$38792$n149
.sym 59492 VexRiscv._zz_288_[2]
.sym 59493 $abc$38792$n6293_1
.sym 59494 $abc$38792$n6431_1
.sym 59495 $abc$38792$n6430_1
.sym 59496 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 59498 VexRiscv._zz_42_[1]
.sym 59499 VexRiscv._zz_42_[0]
.sym 59501 VexRiscv.execute_to_memory_IS_DIV
.sym 59502 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 59503 $abc$38792$n3388_1
.sym 59504 VexRiscv._zz_289_[1]
.sym 59505 $abc$38792$n5452
.sym 59507 VexRiscv._zz_42_[0]
.sym 59508 VexRiscv._zz_288_[0]
.sym 59509 VexRiscv._zz_289_[0]
.sym 59510 VexRiscv._zz_130_[1]
.sym 59511 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59513 $abc$38792$n5444
.sym 59514 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59516 $abc$38792$n3388_1
.sym 59519 VexRiscv.execute_to_memory_IS_DIV
.sym 59520 $abc$38792$n5443
.sym 59521 VexRiscv.memory_arbitration_isValid
.sym 59522 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 59525 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 59526 VexRiscv.execute_to_memory_IS_DIV
.sym 59527 $abc$38792$n5452
.sym 59528 VexRiscv.memory_arbitration_isValid
.sym 59531 VexRiscv._zz_42_[0]
.sym 59532 VexRiscv._zz_41_[2]
.sym 59533 VexRiscv._zz_288_[2]
.sym 59534 VexRiscv._zz_42_[1]
.sym 59537 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59538 VexRiscv._zz_32_[1]
.sym 59539 VexRiscv._zz_289_[0]
.sym 59540 VexRiscv._zz_288_[0]
.sym 59543 VexRiscv._zz_42_[0]
.sym 59544 VexRiscv._zz_42_[1]
.sym 59545 VexRiscv._zz_288_[1]
.sym 59546 VexRiscv._zz_41_[1]
.sym 59549 $abc$38792$n6430_1
.sym 59550 VexRiscv._zz_32_[1]
.sym 59551 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 59552 $abc$38792$n6431_1
.sym 59555 VexRiscv._zz_289_[1]
.sym 59556 $abc$38792$n6293_1
.sym 59557 VexRiscv._zz_130_[1]
.sym 59558 VexRiscv._zz_42_[0]
.sym 59559 $abc$38792$n149
.sym 59560 clk12_$glb_clk
.sym 59562 VexRiscv._zz_130_[3]
.sym 59563 VexRiscv._zz_35_[14]
.sym 59564 VexRiscv._zz_42_[1]
.sym 59565 VexRiscv._zz_42_[0]
.sym 59566 VexRiscv._zz_41_[4]
.sym 59567 VexRiscv._zz_130_[0]
.sym 59568 VexRiscv._zz_130_[1]
.sym 59569 $abc$38792$n2417
.sym 59574 VexRiscv._zz_79_[6]
.sym 59575 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 59576 VexRiscv.CsrPlugin_mepc[14]
.sym 59578 VexRiscv._zz_35_[12]
.sym 59579 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59580 VexRiscv._zz_35_[15]
.sym 59583 VexRiscv._zz_79_[1]
.sym 59585 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 59586 VexRiscv._zz_79_[3]
.sym 59588 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 59590 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 59591 $abc$38792$n5598
.sym 59592 $abc$38792$n6288
.sym 59593 $abc$38792$n2417
.sym 59594 $abc$38792$n5624_1
.sym 59595 VexRiscv.lastStagePc[3]
.sym 59596 VexRiscv.execute_to_memory_IS_DIV
.sym 59597 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59603 $abc$38792$n5470
.sym 59604 VexRiscv._zz_130_[2]
.sym 59605 $abc$38792$n6289_1
.sym 59606 $abc$38792$n6291
.sym 59607 VexRiscv._zz_288_[3]
.sym 59608 VexRiscv._zz_41_[3]
.sym 59610 VexRiscv.memory_arbitration_isValid
.sym 59612 $abc$38792$n5471
.sym 59613 VexRiscv._zz_288_[0]
.sym 59614 VexRiscv._zz_41_[0]
.sym 59616 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 59617 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 59618 VexRiscv.execute_to_memory_IS_DIV
.sym 59620 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 59621 VexRiscv.CsrPlugin_hadException
.sym 59622 $abc$38792$n3388_1
.sym 59624 VexRiscv._zz_130_[0]
.sym 59626 VexRiscv._zz_289_[3]
.sym 59627 VexRiscv._zz_130_[3]
.sym 59628 $abc$38792$n6287_1
.sym 59629 VexRiscv._zz_42_[1]
.sym 59630 VexRiscv._zz_42_[0]
.sym 59633 VexRiscv._zz_289_[0]
.sym 59634 VexRiscv._zz_289_[2]
.sym 59636 $abc$38792$n5471
.sym 59638 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 59639 $abc$38792$n3388_1
.sym 59642 VexRiscv._zz_288_[0]
.sym 59643 VexRiscv._zz_41_[0]
.sym 59644 VexRiscv._zz_42_[1]
.sym 59645 VexRiscv._zz_42_[0]
.sym 59648 VexRiscv._zz_42_[0]
.sym 59649 VexRiscv._zz_41_[3]
.sym 59650 VexRiscv._zz_288_[3]
.sym 59651 VexRiscv._zz_42_[1]
.sym 59654 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 59655 $abc$38792$n5470
.sym 59656 VexRiscv.memory_arbitration_isValid
.sym 59657 VexRiscv.execute_to_memory_IS_DIV
.sym 59663 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 59666 VexRiscv._zz_130_[2]
.sym 59667 VexRiscv._zz_289_[2]
.sym 59668 $abc$38792$n6291
.sym 59669 VexRiscv._zz_42_[0]
.sym 59672 $abc$38792$n6289_1
.sym 59673 VexRiscv._zz_130_[3]
.sym 59674 VexRiscv._zz_42_[0]
.sym 59675 VexRiscv._zz_289_[3]
.sym 59678 VexRiscv._zz_289_[0]
.sym 59679 $abc$38792$n6287_1
.sym 59680 VexRiscv._zz_130_[0]
.sym 59681 VexRiscv._zz_42_[0]
.sym 59682 VexRiscv.CsrPlugin_hadException
.sym 59683 clk12_$glb_clk
.sym 59685 $abc$38792$n4360_1
.sym 59686 VexRiscv._zz_35_[19]
.sym 59687 $abc$38792$n5645_1
.sym 59688 VexRiscv._zz_35_[16]
.sym 59689 VexRiscv.CsrPlugin_mepc[3]
.sym 59690 $abc$38792$n5962_1
.sym 59691 $abc$38792$n5455
.sym 59692 $abc$38792$n5464
.sym 59693 VexRiscv.CsrPlugin_mtval[11]
.sym 59697 $abc$38792$n149
.sym 59698 VexRiscv._zz_255_[1]
.sym 59699 VexRiscv._zz_79_[14]
.sym 59700 VexRiscv._zz_42_[0]
.sym 59701 VexRiscv._zz_79_[13]
.sym 59702 VexRiscv._zz_36_[1]
.sym 59704 $abc$38792$n5537_1
.sym 59707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 59710 VexRiscv._zz_35_[0]
.sym 59711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 59712 $abc$38792$n5962_1
.sym 59713 $abc$38792$n5610
.sym 59714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 59715 VexRiscv._zz_161_
.sym 59716 VexRiscv._zz_318_[16]
.sym 59717 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 59718 VexRiscv._zz_79_[7]
.sym 59719 VexRiscv._zz_35_[11]
.sym 59720 $abc$38792$n6288
.sym 59727 $abc$38792$n5635
.sym 59730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 59731 VexRiscv._zz_318_[19]
.sym 59732 $abc$38792$n5408_1
.sym 59733 $abc$38792$n5958_1
.sym 59736 $abc$38792$n5952_1
.sym 59737 VexRiscv._zz_36_[2]
.sym 59739 $abc$38792$n5611
.sym 59740 VexRiscv._zz_318_[16]
.sym 59744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 59746 VexRiscv._zz_195_[20]
.sym 59748 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 59749 VexRiscv._zz_195_[17]
.sym 59753 VexRiscv.memory_arbitration_isValid
.sym 59754 $abc$38792$n5428_1
.sym 59756 VexRiscv.execute_to_memory_IS_DIV
.sym 59757 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59759 $abc$38792$n5408_1
.sym 59760 VexRiscv._zz_318_[16]
.sym 59762 VexRiscv._zz_195_[17]
.sym 59766 $abc$38792$n5611
.sym 59767 $abc$38792$n5635
.sym 59768 VexRiscv._zz_36_[2]
.sym 59773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 59778 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 59783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 59789 $abc$38792$n5428_1
.sym 59790 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 59791 VexRiscv.execute_to_memory_IS_DIV
.sym 59792 VexRiscv.memory_arbitration_isValid
.sym 59795 VexRiscv._zz_36_[2]
.sym 59796 $abc$38792$n5952_1
.sym 59798 $abc$38792$n5958_1
.sym 59801 VexRiscv._zz_318_[19]
.sym 59802 VexRiscv._zz_195_[20]
.sym 59804 $abc$38792$n5408_1
.sym 59805 $abc$38792$n2423_$glb_ce
.sym 59806 clk12_$glb_clk
.sym 59808 $abc$38792$n5942_1
.sym 59809 $abc$38792$n5964_1
.sym 59810 $abc$38792$n5598
.sym 59811 $abc$38792$n5941_1
.sym 59812 $abc$38792$n5488
.sym 59813 VexRiscv._zz_164_[0]
.sym 59814 VexRiscv._zz_35_[27]
.sym 59815 $abc$38792$n5963_1
.sym 59820 VexRiscv._zz_35_[30]
.sym 59821 multiregimpl1_regs0[2]
.sym 59822 VexRiscv._zz_35_[7]
.sym 59823 VexRiscv._zz_35_[16]
.sym 59824 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 59826 $abc$38792$n5557_1
.sym 59827 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 59828 VexRiscv._zz_41_[0]
.sym 59829 VexRiscv.memory_arbitration_isValid
.sym 59830 VexRiscv._zz_288_[3]
.sym 59831 $abc$38792$n3426_1
.sym 59832 VexRiscv._zz_50_[7]
.sym 59834 VexRiscv._zz_35_[16]
.sym 59836 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 59837 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 59840 VexRiscv._zz_50_[11]
.sym 59841 VexRiscv._zz_200_[2]
.sym 59842 VexRiscv._zz_50_[10]
.sym 59843 VexRiscv._zz_79_[11]
.sym 59849 $abc$38792$n5959_1
.sym 59850 VexRiscv._zz_35_[2]
.sym 59852 $abc$38792$n5610
.sym 59854 VexRiscv._zz_35_[7]
.sym 59855 $abc$38792$n5955_1
.sym 59857 $abc$38792$n5506_1
.sym 59858 $abc$38792$n5636_1
.sym 59862 $abc$38792$n5625_1
.sym 59866 $abc$38792$n6427_1
.sym 59868 $abc$38792$n5941_1
.sym 59869 VexRiscv._zz_35_[1]
.sym 59870 VexRiscv._zz_35_[0]
.sym 59871 $abc$38792$n5951_1
.sym 59873 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59878 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 59879 $abc$38792$n5951_1
.sym 59883 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59888 $abc$38792$n5610
.sym 59890 VexRiscv._zz_35_[2]
.sym 59891 $abc$38792$n5636_1
.sym 59894 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 59895 $abc$38792$n6427_1
.sym 59897 $abc$38792$n5506_1
.sym 59900 VexRiscv._zz_35_[0]
.sym 59901 $abc$38792$n5951_1
.sym 59902 $abc$38792$n5941_1
.sym 59906 VexRiscv._zz_35_[1]
.sym 59907 $abc$38792$n5610
.sym 59908 $abc$38792$n5625_1
.sym 59914 VexRiscv._zz_35_[7]
.sym 59918 VexRiscv._zz_35_[1]
.sym 59920 $abc$38792$n5955_1
.sym 59921 $abc$38792$n5951_1
.sym 59924 VexRiscv._zz_35_[2]
.sym 59925 $abc$38792$n5959_1
.sym 59926 $abc$38792$n5951_1
.sym 59929 clk12_$glb_clk
.sym 59930 VexRiscv.reset_$glb_sr
.sym 59931 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 59932 $abc$38792$n5956_1
.sym 59933 $abc$38792$n5601_1
.sym 59934 $abc$38792$n5646_1
.sym 59935 $abc$38792$n5960_1
.sym 59936 $abc$38792$n5605
.sym 59937 $abc$38792$n5599_1
.sym 59938 $abc$38792$n5734_1
.sym 59943 VexRiscv._zz_255_[1]
.sym 59944 VexRiscv._zz_35_[27]
.sym 59945 $abc$38792$n3388_1
.sym 59946 $PACKER_VCC_NET
.sym 59947 $PACKER_VCC_NET
.sym 59948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 59949 VexRiscv._zz_79_[7]
.sym 59950 $abc$38792$n5611
.sym 59951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 59953 $PACKER_VCC_NET
.sym 59956 VexRiscv._zz_79_[7]
.sym 59957 VexRiscv._zz_164_[3]
.sym 59958 $abc$38792$n5947_1
.sym 59960 VexRiscv._zz_50_[7]
.sym 59964 VexRiscv._zz_50_[8]
.sym 59966 VexRiscv._zz_50_[9]
.sym 59972 VexRiscv._zz_50_[7]
.sym 59973 VexRiscv._zz_79_[1]
.sym 59974 $abc$38792$n6429_1
.sym 59977 $abc$38792$n5506_1
.sym 59978 $abc$38792$n5545_1
.sym 59979 $abc$38792$n5947_1
.sym 59980 VexRiscv._zz_79_[2]
.sym 59981 VexRiscv._zz_161_
.sym 59982 VexRiscv._zz_50_[8]
.sym 59984 VexRiscv._zz_79_[1]
.sym 59985 VexRiscv._zz_50_[10]
.sym 59987 $abc$38792$n5537_1
.sym 59989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 59991 VexRiscv._zz_35_[11]
.sym 59992 $abc$38792$n5960_1
.sym 59993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 59995 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 59997 $abc$38792$n5956_1
.sym 59998 $abc$38792$n5637_1
.sym 59999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 60001 $abc$38792$n5626_1
.sym 60005 $abc$38792$n5960_1
.sym 60006 $abc$38792$n5947_1
.sym 60008 VexRiscv._zz_79_[2]
.sym 60011 $abc$38792$n5637_1
.sym 60012 $abc$38792$n6429_1
.sym 60013 VexRiscv._zz_79_[2]
.sym 60017 VexRiscv._zz_161_
.sym 60018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 60019 VexRiscv._zz_50_[7]
.sym 60023 $abc$38792$n5506_1
.sym 60024 $abc$38792$n5537_1
.sym 60025 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 60026 $abc$38792$n5545_1
.sym 60029 VexRiscv._zz_50_[10]
.sym 60030 VexRiscv._zz_50_[8]
.sym 60031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 60032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 60036 $abc$38792$n6429_1
.sym 60037 VexRiscv._zz_79_[1]
.sym 60038 $abc$38792$n5626_1
.sym 60041 $abc$38792$n5956_1
.sym 60042 $abc$38792$n5947_1
.sym 60044 VexRiscv._zz_79_[1]
.sym 60047 VexRiscv._zz_35_[11]
.sym 60052 clk12_$glb_clk
.sym 60053 VexRiscv.reset_$glb_sr
.sym 60054 VexRiscv._zz_164_[2]
.sym 60055 VexRiscv._zz_164_[1]
.sym 60056 $abc$38792$n5637_1
.sym 60057 $abc$38792$n5735_1
.sym 60058 VexRiscv._zz_164_[11]
.sym 60059 $abc$38792$n5626_1
.sym 60060 $abc$38792$n5647
.sym 60061 VexRiscv._zz_164_[3]
.sym 60066 VexRiscv._zz_161_
.sym 60067 $abc$38792$n5951_1
.sym 60068 $abc$38792$n5506_1
.sym 60069 $abc$38792$n149
.sym 60070 $abc$38792$n6429_1
.sym 60071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 60072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 60073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 60074 $abc$38792$n5610
.sym 60076 VexRiscv._zz_35_[13]
.sym 60077 $abc$38792$n5610
.sym 60081 VexRiscv._zz_79_[11]
.sym 60083 VexRiscv._zz_79_[3]
.sym 60084 $abc$38792$n5947_1
.sym 60096 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 60097 VexRiscv._zz_161_
.sym 60099 $abc$38792$n5949_1
.sym 60101 $abc$38792$n5950_1
.sym 60103 VexRiscv._zz_50_[7]
.sym 60106 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 60112 $abc$38792$n5948_1
.sym 60114 VexRiscv._zz_50_[9]
.sym 60115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 60116 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 60118 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 60122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 60123 VexRiscv._zz_50_[11]
.sym 60124 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 60126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60129 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 60134 VexRiscv._zz_50_[7]
.sym 60135 VexRiscv._zz_161_
.sym 60137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60141 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 60148 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 60154 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 60161 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 60164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 60165 VexRiscv._zz_50_[11]
.sym 60166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 60167 VexRiscv._zz_50_[9]
.sym 60171 $abc$38792$n5950_1
.sym 60172 $abc$38792$n5948_1
.sym 60173 $abc$38792$n5949_1
.sym 60175 clk12_$glb_clk
.sym 60176 VexRiscv.reset_$glb_sr
.sym 60177 $abc$38792$n2177
.sym 60179 serial_tx
.sym 60189 VexRiscv._zz_79_[1]
.sym 60190 VexRiscv._zz_35_[20]
.sym 60191 VexRiscv._zz_161_
.sym 60192 $abc$38792$n2180
.sym 60193 $abc$38792$n149
.sym 60194 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 60195 $abc$38792$n5943_1
.sym 60196 VexRiscv._zz_79_[2]
.sym 60197 VexRiscv._zz_50_[9]
.sym 60198 VexRiscv._zz_161_
.sym 60199 VexRiscv._zz_161_
.sym 60202 VexRiscv._zz_50_[8]
.sym 60204 VexRiscv._zz_50_[9]
.sym 60212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60227 $abc$38792$n5560
.sym 60272 $abc$38792$n5560
.sym 60298 clk12_$glb_clk
.sym 60299 sys_rst_$glb_sr
.sym 60311 $abc$38792$n2174
.sym 60313 VexRiscv._zz_161_
.sym 60319 serial_tx
.sym 60399 spiflash_bus_dat_r[18]
.sym 60403 spiflash_bus_dat_r[17]
.sym 60405 spiflash_bus_dat_r[19]
.sym 60409 VexRiscv._zz_130_[0]
.sym 60411 VexRiscv._zz_130_[1]
.sym 60421 basesoc_dat_w[2]
.sym 60423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 60424 basesoc_we
.sym 60529 $abc$38792$n3685
.sym 60530 VexRiscv.CsrPlugin_mepc[22]
.sym 60531 $abc$38792$n3692
.sym 60533 VexRiscv.CsrPlugin_mepc[6]
.sym 60536 $abc$38792$n6150_1
.sym 60537 $abc$38792$n6286_1
.sym 60538 VexRiscv._zz_130_[3]
.sym 60539 basesoc_dat_w[5]
.sym 60540 spiflash_bus_dat_r[19]
.sym 60542 spiflash_bus_dat_r[21]
.sym 60543 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 60546 spiflash_bus_dat_r[18]
.sym 60547 spiflash_bus_dat_r[16]
.sym 60548 array_muxed0[8]
.sym 60557 basesoc_dat_w[2]
.sym 60569 VexRiscv._zz_171_[1]
.sym 60572 basesoc_we
.sym 60575 basesoc_dat_w[2]
.sym 60578 VexRiscv._zz_171_[1]
.sym 60579 $abc$38792$n4353
.sym 60581 basesoc_adr[0]
.sym 60582 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 60583 array_muxed0[9]
.sym 60584 VexRiscv.decode_to_execute_RS2[11]
.sym 60586 spiflash_bus_dat_r[17]
.sym 60588 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 60590 basesoc_we
.sym 60592 basesoc_dat_w[2]
.sym 60593 $abc$38792$n6158_1
.sym 60607 array_muxed0[0]
.sym 60614 basesoc_counter[0]
.sym 60615 basesoc_counter[1]
.sym 60624 $abc$38792$n5113_1
.sym 60633 array_muxed1[2]
.sym 60637 basesoc_counter[1]
.sym 60638 basesoc_counter[0]
.sym 60639 $abc$38792$n5113_1
.sym 60644 array_muxed1[2]
.sym 60662 array_muxed0[0]
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 60687 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 60688 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 60689 $abc$38792$n4398
.sym 60690 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 60691 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 60693 $abc$38792$n4366_1
.sym 60697 VexRiscv._zz_152_[9]
.sym 60699 array_muxed0[9]
.sym 60700 basesoc_counter[0]
.sym 60701 basesoc_counter[1]
.sym 60702 basesoc_dat_w[2]
.sym 60703 array_muxed0[0]
.sym 60704 array_muxed1[27]
.sym 60705 array_muxed0[13]
.sym 60706 $abc$38792$n2344
.sym 60707 slave_sel[0]
.sym 60708 basesoc_adr[0]
.sym 60714 array_muxed1[21]
.sym 60717 basesoc_dat_w[4]
.sym 60718 array_muxed1[31]
.sym 60720 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 60721 array_muxed1[19]
.sym 60727 $abc$38792$n4888_1
.sym 60728 VexRiscv.decode_to_execute_RS2[27]
.sym 60736 VexRiscv._zz_171_[1]
.sym 60744 VexRiscv._zz_171_[1]
.sym 60745 $abc$38792$n7851
.sym 60750 VexRiscv.decode_to_execute_RS2[11]
.sym 60755 VexRiscv._zz_130_[3]
.sym 60756 VexRiscv._zz_171_[0]
.sym 60760 VexRiscv._zz_171_[0]
.sym 60761 VexRiscv.decode_to_execute_RS2[11]
.sym 60762 VexRiscv._zz_171_[1]
.sym 60763 VexRiscv._zz_130_[3]
.sym 60802 VexRiscv._zz_171_[1]
.sym 60803 $abc$38792$n4888_1
.sym 60804 VexRiscv.decode_to_execute_RS2[27]
.sym 60806 $abc$38792$n7851
.sym 60807 clk12_$glb_clk
.sym 60809 array_muxed1[21]
.sym 60810 basesoc_vexriscv_dbus_adr[16]
.sym 60811 array_muxed1[31]
.sym 60812 basesoc_vexriscv_dbus_adr[18]
.sym 60813 basesoc_vexriscv_dbus_adr[20]
.sym 60814 basesoc_vexriscv_dbus_adr[9]
.sym 60815 basesoc_vexriscv_dbus_adr[17]
.sym 60816 $abc$38792$n4896_1
.sym 60819 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 60820 VexRiscv._zz_42_[1]
.sym 60821 $abc$38792$n6148_1
.sym 60823 array_muxed0[13]
.sym 60828 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 60831 spiflash_bus_dat_r[22]
.sym 60832 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 60834 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 60835 basesoc_dat_w[2]
.sym 60836 basesoc_timer0_load_storage[3]
.sym 60837 $abc$38792$n5594
.sym 60839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 60840 basesoc_dat_w[3]
.sym 60842 $abc$38792$n3791_1
.sym 60855 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 60856 VexRiscv.decode_to_execute_RS2[19]
.sym 60858 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 60864 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 60869 VexRiscv._zz_130_[3]
.sym 60870 VexRiscv._zz_171_[1]
.sym 60871 VexRiscv._zz_130_[0]
.sym 60877 $abc$38792$n7851
.sym 60880 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 60881 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 60886 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 60889 VexRiscv._zz_130_[0]
.sym 60895 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 60902 VexRiscv._zz_171_[1]
.sym 60903 VexRiscv._zz_130_[3]
.sym 60904 VexRiscv.decode_to_execute_RS2[19]
.sym 60910 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 60915 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 60925 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 60929 $abc$38792$n7851
.sym 60930 clk12_$glb_clk
.sym 60932 $abc$38792$n5763_1
.sym 60933 basesoc_vexriscv_dbus_adr[8]
.sym 60934 $abc$38792$n5664_1
.sym 60935 $abc$38792$n5655_1
.sym 60936 basesoc_vexriscv_dbus_adr[13]
.sym 60937 basesoc_vexriscv_dbus_adr[5]
.sym 60938 basesoc_vexriscv_dbus_adr[12]
.sym 60939 basesoc_vexriscv_dbus_adr[14]
.sym 60942 VexRiscv._zz_42_[0]
.sym 60943 VexRiscv._zz_36_[0]
.sym 60944 basesoc_vexriscv_dbus_adr[3]
.sym 60945 VexRiscv.decode_to_execute_RS2[21]
.sym 60946 basesoc_vexriscv_dbus_adr[2]
.sym 60947 $abc$38792$n3546_1
.sym 60948 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 60949 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 60950 basesoc_dat_w[2]
.sym 60951 spiflash_mosi
.sym 60952 sys_rst
.sym 60953 $abc$38792$n2320
.sym 60954 $abc$38792$n3951
.sym 60955 $abc$38792$n3621_1
.sym 60956 VexRiscv._zz_171_[1]
.sym 60957 VexRiscv._zz_152_[3]
.sym 60958 $abc$38792$n4507_1
.sym 60959 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 60960 VexRiscv.decode_to_execute_RS2[14]
.sym 60961 $abc$38792$n4465_1
.sym 60962 VexRiscv._zz_171_[1]
.sym 60963 $abc$38792$n7851
.sym 60964 $abc$38792$n4466
.sym 60965 $abc$38792$n5763_1
.sym 60966 $abc$38792$n7851
.sym 60967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 60973 VexRiscv._zz_152_[4]
.sym 60975 $abc$38792$n2308
.sym 60977 VexRiscv._zz_290_[3]
.sym 60978 VexRiscv._zz_290_[4]
.sym 60979 VexRiscv._zz_290_[5]
.sym 60981 VexRiscv._zz_152_[3]
.sym 60982 VexRiscv._zz_294_
.sym 60985 VexRiscv._zz_152_[5]
.sym 60986 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 60987 basesoc_dat_w[4]
.sym 60990 $abc$38792$n6286_1
.sym 60997 basesoc_dat_w[7]
.sym 61000 basesoc_dat_w[3]
.sym 61002 $abc$38792$n3791_1
.sym 61007 basesoc_dat_w[7]
.sym 61013 VexRiscv._zz_294_
.sym 61014 $abc$38792$n6286_1
.sym 61021 basesoc_dat_w[4]
.sym 61025 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61026 VexRiscv._zz_152_[3]
.sym 61027 VexRiscv._zz_290_[3]
.sym 61030 VexRiscv._zz_294_
.sym 61032 $abc$38792$n3791_1
.sym 61037 VexRiscv._zz_290_[5]
.sym 61038 VexRiscv._zz_152_[5]
.sym 61039 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61042 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61043 VexRiscv._zz_290_[4]
.sym 61044 VexRiscv._zz_152_[4]
.sym 61049 basesoc_dat_w[3]
.sym 61052 $abc$38792$n2308
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61055 VexRiscv._zz_293_[6]
.sym 61056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 61057 VexRiscv._zz_293_[13]
.sym 61058 VexRiscv._zz_41_[28]
.sym 61059 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 61060 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 61061 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 61062 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 61065 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 61066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61067 $abc$38792$n2241
.sym 61068 basesoc_vexriscv_dbus_adr[12]
.sym 61071 VexRiscv.externalInterruptArray_regNext[1]
.sym 61072 $abc$38792$n2241
.sym 61073 $abc$38792$n3935
.sym 61074 basesoc_dat_w[7]
.sym 61075 $abc$38792$n3956
.sym 61077 VexRiscv._zz_130_[7]
.sym 61078 basesoc_dat_w[6]
.sym 61079 basesoc_dat_w[4]
.sym 61080 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 61081 basesoc_ctrl_reset_reset_r
.sym 61082 $abc$38792$n4447_1
.sym 61083 basesoc_dat_w[7]
.sym 61084 $abc$38792$n3810_1
.sym 61085 basesoc_dat_w[2]
.sym 61086 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 61087 basesoc_adr[0]
.sym 61088 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 61089 VexRiscv._zz_130_[4]
.sym 61090 basesoc_timer0_load_storage[3]
.sym 61100 VexRiscv._zz_293_[5]
.sym 61103 VexRiscv._zz_293_[2]
.sym 61104 VexRiscv._zz_152_[5]
.sym 61105 VexRiscv._zz_293_[4]
.sym 61107 VexRiscv._zz_152_[1]
.sym 61108 VexRiscv._zz_152_[0]
.sym 61114 VexRiscv._zz_152_[6]
.sym 61116 VexRiscv._zz_293_[3]
.sym 61117 VexRiscv._zz_152_[3]
.sym 61118 VexRiscv._zz_293_[0]
.sym 61120 VexRiscv._zz_293_[6]
.sym 61121 VexRiscv._zz_152_[2]
.sym 61122 VexRiscv._zz_293_[1]
.sym 61124 VexRiscv._zz_294_
.sym 61126 VexRiscv._zz_152_[4]
.sym 61128 $nextpnr_ICESTORM_LC_20$O
.sym 61130 VexRiscv._zz_152_[0]
.sym 61134 $auto$maccmap.cc:240:synth$8023.C[1]
.sym 61136 VexRiscv._zz_293_[0]
.sym 61137 VexRiscv._zz_294_
.sym 61140 $auto$maccmap.cc:240:synth$8023.C[2]
.sym 61142 VexRiscv._zz_293_[1]
.sym 61143 VexRiscv._zz_152_[1]
.sym 61144 $auto$maccmap.cc:240:synth$8023.C[1]
.sym 61146 $auto$maccmap.cc:240:synth$8023.C[3]
.sym 61148 VexRiscv._zz_152_[2]
.sym 61149 VexRiscv._zz_293_[2]
.sym 61150 $auto$maccmap.cc:240:synth$8023.C[2]
.sym 61152 $auto$maccmap.cc:240:synth$8023.C[4]
.sym 61154 VexRiscv._zz_152_[3]
.sym 61155 VexRiscv._zz_293_[3]
.sym 61156 $auto$maccmap.cc:240:synth$8023.C[3]
.sym 61158 $auto$maccmap.cc:240:synth$8023.C[5]
.sym 61160 VexRiscv._zz_293_[4]
.sym 61161 VexRiscv._zz_152_[4]
.sym 61162 $auto$maccmap.cc:240:synth$8023.C[4]
.sym 61164 $auto$maccmap.cc:240:synth$8023.C[6]
.sym 61166 VexRiscv._zz_152_[5]
.sym 61167 VexRiscv._zz_293_[5]
.sym 61168 $auto$maccmap.cc:240:synth$8023.C[5]
.sym 61170 $auto$maccmap.cc:240:synth$8023.C[7]
.sym 61172 VexRiscv._zz_152_[6]
.sym 61173 VexRiscv._zz_293_[6]
.sym 61174 $auto$maccmap.cc:240:synth$8023.C[6]
.sym 61178 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 61179 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 61180 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 61181 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 61182 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 61183 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 61184 VexRiscv._zz_293_[10]
.sym 61185 VexRiscv._zz_293_[14]
.sym 61186 $abc$38792$n2177
.sym 61187 VexRiscv._zz_130_[0]
.sym 61188 VexRiscv._zz_130_[0]
.sym 61189 $abc$38792$n2177
.sym 61190 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 61191 basesoc_vexriscv_dbus_adr[4]
.sym 61192 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 61195 $abc$38792$n4436
.sym 61196 VexRiscv._zz_294_
.sym 61197 VexRiscv.decode_to_execute_RS2[23]
.sym 61199 VexRiscv._zz_152_[10]
.sym 61200 VexRiscv._zz_152_[5]
.sym 61201 $abc$38792$n6286_1
.sym 61202 VexRiscv._zz_152_[22]
.sym 61204 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 61205 basesoc_dat_w[4]
.sym 61206 VexRiscv._zz_152_[17]
.sym 61207 VexRiscv._zz_152_[2]
.sym 61208 $abc$38792$n2133
.sym 61209 VexRiscv._zz_152_[10]
.sym 61210 $abc$38792$n4508
.sym 61211 VexRiscv._zz_152_[7]
.sym 61212 VexRiscv._zz_152_[13]
.sym 61213 VexRiscv._zz_152_[14]
.sym 61214 $auto$maccmap.cc:240:synth$8023.C[7]
.sym 61219 VexRiscv._zz_152_[13]
.sym 61221 VexRiscv._zz_293_[7]
.sym 61222 VexRiscv._zz_152_[7]
.sym 61225 VexRiscv._zz_152_[10]
.sym 61227 VexRiscv._zz_293_[8]
.sym 61228 VexRiscv._zz_152_[8]
.sym 61229 VexRiscv._zz_293_[13]
.sym 61231 VexRiscv._zz_293_[9]
.sym 61233 VexRiscv._zz_293_[12]
.sym 61237 VexRiscv._zz_152_[14]
.sym 61239 VexRiscv._zz_293_[11]
.sym 61242 VexRiscv._zz_293_[14]
.sym 61243 VexRiscv._zz_152_[11]
.sym 61248 VexRiscv._zz_152_[12]
.sym 61249 VexRiscv._zz_293_[10]
.sym 61250 VexRiscv._zz_152_[9]
.sym 61251 $auto$maccmap.cc:240:synth$8023.C[8]
.sym 61253 VexRiscv._zz_152_[7]
.sym 61254 VexRiscv._zz_293_[7]
.sym 61255 $auto$maccmap.cc:240:synth$8023.C[7]
.sym 61257 $auto$maccmap.cc:240:synth$8023.C[9]
.sym 61259 VexRiscv._zz_152_[8]
.sym 61260 VexRiscv._zz_293_[8]
.sym 61261 $auto$maccmap.cc:240:synth$8023.C[8]
.sym 61263 $auto$maccmap.cc:240:synth$8023.C[10]
.sym 61265 VexRiscv._zz_293_[9]
.sym 61266 VexRiscv._zz_152_[9]
.sym 61267 $auto$maccmap.cc:240:synth$8023.C[9]
.sym 61269 $auto$maccmap.cc:240:synth$8023.C[11]
.sym 61271 VexRiscv._zz_152_[10]
.sym 61272 VexRiscv._zz_293_[10]
.sym 61273 $auto$maccmap.cc:240:synth$8023.C[10]
.sym 61275 $auto$maccmap.cc:240:synth$8023.C[12]
.sym 61277 VexRiscv._zz_152_[11]
.sym 61278 VexRiscv._zz_293_[11]
.sym 61279 $auto$maccmap.cc:240:synth$8023.C[11]
.sym 61281 $auto$maccmap.cc:240:synth$8023.C[13]
.sym 61283 VexRiscv._zz_152_[12]
.sym 61284 VexRiscv._zz_293_[12]
.sym 61285 $auto$maccmap.cc:240:synth$8023.C[12]
.sym 61287 $auto$maccmap.cc:240:synth$8023.C[14]
.sym 61289 VexRiscv._zz_293_[13]
.sym 61290 VexRiscv._zz_152_[13]
.sym 61291 $auto$maccmap.cc:240:synth$8023.C[13]
.sym 61293 $auto$maccmap.cc:240:synth$8023.C[15]
.sym 61295 VexRiscv._zz_152_[14]
.sym 61296 VexRiscv._zz_293_[14]
.sym 61297 $auto$maccmap.cc:240:synth$8023.C[14]
.sym 61301 basesoc_ctrl_storage[11]
.sym 61302 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 61303 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 61304 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 61305 VexRiscv._zz_293_[11]
.sym 61306 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 61307 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 61308 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 61309 VexRiscv._zz_130_[1]
.sym 61310 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 61311 $abc$38792$n7851
.sym 61312 VexRiscv._zz_130_[1]
.sym 61314 $abc$38792$n4099_1
.sym 61315 VexRiscv.CsrPlugin_hadException
.sym 61316 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 61317 VexRiscv._zz_293_[7]
.sym 61318 $abc$38792$n4070
.sym 61319 $abc$38792$n5594
.sym 61321 $abc$38792$n4435_1
.sym 61322 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61323 $abc$38792$n4022
.sym 61324 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 61325 VexRiscv._zz_152_[25]
.sym 61327 $abc$38792$n4448
.sym 61328 basesoc_dat_w[3]
.sym 61330 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 61331 $abc$38792$n3858
.sym 61332 $abc$38792$n2322
.sym 61333 $abc$38792$n5594
.sym 61334 basesoc_ctrl_storage[11]
.sym 61335 basesoc_dat_w[2]
.sym 61336 VexRiscv._zz_152_[27]
.sym 61337 $auto$maccmap.cc:240:synth$8023.C[15]
.sym 61342 VexRiscv._zz_152_[21]
.sym 61344 VexRiscv._zz_293_[15]
.sym 61348 VexRiscv._zz_152_[20]
.sym 61350 VexRiscv._zz_293_[22]
.sym 61351 VexRiscv._zz_293_[17]
.sym 61353 VexRiscv._zz_152_[18]
.sym 61354 VexRiscv._zz_293_[18]
.sym 61355 VexRiscv._zz_152_[16]
.sym 61356 VexRiscv._zz_152_[15]
.sym 61359 VexRiscv._zz_293_[21]
.sym 61362 VexRiscv._zz_152_[22]
.sym 61363 VexRiscv._zz_293_[16]
.sym 61364 VexRiscv._zz_293_[19]
.sym 61366 VexRiscv._zz_152_[17]
.sym 61368 VexRiscv._zz_152_[19]
.sym 61370 VexRiscv._zz_293_[20]
.sym 61374 $auto$maccmap.cc:240:synth$8023.C[16]
.sym 61376 VexRiscv._zz_152_[15]
.sym 61377 VexRiscv._zz_293_[15]
.sym 61378 $auto$maccmap.cc:240:synth$8023.C[15]
.sym 61380 $auto$maccmap.cc:240:synth$8023.C[17]
.sym 61382 VexRiscv._zz_152_[16]
.sym 61383 VexRiscv._zz_293_[16]
.sym 61384 $auto$maccmap.cc:240:synth$8023.C[16]
.sym 61386 $auto$maccmap.cc:240:synth$8023.C[18]
.sym 61388 VexRiscv._zz_152_[17]
.sym 61389 VexRiscv._zz_293_[17]
.sym 61390 $auto$maccmap.cc:240:synth$8023.C[17]
.sym 61392 $auto$maccmap.cc:240:synth$8023.C[19]
.sym 61394 VexRiscv._zz_152_[18]
.sym 61395 VexRiscv._zz_293_[18]
.sym 61396 $auto$maccmap.cc:240:synth$8023.C[18]
.sym 61398 $auto$maccmap.cc:240:synth$8023.C[20]
.sym 61400 VexRiscv._zz_152_[19]
.sym 61401 VexRiscv._zz_293_[19]
.sym 61402 $auto$maccmap.cc:240:synth$8023.C[19]
.sym 61404 $auto$maccmap.cc:240:synth$8023.C[21]
.sym 61406 VexRiscv._zz_152_[20]
.sym 61407 VexRiscv._zz_293_[20]
.sym 61408 $auto$maccmap.cc:240:synth$8023.C[20]
.sym 61410 $auto$maccmap.cc:240:synth$8023.C[22]
.sym 61412 VexRiscv._zz_293_[21]
.sym 61413 VexRiscv._zz_152_[21]
.sym 61414 $auto$maccmap.cc:240:synth$8023.C[21]
.sym 61416 $auto$maccmap.cc:240:synth$8023.C[23]
.sym 61418 VexRiscv._zz_152_[22]
.sym 61419 VexRiscv._zz_293_[22]
.sym 61420 $auto$maccmap.cc:240:synth$8023.C[22]
.sym 61424 basesoc_timer0_load_storage[19]
.sym 61425 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61426 basesoc_timer0_load_storage[20]
.sym 61427 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 61428 VexRiscv._zz_293_[20]
.sym 61429 VexRiscv._zz_293_[16]
.sym 61430 VexRiscv._zz_293_[19]
.sym 61431 $abc$38792$n4510
.sym 61434 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 61435 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 61436 VexRiscv._zz_152_[21]
.sym 61437 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 61439 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 61440 VexRiscv._zz_293_[15]
.sym 61441 $abc$38792$n2166
.sym 61443 basesoc_timer0_reload_storage[23]
.sym 61446 VexRiscv._zz_293_[22]
.sym 61447 VexRiscv._zz_293_[17]
.sym 61448 $abc$38792$n4466
.sym 61449 VexRiscv._zz_294_
.sym 61450 $abc$38792$n4507_1
.sym 61451 $abc$38792$n3795_1
.sym 61452 VexRiscv.decode_to_execute_RS2[14]
.sym 61453 VexRiscv._zz_152_[3]
.sym 61454 VexRiscv._zz_44_[0]
.sym 61455 basesoc_dat_w[5]
.sym 61456 VexRiscv._zz_152_[13]
.sym 61457 $abc$38792$n4465_1
.sym 61458 $abc$38792$n5763_1
.sym 61459 $abc$38792$n3932
.sym 61460 $auto$maccmap.cc:240:synth$8023.C[23]
.sym 61467 VexRiscv._zz_293_[28]
.sym 61468 VexRiscv._zz_293_[25]
.sym 61470 VexRiscv._zz_152_[28]
.sym 61472 VexRiscv._zz_293_[24]
.sym 61475 VexRiscv._zz_293_[29]
.sym 61476 VexRiscv._zz_152_[23]
.sym 61481 VexRiscv._zz_152_[24]
.sym 61482 VexRiscv._zz_293_[23]
.sym 61483 VexRiscv._zz_152_[29]
.sym 61484 VexRiscv._zz_293_[30]
.sym 61485 VexRiscv._zz_152_[25]
.sym 61489 VexRiscv._zz_293_[27]
.sym 61490 VexRiscv._zz_152_[30]
.sym 61491 VexRiscv._zz_152_[26]
.sym 61494 VexRiscv._zz_293_[26]
.sym 61496 VexRiscv._zz_152_[27]
.sym 61497 $auto$maccmap.cc:240:synth$8023.C[24]
.sym 61499 VexRiscv._zz_293_[23]
.sym 61500 VexRiscv._zz_152_[23]
.sym 61501 $auto$maccmap.cc:240:synth$8023.C[23]
.sym 61503 $auto$maccmap.cc:240:synth$8023.C[25]
.sym 61505 VexRiscv._zz_152_[24]
.sym 61506 VexRiscv._zz_293_[24]
.sym 61507 $auto$maccmap.cc:240:synth$8023.C[24]
.sym 61509 $auto$maccmap.cc:240:synth$8023.C[26]
.sym 61511 VexRiscv._zz_293_[25]
.sym 61512 VexRiscv._zz_152_[25]
.sym 61513 $auto$maccmap.cc:240:synth$8023.C[25]
.sym 61515 $auto$maccmap.cc:240:synth$8023.C[27]
.sym 61517 VexRiscv._zz_293_[26]
.sym 61518 VexRiscv._zz_152_[26]
.sym 61519 $auto$maccmap.cc:240:synth$8023.C[26]
.sym 61521 $auto$maccmap.cc:240:synth$8023.C[28]
.sym 61523 VexRiscv._zz_293_[27]
.sym 61524 VexRiscv._zz_152_[27]
.sym 61525 $auto$maccmap.cc:240:synth$8023.C[27]
.sym 61527 $auto$maccmap.cc:240:synth$8023.C[29]
.sym 61529 VexRiscv._zz_293_[28]
.sym 61530 VexRiscv._zz_152_[28]
.sym 61531 $auto$maccmap.cc:240:synth$8023.C[28]
.sym 61533 $auto$maccmap.cc:240:synth$8023.C[30]
.sym 61535 VexRiscv._zz_293_[29]
.sym 61536 VexRiscv._zz_152_[29]
.sym 61537 $auto$maccmap.cc:240:synth$8023.C[29]
.sym 61539 $auto$maccmap.cc:240:synth$8023.C[31]
.sym 61541 VexRiscv._zz_152_[30]
.sym 61542 VexRiscv._zz_293_[30]
.sym 61543 $auto$maccmap.cc:240:synth$8023.C[30]
.sym 61547 VexRiscv._zz_293_[27]
.sym 61548 VexRiscv._zz_293_[23]
.sym 61549 $abc$38792$n5899_1
.sym 61550 VexRiscv._zz_293_[30]
.sym 61551 $abc$38792$n5876_1
.sym 61552 VexRiscv._zz_293_[26]
.sym 61553 $abc$38792$n5868_1
.sym 61554 $abc$38792$n5886_1
.sym 61558 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 61559 basesoc_uart_phy_source_payload_data[7]
.sym 61560 VexRiscv._zz_294_
.sym 61561 VexRiscv._zz_293_[29]
.sym 61562 VexRiscv._zz_152_[23]
.sym 61563 basesoc_uart_phy_source_payload_data[6]
.sym 61564 basesoc_dat_w[1]
.sym 61565 $abc$38792$n3935
.sym 61566 VexRiscv._zz_152_[7]
.sym 61567 $abc$38792$n2312
.sym 61568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61569 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 61570 basesoc_timer0_load_storage[20]
.sym 61571 $abc$38792$n3810_1
.sym 61572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 61573 basesoc_dat_w[2]
.sym 61574 $abc$38792$n4447_1
.sym 61575 basesoc_adr[0]
.sym 61576 VexRiscv._zz_152_[30]
.sym 61577 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 61578 basesoc_ctrl_reset_reset_r
.sym 61579 $abc$38792$n2131
.sym 61580 VexRiscv._zz_130_[4]
.sym 61581 $abc$38792$n151
.sym 61582 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 61583 $auto$maccmap.cc:240:synth$8023.C[31]
.sym 61588 VexRiscv._zz_290_[23]
.sym 61589 basesoc_dat_w[1]
.sym 61590 $abc$38792$n2131
.sym 61592 VexRiscv._zz_293_[31]
.sym 61593 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61600 VexRiscv._zz_294_
.sym 61601 VexRiscv._zz_290_[28]
.sym 61603 $abc$38792$n3520_1
.sym 61605 $abc$38792$n3820_1
.sym 61606 VexRiscv._zz_152_[28]
.sym 61607 $abc$38792$n151
.sym 61608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61609 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 61610 $abc$38792$n3933
.sym 61614 basesoc_dat_w[2]
.sym 61615 VexRiscv._zz_152_[23]
.sym 61616 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 61617 VexRiscv._zz_152_[31]
.sym 61618 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 61619 $abc$38792$n3932
.sym 61621 VexRiscv._zz_152_[31]
.sym 61623 VexRiscv._zz_293_[31]
.sym 61624 $auto$maccmap.cc:240:synth$8023.C[31]
.sym 61627 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 61628 $abc$38792$n3933
.sym 61629 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 61630 $abc$38792$n3932
.sym 61634 $abc$38792$n3820_1
.sym 61636 VexRiscv._zz_294_
.sym 61639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 61640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61641 $abc$38792$n151
.sym 61642 $abc$38792$n3520_1
.sym 61646 basesoc_dat_w[1]
.sym 61652 VexRiscv._zz_290_[28]
.sym 61653 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61654 VexRiscv._zz_152_[28]
.sym 61660 basesoc_dat_w[2]
.sym 61663 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61664 VexRiscv._zz_290_[23]
.sym 61666 VexRiscv._zz_152_[23]
.sym 61667 $abc$38792$n2131
.sym 61668 clk12_$glb_clk
.sym 61669 sys_rst_$glb_sr
.sym 61670 basesoc_timer0_reload_storage[26]
.sym 61671 $abc$38792$n5855_1
.sym 61672 $abc$38792$n4468
.sym 61673 $abc$38792$n5762_1
.sym 61674 $abc$38792$n4465_1
.sym 61675 $abc$38792$n5907_1
.sym 61676 $abc$38792$n5761_1
.sym 61677 $abc$38792$n4508
.sym 61678 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 61679 basesoc_dat_w[1]
.sym 61680 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 61681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 61682 VexRiscv._zz_290_[31]
.sym 61683 VexRiscv._zz_41_[31]
.sym 61684 basesoc_timer0_load_storage[23]
.sym 61685 VexRiscv._zz_171_[0]
.sym 61686 $abc$38792$n3977
.sym 61687 VexRiscv._zz_152_[12]
.sym 61689 $abc$38792$n3840
.sym 61690 $abc$38792$n4429
.sym 61691 VexRiscv._zz_294_
.sym 61692 VexRiscv.CsrPlugin_hadException
.sym 61693 basesoc_vexriscv_dbus_adr[27]
.sym 61694 VexRiscv._zz_152_[2]
.sym 61695 VexRiscv._zz_152_[21]
.sym 61696 $abc$38792$n5658
.sym 61697 VexRiscv._zz_152_[14]
.sym 61698 VexRiscv._zz_41_[14]
.sym 61699 basesoc_ctrl_storage[1]
.sym 61700 VexRiscv._zz_41_[30]
.sym 61701 $abc$38792$n4508
.sym 61703 VexRiscv._zz_152_[7]
.sym 61704 VexRiscv._zz_193_
.sym 61705 VexRiscv._zz_152_[22]
.sym 61711 VexRiscv._zz_193_
.sym 61713 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 61715 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 61717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 61718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 61719 VexRiscv._zz_294_
.sym 61720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61722 $abc$38792$n2310
.sym 61728 basesoc_dat_w[2]
.sym 61730 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 61731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 61734 $abc$38792$n3933
.sym 61735 $abc$38792$n3520_1
.sym 61736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 61738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 61739 $abc$38792$n3800_1
.sym 61740 $abc$38792$n3784
.sym 61741 $abc$38792$n151
.sym 61744 VexRiscv._zz_193_
.sym 61745 $abc$38792$n151
.sym 61746 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 61747 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 61750 $abc$38792$n151
.sym 61751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 61752 $abc$38792$n3520_1
.sym 61753 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 61757 $abc$38792$n3800_1
.sym 61759 VexRiscv._zz_294_
.sym 61764 basesoc_dat_w[2]
.sym 61768 $abc$38792$n3784
.sym 61769 VexRiscv._zz_294_
.sym 61774 $abc$38792$n3933
.sym 61775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 61776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 61780 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61781 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 61782 VexRiscv._zz_193_
.sym 61783 $abc$38792$n151
.sym 61786 $abc$38792$n3520_1
.sym 61787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 61788 $abc$38792$n151
.sym 61789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 61790 $abc$38792$n2310
.sym 61791 clk12_$glb_clk
.sym 61792 sys_rst_$glb_sr
.sym 61793 VexRiscv._zz_41_[16]
.sym 61794 $abc$38792$n3807
.sym 61795 $abc$38792$n3808
.sym 61796 $abc$38792$n3826_1
.sym 61797 $abc$38792$n3812_1
.sym 61798 VexRiscv._zz_41_[17]
.sym 61799 $abc$38792$n3806
.sym 61800 VexRiscv._zz_41_[22]
.sym 61802 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61803 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61804 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 61805 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 61806 $abc$38792$n3430_1
.sym 61807 $abc$38792$n5594
.sym 61808 $abc$38792$n2221
.sym 61809 VexRiscv.decode_to_execute_RS2[27]
.sym 61810 basesoc_uart_phy_rx_reg[7]
.sym 61812 VexRiscv._zz_49_[0]
.sym 61813 $abc$38792$n4504
.sym 61814 $abc$38792$n5619
.sym 61815 $abc$38792$n4027_1
.sym 61816 $abc$38792$n4468
.sym 61817 $abc$38792$n5594
.sym 61818 VexRiscv._zz_49_[1]
.sym 61819 $abc$38792$n4448
.sym 61820 VexRiscv._zz_152_[31]
.sym 61821 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 61823 $abc$38792$n3858
.sym 61824 $abc$38792$n2322
.sym 61825 $abc$38792$n3800_1
.sym 61826 $abc$38792$n3784
.sym 61827 $abc$38792$n5617
.sym 61828 VexRiscv._zz_152_[27]
.sym 61834 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 61840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 61841 basesoc_dat_w[6]
.sym 61843 $abc$38792$n6347
.sym 61845 $abc$38792$n2320
.sym 61846 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61848 basesoc_ctrl_reset_reset_r
.sym 61850 $abc$38792$n151
.sym 61851 $abc$38792$n3520_1
.sym 61852 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 61853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61855 $abc$38792$n4064
.sym 61856 $abc$38792$n151
.sym 61857 basesoc_dat_w[5]
.sym 61858 $abc$38792$n3933
.sym 61860 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 61861 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 61863 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 61864 VexRiscv._zz_193_
.sym 61865 $abc$38792$n3932
.sym 61867 $abc$38792$n151
.sym 61868 $abc$38792$n3520_1
.sym 61869 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 61870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61873 $abc$38792$n3933
.sym 61874 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 61876 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 61882 basesoc_ctrl_reset_reset_r
.sym 61887 basesoc_dat_w[5]
.sym 61891 $abc$38792$n6347
.sym 61892 $abc$38792$n4064
.sym 61893 $abc$38792$n3932
.sym 61894 $abc$38792$n3933
.sym 61897 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 61898 $abc$38792$n151
.sym 61899 VexRiscv._zz_193_
.sym 61900 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 61903 $abc$38792$n3932
.sym 61904 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61905 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 61906 $abc$38792$n3933
.sym 61911 basesoc_dat_w[6]
.sym 61913 $abc$38792$n2320
.sym 61914 clk12_$glb_clk
.sym 61915 sys_rst_$glb_sr
.sym 61916 basesoc_timer0_load_storage[26]
.sym 61917 $abc$38792$n3858
.sym 61918 $abc$38792$n3800_1
.sym 61919 $abc$38792$n3779_1
.sym 61920 $abc$38792$n3801
.sym 61921 $abc$38792$n3794
.sym 61922 $abc$38792$n3837
.sym 61923 $abc$38792$n3799_1
.sym 61926 VexRiscv._zz_171_[2]
.sym 61927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 61928 $abc$38792$n4459_1
.sym 61931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 61932 basesoc_uart_rx_fifo_consume[1]
.sym 61933 VexRiscv._zz_41_[22]
.sym 61934 basesoc_vexriscv_dbus_adr[19]
.sym 61935 VexRiscv._zz_41_[16]
.sym 61936 $abc$38792$n5853_1
.sym 61937 VexRiscv._zz_152_[0]
.sym 61938 $abc$38792$n5594
.sym 61939 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 61940 VexRiscv._zz_152_[14]
.sym 61941 VexRiscv._zz_153_
.sym 61942 VexRiscv._zz_41_[15]
.sym 61943 basesoc_dat_w[5]
.sym 61944 $abc$38792$n3933
.sym 61945 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 61946 VexRiscv._zz_41_[17]
.sym 61947 $abc$38792$n3795_1
.sym 61948 VexRiscv.decode_to_execute_RS2[14]
.sym 61949 VexRiscv._zz_152_[3]
.sym 61950 VexRiscv._zz_41_[21]
.sym 61951 $abc$38792$n3932
.sym 61957 VexRiscv._zz_153_
.sym 61959 VexRiscv.decode_to_execute_RS2[14]
.sym 61961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 61963 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61965 VexRiscv._zz_152_[0]
.sym 61969 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 61970 VexRiscv._zz_290_[31]
.sym 61971 $abc$38792$n3806
.sym 61972 $abc$38792$n3833_1
.sym 61974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61976 $abc$38792$n3779_1
.sym 61977 $abc$38792$n3784
.sym 61979 VexRiscv._zz_49_[1]
.sym 61980 VexRiscv._zz_152_[31]
.sym 61981 VexRiscv._zz_49_[0]
.sym 61982 $abc$38792$n6288
.sym 61984 VexRiscv._zz_171_[2]
.sym 61985 VexRiscv._zz_42_[1]
.sym 61987 VexRiscv._zz_42_[0]
.sym 61990 VexRiscv._zz_49_[1]
.sym 61991 VexRiscv._zz_152_[31]
.sym 61992 $abc$38792$n3784
.sym 61993 VexRiscv._zz_49_[0]
.sym 61996 VexRiscv._zz_152_[0]
.sym 61997 $abc$38792$n6288
.sym 61998 VexRiscv._zz_49_[0]
.sym 61999 VexRiscv._zz_49_[1]
.sym 62002 $abc$38792$n3833_1
.sym 62003 $abc$38792$n3806
.sym 62004 VexRiscv._zz_171_[2]
.sym 62005 $abc$38792$n3779_1
.sym 62008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62014 VexRiscv._zz_153_
.sym 62015 VexRiscv._zz_42_[0]
.sym 62016 VexRiscv.decode_to_execute_RS2[14]
.sym 62017 VexRiscv._zz_42_[1]
.sym 62022 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 62026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62032 VexRiscv._zz_152_[31]
.sym 62033 VexRiscv._zz_290_[31]
.sym 62035 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62036 $abc$38792$n2423_$glb_ce
.sym 62037 clk12_$glb_clk
.sym 62039 basesoc_timer0_reload_storage[5]
.sym 62040 $abc$38792$n3838
.sym 62041 $abc$38792$n3829_1
.sym 62042 $abc$38792$n3780_1
.sym 62043 $abc$38792$n3784
.sym 62044 $abc$38792$n3783_1
.sym 62045 $abc$38792$n3782
.sym 62046 $abc$38792$n3781_1
.sym 62048 $abc$38792$n6286_1
.sym 62049 $abc$38792$n6286_1
.sym 62050 VexRiscv._zz_130_[3]
.sym 62052 $abc$38792$n3837
.sym 62053 VexRiscv._zz_41_[15]
.sym 62054 VexRiscv.decode_to_execute_RS2[21]
.sym 62055 $abc$38792$n2278
.sym 62057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62058 basesoc_timer0_load_storage[26]
.sym 62059 VexRiscv._zz_171_[2]
.sym 62060 VexRiscv._zz_152_[7]
.sym 62061 VexRiscv._zz_152_[6]
.sym 62062 VexRiscv._zz_193_
.sym 62063 $abc$38792$n3810_1
.sym 62064 VexRiscv._zz_130_[4]
.sym 62065 $abc$38792$n3816_1
.sym 62066 VexRiscv._zz_171_[2]
.sym 62067 $abc$38792$n151
.sym 62068 VexRiscv._zz_49_[0]
.sym 62069 $abc$38792$n5617
.sym 62070 $abc$38792$n3432
.sym 62071 $abc$38792$n6294
.sym 62072 VexRiscv._zz_49_[1]
.sym 62073 basesoc_dat_w[2]
.sym 62074 basesoc_timer0_reload_storage[2]
.sym 62080 $abc$38792$n5937_1
.sym 62081 $abc$38792$n5593_1
.sym 62084 VexRiscv._zz_47_[1]
.sym 62086 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 62087 $abc$38792$n3892_1
.sym 62089 $abc$38792$n3891
.sym 62091 VexRiscv._zz_47_[0]
.sym 62092 VexRiscv._zz_47_[1]
.sym 62096 VexRiscv._zz_153_
.sym 62097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62099 VexRiscv._zz_42_[1]
.sym 62100 $abc$38792$n3784
.sym 62102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62103 VexRiscv.decode_to_execute_RS2[31]
.sym 62105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62106 VexRiscv._zz_152_[31]
.sym 62107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62109 VexRiscv._zz_42_[0]
.sym 62110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62113 VexRiscv._zz_47_[0]
.sym 62115 VexRiscv._zz_47_[1]
.sym 62119 $abc$38792$n3892_1
.sym 62120 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 62121 VexRiscv._zz_152_[31]
.sym 62122 $abc$38792$n3784
.sym 62125 $abc$38792$n5937_1
.sym 62126 VexRiscv._zz_47_[1]
.sym 62127 VexRiscv._zz_47_[0]
.sym 62128 $abc$38792$n3892_1
.sym 62131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62137 VexRiscv._zz_47_[0]
.sym 62138 $abc$38792$n5593_1
.sym 62139 $abc$38792$n3891
.sym 62140 VexRiscv._zz_47_[1]
.sym 62143 VexRiscv.decode_to_execute_RS2[31]
.sym 62144 VexRiscv._zz_42_[0]
.sym 62145 VexRiscv._zz_42_[1]
.sym 62146 VexRiscv._zz_153_
.sym 62149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62156 VexRiscv._zz_47_[1]
.sym 62158 VexRiscv._zz_47_[0]
.sym 62159 $abc$38792$n2423_$glb_ce
.sym 62160 clk12_$glb_clk
.sym 62162 VexRiscv._zz_153_
.sym 62163 $abc$38792$n3817_1
.sym 62164 VexRiscv._zz_41_[27]
.sym 62165 $abc$38792$n3795_1
.sym 62166 $abc$38792$n3814_1
.sym 62167 $abc$38792$n3796_1
.sym 62168 $abc$38792$n3810_1
.sym 62169 $abc$38792$n3816_1
.sym 62170 VexRiscv._zz_152_[9]
.sym 62173 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 62174 VexRiscv._zz_41_[29]
.sym 62175 VexRiscv._zz_200_[7]
.sym 62176 basesoc_timer0_load_storage[21]
.sym 62177 VexRiscv._zz_171_[0]
.sym 62179 VexRiscv._zz_152_[5]
.sym 62180 VexRiscv._zz_41_[31]
.sym 62181 basesoc_timer0_reload_storage[5]
.sym 62182 VexRiscv._zz_152_[11]
.sym 62183 VexRiscv._zz_171_[0]
.sym 62184 VexRiscv._zz_41_[7]
.sym 62185 VexRiscv._zz_41_[26]
.sym 62186 VexRiscv._zz_41_[14]
.sym 62187 VexRiscv.decode_to_execute_RS2[19]
.sym 62188 VexRiscv._zz_41_[30]
.sym 62189 VexRiscv._zz_152_[14]
.sym 62190 $abc$38792$n5591_1
.sym 62191 VexRiscv._zz_152_[21]
.sym 62192 basesoc_uart_rx_fifo_wrport_we
.sym 62193 VexRiscv._zz_42_[0]
.sym 62194 VexRiscv._zz_42_[1]
.sym 62195 VexRiscv._zz_153_
.sym 62196 basesoc_timer0_value[26]
.sym 62197 VexRiscv._zz_152_[2]
.sym 62205 VexRiscv._zz_42_[1]
.sym 62206 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 62207 $abc$38792$n5592_1
.sym 62208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62209 VexRiscv._zz_136_[22]
.sym 62211 $abc$38792$n5594
.sym 62214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62217 VexRiscv._zz_42_[0]
.sym 62220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 62225 VexRiscv.decode_to_execute_RS2[30]
.sym 62227 VexRiscv._zz_153_
.sym 62228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62230 $abc$38792$n3540_1
.sym 62231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62234 $abc$38792$n3432
.sym 62236 VexRiscv._zz_136_[22]
.sym 62245 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62249 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 62254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62260 $abc$38792$n3540_1
.sym 62261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62272 $abc$38792$n3432
.sym 62273 $abc$38792$n5594
.sym 62274 $abc$38792$n5592_1
.sym 62275 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 62278 VexRiscv._zz_42_[0]
.sym 62279 VexRiscv._zz_42_[1]
.sym 62280 VexRiscv._zz_153_
.sym 62281 VexRiscv.decode_to_execute_RS2[30]
.sym 62282 $abc$38792$n2423_$glb_ce
.sym 62283 clk12_$glb_clk
.sym 62285 $abc$38792$n3815_1
.sym 62286 $abc$38792$n3843
.sym 62287 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 62288 $abc$38792$n3827
.sym 62289 $abc$38792$n3811_1
.sym 62290 $abc$38792$n4471_1
.sym 62291 $abc$38792$n3828
.sym 62292 $abc$38792$n4472
.sym 62293 VexRiscv._zz_42_[1]
.sym 62295 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 62296 VexRiscv._zz_42_[1]
.sym 62298 VexRiscv.decode_to_execute_RS2[9]
.sym 62299 VexRiscv._zz_41_[21]
.sym 62300 $abc$38792$n5594
.sym 62302 $PACKER_VCC_NET
.sym 62303 VexRiscv._zz_42_[0]
.sym 62304 VexRiscv._zz_153_
.sym 62306 $abc$38792$n7852
.sym 62307 VexRiscv.decode_to_execute_RS2[27]
.sym 62308 VexRiscv.decode_to_execute_RS2[23]
.sym 62309 VexRiscv._zz_200_[21]
.sym 62310 VexRiscv._zz_41_[10]
.sym 62311 VexRiscv.decode_to_execute_RS2[30]
.sym 62312 VexRiscv._zz_152_[27]
.sym 62313 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 62314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62315 VexRiscv._zz_42_[1]
.sym 62316 VexRiscv._zz_41_[6]
.sym 62317 VexRiscv._zz_200_[8]
.sym 62318 $abc$38792$n3897
.sym 62319 VexRiscv._zz_152_[31]
.sym 62320 VexRiscv._zz_200_[14]
.sym 62326 VexRiscv._zz_41_[11]
.sym 62327 VexRiscv._zz_200_[14]
.sym 62328 $abc$38792$n4198_1
.sym 62329 VexRiscv._zz_41_[22]
.sym 62330 VexRiscv._zz_44_[1]
.sym 62331 $abc$38792$n5595_1
.sym 62332 VexRiscv._zz_44_[0]
.sym 62333 $abc$38792$n3935
.sym 62336 VexRiscv._zz_171_[2]
.sym 62338 VexRiscv._zz_200_[6]
.sym 62339 VexRiscv._zz_200_[22]
.sym 62340 VexRiscv._zz_41_[6]
.sym 62342 VexRiscv.CsrPlugin_mepc[3]
.sym 62343 VexRiscv._zz_200_[7]
.sym 62344 $abc$38792$n2486
.sym 62345 VexRiscv._zz_200_[11]
.sym 62346 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 62350 $abc$38792$n5591_1
.sym 62351 $abc$38792$n3897
.sym 62353 VexRiscv._zz_337_
.sym 62355 VexRiscv._zz_41_[7]
.sym 62357 $abc$38792$n3430_1
.sym 62359 $abc$38792$n4198_1
.sym 62360 $abc$38792$n5591_1
.sym 62361 $abc$38792$n3430_1
.sym 62362 $abc$38792$n5595_1
.sym 62366 VexRiscv.CsrPlugin_mepc[3]
.sym 62367 $abc$38792$n3935
.sym 62368 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 62371 $abc$38792$n3897
.sym 62373 VexRiscv._zz_41_[11]
.sym 62374 VexRiscv._zz_200_[11]
.sym 62377 VexRiscv._zz_41_[22]
.sym 62378 $abc$38792$n3897
.sym 62380 VexRiscv._zz_200_[22]
.sym 62383 VexRiscv._zz_337_
.sym 62389 VexRiscv._zz_200_[6]
.sym 62391 VexRiscv._zz_41_[6]
.sym 62392 $abc$38792$n3897
.sym 62395 VexRiscv._zz_41_[7]
.sym 62397 $abc$38792$n3897
.sym 62398 VexRiscv._zz_200_[7]
.sym 62401 VexRiscv._zz_200_[14]
.sym 62402 VexRiscv._zz_44_[0]
.sym 62403 VexRiscv._zz_171_[2]
.sym 62404 VexRiscv._zz_44_[1]
.sym 62405 $abc$38792$n2486
.sym 62406 clk12_$glb_clk
.sym 62408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 62409 VexRiscv._zz_152_[13]
.sym 62410 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 62411 $abc$38792$n4499_1
.sym 62412 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 62413 VexRiscv._zz_152_[2]
.sym 62414 $abc$38792$n4498
.sym 62415 VexRiscv._zz_36_[14]
.sym 62418 VexRiscv._zz_42_[0]
.sym 62419 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 62420 $abc$38792$n5990_1
.sym 62421 VexRiscv._zz_36_[10]
.sym 62422 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 62423 $abc$38792$n7851
.sym 62424 VexRiscv.decode_to_execute_RS2[10]
.sym 62425 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 62426 VexRiscv.decode_to_execute_RS2[16]
.sym 62427 $abc$38792$n118
.sym 62429 VexRiscv.decode_to_execute_RS2[21]
.sym 62430 VexRiscv.decode_to_execute_RS2[15]
.sym 62431 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 62432 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 62433 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 62434 VexRiscv._zz_41_[15]
.sym 62435 basesoc_timer0_value_status[22]
.sym 62436 VexRiscv._zz_288_[5]
.sym 62437 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 62438 $abc$38792$n5764_1
.sym 62439 $abc$38792$n3430_1
.sym 62440 VexRiscv.decode_to_execute_RS2[14]
.sym 62441 VexRiscv._zz_152_[3]
.sym 62442 VexRiscv._zz_288_[6]
.sym 62443 VexRiscv._zz_152_[14]
.sym 62449 VexRiscv._zz_41_[13]
.sym 62453 $abc$38792$n3520_1
.sym 62454 VexRiscv._zz_200_[13]
.sym 62456 $abc$38792$n4181_1
.sym 62457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62458 VexRiscv._zz_41_[14]
.sym 62459 VexRiscv._zz_41_[21]
.sym 62460 $abc$38792$n149
.sym 62461 $abc$38792$n3897
.sym 62464 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62465 VexRiscv._zz_153_
.sym 62467 $abc$38792$n151
.sym 62469 VexRiscv._zz_200_[21]
.sym 62470 VexRiscv._zz_200_[14]
.sym 62471 VexRiscv._zz_41_[8]
.sym 62472 VexRiscv._zz_32_[1]
.sym 62473 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 62477 VexRiscv._zz_200_[8]
.sym 62479 VexRiscv._zz_171_[2]
.sym 62480 VexRiscv._zz_36_[14]
.sym 62482 VexRiscv._zz_41_[13]
.sym 62483 $abc$38792$n3897
.sym 62485 VexRiscv._zz_200_[13]
.sym 62488 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 62489 $abc$38792$n3520_1
.sym 62490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62491 $abc$38792$n151
.sym 62495 VexRiscv._zz_200_[14]
.sym 62496 VexRiscv._zz_41_[14]
.sym 62497 $abc$38792$n3897
.sym 62501 VexRiscv._zz_36_[14]
.sym 62506 VexRiscv._zz_200_[21]
.sym 62507 $abc$38792$n3897
.sym 62509 VexRiscv._zz_41_[21]
.sym 62512 $abc$38792$n4181_1
.sym 62513 VexRiscv._zz_153_
.sym 62514 $abc$38792$n3897
.sym 62515 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62519 VexRiscv._zz_200_[8]
.sym 62520 VexRiscv._zz_41_[8]
.sym 62521 $abc$38792$n3897
.sym 62524 VexRiscv._zz_32_[1]
.sym 62525 VexRiscv._zz_153_
.sym 62526 VexRiscv._zz_171_[2]
.sym 62528 $abc$38792$n149
.sym 62529 clk12_$glb_clk
.sym 62531 VexRiscv.decode_to_execute_RS2[11]
.sym 62532 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 62533 VexRiscv.decode_to_execute_RS2[14]
.sym 62534 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 62535 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 62536 VexRiscv._zz_200_[14]
.sym 62537 VexRiscv._zz_200_[11]
.sym 62538 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 62540 $abc$38792$n5759_1
.sym 62541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 62543 user_sw0
.sym 62544 VexRiscv._zz_287_[2]
.sym 62545 VexRiscv.decode_to_execute_RS2[21]
.sym 62546 VexRiscv._zz_44_[0]
.sym 62547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62548 $abc$38792$n4259_1
.sym 62549 VexRiscv._zz_200_[2]
.sym 62550 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 62551 VexRiscv.decode_to_execute_RS2[8]
.sym 62553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62554 VexRiscv._zz_44_[1]
.sym 62555 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 62556 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 62557 $abc$38792$n3432
.sym 62558 basesoc_timer0_reload_storage[2]
.sym 62559 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 62560 VexRiscv._zz_130_[4]
.sym 62561 basesoc_dat_w[2]
.sym 62562 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 62563 $abc$38792$n6294
.sym 62564 VexRiscv.decode_to_execute_RS2[11]
.sym 62565 $abc$38792$n4164_1
.sym 62566 VexRiscv._zz_288_[10]
.sym 62574 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 62575 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 62576 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 62581 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 62582 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 62585 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 62586 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 62588 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 62589 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 62590 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 62591 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 62592 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 62594 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 62595 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 62598 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 62599 $abc$38792$n149
.sym 62600 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 62604 $auto$alumacc.cc:474:replace_alu$3876.C[1]
.sym 62606 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 62607 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 62610 $auto$alumacc.cc:474:replace_alu$3876.C[2]
.sym 62612 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 62613 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 62614 $auto$alumacc.cc:474:replace_alu$3876.C[1]
.sym 62616 $auto$alumacc.cc:474:replace_alu$3876.C[3]
.sym 62618 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 62619 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 62620 $auto$alumacc.cc:474:replace_alu$3876.C[2]
.sym 62622 $auto$alumacc.cc:474:replace_alu$3876.C[4]
.sym 62624 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 62625 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 62626 $auto$alumacc.cc:474:replace_alu$3876.C[3]
.sym 62628 $auto$alumacc.cc:474:replace_alu$3876.C[5]
.sym 62630 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 62631 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 62632 $auto$alumacc.cc:474:replace_alu$3876.C[4]
.sym 62634 $auto$alumacc.cc:474:replace_alu$3876.C[6]
.sym 62636 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 62637 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 62638 $auto$alumacc.cc:474:replace_alu$3876.C[5]
.sym 62640 $auto$alumacc.cc:474:replace_alu$3876.C[7]
.sym 62642 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 62643 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 62644 $auto$alumacc.cc:474:replace_alu$3876.C[6]
.sym 62646 $auto$alumacc.cc:474:replace_alu$3876.C[8]
.sym 62648 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 62649 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 62650 $auto$alumacc.cc:474:replace_alu$3876.C[7]
.sym 62651 $abc$38792$n149
.sym 62652 clk12_$glb_clk
.sym 62654 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 62655 basesoc_timer0_value_status[22]
.sym 62656 $abc$38792$n4179_1
.sym 62657 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 62658 basesoc_timer0_value_status[26]
.sym 62659 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 62660 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 62661 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 62664 VexRiscv._zz_130_[0]
.sym 62665 $abc$38792$n2177
.sym 62666 VexRiscv._zz_200_[28]
.sym 62667 $abc$38792$n3897
.sym 62668 VexRiscv.decode_to_execute_RS2[28]
.sym 62671 $abc$38792$n2312
.sym 62672 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 62673 VexRiscv._zz_288_[0]
.sym 62674 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 62675 VexRiscv.CsrPlugin_mepc[16]
.sym 62676 VexRiscv.decode_to_execute_RS2[23]
.sym 62677 $abc$38792$n6034_1
.sym 62678 VexRiscv._zz_42_[1]
.sym 62679 VexRiscv._zz_200_[3]
.sym 62680 VexRiscv._zz_42_[0]
.sym 62681 basesoc_timer0_value[26]
.sym 62682 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 62683 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 62684 $abc$38792$n2316
.sym 62685 VexRiscv._zz_41_[30]
.sym 62686 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 62687 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 62688 VexRiscv._zz_153_
.sym 62689 $abc$38792$n5734_1
.sym 62690 $auto$alumacc.cc:474:replace_alu$3876.C[8]
.sym 62695 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 62696 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 62697 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 62698 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 62699 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 62701 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 62703 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 62706 $abc$38792$n149
.sym 62707 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 62708 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 62714 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 62715 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 62716 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 62718 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 62719 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 62724 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 62726 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 62727 $auto$alumacc.cc:474:replace_alu$3876.C[9]
.sym 62729 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 62730 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 62731 $auto$alumacc.cc:474:replace_alu$3876.C[8]
.sym 62733 $auto$alumacc.cc:474:replace_alu$3876.C[10]
.sym 62735 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 62736 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 62737 $auto$alumacc.cc:474:replace_alu$3876.C[9]
.sym 62739 $auto$alumacc.cc:474:replace_alu$3876.C[11]
.sym 62741 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 62742 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 62743 $auto$alumacc.cc:474:replace_alu$3876.C[10]
.sym 62745 $auto$alumacc.cc:474:replace_alu$3876.C[12]
.sym 62747 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 62748 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 62749 $auto$alumacc.cc:474:replace_alu$3876.C[11]
.sym 62751 $auto$alumacc.cc:474:replace_alu$3876.C[13]
.sym 62753 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 62754 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 62755 $auto$alumacc.cc:474:replace_alu$3876.C[12]
.sym 62757 $auto$alumacc.cc:474:replace_alu$3876.C[14]
.sym 62759 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 62760 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 62761 $auto$alumacc.cc:474:replace_alu$3876.C[13]
.sym 62763 $auto$alumacc.cc:474:replace_alu$3876.C[15]
.sym 62765 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 62766 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 62767 $auto$alumacc.cc:474:replace_alu$3876.C[14]
.sym 62769 $auto$alumacc.cc:474:replace_alu$3876.C[16]
.sym 62771 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 62772 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 62773 $auto$alumacc.cc:474:replace_alu$3876.C[15]
.sym 62774 $abc$38792$n149
.sym 62775 clk12_$glb_clk
.sym 62777 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 62778 basesoc_timer0_reload_storage[2]
.sym 62779 $abc$38792$n4625
.sym 62780 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 62781 $abc$38792$n4615
.sym 62782 $abc$38792$n4619
.sym 62783 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 62784 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 62788 VexRiscv._zz_130_[1]
.sym 62789 basesoc_timer0_value[22]
.sym 62790 VexRiscv._zz_288_[1]
.sym 62791 $abc$38792$n4599
.sym 62792 $abc$38792$n3430_1
.sym 62793 $abc$38792$n2221
.sym 62794 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 62795 VexRiscv._zz_32_[1]
.sym 62796 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62797 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 62798 $abc$38792$n2326
.sym 62799 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 62800 VexRiscv.CsrPlugin_mepc[23]
.sym 62801 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 62802 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 62803 VexRiscv._zz_152_[31]
.sym 62804 VexRiscv._zz_200_[27]
.sym 62806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 62807 $abc$38792$n7852
.sym 62809 VexRiscv.decode_to_execute_RS2[27]
.sym 62810 $abc$38792$n3897
.sym 62811 VexRiscv._zz_42_[1]
.sym 62812 $abc$38792$n149
.sym 62813 $auto$alumacc.cc:474:replace_alu$3876.C[16]
.sym 62820 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 62822 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 62825 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 62830 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 62831 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 62836 $abc$38792$n149
.sym 62838 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 62840 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 62842 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 62844 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62845 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 62847 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 62848 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 62849 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 62850 $auto$alumacc.cc:474:replace_alu$3876.C[17]
.sym 62852 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 62853 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 62854 $auto$alumacc.cc:474:replace_alu$3876.C[16]
.sym 62856 $auto$alumacc.cc:474:replace_alu$3876.C[18]
.sym 62858 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 62859 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 62860 $auto$alumacc.cc:474:replace_alu$3876.C[17]
.sym 62862 $auto$alumacc.cc:474:replace_alu$3876.C[19]
.sym 62864 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 62865 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 62866 $auto$alumacc.cc:474:replace_alu$3876.C[18]
.sym 62868 $auto$alumacc.cc:474:replace_alu$3876.C[20]
.sym 62870 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 62871 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 62872 $auto$alumacc.cc:474:replace_alu$3876.C[19]
.sym 62874 $auto$alumacc.cc:474:replace_alu$3876.C[21]
.sym 62876 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62877 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 62878 $auto$alumacc.cc:474:replace_alu$3876.C[20]
.sym 62880 $auto$alumacc.cc:474:replace_alu$3876.C[22]
.sym 62882 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 62883 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62884 $auto$alumacc.cc:474:replace_alu$3876.C[21]
.sym 62886 $auto$alumacc.cc:474:replace_alu$3876.C[23]
.sym 62888 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62889 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 62890 $auto$alumacc.cc:474:replace_alu$3876.C[22]
.sym 62892 $auto$alumacc.cc:474:replace_alu$3876.C[24]
.sym 62894 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 62895 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62896 $auto$alumacc.cc:474:replace_alu$3876.C[23]
.sym 62897 $abc$38792$n149
.sym 62898 clk12_$glb_clk
.sym 62900 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 62901 VexRiscv.lastStagePc[19]
.sym 62902 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 62903 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 62904 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 62905 $abc$38792$n4187_1
.sym 62906 VexRiscv.lastStagePc[20]
.sym 62907 VexRiscv._zz_152_[31]
.sym 62908 VexRiscv._zz_200_[16]
.sym 62912 $abc$38792$n4623
.sym 62913 $abc$38792$n3432
.sym 62914 $PACKER_GND_NET
.sym 62915 VexRiscv.decode_to_execute_RS2[16]
.sym 62916 VexRiscv._zz_152_[26]
.sym 62918 VexRiscv.decode_to_execute_RS2[16]
.sym 62919 VexRiscv._zz_152_[30]
.sym 62920 VexRiscv._zz_200_[19]
.sym 62922 $abc$38792$n5915_1
.sym 62923 VexRiscv._zz_130_[4]
.sym 62924 VexRiscv._zz_200_[3]
.sym 62925 VexRiscv._zz_36_[3]
.sym 62926 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 62927 VexRiscv._zz_32_[1]
.sym 62928 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 62929 $abc$38792$n5764_1
.sym 62930 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 62931 VexRiscv._zz_337_
.sym 62932 VexRiscv._zz_288_[2]
.sym 62933 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 62934 VexRiscv._zz_288_[6]
.sym 62935 $abc$38792$n6422_1
.sym 62936 $auto$alumacc.cc:474:replace_alu$3876.C[24]
.sym 62943 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62947 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 62951 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62952 $abc$38792$n149
.sym 62953 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 62954 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 62955 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 62957 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 62959 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 62968 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 62970 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 62973 $auto$alumacc.cc:474:replace_alu$3876.C[25]
.sym 62975 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62976 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 62977 $auto$alumacc.cc:474:replace_alu$3876.C[24]
.sym 62979 $auto$alumacc.cc:474:replace_alu$3876.C[26]
.sym 62981 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 62982 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62983 $auto$alumacc.cc:474:replace_alu$3876.C[25]
.sym 62985 $auto$alumacc.cc:474:replace_alu$3876.C[27]
.sym 62987 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62988 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 62989 $auto$alumacc.cc:474:replace_alu$3876.C[26]
.sym 62991 $auto$alumacc.cc:474:replace_alu$3876.C[28]
.sym 62993 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 62994 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 62995 $auto$alumacc.cc:474:replace_alu$3876.C[27]
.sym 62997 $auto$alumacc.cc:474:replace_alu$3876.C[29]
.sym 62999 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 63000 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 63001 $auto$alumacc.cc:474:replace_alu$3876.C[28]
.sym 63003 $auto$alumacc.cc:474:replace_alu$3876.C[30]
.sym 63005 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 63006 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 63007 $auto$alumacc.cc:474:replace_alu$3876.C[29]
.sym 63009 $auto$alumacc.cc:474:replace_alu$3876.C[31]
.sym 63011 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 63012 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 63013 $auto$alumacc.cc:474:replace_alu$3876.C[30]
.sym 63017 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 63018 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 63019 $auto$alumacc.cc:474:replace_alu$3876.C[31]
.sym 63020 $abc$38792$n149
.sym 63021 clk12_$glb_clk
.sym 63023 $abc$38792$n5526_1
.sym 63024 $abc$38792$n4489_1
.sym 63025 $abc$38792$n5422_1
.sym 63026 $abc$38792$n5521_1
.sym 63027 VexRiscv._zz_79_[4]
.sym 63028 $abc$38792$n4490
.sym 63029 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 63030 $abc$38792$n5479_1
.sym 63031 $abc$38792$n5929_1
.sym 63035 VexRiscv.CsrPlugin_hadException
.sym 63037 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 63038 VexRiscv.decode_to_execute_RS2[23]
.sym 63039 VexRiscv._zz_152_[23]
.sym 63040 VexRiscv._zz_287_[2]
.sym 63041 VexRiscv._zz_44_[0]
.sym 63042 VexRiscv._zz_41_[25]
.sym 63043 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 63044 VexRiscv.CsrPlugin_hadException
.sym 63046 VexRiscv._zz_44_[1]
.sym 63047 serial_rx
.sym 63048 $abc$38792$n3432
.sym 63049 VexRiscv._zz_79_[0]
.sym 63050 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 63051 $abc$38792$n151
.sym 63052 VexRiscv._zz_35_[12]
.sym 63053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63054 $abc$38792$n6294
.sym 63056 VexRiscv._zz_130_[4]
.sym 63057 $abc$38792$n4164_1
.sym 63058 VexRiscv._zz_288_[10]
.sym 63064 VexRiscv._zz_200_[3]
.sym 63065 VexRiscv._zz_288_[4]
.sym 63066 $abc$38792$n3388_1
.sym 63069 $abc$38792$n5450
.sym 63072 $abc$38792$n3897
.sym 63075 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 63077 VexRiscv._zz_288_[3]
.sym 63081 $abc$38792$n4164_1
.sym 63082 VexRiscv._zz_41_[2]
.sym 63083 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 63084 VexRiscv._zz_289_[3]
.sym 63085 VexRiscv._zz_32_[1]
.sym 63086 VexRiscv._zz_200_[4]
.sym 63087 VexRiscv._zz_41_[3]
.sym 63089 VexRiscv._zz_289_[4]
.sym 63090 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 63091 VexRiscv.CsrPlugin_hadException
.sym 63092 VexRiscv._zz_41_[4]
.sym 63093 VexRiscv._zz_32_[1]
.sym 63094 VexRiscv._zz_200_[2]
.sym 63097 VexRiscv._zz_288_[3]
.sym 63098 $abc$38792$n4164_1
.sym 63099 VexRiscv._zz_289_[3]
.sym 63100 VexRiscv._zz_32_[1]
.sym 63103 $abc$38792$n3897
.sym 63104 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 63112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 63115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 63116 $abc$38792$n3388_1
.sym 63117 $abc$38792$n5450
.sym 63121 VexRiscv._zz_32_[1]
.sym 63122 VexRiscv._zz_288_[4]
.sym 63123 VexRiscv._zz_289_[4]
.sym 63124 $abc$38792$n4164_1
.sym 63127 VexRiscv._zz_41_[4]
.sym 63128 VexRiscv._zz_200_[4]
.sym 63129 $abc$38792$n3897
.sym 63133 VexRiscv._zz_41_[2]
.sym 63134 VexRiscv._zz_200_[2]
.sym 63136 $abc$38792$n3897
.sym 63139 VexRiscv._zz_41_[3]
.sym 63140 VexRiscv._zz_200_[3]
.sym 63141 $abc$38792$n3897
.sym 63143 VexRiscv.CsrPlugin_hadException
.sym 63144 clk12_$glb_clk
.sym 63146 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 63147 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 63148 VexRiscv._zz_79_[12]
.sym 63149 $abc$38792$n5419_1
.sym 63150 VexRiscv._zz_79_[5]
.sym 63151 VexRiscv._zz_35_[5]
.sym 63152 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 63153 VexRiscv._zz_35_[4]
.sym 63158 VexRiscv._zz_288_[9]
.sym 63160 $abc$38792$n5522_1
.sym 63161 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 63162 $abc$38792$n5480
.sym 63164 VexRiscv.CsrPlugin_mtval[12]
.sym 63165 VexRiscv._zz_288_[0]
.sym 63166 $abc$38792$n7852
.sym 63167 VexRiscv._zz_79_[10]
.sym 63169 VexRiscv._zz_36_[2]
.sym 63170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 63172 VexRiscv._zz_193_
.sym 63173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63174 VexRiscv._zz_42_[1]
.sym 63175 $abc$38792$n147
.sym 63176 VexRiscv._zz_42_[0]
.sym 63178 VexRiscv._zz_200_[3]
.sym 63179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 63180 VexRiscv._zz_130_[0]
.sym 63181 $abc$38792$n5734_1
.sym 63187 $abc$38792$n5656
.sym 63189 $abc$38792$n5952_1
.sym 63193 $abc$38792$n3433
.sym 63194 $abc$38792$n5962_1
.sym 63195 VexRiscv._zz_36_[3]
.sym 63196 $abc$38792$n3450
.sym 63199 $abc$38792$n5611
.sym 63201 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 63204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 63205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 63209 $abc$38792$n3432
.sym 63210 $abc$38792$n6294
.sym 63213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63214 $abc$38792$n149
.sym 63217 VexRiscv._zz_36_[4]
.sym 63221 $abc$38792$n5962_1
.sym 63222 $abc$38792$n5952_1
.sym 63223 VexRiscv._zz_36_[3]
.sym 63226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63232 $abc$38792$n5656
.sym 63233 VexRiscv._zz_36_[4]
.sym 63235 $abc$38792$n5611
.sym 63240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 63244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 63250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 63256 $abc$38792$n3433
.sym 63257 $abc$38792$n6294
.sym 63258 $abc$38792$n3450
.sym 63263 $abc$38792$n3432
.sym 63265 $abc$38792$n149
.sym 63266 $abc$38792$n2423_$glb_ce
.sym 63267 clk12_$glb_clk
.sym 63271 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 63272 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 63273 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 63274 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 63275 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 63276 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 63277 VexRiscv._zz_288_[2]
.sym 63279 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 63281 basesoc_dat_w[1]
.sym 63282 VexRiscv._zz_41_[2]
.sym 63284 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63285 VexRiscv.CsrPlugin_hadException
.sym 63286 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 63287 VexRiscv._zz_79_[3]
.sym 63288 $abc$38792$n2482
.sym 63289 VexRiscv._zz_288_[10]
.sym 63290 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 63291 $abc$38792$n5656
.sym 63293 VexRiscv._zz_79_[12]
.sym 63294 VexRiscv._zz_130_[1]
.sym 63295 VexRiscv.memory_arbitration_isValid
.sym 63296 VexRiscv.memory_arbitration_isValid
.sym 63297 VexRiscv._zz_79_[5]
.sym 63298 VexRiscv._zz_288_[2]
.sym 63300 $abc$38792$n149
.sym 63302 VexRiscv._zz_42_[1]
.sym 63303 VexRiscv._zz_36_[4]
.sym 63304 $abc$38792$n2488
.sym 63311 VexRiscv._zz_288_[4]
.sym 63312 VexRiscv._zz_42_[1]
.sym 63313 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 63314 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 63317 $abc$38792$n6294
.sym 63318 $abc$38792$n6285
.sym 63320 VexRiscv._zz_130_[4]
.sym 63321 VexRiscv._zz_42_[0]
.sym 63322 VexRiscv._zz_41_[4]
.sym 63323 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 63325 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63327 $abc$38792$n6286_1
.sym 63328 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 63329 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 63330 VexRiscv._zz_289_[4]
.sym 63331 $abc$38792$n6292_1
.sym 63332 $abc$38792$n6290_1
.sym 63333 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 63336 $abc$38792$n3451
.sym 63337 $abc$38792$n2417
.sym 63339 $abc$38792$n3524_1
.sym 63340 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 63341 $abc$38792$n6288
.sym 63343 VexRiscv._zz_42_[0]
.sym 63344 VexRiscv._zz_288_[4]
.sym 63345 VexRiscv._zz_42_[1]
.sym 63346 VexRiscv._zz_41_[4]
.sym 63349 $abc$38792$n6285
.sym 63350 VexRiscv._zz_42_[0]
.sym 63351 VexRiscv._zz_130_[4]
.sym 63352 VexRiscv._zz_289_[4]
.sym 63355 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 63356 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 63357 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 63358 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 63362 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63363 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 63364 $abc$38792$n6290_1
.sym 63368 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 63369 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63370 $abc$38792$n6294
.sym 63373 $abc$38792$n6292_1
.sym 63374 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63376 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 63379 $abc$38792$n6290_1
.sym 63380 $abc$38792$n6292_1
.sym 63381 $abc$38792$n6288
.sym 63382 $abc$38792$n6286_1
.sym 63386 $abc$38792$n3524_1
.sym 63387 $abc$38792$n3451
.sym 63389 $abc$38792$n2417
.sym 63390 clk12_$glb_clk
.sym 63391 VexRiscv.reset_$glb_sr
.sym 63392 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 63393 VexRiscv._zz_79_[14]
.sym 63394 $abc$38792$n5572_1
.sym 63395 $abc$38792$n6006_1
.sym 63396 $abc$38792$n6007_1
.sym 63397 VexRiscv._zz_79_[13]
.sym 63398 $abc$38792$n5764_1
.sym 63399 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 63405 VexRiscv._zz_79_[7]
.sym 63406 $abc$38792$n6288
.sym 63407 $abc$38792$n2471
.sym 63408 VexRiscv._zz_35_[18]
.sym 63411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 63412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 63415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 63416 $PACKER_VCC_NET
.sym 63417 VexRiscv._zz_36_[3]
.sym 63418 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 63419 $abc$38792$n3524_1
.sym 63420 VexRiscv._zz_216_[11]
.sym 63421 $abc$38792$n5764_1
.sym 63422 $abc$38792$n5611
.sym 63423 VexRiscv.execute_to_memory_IS_DIV
.sym 63424 VexRiscv._zz_337_
.sym 63425 $abc$38792$n3524_1
.sym 63426 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 63427 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 63433 VexRiscv._zz_36_[3]
.sym 63435 $abc$38792$n3524_1
.sym 63436 $abc$38792$n5449
.sym 63438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 63439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63440 VexRiscv._zz_36_[0]
.sym 63441 $abc$38792$n3419
.sym 63443 $abc$38792$n5645_1
.sym 63445 $abc$38792$n3812
.sym 63447 VexRiscv._zz_36_[1]
.sym 63448 $abc$38792$n5611
.sym 63449 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 63453 $abc$38792$n5598
.sym 63455 VexRiscv.memory_arbitration_isValid
.sym 63456 VexRiscv._zz_136_[25]
.sym 63458 $abc$38792$n5624_1
.sym 63459 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 63460 VexRiscv.execute_to_memory_IS_DIV
.sym 63464 $abc$38792$n2488
.sym 63466 $abc$38792$n5611
.sym 63467 $abc$38792$n5645_1
.sym 63468 VexRiscv._zz_36_[3]
.sym 63472 $abc$38792$n5449
.sym 63473 VexRiscv.memory_arbitration_isValid
.sym 63474 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 63475 VexRiscv.execute_to_memory_IS_DIV
.sym 63479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 63480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63481 $abc$38792$n3419
.sym 63484 VexRiscv._zz_136_[25]
.sym 63492 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 63497 $abc$38792$n5598
.sym 63498 VexRiscv._zz_36_[0]
.sym 63499 $abc$38792$n5611
.sym 63502 $abc$38792$n5611
.sym 63503 VexRiscv._zz_36_[1]
.sym 63504 $abc$38792$n5624_1
.sym 63508 $abc$38792$n3812
.sym 63509 $abc$38792$n3524_1
.sym 63511 $abc$38792$n2488
.sym 63512 $abc$38792$n2423_$glb_ce
.sym 63513 clk12_$glb_clk
.sym 63515 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 63516 $abc$38792$n5500_1
.sym 63517 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 63518 $abc$38792$n5556
.sym 63519 VexRiscv._zz_35_[30]
.sym 63520 VexRiscv._zz_35_[31]
.sym 63521 $abc$38792$n5497
.sym 63522 VexRiscv._zz_35_[24]
.sym 63527 $abc$38792$n3419
.sym 63528 VexRiscv._zz_50_[7]
.sym 63529 VexRiscv._zz_79_[17]
.sym 63530 VexRiscv._zz_50_[10]
.sym 63531 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 63532 VexRiscv._zz_79_[11]
.sym 63533 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 63534 $PACKER_VCC_NET
.sym 63535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63536 VexRiscv._zz_79_[14]
.sym 63537 VexRiscv._zz_41_[4]
.sym 63538 VexRiscv._zz_50_[11]
.sym 63540 VexRiscv._zz_35_[27]
.sym 63541 VexRiscv._zz_79_[0]
.sym 63543 serial_rx
.sym 63545 VexRiscv._zz_216_[2]
.sym 63547 VexRiscv._zz_216_[1]
.sym 63548 VexRiscv._zz_35_[11]
.sym 63549 $abc$38792$n5951_1
.sym 63556 $abc$38792$n4360_1
.sym 63557 $abc$38792$n5951_1
.sym 63563 $abc$38792$n5465
.sym 63564 $abc$38792$n5456
.sym 63568 VexRiscv.CsrPlugin_mepc[3]
.sym 63569 VexRiscv.lastStagePc[3]
.sym 63570 $abc$38792$n5455
.sym 63571 $abc$38792$n5963_1
.sym 63572 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 63573 $abc$38792$n2482
.sym 63574 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 63575 VexRiscv.memory_arbitration_isValid
.sym 63577 $abc$38792$n5610
.sym 63578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 63579 $abc$38792$n5464
.sym 63580 $abc$38792$n4353
.sym 63581 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 63583 VexRiscv.execute_to_memory_IS_DIV
.sym 63584 VexRiscv._zz_337_
.sym 63585 VexRiscv._zz_35_[3]
.sym 63586 $abc$38792$n3388_1
.sym 63587 $abc$38792$n5646_1
.sym 63590 VexRiscv.CsrPlugin_mepc[3]
.sym 63591 VexRiscv.lastStagePc[3]
.sym 63592 $abc$38792$n2482
.sym 63595 VexRiscv.memory_arbitration_isValid
.sym 63596 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 63597 $abc$38792$n5464
.sym 63598 VexRiscv.execute_to_memory_IS_DIV
.sym 63601 $abc$38792$n5646_1
.sym 63603 VexRiscv._zz_35_[3]
.sym 63604 $abc$38792$n5610
.sym 63607 $abc$38792$n5455
.sym 63608 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 63609 VexRiscv.memory_arbitration_isValid
.sym 63610 VexRiscv.execute_to_memory_IS_DIV
.sym 63614 $abc$38792$n4353
.sym 63615 $abc$38792$n4360_1
.sym 63616 VexRiscv._zz_337_
.sym 63619 $abc$38792$n5951_1
.sym 63620 $abc$38792$n5963_1
.sym 63622 VexRiscv._zz_35_[3]
.sym 63625 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 63626 $abc$38792$n5456
.sym 63628 $abc$38792$n3388_1
.sym 63631 $abc$38792$n5465
.sym 63632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 63633 $abc$38792$n3388_1
.sym 63636 clk12_$glb_clk
.sym 63638 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 63639 $abc$38792$n5584
.sym 63640 $abc$38792$n5582_1
.sym 63641 $abc$38792$n5995_1
.sym 63642 VexRiscv._zz_79_[31]
.sym 63643 $abc$38792$n5996_1
.sym 63644 $abc$38792$n5994_1
.sym 63645 $abc$38792$n5580_1
.sym 63650 $abc$38792$n5537_1
.sym 63651 VexRiscv._zz_50_[8]
.sym 63652 VexRiscv._zz_35_[21]
.sym 63653 $abc$38792$n5951_1
.sym 63654 VexRiscv._zz_35_[19]
.sym 63655 VexRiscv._zz_50_[9]
.sym 63656 VexRiscv._zz_79_[10]
.sym 63657 $abc$38792$n5498_1
.sym 63659 $abc$38792$n5947_1
.sym 63660 VexRiscv.CsrPlugin_mepc[3]
.sym 63661 VexRiscv._zz_50_[7]
.sym 63663 VexRiscv._zz_79_[31]
.sym 63664 $abc$38792$n5556
.sym 63665 $abc$38792$n5734_1
.sym 63666 $abc$38792$n4353
.sym 63669 $abc$38792$n5947_1
.sym 63670 VexRiscv._zz_164_[11]
.sym 63671 VexRiscv._zz_50_[10]
.sym 63673 $abc$38792$n5646_1
.sym 63680 VexRiscv._zz_79_[3]
.sym 63681 VexRiscv._zz_161_
.sym 63683 $abc$38792$n5488
.sym 63684 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63685 $abc$38792$n5599_1
.sym 63687 $abc$38792$n5610
.sym 63688 $abc$38792$n5964_1
.sym 63689 VexRiscv._zz_216_[3]
.sym 63691 VexRiscv._zz_216_[0]
.sym 63692 VexRiscv._zz_35_[0]
.sym 63694 $abc$38792$n3388_1
.sym 63695 $abc$38792$n5942_1
.sym 63697 $abc$38792$n5489_1
.sym 63699 $abc$38792$n5943_1
.sym 63700 VexRiscv.execute_to_memory_IS_DIV
.sym 63701 VexRiscv._zz_79_[0]
.sym 63702 $abc$38792$n5947_1
.sym 63703 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 63704 VexRiscv.memory_arbitration_isValid
.sym 63708 VexRiscv._zz_164_[0]
.sym 63709 VexRiscv._zz_164_[3]
.sym 63712 $abc$38792$n5943_1
.sym 63714 VexRiscv._zz_164_[0]
.sym 63715 VexRiscv._zz_216_[0]
.sym 63718 VexRiscv._zz_164_[3]
.sym 63720 VexRiscv._zz_216_[3]
.sym 63721 $abc$38792$n5943_1
.sym 63724 VexRiscv._zz_35_[0]
.sym 63725 $abc$38792$n5610
.sym 63726 $abc$38792$n5599_1
.sym 63730 $abc$38792$n5947_1
.sym 63731 $abc$38792$n5942_1
.sym 63733 VexRiscv._zz_79_[0]
.sym 63736 $abc$38792$n5489_1
.sym 63738 $abc$38792$n3388_1
.sym 63739 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63743 VexRiscv._zz_79_[0]
.sym 63748 VexRiscv.memory_arbitration_isValid
.sym 63749 VexRiscv.execute_to_memory_IS_DIV
.sym 63750 $abc$38792$n5488
.sym 63751 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 63754 VexRiscv._zz_79_[3]
.sym 63755 $abc$38792$n5964_1
.sym 63756 $abc$38792$n5947_1
.sym 63758 VexRiscv._zz_161_
.sym 63759 clk12_$glb_clk
.sym 63761 VexRiscv._zz_79_[28]
.sym 63762 VexRiscv._zz_163_[1]
.sym 63763 $abc$38792$n5609
.sym 63764 $abc$38792$n6428_1
.sym 63765 $abc$38792$n6063_1
.sym 63766 $abc$38792$n6429_1
.sym 63767 VexRiscv._zz_163_[3]
.sym 63768 $abc$38792$n5946_1
.sym 63773 $abc$38792$n5947_1
.sym 63774 VexRiscv._zz_79_[3]
.sym 63775 VexRiscv._zz_216_[3]
.sym 63777 VexRiscv._zz_79_[11]
.sym 63779 VexRiscv._zz_216_[0]
.sym 63780 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 63781 VexRiscv._zz_79_[27]
.sym 63782 $abc$38792$n5947_1
.sym 63783 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 63784 VexRiscv._zz_35_[20]
.sym 63785 $abc$38792$n5943_1
.sym 63786 VexRiscv._zz_217_[2]
.sym 63788 VexRiscv._zz_217_[1]
.sym 63789 VexRiscv._zz_217_[3]
.sym 63792 $abc$38792$n149
.sym 63793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 63794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 63795 VexRiscv._zz_217_[0]
.sym 63802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63803 VexRiscv._zz_164_[1]
.sym 63804 $abc$38792$n5602
.sym 63805 $abc$38792$n5735_1
.sym 63806 $abc$38792$n5610
.sym 63810 VexRiscv._zz_164_[2]
.sym 63813 VexRiscv._zz_79_[0]
.sym 63815 VexRiscv._zz_164_[0]
.sym 63816 $abc$38792$n5647
.sym 63817 VexRiscv._zz_216_[2]
.sym 63818 VexRiscv._zz_35_[11]
.sym 63819 VexRiscv._zz_216_[1]
.sym 63821 VexRiscv._zz_217_[0]
.sym 63823 $abc$38792$n5605
.sym 63824 $abc$38792$n5943_1
.sym 63827 VexRiscv._zz_79_[3]
.sym 63828 VexRiscv._zz_35_[28]
.sym 63830 VexRiscv._zz_50_[11]
.sym 63831 $abc$38792$n6429_1
.sym 63833 $abc$38792$n5606
.sym 63838 VexRiscv._zz_35_[28]
.sym 63841 VexRiscv._zz_164_[1]
.sym 63843 VexRiscv._zz_216_[1]
.sym 63844 $abc$38792$n5943_1
.sym 63847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63848 VexRiscv._zz_50_[11]
.sym 63849 $abc$38792$n5602
.sym 63853 $abc$38792$n5647
.sym 63854 $abc$38792$n6429_1
.sym 63856 VexRiscv._zz_79_[3]
.sym 63859 $abc$38792$n5943_1
.sym 63860 VexRiscv._zz_164_[2]
.sym 63861 VexRiscv._zz_216_[2]
.sym 63866 $abc$38792$n5606
.sym 63867 VexRiscv._zz_217_[0]
.sym 63868 VexRiscv._zz_164_[0]
.sym 63871 VexRiscv._zz_79_[0]
.sym 63872 $abc$38792$n5605
.sym 63873 $abc$38792$n6429_1
.sym 63878 $abc$38792$n5610
.sym 63879 $abc$38792$n5735_1
.sym 63880 VexRiscv._zz_35_[11]
.sym 63882 clk12_$glb_clk
.sym 63883 VexRiscv.reset_$glb_sr
.sym 63884 $abc$38792$n5736_1
.sym 63885 $abc$38792$n5607
.sym 63886 $abc$38792$n5944_1
.sym 63887 $abc$38792$n5945_1
.sym 63888 VexRiscv._zz_162_
.sym 63889 $abc$38792$n5608_1
.sym 63890 $abc$38792$n5943_1
.sym 63891 $abc$38792$n5606
.sym 63896 VexRiscv._zz_50_[8]
.sym 63897 VexRiscv._zz_79_[15]
.sym 63898 VexRiscv._zz_161_
.sym 63899 VexRiscv._zz_217_[28]
.sym 63900 VexRiscv._zz_50_[9]
.sym 63901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 63903 VexRiscv._zz_79_[28]
.sym 63904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 63906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 63907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 63917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 63925 VexRiscv._zz_164_[2]
.sym 63927 VexRiscv._zz_161_
.sym 63930 $abc$38792$n6429_1
.sym 63932 VexRiscv._zz_164_[3]
.sym 63933 VexRiscv._zz_79_[2]
.sym 63938 VexRiscv._zz_79_[1]
.sym 63941 $abc$38792$n5736_1
.sym 63942 VexRiscv._zz_164_[1]
.sym 63945 VexRiscv._zz_79_[3]
.sym 63946 VexRiscv._zz_217_[2]
.sym 63948 VexRiscv._zz_217_[1]
.sym 63949 VexRiscv._zz_217_[3]
.sym 63952 VexRiscv._zz_79_[11]
.sym 63956 $abc$38792$n5606
.sym 63961 VexRiscv._zz_79_[2]
.sym 63967 VexRiscv._zz_79_[1]
.sym 63970 VexRiscv._zz_164_[2]
.sym 63972 $abc$38792$n5606
.sym 63973 VexRiscv._zz_217_[2]
.sym 63976 $abc$38792$n6429_1
.sym 63977 $abc$38792$n5736_1
.sym 63979 VexRiscv._zz_79_[11]
.sym 63984 VexRiscv._zz_79_[11]
.sym 63988 VexRiscv._zz_164_[1]
.sym 63990 VexRiscv._zz_217_[1]
.sym 63991 $abc$38792$n5606
.sym 63995 VexRiscv._zz_217_[3]
.sym 63996 $abc$38792$n5606
.sym 63997 VexRiscv._zz_164_[3]
.sym 64003 VexRiscv._zz_79_[3]
.sym 64004 VexRiscv._zz_161_
.sym 64005 clk12_$glb_clk
.sym 64008 VexRiscv._zz_163_[0]
.sym 64010 VexRiscv._zz_163_[4]
.sym 64020 $abc$38792$n5943_1
.sym 64021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 64023 $abc$38792$n5947_1
.sym 64024 $abc$38792$n5606
.sym 64025 VexRiscv._zz_79_[11]
.sym 64027 $PACKER_VCC_NET
.sym 64028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 64029 VexRiscv._zz_50_[11]
.sym 64030 $PACKER_VCC_NET
.sym 64031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 64034 VexRiscv._zz_161_
.sym 64035 serial_rx
.sym 64036 $abc$38792$n2180
.sym 64039 $abc$38792$n5943_1
.sym 64049 basesoc_uart_phy_tx_reg[0]
.sym 64052 $abc$38792$n2180
.sym 64059 $abc$38792$n2174
.sym 64062 $abc$38792$n2174
.sym 64076 $abc$38792$n3599_1
.sym 64079 $abc$38792$n3602_1
.sym 64081 $abc$38792$n3602_1
.sym 64082 $abc$38792$n3599_1
.sym 64084 $abc$38792$n2174
.sym 64093 $abc$38792$n2180
.sym 64094 basesoc_uart_phy_tx_reg[0]
.sym 64095 $abc$38792$n3602_1
.sym 64127 $abc$38792$n2174
.sym 64128 clk12_$glb_clk
.sym 64129 sys_rst_$glb_sr
.sym 64130 serial_rx
.sym 64138 VexRiscv._zz_79_[7]
.sym 64139 VexRiscv._zz_52_
.sym 64140 VexRiscv._zz_50_[7]
.sym 64142 $abc$38792$n5947_1
.sym 64144 VexRiscv._zz_50_[9]
.sym 64145 $PACKER_VCC_NET
.sym 64148 VexRiscv._zz_50_[8]
.sym 64149 basesoc_uart_phy_tx_reg[0]
.sym 64154 VexRiscv._zz_50_[11]
.sym 64158 $abc$38792$n3599_1
.sym 64241 VexRiscv.decode_to_execute_RS2[11]
.sym 64242 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 64244 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 64247 VexRiscv._zz_41_[28]
.sym 64249 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 64251 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 64253 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 64256 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 64272 array_muxed0[7]
.sym 64275 spiflash_bus_dat_r[16]
.sym 64280 spiflash_bus_dat_r[18]
.sym 64282 array_muxed0[8]
.sym 64284 spiflash_bus_dat_r[17]
.sym 64294 array_muxed0[9]
.sym 64299 $abc$38792$n2354
.sym 64303 $abc$38792$n3702
.sym 64305 $abc$38792$n3702
.sym 64306 spiflash_bus_dat_r[17]
.sym 64308 array_muxed0[8]
.sym 64329 $abc$38792$n3702
.sym 64331 array_muxed0[7]
.sym 64332 spiflash_bus_dat_r[16]
.sym 64341 array_muxed0[9]
.sym 64343 $abc$38792$n3702
.sym 64344 spiflash_bus_dat_r[18]
.sym 64351 $abc$38792$n2354
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64358 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 64361 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 64365 $abc$38792$n2344
.sym 64368 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 64369 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 64370 array_muxed0[7]
.sym 64371 slave_sel_r[2]
.sym 64372 array_muxed1[19]
.sym 64373 spiflash_cs_n
.sym 64374 $abc$38792$n6154_1
.sym 64376 $abc$38792$n6164_1
.sym 64377 array_muxed1[21]
.sym 64378 $abc$38792$n6176_1
.sym 64379 $abc$38792$n6174_1
.sym 64381 array_muxed1[31]
.sym 64407 $abc$38792$n2486
.sym 64410 VexRiscv.CsrPlugin_mepc[22]
.sym 64412 VexRiscv._zz_130_[7]
.sym 64414 basesoc_vexriscv_dbus_adr[16]
.sym 64418 basesoc_ctrl_reset_reset_r
.sym 64419 $abc$38792$n2301
.sym 64422 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 64424 array_muxed1[0]
.sym 64437 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 64442 $abc$38792$n4366_1
.sym 64446 $abc$38792$n4398
.sym 64450 $abc$38792$n4353
.sym 64461 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 64462 basesoc_adr[1]
.sym 64463 basesoc_adr[2]
.sym 64480 basesoc_adr[1]
.sym 64487 $abc$38792$n4398
.sym 64488 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 64489 $abc$38792$n4353
.sym 64493 basesoc_adr[2]
.sym 64504 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 64506 $abc$38792$n4353
.sym 64507 $abc$38792$n4366_1
.sym 64515 clk12_$glb_clk
.sym 64519 basesoc_uart_rx_fifo_produce[2]
.sym 64520 basesoc_uart_rx_fifo_produce[3]
.sym 64522 basesoc_uart_rx_fifo_produce[0]
.sym 64525 $abc$38792$n5346
.sym 64528 $abc$38792$n3791_1
.sym 64529 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 64531 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 64533 $abc$38792$n5343
.sym 64534 array_muxed0[10]
.sym 64535 spiflash_clk
.sym 64536 array_muxed0[7]
.sym 64541 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 64543 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 64544 VexRiscv.CsrPlugin_mepc[22]
.sym 64545 basesoc_adr[1]
.sym 64547 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 64548 basesoc_adr[2]
.sym 64549 basesoc_ctrl_reset_reset_r
.sym 64550 VexRiscv.CsrPlugin_mepc[6]
.sym 64551 VexRiscv.lastStagePc[22]
.sym 64552 $abc$38792$n15
.sym 64558 spiflash_bus_dat_r[17]
.sym 64561 spiflash_bus_dat_r[28]
.sym 64562 VexRiscv.lastStagePc[6]
.sym 64563 spiflash_bus_dat_r[22]
.sym 64565 $abc$38792$n6158_1
.sym 64566 $abc$38792$n6172_1
.sym 64568 $abc$38792$n6170_1
.sym 64569 VexRiscv.CsrPlugin_mepc[22]
.sym 64571 $abc$38792$n6148_1
.sym 64572 VexRiscv.CsrPlugin_mepc[6]
.sym 64574 slave_sel_r[1]
.sym 64575 spiflash_bus_dat_r[27]
.sym 64577 VexRiscv.lastStagePc[22]
.sym 64581 spiflash_bus_dat_r[29]
.sym 64582 slave_sel_r[1]
.sym 64585 $abc$38792$n2482
.sym 64586 $abc$38792$n6168_1
.sym 64591 slave_sel_r[1]
.sym 64592 $abc$38792$n6170_1
.sym 64594 spiflash_bus_dat_r[28]
.sym 64597 spiflash_bus_dat_r[27]
.sym 64598 slave_sel_r[1]
.sym 64599 $abc$38792$n6168_1
.sym 64603 slave_sel_r[1]
.sym 64604 $abc$38792$n6172_1
.sym 64606 spiflash_bus_dat_r[29]
.sym 64609 VexRiscv.lastStagePc[22]
.sym 64610 VexRiscv.CsrPlugin_mepc[22]
.sym 64612 $abc$38792$n2482
.sym 64615 $abc$38792$n6148_1
.sym 64616 slave_sel_r[1]
.sym 64617 spiflash_bus_dat_r[17]
.sym 64621 spiflash_bus_dat_r[22]
.sym 64622 slave_sel_r[1]
.sym 64623 $abc$38792$n6158_1
.sym 64633 VexRiscv.CsrPlugin_mepc[6]
.sym 64634 VexRiscv.lastStagePc[6]
.sym 64636 $abc$38792$n2482
.sym 64638 clk12_$glb_clk
.sym 64639 $abc$38792$n147_$glb_sr
.sym 64641 $abc$38792$n2301
.sym 64642 basesoc_ctrl_reset_reset_r
.sym 64643 $abc$38792$n3619_1
.sym 64644 $abc$38792$n4047
.sym 64645 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 64647 $abc$38792$n3620
.sym 64651 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 64652 array_muxed0[2]
.sym 64653 array_muxed0[10]
.sym 64654 $abc$38792$n3309
.sym 64655 basesoc_uart_rx_fifo_produce[3]
.sym 64656 $abc$38792$n6170_1
.sym 64658 array_muxed0[4]
.sym 64659 $abc$38792$n4353
.sym 64660 basesoc_dat_w[2]
.sym 64661 array_muxed0[2]
.sym 64662 $abc$38792$n6172_1
.sym 64663 basesoc_uart_rx_fifo_produce[2]
.sym 64664 $abc$38792$n3624
.sym 64666 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 64669 basesoc_adr[2]
.sym 64671 VexRiscv.decode_to_execute_RS2[31]
.sym 64672 $abc$38792$n6168_1
.sym 64673 $abc$38792$n5664_1
.sym 64674 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 64675 VexRiscv.decode_to_execute_RS2[15]
.sym 64681 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 64682 VexRiscv.decode_to_execute_RS2[15]
.sym 64687 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 64690 VexRiscv._zz_130_[7]
.sym 64693 VexRiscv.decode_to_execute_RS2[21]
.sym 64695 VexRiscv.decode_to_execute_RS2[31]
.sym 64699 VexRiscv._zz_171_[1]
.sym 64701 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 64702 VexRiscv._zz_171_[0]
.sym 64704 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 64707 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 64708 $abc$38792$n7851
.sym 64709 VexRiscv._zz_171_[1]
.sym 64710 VexRiscv._zz_130_[5]
.sym 64712 $abc$38792$n4896_1
.sym 64715 VexRiscv._zz_171_[1]
.sym 64716 VexRiscv._zz_130_[5]
.sym 64717 VexRiscv.decode_to_execute_RS2[21]
.sym 64723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 64726 $abc$38792$n4896_1
.sym 64727 VexRiscv.decode_to_execute_RS2[31]
.sym 64729 VexRiscv._zz_171_[1]
.sym 64734 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 64739 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 64745 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 64750 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 64756 VexRiscv.decode_to_execute_RS2[15]
.sym 64757 VexRiscv._zz_130_[7]
.sym 64758 VexRiscv._zz_171_[0]
.sym 64759 VexRiscv._zz_171_[1]
.sym 64760 $abc$38792$n7851
.sym 64761 clk12_$glb_clk
.sym 64763 $abc$38792$n5750_1
.sym 64764 $abc$38792$n5751_1
.sym 64765 basesoc_uart_tx_fifo_wrport_we
.sym 64766 $abc$38792$n2243
.sym 64767 $abc$38792$n2241
.sym 64768 basesoc_uart_eventmanager_pending_w[1]
.sym 64769 $abc$38792$n3624
.sym 64770 $abc$38792$n3956
.sym 64774 $abc$38792$n3829_1
.sym 64776 basesoc_dat_w[4]
.sym 64777 $abc$38792$n3946_1
.sym 64778 basesoc_dat_w[2]
.sym 64780 basesoc_we
.sym 64781 array_muxed1[31]
.sym 64782 $abc$38792$n6158_1
.sym 64786 basesoc_ctrl_reset_reset_r
.sym 64787 basesoc_ctrl_reset_reset_r
.sym 64788 VexRiscv._zz_171_[0]
.sym 64789 $abc$38792$n3814_1
.sym 64790 $abc$38792$n3547_1
.sym 64791 $abc$38792$n3520_1
.sym 64792 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64793 $abc$38792$n7851
.sym 64794 VexRiscv._zz_152_[11]
.sym 64795 $abc$38792$n3432
.sym 64796 basesoc_uart_rx_fifo_wrport_we
.sym 64798 VexRiscv._zz_41_[28]
.sym 64809 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 64810 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 64811 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 64812 $abc$38792$n5594
.sym 64818 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 64825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 64826 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 64830 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 64831 $abc$38792$n7851
.sym 64838 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 64840 $abc$38792$n5594
.sym 64845 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 64850 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 64852 $abc$38792$n5594
.sym 64857 $abc$38792$n5594
.sym 64858 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 64862 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 64867 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 64874 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 64880 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 64883 $abc$38792$n7851
.sym 64884 clk12_$glb_clk
.sym 64886 $abc$38792$n5632_1
.sym 64887 $abc$38792$n5719
.sym 64888 $abc$38792$n6366
.sym 64889 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 64890 array_muxed1[17]
.sym 64891 array_muxed1[23]
.sym 64892 $abc$38792$n5749_1
.sym 64893 $abc$38792$n6364
.sym 64897 $abc$38792$n5761_1
.sym 64898 basesoc_dat_w[1]
.sym 64899 $abc$38792$n3571_1
.sym 64900 basesoc_uart_eventmanager_status_w[0]
.sym 64901 VexRiscv._zz_152_[13]
.sym 64904 VexRiscv._zz_152_[13]
.sym 64906 $abc$38792$n5655_1
.sym 64907 $abc$38792$n2486
.sym 64908 $abc$38792$n4898_1
.sym 64909 basesoc_uart_tx_fifo_wrport_we
.sym 64910 VexRiscv._zz_130_[7]
.sym 64911 basesoc_ctrl_reset_reset_r
.sym 64912 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 64913 sys_rst
.sym 64914 VexRiscv._zz_152_[19]
.sym 64916 $abc$38792$n5733_1
.sym 64917 $abc$38792$n3827
.sym 64918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 64919 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 64920 $abc$38792$n3827
.sym 64921 VexRiscv._zz_130_[7]
.sym 64928 VexRiscv._zz_294_
.sym 64929 VexRiscv._zz_152_[10]
.sym 64930 VexRiscv._zz_290_[2]
.sym 64933 $abc$38792$n3827
.sym 64938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 64944 VexRiscv._zz_152_[2]
.sym 64946 VexRiscv._zz_290_[10]
.sym 64947 $abc$38792$n3810_1
.sym 64949 VexRiscv._zz_290_[13]
.sym 64950 VexRiscv._zz_290_[14]
.sym 64952 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64954 VexRiscv._zz_152_[11]
.sym 64955 VexRiscv._zz_290_[11]
.sym 64957 VexRiscv._zz_152_[13]
.sym 64958 VexRiscv._zz_152_[14]
.sym 64960 $abc$38792$n3810_1
.sym 64961 VexRiscv._zz_294_
.sym 64966 VexRiscv._zz_152_[13]
.sym 64967 VexRiscv._zz_290_[13]
.sym 64969 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64973 VexRiscv._zz_294_
.sym 64974 $abc$38792$n3827
.sym 64981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 64984 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64985 VexRiscv._zz_290_[2]
.sym 64987 VexRiscv._zz_152_[2]
.sym 64991 VexRiscv._zz_152_[11]
.sym 64992 VexRiscv._zz_290_[11]
.sym 64993 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64996 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64998 VexRiscv._zz_152_[10]
.sym 64999 VexRiscv._zz_290_[10]
.sym 65003 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65004 VexRiscv._zz_290_[14]
.sym 65005 VexRiscv._zz_152_[14]
.sym 65006 $abc$38792$n2423_$glb_ce
.sym 65007 clk12_$glb_clk
.sym 65009 VexRiscv.CsrPlugin_mtval[16]
.sym 65010 $abc$38792$n5733_1
.sym 65011 VexRiscv._zz_293_[9]
.sym 65012 VexRiscv._zz_293_[12]
.sym 65013 VexRiscv._zz_293_[8]
.sym 65014 VexRiscv._zz_293_[7]
.sym 65015 VexRiscv.CsrPlugin_mtval[13]
.sym 65016 $abc$38792$n4483_1
.sym 65019 VexRiscv._zz_152_[13]
.sym 65020 VexRiscv.decode_to_execute_RS2[11]
.sym 65021 $abc$38792$n6365
.sym 65022 basesoc_ctrl_storage[11]
.sym 65024 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 65025 $abc$38792$n5594
.sym 65027 $abc$38792$n4430
.sym 65028 $abc$38792$n3812
.sym 65032 $abc$38792$n2322
.sym 65033 basesoc_uart_eventmanager_status_w[0]
.sym 65034 por_rst
.sym 65035 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 65036 VexRiscv._zz_41_[28]
.sym 65037 basesoc_adr[1]
.sym 65038 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 65039 $abc$38792$n3884
.sym 65040 basesoc_adr[2]
.sym 65041 $abc$38792$n3873
.sym 65042 $abc$38792$n151
.sym 65043 VexRiscv.lastStagePc[22]
.sym 65044 basesoc_uart_phy_rx_reg[7]
.sym 65050 VexRiscv._zz_290_[7]
.sym 65051 $abc$38792$n4466
.sym 65052 VexRiscv._zz_290_[9]
.sym 65053 $abc$38792$n4507_1
.sym 65054 $abc$38792$n4465_1
.sym 65059 VexRiscv._zz_290_[8]
.sym 65061 $abc$38792$n3814_1
.sym 65065 $abc$38792$n4447_1
.sym 65066 VexRiscv._zz_294_
.sym 65067 $abc$38792$n4508
.sym 65068 $abc$38792$n3858
.sym 65072 VexRiscv._zz_152_[9]
.sym 65073 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65074 VexRiscv._zz_152_[7]
.sym 65077 $abc$38792$n2472
.sym 65080 $abc$38792$n4448
.sym 65081 VexRiscv._zz_152_[8]
.sym 65084 $abc$38792$n4466
.sym 65085 $abc$38792$n4465_1
.sym 65089 VexRiscv._zz_152_[7]
.sym 65090 VexRiscv._zz_290_[7]
.sym 65091 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65095 VexRiscv._zz_290_[8]
.sym 65097 VexRiscv._zz_152_[8]
.sym 65098 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65101 $abc$38792$n4508
.sym 65103 $abc$38792$n4507_1
.sym 65107 $abc$38792$n4447_1
.sym 65108 $abc$38792$n4448
.sym 65114 VexRiscv._zz_290_[9]
.sym 65115 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65116 VexRiscv._zz_152_[9]
.sym 65119 VexRiscv._zz_294_
.sym 65121 $abc$38792$n3814_1
.sym 65126 $abc$38792$n3858
.sym 65128 VexRiscv._zz_294_
.sym 65129 $abc$38792$n2472
.sym 65130 clk12_$glb_clk
.sym 65132 VexRiscv._zz_293_[22]
.sym 65133 $abc$38792$n5806_1
.sym 65134 VexRiscv._zz_293_[18]
.sym 65135 basesoc_uart_phy_storage[28]
.sym 65136 $abc$38792$n5786_1
.sym 65137 VexRiscv._zz_293_[15]
.sym 65138 basesoc_uart_phy_storage[31]
.sym 65139 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 65140 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 65142 $abc$38792$n3827
.sym 65143 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 65144 $abc$38792$n3987_1
.sym 65145 VexRiscv._zz_171_[1]
.sym 65146 $abc$38792$n2486
.sym 65147 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 65148 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 65149 $abc$38792$n4483_1
.sym 65150 $abc$38792$n4203_1
.sym 65151 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 65152 $abc$38792$n4087_1
.sym 65153 VexRiscv.CsrPlugin_mepc[13]
.sym 65154 VexRiscv._zz_294_
.sym 65155 VexRiscv._zz_152_[13]
.sym 65156 $abc$38792$n3829_1
.sym 65157 $abc$38792$n3837
.sym 65158 VexRiscv._zz_152_[9]
.sym 65159 VexRiscv._zz_152_[28]
.sym 65160 basesoc_uart_phy_source_payload_data[5]
.sym 65161 $abc$38792$n3624
.sym 65162 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 65163 $abc$38792$n2472
.sym 65164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65165 $abc$38792$n5594
.sym 65166 VexRiscv._zz_152_[1]
.sym 65167 $abc$38792$n3822_1
.sym 65173 VexRiscv._zz_152_[17]
.sym 65174 VexRiscv._zz_290_[16]
.sym 65175 $abc$38792$n2133
.sym 65177 VexRiscv._zz_152_[22]
.sym 65178 VexRiscv._zz_290_[20]
.sym 65180 VexRiscv._zz_290_[22]
.sym 65181 $abc$38792$n3837
.sym 65183 VexRiscv._zz_290_[17]
.sym 65184 VexRiscv._zz_290_[18]
.sym 65185 VexRiscv._zz_290_[19]
.sym 65186 VexRiscv._zz_152_[19]
.sym 65189 VexRiscv._zz_152_[16]
.sym 65191 basesoc_dat_w[3]
.sym 65194 VexRiscv._zz_294_
.sym 65195 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65200 VexRiscv._zz_152_[20]
.sym 65203 VexRiscv._zz_152_[18]
.sym 65206 basesoc_dat_w[3]
.sym 65213 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65214 VexRiscv._zz_290_[16]
.sym 65215 VexRiscv._zz_152_[16]
.sym 65218 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65219 VexRiscv._zz_152_[18]
.sym 65220 VexRiscv._zz_290_[18]
.sym 65224 VexRiscv._zz_290_[17]
.sym 65225 VexRiscv._zz_152_[17]
.sym 65227 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65231 $abc$38792$n3837
.sym 65233 VexRiscv._zz_294_
.sym 65236 VexRiscv._zz_290_[22]
.sym 65237 VexRiscv._zz_152_[22]
.sym 65239 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65242 VexRiscv._zz_152_[20]
.sym 65243 VexRiscv._zz_290_[20]
.sym 65244 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65249 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65250 VexRiscv._zz_290_[19]
.sym 65251 VexRiscv._zz_152_[19]
.sym 65252 $abc$38792$n2133
.sym 65253 clk12_$glb_clk
.sym 65254 sys_rst_$glb_sr
.sym 65255 basesoc_uart_phy_source_payload_data[5]
.sym 65256 basesoc_uart_phy_source_payload_data[0]
.sym 65257 basesoc_uart_phy_source_payload_data[3]
.sym 65258 $abc$38792$n6368_1
.sym 65259 basesoc_uart_phy_source_payload_data[7]
.sym 65260 basesoc_uart_phy_source_payload_data[6]
.sym 65261 $abc$38792$n4947_1
.sym 65262 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 65265 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 65266 $abc$38792$n3782
.sym 65267 $abc$38792$n3356_1
.sym 65268 $abc$38792$n3810_1
.sym 65269 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 65270 basesoc_uart_phy_storage[28]
.sym 65272 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 65273 $abc$38792$n3970
.sym 65274 basesoc_dat_w[7]
.sym 65275 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 65276 basesoc_dat_w[4]
.sym 65277 VexRiscv._zz_130_[4]
.sym 65279 $abc$38792$n3432
.sym 65280 $abc$38792$n3814_1
.sym 65281 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65282 $abc$38792$n3802
.sym 65283 basesoc_uart_rx_fifo_wrport_we
.sym 65284 $abc$38792$n3865_1
.sym 65286 VexRiscv._zz_152_[11]
.sym 65287 $abc$38792$n3520_1
.sym 65288 $abc$38792$n5899_1
.sym 65289 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 65290 VexRiscv._zz_44_[1]
.sym 65296 VexRiscv._zz_152_[21]
.sym 65299 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65300 $abc$38792$n3865_1
.sym 65303 basesoc_dat_w[3]
.sym 65306 basesoc_dat_w[4]
.sym 65307 $abc$38792$n2312
.sym 65311 VexRiscv._zz_290_[30]
.sym 65312 $abc$38792$n151
.sym 65313 $abc$38792$n3520_1
.sym 65314 $abc$38792$n3795_1
.sym 65318 VexRiscv._zz_290_[21]
.sym 65320 VexRiscv._zz_294_
.sym 65321 VexRiscv._zz_152_[30]
.sym 65324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65327 $abc$38792$n3782
.sym 65330 basesoc_dat_w[3]
.sym 65335 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65336 VexRiscv._zz_152_[21]
.sym 65338 VexRiscv._zz_290_[21]
.sym 65342 basesoc_dat_w[4]
.sym 65347 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65348 VexRiscv._zz_290_[30]
.sym 65350 VexRiscv._zz_152_[30]
.sym 65353 $abc$38792$n3865_1
.sym 65356 VexRiscv._zz_294_
.sym 65360 $abc$38792$n3782
.sym 65361 VexRiscv._zz_294_
.sym 65367 $abc$38792$n3795_1
.sym 65368 VexRiscv._zz_294_
.sym 65371 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65373 $abc$38792$n3520_1
.sym 65374 $abc$38792$n151
.sym 65375 $abc$38792$n2312
.sym 65376 clk12_$glb_clk
.sym 65377 sys_rst_$glb_sr
.sym 65378 $abc$38792$n5885_1
.sym 65379 $abc$38792$n5927_1
.sym 65380 $abc$38792$n4444
.sym 65381 $abc$38792$n5926_1
.sym 65382 $abc$38792$n2211
.sym 65383 VexRiscv._zz_41_[9]
.sym 65384 $abc$38792$n5925_1
.sym 65385 $abc$38792$n5884_1
.sym 65388 VexRiscv._zz_41_[28]
.sym 65390 VexRiscv._zz_152_[21]
.sym 65391 $abc$38792$n4947_1
.sym 65393 $abc$38792$n6368_1
.sym 65396 $abc$38792$n4058
.sym 65397 VexRiscv._zz_152_[17]
.sym 65398 VexRiscv._zz_152_[10]
.sym 65400 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 65401 VexRiscv._zz_152_[24]
.sym 65402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 65403 basesoc_timer0_load_storage[20]
.sym 65404 $abc$38792$n3827
.sym 65405 VexRiscv._zz_152_[26]
.sym 65406 $abc$38792$n5868_1
.sym 65407 basesoc_uart_eventmanager_storage[1]
.sym 65408 VexRiscv._zz_152_[3]
.sym 65409 $abc$38792$n5884_1
.sym 65410 VexRiscv._zz_152_[19]
.sym 65411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65413 $abc$38792$n5733_1
.sym 65420 $abc$38792$n3816_1
.sym 65421 VexRiscv._zz_152_[26]
.sym 65424 VexRiscv._zz_294_
.sym 65428 VexRiscv._zz_152_[25]
.sym 65433 $abc$38792$n5594
.sym 65435 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65436 VexRiscv._zz_152_[24]
.sym 65437 $abc$38792$n3822_1
.sym 65438 VexRiscv._zz_290_[26]
.sym 65439 $abc$38792$n3829_1
.sym 65442 $abc$38792$n3802
.sym 65444 VexRiscv._zz_290_[24]
.sym 65445 VexRiscv._zz_290_[25]
.sym 65447 VexRiscv._zz_290_[27]
.sym 65450 VexRiscv._zz_152_[27]
.sym 65453 VexRiscv._zz_294_
.sym 65455 $abc$38792$n3802
.sym 65458 $abc$38792$n3816_1
.sym 65460 VexRiscv._zz_294_
.sym 65464 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65465 $abc$38792$n5594
.sym 65466 VexRiscv._zz_152_[27]
.sym 65467 VexRiscv._zz_290_[27]
.sym 65470 VexRiscv._zz_294_
.sym 65471 $abc$38792$n3829_1
.sym 65476 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65477 VexRiscv._zz_290_[25]
.sym 65478 VexRiscv._zz_152_[25]
.sym 65479 $abc$38792$n5594
.sym 65482 VexRiscv._zz_294_
.sym 65485 $abc$38792$n3822_1
.sym 65488 VexRiscv._zz_290_[24]
.sym 65489 $abc$38792$n5594
.sym 65490 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65491 VexRiscv._zz_152_[24]
.sym 65494 $abc$38792$n5594
.sym 65495 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65496 VexRiscv._zz_290_[26]
.sym 65497 VexRiscv._zz_152_[26]
.sym 65501 basesoc_uart_phy_rx_reg[3]
.sym 65502 $abc$38792$n5909_1
.sym 65503 basesoc_uart_phy_rx_reg[4]
.sym 65504 $abc$38792$n5908_1
.sym 65505 basesoc_uart_phy_rx_reg[5]
.sym 65506 basesoc_uart_phy_rx_reg[2]
.sym 65507 basesoc_uart_phy_rx_reg[6]
.sym 65508 $abc$38792$n4504
.sym 65510 $abc$38792$n3816_1
.sym 65511 $abc$38792$n3816_1
.sym 65512 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 65513 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 65514 VexRiscv._zz_152_[25]
.sym 65515 $abc$38792$n3964
.sym 65516 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 65517 basesoc_timer0_reload_storage[29]
.sym 65518 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 65519 $abc$38792$n5617
.sym 65520 VexRiscv._zz_49_[1]
.sym 65521 $abc$38792$n5594
.sym 65522 basesoc_timer0_reload_storage[24]
.sym 65523 $abc$38792$n5876_1
.sym 65524 $abc$38792$n4444
.sym 65525 VexRiscv._zz_193_
.sym 65526 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 65527 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 65528 basesoc_uart_rx_fifo_readable
.sym 65529 VexRiscv._zz_41_[28]
.sym 65530 VexRiscv._zz_193_
.sym 65531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 65532 $abc$38792$n3873
.sym 65533 $abc$38792$n5925_1
.sym 65534 $abc$38792$n151
.sym 65535 $abc$38792$n3884
.sym 65536 VexRiscv._zz_152_[29]
.sym 65542 VexRiscv._zz_49_[0]
.sym 65543 VexRiscv._zz_193_
.sym 65544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65545 $abc$38792$n5763_1
.sym 65547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65549 $abc$38792$n5594
.sym 65551 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 65553 $abc$38792$n5762_1
.sym 65554 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 65555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65556 basesoc_dat_w[2]
.sym 65558 $abc$38792$n151
.sym 65559 $abc$38792$n3520_1
.sym 65560 VexRiscv._zz_152_[14]
.sym 65561 $abc$38792$n5908_1
.sym 65562 $abc$38792$n3432
.sym 65563 VexRiscv._zz_49_[1]
.sym 65564 $abc$38792$n5617
.sym 65568 $abc$38792$n3858
.sym 65569 $abc$38792$n2322
.sym 65570 $abc$38792$n3432
.sym 65571 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 65572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65573 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 65576 basesoc_dat_w[2]
.sym 65582 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 65583 $abc$38792$n5594
.sym 65587 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65588 $abc$38792$n3520_1
.sym 65589 $abc$38792$n151
.sym 65590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65593 $abc$38792$n3858
.sym 65594 VexRiscv._zz_49_[0]
.sym 65595 VexRiscv._zz_49_[1]
.sym 65596 VexRiscv._zz_152_[14]
.sym 65599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65601 $abc$38792$n151
.sym 65602 $abc$38792$n3520_1
.sym 65605 $abc$38792$n5594
.sym 65606 $abc$38792$n3432
.sym 65607 $abc$38792$n5908_1
.sym 65608 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 65611 $abc$38792$n5762_1
.sym 65612 $abc$38792$n5763_1
.sym 65613 $abc$38792$n5617
.sym 65614 $abc$38792$n3432
.sym 65617 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 65618 $abc$38792$n151
.sym 65619 VexRiscv._zz_193_
.sym 65620 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 65621 $abc$38792$n2322
.sym 65622 clk12_$glb_clk
.sym 65623 sys_rst_$glb_sr
.sym 65624 $abc$38792$n3849_1
.sym 65625 $abc$38792$n3850
.sym 65626 $abc$38792$n3819_1
.sym 65627 $abc$38792$n5727_1
.sym 65628 $abc$38792$n3854_1
.sym 65629 $abc$38792$n5854_1
.sym 65630 basesoc_vexriscv_dbus_adr[19]
.sym 65631 $abc$38792$n5853_1
.sym 65635 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 65637 VexRiscv._zz_152_[14]
.sym 65639 basesoc_dat_w[5]
.sym 65640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65641 basesoc_timer0_load_storage[2]
.sym 65642 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 65643 basesoc_uart_tx_fifo_produce[2]
.sym 65644 $abc$38792$n3795_1
.sym 65645 VexRiscv._zz_44_[0]
.sym 65646 basesoc_uart_rx_fifo_consume[2]
.sym 65647 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 65648 VexRiscv._zz_152_[4]
.sym 65649 $abc$38792$n3837
.sym 65650 $abc$38792$n3820_1
.sym 65651 VexRiscv._zz_152_[10]
.sym 65652 $abc$38792$n3829_1
.sym 65653 $abc$38792$n3624
.sym 65654 basesoc_uart_phy_rx_reg[2]
.sym 65655 VexRiscv._zz_152_[28]
.sym 65656 VexRiscv._zz_41_[16]
.sym 65657 $abc$38792$n5594
.sym 65658 VexRiscv._zz_152_[1]
.sym 65659 VexRiscv.decode_to_execute_RS2[22]
.sym 65665 VexRiscv._zz_152_[1]
.sym 65667 VexRiscv._zz_152_[10]
.sym 65669 VexRiscv._zz_152_[30]
.sym 65670 $abc$38792$n3829_1
.sym 65672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 65673 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65674 $abc$38792$n3810_1
.sym 65675 $abc$38792$n6294
.sym 65676 $abc$38792$n3816_1
.sym 65677 $abc$38792$n3812_1
.sym 65681 VexRiscv._zz_152_[6]
.sym 65682 $abc$38792$n3807
.sym 65683 $abc$38792$n3808
.sym 65685 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65686 VexRiscv._zz_152_[13]
.sym 65687 $abc$38792$n3827
.sym 65689 VexRiscv._zz_152_[23]
.sym 65691 $abc$38792$n3819_1
.sym 65692 $abc$38792$n3826_1
.sym 65693 $abc$38792$n3814_1
.sym 65700 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65704 $abc$38792$n3812_1
.sym 65705 VexRiscv._zz_152_[1]
.sym 65706 $abc$38792$n6294
.sym 65707 $abc$38792$n3808
.sym 65710 VexRiscv._zz_152_[6]
.sym 65712 $abc$38792$n3810_1
.sym 65716 VexRiscv._zz_152_[13]
.sym 65717 VexRiscv._zz_152_[30]
.sym 65718 $abc$38792$n3829_1
.sym 65719 $abc$38792$n3827
.sym 65722 $abc$38792$n3816_1
.sym 65723 VexRiscv._zz_152_[23]
.sym 65724 VexRiscv._zz_152_[10]
.sym 65725 $abc$38792$n3814_1
.sym 65730 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65734 $abc$38792$n3826_1
.sym 65735 $abc$38792$n3807
.sym 65737 $abc$38792$n3819_1
.sym 65740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 65744 $abc$38792$n2423_$glb_ce
.sym 65745 clk12_$glb_clk
.sym 65747 VexRiscv._zz_152_[6]
.sym 65748 basesoc_uart_rx_fifo_readable
.sym 65749 $abc$38792$n3851_1
.sym 65750 $abc$38792$n3846
.sym 65751 $abc$38792$n3847_1
.sym 65752 $abc$38792$n2278
.sym 65753 $abc$38792$n3821_1
.sym 65754 $abc$38792$n3820_1
.sym 65757 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 65759 $abc$38792$n5617
.sym 65760 VexRiscv._zz_152_[22]
.sym 65761 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 65762 $abc$38792$n3432
.sym 65763 $abc$38792$n6294
.sym 65764 $abc$38792$n3816_1
.sym 65765 VexRiscv._zz_152_[30]
.sym 65766 $abc$38792$n3934_1
.sym 65767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 65769 VexRiscv._zz_49_[1]
.sym 65770 VexRiscv._zz_49_[0]
.sym 65771 $abc$38792$n3432
.sym 65772 $abc$38792$n3520_1
.sym 65773 VexRiscv._zz_152_[11]
.sym 65774 $abc$38792$n3802
.sym 65775 VexRiscv._zz_152_[23]
.sym 65776 $abc$38792$n5899_1
.sym 65777 VexRiscv._zz_152_[4]
.sym 65778 $abc$38792$n2316
.sym 65779 $abc$38792$n3814_1
.sym 65780 $abc$38792$n3865_1
.sym 65781 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 65782 basesoc_uart_phy_rx_reg[1]
.sym 65789 VexRiscv._zz_42_[1]
.sym 65790 $abc$38792$n3802
.sym 65791 $abc$38792$n3780_1
.sym 65792 $abc$38792$n3801
.sym 65796 VexRiscv._zz_152_[21]
.sym 65797 $abc$38792$n3838
.sym 65798 $abc$38792$n6286_1
.sym 65799 VexRiscv._zz_42_[0]
.sym 65801 VexRiscv._zz_41_[14]
.sym 65802 VexRiscv.decode_to_execute_RS2[21]
.sym 65803 VexRiscv._zz_152_[27]
.sym 65804 VexRiscv._zz_153_
.sym 65807 VexRiscv._zz_41_[21]
.sym 65808 VexRiscv._zz_152_[4]
.sym 65809 $abc$38792$n3794
.sym 65810 $abc$38792$n3795_1
.sym 65812 $abc$38792$n3435
.sym 65813 VexRiscv._zz_41_[11]
.sym 65814 $abc$38792$n3800_1
.sym 65815 $abc$38792$n2314
.sym 65816 VexRiscv._zz_152_[19]
.sym 65817 $abc$38792$n3859_1
.sym 65818 basesoc_dat_w[2]
.sym 65819 $abc$38792$n3799_1
.sym 65824 basesoc_dat_w[2]
.sym 65828 $abc$38792$n3859_1
.sym 65829 $abc$38792$n3435
.sym 65830 VexRiscv._zz_41_[14]
.sym 65833 $abc$38792$n3801
.sym 65834 $abc$38792$n3435
.sym 65836 VexRiscv._zz_41_[21]
.sym 65839 $abc$38792$n3794
.sym 65841 $abc$38792$n3780_1
.sym 65842 $abc$38792$n3799_1
.sym 65845 VexRiscv._zz_153_
.sym 65846 VexRiscv._zz_42_[1]
.sym 65847 VexRiscv._zz_42_[0]
.sym 65848 VexRiscv.decode_to_execute_RS2[21]
.sym 65851 VexRiscv._zz_152_[19]
.sym 65852 VexRiscv._zz_152_[4]
.sym 65853 $abc$38792$n6286_1
.sym 65854 $abc$38792$n3795_1
.sym 65857 $abc$38792$n3838
.sym 65859 VexRiscv._zz_41_[11]
.sym 65860 $abc$38792$n3435
.sym 65863 $abc$38792$n3800_1
.sym 65864 $abc$38792$n3802
.sym 65865 VexRiscv._zz_152_[21]
.sym 65866 VexRiscv._zz_152_[27]
.sym 65867 $abc$38792$n2314
.sym 65868 clk12_$glb_clk
.sym 65869 sys_rst_$glb_sr
.sym 65870 $abc$38792$n3435
.sym 65871 $abc$38792$n3788
.sym 65872 $abc$38792$n3790
.sym 65873 $abc$38792$n3823_1
.sym 65874 VexRiscv._zz_41_[29]
.sym 65875 $abc$38792$n3852_1
.sym 65876 $abc$38792$n3822_1
.sym 65877 VexRiscv._zz_152_[11]
.sym 65881 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 65882 basesoc_uart_rx_fifo_wrport_we
.sym 65883 VexRiscv._zz_153_
.sym 65884 VexRiscv._zz_152_[22]
.sym 65885 VexRiscv._zz_42_[0]
.sym 65886 VexRiscv._zz_152_[7]
.sym 65887 VexRiscv._zz_152_[2]
.sym 65888 $abc$38792$n3800_1
.sym 65889 VexRiscv._zz_152_[6]
.sym 65890 VexRiscv._zz_42_[0]
.sym 65891 basesoc_uart_rx_fifo_wrport_we
.sym 65893 VexRiscv._zz_42_[1]
.sym 65894 VexRiscv._zz_200_[11]
.sym 65895 VexRiscv.decode_to_execute_RS2[15]
.sym 65896 VexRiscv._zz_152_[16]
.sym 65897 $abc$38792$n5884_1
.sym 65898 VexRiscv.decode_to_execute_RS2[16]
.sym 65899 VexRiscv._zz_200_[6]
.sym 65900 $abc$38792$n3827
.sym 65901 VexRiscv._zz_152_[26]
.sym 65902 VexRiscv._zz_152_[19]
.sym 65903 $abc$38792$n3435
.sym 65904 VexRiscv._zz_152_[3]
.sym 65905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 65911 VexRiscv._zz_152_[3]
.sym 65914 $abc$38792$n3435
.sym 65916 $abc$38792$n3785_1
.sym 65918 $abc$38792$n3781_1
.sym 65919 VexRiscv._zz_153_
.sym 65920 VexRiscv._zz_41_[31]
.sym 65921 VexRiscv._zz_152_[31]
.sym 65922 VexRiscv._zz_152_[16]
.sym 65923 $abc$38792$n3784
.sym 65924 VexRiscv.decode_to_execute_RS2[16]
.sym 65926 basesoc_dat_w[5]
.sym 65927 VexRiscv.decode_to_execute_RS2[11]
.sym 65928 VexRiscv._zz_41_[16]
.sym 65930 VexRiscv._zz_42_[0]
.sym 65931 VexRiscv._zz_42_[1]
.sym 65933 $abc$38792$n3782
.sym 65934 $abc$38792$n6290_1
.sym 65936 $abc$38792$n3788
.sym 65938 $abc$38792$n2316
.sym 65940 $abc$38792$n3783_1
.sym 65941 VexRiscv._zz_41_[30]
.sym 65942 $abc$38792$n3830
.sym 65944 basesoc_dat_w[5]
.sym 65950 VexRiscv._zz_42_[0]
.sym 65951 VexRiscv._zz_42_[1]
.sym 65952 VexRiscv._zz_153_
.sym 65953 VexRiscv.decode_to_execute_RS2[11]
.sym 65956 $abc$38792$n3830
.sym 65957 $abc$38792$n3435
.sym 65959 VexRiscv._zz_41_[30]
.sym 65962 $abc$38792$n3781_1
.sym 65963 VexRiscv._zz_152_[3]
.sym 65964 $abc$38792$n6290_1
.sym 65965 $abc$38792$n3788
.sym 65968 VexRiscv._zz_41_[31]
.sym 65969 $abc$38792$n3435
.sym 65971 $abc$38792$n3785_1
.sym 65974 VexRiscv._zz_153_
.sym 65975 VexRiscv._zz_42_[1]
.sym 65976 VexRiscv._zz_42_[0]
.sym 65977 VexRiscv.decode_to_execute_RS2[16]
.sym 65981 $abc$38792$n3435
.sym 65982 $abc$38792$n3783_1
.sym 65983 VexRiscv._zz_41_[16]
.sym 65986 VexRiscv._zz_152_[31]
.sym 65987 VexRiscv._zz_152_[16]
.sym 65988 $abc$38792$n3784
.sym 65989 $abc$38792$n3782
.sym 65990 $abc$38792$n2316
.sym 65991 clk12_$glb_clk
.sym 65992 sys_rst_$glb_sr
.sym 65993 $abc$38792$n3803
.sym 65994 $abc$38792$n3802
.sym 65995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 65996 $abc$38792$n3874_1
.sym 65997 $abc$38792$n3865_1
.sym 65998 $abc$38792$n3866
.sym 65999 $abc$38792$n3842_1
.sym 66000 $abc$38792$n3873
.sym 66001 $abc$38792$n3791_1
.sym 66005 $abc$38792$n3863
.sym 66006 VexRiscv._zz_200_[8]
.sym 66007 $abc$38792$n3871_1
.sym 66008 VexRiscv._zz_41_[5]
.sym 66009 VexRiscv.decode_to_execute_RS2[25]
.sym 66011 $abc$38792$n7852
.sym 66012 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 66013 $abc$38792$n2322
.sym 66014 VexRiscv._zz_42_[1]
.sym 66015 $abc$38792$n149
.sym 66017 VexRiscv._zz_193_
.sym 66018 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 66019 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66020 basesoc_uart_rx_fifo_readable
.sym 66021 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 66022 VexRiscv._zz_41_[12]
.sym 66023 VexRiscv.decode_to_execute_RS2[20]
.sym 66024 $abc$38792$n3873
.sym 66025 VexRiscv._zz_153_
.sym 66026 $abc$38792$n3884
.sym 66027 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 66028 VexRiscv._zz_152_[29]
.sym 66034 $abc$38792$n3815_1
.sym 66035 $abc$38792$n3817_1
.sym 66036 VexRiscv._zz_41_[10]
.sym 66037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66038 $abc$38792$n3811_1
.sym 66039 $abc$38792$n3796_1
.sym 66040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 66042 $abc$38792$n3435
.sym 66043 VexRiscv._zz_41_[19]
.sym 66046 VexRiscv.decode_to_execute_RS2[23]
.sym 66050 VexRiscv._zz_153_
.sym 66053 VexRiscv._zz_41_[6]
.sym 66054 VexRiscv._zz_41_[23]
.sym 66058 VexRiscv.decode_to_execute_RS2[19]
.sym 66059 VexRiscv._zz_42_[1]
.sym 66064 VexRiscv._zz_42_[0]
.sym 66067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 66073 VexRiscv._zz_42_[0]
.sym 66074 VexRiscv._zz_42_[1]
.sym 66075 VexRiscv.decode_to_execute_RS2[23]
.sym 66076 VexRiscv._zz_153_
.sym 66080 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66085 $abc$38792$n3435
.sym 66086 VexRiscv._zz_41_[19]
.sym 66087 $abc$38792$n3796_1
.sym 66091 VexRiscv._zz_41_[10]
.sym 66092 $abc$38792$n3435
.sym 66093 $abc$38792$n3815_1
.sym 66097 VexRiscv.decode_to_execute_RS2[19]
.sym 66098 VexRiscv._zz_42_[1]
.sym 66099 VexRiscv._zz_42_[0]
.sym 66100 VexRiscv._zz_153_
.sym 66104 VexRiscv._zz_41_[6]
.sym 66105 $abc$38792$n3811_1
.sym 66106 $abc$38792$n3435
.sym 66109 $abc$38792$n3817_1
.sym 66110 VexRiscv._zz_41_[23]
.sym 66111 $abc$38792$n3435
.sym 66113 $abc$38792$n2423_$glb_ce
.sym 66114 clk12_$glb_clk
.sym 66116 VexRiscv.decode_to_execute_RS2[15]
.sym 66117 VexRiscv._zz_130_[6]
.sym 66118 VexRiscv._zz_200_[6]
.sym 66119 VexRiscv._zz_41_[18]
.sym 66120 VexRiscv._zz_41_[23]
.sym 66121 VexRiscv.decode_to_execute_RS2[10]
.sym 66122 VexRiscv._zz_41_[20]
.sym 66123 VexRiscv._zz_200_[10]
.sym 66125 $abc$38792$n5571
.sym 66127 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 66128 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 66130 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66132 $abc$38792$n3886_1
.sym 66133 VexRiscv._zz_36_[1]
.sym 66135 VexRiscv._zz_288_[5]
.sym 66136 count[0]
.sym 66137 VexRiscv._zz_41_[17]
.sym 66139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 66140 VexRiscv._zz_152_[4]
.sym 66141 VexRiscv._zz_41_[27]
.sym 66142 basesoc_uart_phy_rx_reg[2]
.sym 66143 VexRiscv._zz_171_[1]
.sym 66144 VexRiscv._zz_41_[16]
.sym 66145 $abc$38792$n6010_1
.sym 66146 VexRiscv.decode_to_execute_RS2[31]
.sym 66147 VexRiscv._zz_152_[28]
.sym 66148 VexRiscv.decode_to_execute_RS2[13]
.sym 66149 VexRiscv._zz_200_[4]
.sym 66150 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66151 VexRiscv._zz_152_[31]
.sym 66157 VexRiscv._zz_153_
.sym 66158 $abc$38792$n151
.sym 66159 VexRiscv.decode_to_execute_RS2[13]
.sym 66160 VexRiscv._zz_288_[10]
.sym 66161 VexRiscv._zz_42_[1]
.sym 66162 $abc$38792$n4471_1
.sym 66164 VexRiscv.decode_to_execute_RS2[18]
.sym 66165 VexRiscv._zz_153_
.sym 66167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 66168 VexRiscv._zz_42_[0]
.sym 66169 VexRiscv._zz_42_[1]
.sym 66170 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 66171 $abc$38792$n3828
.sym 66172 $abc$38792$n4472
.sym 66173 $abc$38792$n3435
.sym 66174 VexRiscv._zz_41_[13]
.sym 66175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 66177 VexRiscv._zz_193_
.sym 66178 VexRiscv.decode_to_execute_RS2[10]
.sym 66179 $abc$38792$n3520_1
.sym 66181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 66182 VexRiscv._zz_130_[6]
.sym 66184 $abc$38792$n2472
.sym 66187 VexRiscv._zz_288_[6]
.sym 66190 VexRiscv._zz_42_[1]
.sym 66191 VexRiscv.decode_to_execute_RS2[10]
.sym 66192 VexRiscv._zz_42_[0]
.sym 66193 VexRiscv._zz_288_[10]
.sym 66196 VexRiscv.decode_to_execute_RS2[18]
.sym 66197 VexRiscv._zz_153_
.sym 66198 VexRiscv._zz_42_[1]
.sym 66199 VexRiscv._zz_42_[0]
.sym 66202 $abc$38792$n4472
.sym 66205 $abc$38792$n4471_1
.sym 66208 $abc$38792$n3828
.sym 66210 VexRiscv._zz_41_[13]
.sym 66211 $abc$38792$n3435
.sym 66214 VexRiscv._zz_130_[6]
.sym 66215 VexRiscv._zz_288_[6]
.sym 66216 VexRiscv._zz_42_[0]
.sym 66217 VexRiscv._zz_42_[1]
.sym 66220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 66221 $abc$38792$n3520_1
.sym 66222 $abc$38792$n151
.sym 66223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 66226 VexRiscv._zz_42_[0]
.sym 66227 VexRiscv._zz_153_
.sym 66228 VexRiscv.decode_to_execute_RS2[13]
.sym 66229 VexRiscv._zz_42_[1]
.sym 66232 $abc$38792$n151
.sym 66233 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 66234 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 66235 VexRiscv._zz_193_
.sym 66236 $abc$38792$n2472
.sym 66237 clk12_$glb_clk
.sym 66239 cas_switches_status[0]
.sym 66240 $abc$38792$n3885
.sym 66241 VexRiscv._zz_152_[19]
.sym 66242 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 66243 $abc$38792$n3884
.sym 66244 multiregimpl1_regs0[0]
.sym 66245 VexRiscv._zz_152_[4]
.sym 66246 $abc$38792$n4583
.sym 66247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 66249 $abc$38792$n6006_1
.sym 66250 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 66251 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 66252 $abc$38792$n151
.sym 66253 $abc$38792$n114
.sym 66254 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 66255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 66256 VexRiscv._zz_288_[10]
.sym 66258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 66259 $abc$38792$n5601
.sym 66260 VexRiscv.decode_to_execute_RS2[18]
.sym 66261 $abc$38792$n5577
.sym 66262 $abc$38792$n4432
.sym 66263 $abc$38792$n3432
.sym 66264 $abc$38792$n5611
.sym 66265 $abc$38792$n3520_1
.sym 66266 VexRiscv.decode_to_execute_RS2[12]
.sym 66267 VexRiscv._zz_152_[23]
.sym 66268 VexRiscv._zz_152_[4]
.sym 66269 $abc$38792$n5899_1
.sym 66270 VexRiscv._zz_152_[18]
.sym 66271 VexRiscv._zz_200_[9]
.sym 66272 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 66273 VexRiscv._zz_200_[10]
.sym 66274 basesoc_uart_phy_rx_reg[1]
.sym 66281 $abc$38792$n4423
.sym 66282 $abc$38792$n5759_1
.sym 66283 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 66284 VexRiscv._zz_44_[1]
.sym 66285 VexRiscv._zz_41_[10]
.sym 66286 $abc$38792$n4259_1
.sym 66287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 66289 VexRiscv._zz_200_[2]
.sym 66290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 66291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66292 VexRiscv._zz_287_[2]
.sym 66293 $abc$38792$n3897
.sym 66294 VexRiscv._zz_44_[0]
.sym 66295 VexRiscv._zz_200_[10]
.sym 66296 $abc$38792$n4424
.sym 66297 $abc$38792$n3520_1
.sym 66298 VexRiscv._zz_200_[13]
.sym 66299 $abc$38792$n4499_1
.sym 66300 VexRiscv._zz_193_
.sym 66302 $abc$38792$n4498
.sym 66303 VexRiscv._zz_171_[1]
.sym 66304 $abc$38792$n5761_1
.sym 66307 $abc$38792$n2472
.sym 66308 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 66310 $abc$38792$n3430_1
.sym 66311 $abc$38792$n151
.sym 66313 $abc$38792$n4424
.sym 66314 $abc$38792$n4423
.sym 66315 VexRiscv._zz_193_
.sym 66316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 66319 VexRiscv._zz_171_[1]
.sym 66320 VexRiscv._zz_44_[1]
.sym 66321 VexRiscv._zz_44_[0]
.sym 66322 VexRiscv._zz_200_[13]
.sym 66325 VexRiscv._zz_200_[10]
.sym 66327 $abc$38792$n3897
.sym 66328 VexRiscv._zz_41_[10]
.sym 66331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 66332 $abc$38792$n151
.sym 66333 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 66334 VexRiscv._zz_193_
.sym 66337 $abc$38792$n4498
.sym 66340 $abc$38792$n4499_1
.sym 66343 VexRiscv._zz_44_[0]
.sym 66344 VexRiscv._zz_44_[1]
.sym 66345 VexRiscv._zz_287_[2]
.sym 66346 VexRiscv._zz_200_[2]
.sym 66349 $abc$38792$n151
.sym 66350 $abc$38792$n3520_1
.sym 66351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 66352 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 66355 $abc$38792$n5761_1
.sym 66356 $abc$38792$n5759_1
.sym 66357 $abc$38792$n3430_1
.sym 66358 $abc$38792$n4259_1
.sym 66359 $abc$38792$n2472
.sym 66360 clk12_$glb_clk
.sym 66362 VexRiscv._zz_36_[11]
.sym 66363 VexRiscv.decode_to_execute_RS2[28]
.sym 66364 VexRiscv._zz_200_[13]
.sym 66365 VexRiscv._zz_152_[28]
.sym 66366 VexRiscv._zz_200_[28]
.sym 66367 $abc$38792$n4589
.sym 66368 VexRiscv._zz_200_[15]
.sym 66369 VexRiscv._zz_287_[4]
.sym 66370 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 66371 VexRiscv.decode_to_execute_RS2[8]
.sym 66372 $abc$38792$n5479_1
.sym 66374 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 66375 VexRiscv.decode_to_execute_RS2[17]
.sym 66376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 66377 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 66378 VexRiscv._zz_152_[14]
.sym 66379 VexRiscv._zz_200_[22]
.sym 66380 VexRiscv._zz_152_[21]
.sym 66381 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 66382 VexRiscv._zz_42_[1]
.sym 66383 VexRiscv.decode_to_execute_RS2[19]
.sym 66384 VexRiscv._zz_152_[17]
.sym 66385 VexRiscv._zz_41_[8]
.sym 66386 VexRiscv._zz_152_[19]
.sym 66387 $abc$38792$n6062_1
.sym 66388 VexRiscv._zz_152_[3]
.sym 66389 $abc$38792$n5884_1
.sym 66390 VexRiscv._zz_200_[11]
.sym 66391 $abc$38792$n5774_1
.sym 66392 VexRiscv._zz_152_[23]
.sym 66393 basesoc_ctrl_reset_reset_r
.sym 66394 VexRiscv.decode_to_execute_RS2[16]
.sym 66395 VexRiscv._zz_41_[23]
.sym 66396 $abc$38792$n3435
.sym 66397 VexRiscv._zz_152_[26]
.sym 66403 VexRiscv._zz_288_[0]
.sym 66405 $abc$38792$n5764_1
.sym 66410 VexRiscv._zz_36_[14]
.sym 66411 VexRiscv._zz_288_[5]
.sym 66415 $abc$38792$n3897
.sym 66417 VexRiscv._zz_288_[6]
.sym 66419 $abc$38792$n5952_1
.sym 66422 $abc$38792$n4164_1
.sym 66424 $abc$38792$n5611
.sym 66427 VexRiscv._zz_36_[11]
.sym 66428 $abc$38792$n5994_1
.sym 66432 $abc$38792$n6006_1
.sym 66433 VexRiscv._zz_288_[7]
.sym 66434 $abc$38792$n5734_1
.sym 66437 VexRiscv._zz_36_[11]
.sym 66438 $abc$38792$n5734_1
.sym 66439 $abc$38792$n5611
.sym 66442 $abc$38792$n4164_1
.sym 66444 VexRiscv._zz_288_[5]
.sym 66449 $abc$38792$n5611
.sym 66450 $abc$38792$n5764_1
.sym 66451 VexRiscv._zz_36_[14]
.sym 66454 VexRiscv._zz_288_[6]
.sym 66456 $abc$38792$n4164_1
.sym 66462 VexRiscv._zz_288_[0]
.sym 66463 $abc$38792$n3897
.sym 66466 VexRiscv._zz_36_[14]
.sym 66467 $abc$38792$n6006_1
.sym 66469 $abc$38792$n5952_1
.sym 66472 $abc$38792$n5994_1
.sym 66474 $abc$38792$n5952_1
.sym 66475 VexRiscv._zz_36_[11]
.sym 66478 $abc$38792$n4164_1
.sym 66480 VexRiscv._zz_288_[7]
.sym 66482 $abc$38792$n2423_$glb_ce
.sym 66483 clk12_$glb_clk
.sym 66485 $abc$38792$n4191_1
.sym 66486 $abc$38792$n4599
.sym 66487 $abc$38792$n4605
.sym 66488 VexRiscv._zz_152_[18]
.sym 66489 basesoc_uart_phy_rx_reg[0]
.sym 66490 basesoc_uart_phy_rx_reg[1]
.sym 66491 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 66492 VexRiscv._zz_152_[3]
.sym 66493 VexRiscv._zz_36_[28]
.sym 66497 VexRiscv._zz_41_[24]
.sym 66498 $abc$38792$n3897
.sym 66499 VexRiscv.decode_to_execute_RS2[30]
.sym 66500 $abc$38792$n4247_1
.sym 66501 VexRiscv._zz_152_[27]
.sym 66503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 66504 VexRiscv._zz_36_[11]
.sym 66505 $abc$38792$n3356_1
.sym 66506 VexRiscv._zz_193_
.sym 66507 VexRiscv._zz_200_[21]
.sym 66508 $abc$38792$n4301_1
.sym 66509 $abc$38792$n6002_1
.sym 66510 VexRiscv._zz_200_[23]
.sym 66511 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 66512 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 66513 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 66514 $abc$38792$n5994_1
.sym 66515 VexRiscv._zz_152_[29]
.sym 66516 VexRiscv._zz_199_
.sym 66517 VexRiscv._zz_153_
.sym 66518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 66519 VexRiscv._zz_288_[8]
.sym 66520 $abc$38792$n151
.sym 66528 $abc$38792$n2326
.sym 66530 VexRiscv._zz_200_[28]
.sym 66532 $abc$38792$n4164_1
.sym 66534 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66535 VexRiscv._zz_32_[1]
.sym 66536 $abc$38792$n4179_1
.sym 66537 VexRiscv._zz_41_[15]
.sym 66539 basesoc_timer0_value[22]
.sym 66540 VexRiscv._zz_200_[15]
.sym 66541 VexRiscv._zz_288_[10]
.sym 66544 basesoc_timer0_value[26]
.sym 66545 VexRiscv._zz_288_[8]
.sym 66547 VexRiscv._zz_41_[28]
.sym 66552 VexRiscv._zz_171_[1]
.sym 66553 VexRiscv._zz_153_
.sym 66555 $abc$38792$n3897
.sym 66559 $abc$38792$n3897
.sym 66560 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66561 VexRiscv._zz_153_
.sym 66562 $abc$38792$n4179_1
.sym 66568 basesoc_timer0_value[22]
.sym 66571 VexRiscv._zz_32_[1]
.sym 66573 VexRiscv._zz_153_
.sym 66574 VexRiscv._zz_171_[1]
.sym 66578 $abc$38792$n4164_1
.sym 66580 VexRiscv._zz_288_[10]
.sym 66583 basesoc_timer0_value[26]
.sym 66589 VexRiscv._zz_200_[15]
.sym 66590 VexRiscv._zz_41_[15]
.sym 66592 $abc$38792$n3897
.sym 66595 $abc$38792$n3897
.sym 66597 VexRiscv._zz_200_[28]
.sym 66598 VexRiscv._zz_41_[28]
.sym 66601 VexRiscv._zz_288_[8]
.sym 66604 $abc$38792$n4164_1
.sym 66605 $abc$38792$n2326
.sym 66606 clk12_$glb_clk
.sym 66607 sys_rst_$glb_sr
.sym 66608 $abc$38792$n4492
.sym 66609 VexRiscv._zz_152_[29]
.sym 66610 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 66611 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 66612 $abc$38792$n4623
.sym 66613 VexRiscv._zz_152_[26]
.sym 66614 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 66615 $abc$38792$n4189_1
.sym 66620 VexRiscv._zz_337_
.sym 66621 VexRiscv._zz_200_[3]
.sym 66622 VexRiscv.CsrPlugin_hadException
.sym 66623 VexRiscv._zz_200_[4]
.sym 66624 VexRiscv._zz_288_[2]
.sym 66625 VexRiscv._zz_152_[3]
.sym 66626 VexRiscv.decode_to_execute_RS2[25]
.sym 66627 $abc$38792$n3430_1
.sym 66628 VexRiscv._zz_36_[3]
.sym 66629 VexRiscv._zz_200_[18]
.sym 66630 VexRiscv._zz_193_
.sym 66631 VexRiscv._zz_41_[15]
.sym 66632 $abc$38792$n6010_1
.sym 66633 VexRiscv._zz_41_[27]
.sym 66634 basesoc_uart_phy_rx_reg[2]
.sym 66635 VexRiscv._zz_152_[31]
.sym 66636 VexRiscv._zz_41_[16]
.sym 66637 VexRiscv.decode_to_execute_RS2[31]
.sym 66638 VexRiscv._zz_171_[1]
.sym 66639 VexRiscv._zz_200_[30]
.sym 66640 VexRiscv._zz_200_[18]
.sym 66641 VexRiscv._zz_200_[4]
.sym 66642 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66643 $abc$38792$n2472
.sym 66649 $abc$38792$n4191_1
.sym 66651 $abc$38792$n2316
.sym 66652 VexRiscv._zz_200_[16]
.sym 66654 VexRiscv._zz_200_[25]
.sym 66662 VexRiscv._zz_41_[16]
.sym 66663 VexRiscv._zz_200_[30]
.sym 66664 basesoc_dat_w[2]
.sym 66665 VexRiscv._zz_41_[23]
.sym 66667 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66670 VexRiscv._zz_200_[23]
.sym 66673 $abc$38792$n3897
.sym 66675 VexRiscv._zz_200_[27]
.sym 66676 VexRiscv._zz_199_
.sym 66677 VexRiscv._zz_153_
.sym 66680 $abc$38792$n4189_1
.sym 66682 VexRiscv._zz_41_[16]
.sym 66683 $abc$38792$n3897
.sym 66685 VexRiscv._zz_200_[16]
.sym 66689 basesoc_dat_w[2]
.sym 66695 VexRiscv._zz_200_[30]
.sym 66696 VexRiscv._zz_199_
.sym 66700 VexRiscv._zz_153_
.sym 66701 $abc$38792$n4191_1
.sym 66702 $abc$38792$n3897
.sym 66703 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66707 VexRiscv._zz_200_[25]
.sym 66708 VexRiscv._zz_199_
.sym 66714 VexRiscv._zz_200_[27]
.sym 66715 VexRiscv._zz_199_
.sym 66719 $abc$38792$n3897
.sym 66720 VexRiscv._zz_41_[23]
.sym 66721 VexRiscv._zz_200_[23]
.sym 66724 VexRiscv._zz_153_
.sym 66725 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66726 $abc$38792$n3897
.sym 66727 $abc$38792$n4189_1
.sym 66728 $abc$38792$n2316
.sym 66729 clk12_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66731 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 66732 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 66733 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 66734 $abc$38792$n4386
.sym 66735 $abc$38792$n4477_1
.sym 66736 VexRiscv._zz_152_[23]
.sym 66737 $abc$38792$n5929_1
.sym 66738 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 66739 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 66743 VexRiscv._zz_200_[16]
.sym 66744 $abc$38792$n3430_1
.sym 66745 VexRiscv._zz_288_[10]
.sym 66747 $abc$38792$n151
.sym 66748 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66749 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 66750 VexRiscv._zz_200_[25]
.sym 66753 $abc$38792$n3430_1
.sym 66755 $abc$38792$n5931_1
.sym 66756 $abc$38792$n2482
.sym 66757 VexRiscv._zz_288_[6]
.sym 66758 VexRiscv._zz_152_[23]
.sym 66759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66760 $abc$38792$n3432
.sym 66761 $abc$38792$n3520_1
.sym 66762 $abc$38792$n3520_1
.sym 66763 $abc$38792$n5611
.sym 66764 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 66765 $abc$38792$n6074_1
.sym 66766 $abc$38792$n3432
.sym 66772 VexRiscv._zz_41_[25]
.sym 66773 VexRiscv._zz_200_[25]
.sym 66774 $abc$38792$n7852
.sym 66775 VexRiscv._zz_153_
.sym 66776 VexRiscv._zz_44_[1]
.sym 66777 $abc$38792$n3897
.sym 66778 VexRiscv._zz_41_[30]
.sym 66781 VexRiscv._zz_44_[0]
.sym 66785 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 66786 VexRiscv._zz_287_[2]
.sym 66787 VexRiscv._zz_200_[27]
.sym 66788 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66790 VexRiscv._zz_32_[1]
.sym 66793 VexRiscv._zz_41_[27]
.sym 66795 VexRiscv._zz_200_[31]
.sym 66796 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 66799 VexRiscv._zz_200_[30]
.sym 66801 $abc$38792$n4187_1
.sym 66805 VexRiscv._zz_200_[27]
.sym 66806 VexRiscv._zz_41_[27]
.sym 66808 $abc$38792$n3897
.sym 66814 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 66818 VexRiscv._zz_200_[25]
.sym 66819 VexRiscv._zz_41_[25]
.sym 66820 $abc$38792$n3897
.sym 66823 $abc$38792$n3897
.sym 66824 VexRiscv._zz_41_[30]
.sym 66826 VexRiscv._zz_200_[30]
.sym 66829 $abc$38792$n4187_1
.sym 66830 $abc$38792$n3897
.sym 66831 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66832 VexRiscv._zz_153_
.sym 66835 VexRiscv._zz_287_[2]
.sym 66837 VexRiscv._zz_153_
.sym 66838 VexRiscv._zz_32_[1]
.sym 66842 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 66847 VexRiscv._zz_200_[31]
.sym 66848 VexRiscv._zz_44_[0]
.sym 66849 VexRiscv._zz_153_
.sym 66850 VexRiscv._zz_44_[1]
.sym 66851 $abc$38792$n7852
.sym 66852 clk12_$glb_clk
.sym 66854 $abc$38792$n4486
.sym 66855 $abc$38792$n5597_1
.sym 66856 VexRiscv.decode_to_execute_RS2[31]
.sym 66857 $abc$38792$n5431
.sym 66858 VexRiscv._zz_288_[9]
.sym 66859 $abc$38792$n5938_1
.sym 66860 $abc$38792$n5935_1
.sym 66861 VexRiscv._zz_200_[31]
.sym 66867 VexRiscv._zz_200_[25]
.sym 66868 $abc$38792$n147
.sym 66869 VexRiscv._zz_130_[0]
.sym 66870 VexRiscv.lastStagePc[19]
.sym 66871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 66872 VexRiscv._zz_41_[8]
.sym 66874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 66875 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66876 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 66877 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 66878 $abc$38792$n5774_1
.sym 66879 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 66880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 66881 $abc$38792$n5506_1
.sym 66882 $abc$38792$n4477_1
.sym 66883 $abc$38792$n6062_1
.sym 66884 VexRiscv._zz_152_[23]
.sym 66885 VexRiscv._zz_37_[1]
.sym 66886 VexRiscv.decode_to_execute_RS2[16]
.sym 66887 $abc$38792$n5610
.sym 66888 VexRiscv._zz_35_[17]
.sym 66889 $abc$38792$n5506_1
.sym 66896 $abc$38792$n5506_1
.sym 66897 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66900 $abc$38792$n4490
.sym 66901 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 66902 $abc$38792$n5480
.sym 66903 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 66904 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 66905 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66906 $abc$38792$n5521_1
.sym 66908 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 66909 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 66910 $abc$38792$n5522_1
.sym 66911 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66912 $abc$38792$n4489_1
.sym 66913 $abc$38792$n2472
.sym 66914 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66915 $abc$38792$n3388_1
.sym 66916 $abc$38792$n5423_1
.sym 66918 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 66919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66921 $abc$38792$n3520_1
.sym 66922 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 66924 $abc$38792$n151
.sym 66925 VexRiscv._zz_193_
.sym 66926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 66928 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 66929 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 66930 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66931 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 66934 $abc$38792$n3520_1
.sym 66935 $abc$38792$n151
.sym 66936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 66940 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 66942 $abc$38792$n3388_1
.sym 66943 $abc$38792$n5423_1
.sym 66946 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 66947 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 66948 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 66949 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 66952 $abc$38792$n5522_1
.sym 66953 $abc$38792$n5506_1
.sym 66954 $abc$38792$n5521_1
.sym 66955 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 66958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66959 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66960 VexRiscv._zz_193_
.sym 66961 $abc$38792$n151
.sym 66965 $abc$38792$n4490
.sym 66967 $abc$38792$n4489_1
.sym 66970 $abc$38792$n5480
.sym 66972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66973 $abc$38792$n3388_1
.sym 66974 $abc$38792$n2472
.sym 66975 clk12_$glb_clk
.sym 66977 $abc$38792$n5656
.sym 66978 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 66979 $abc$38792$n4487_1
.sym 66980 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 66981 $abc$38792$n4478
.sym 66982 $abc$38792$n5974_1
.sym 66983 VexRiscv._zz_35_[8]
.sym 66984 $abc$38792$n5476
.sym 66989 VexRiscv._zz_36_[31]
.sym 66990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 66991 $abc$38792$n3718
.sym 66992 VexRiscv._zz_36_[4]
.sym 66993 VexRiscv._zz_200_[27]
.sym 66994 VexRiscv._zz_200_[31]
.sym 66995 VexRiscv.decode_to_execute_RS2[27]
.sym 66996 $abc$38792$n5992_1
.sym 66997 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 66998 $abc$38792$n5597_1
.sym 66999 VexRiscv._zz_79_[4]
.sym 67000 VexRiscv._zz_288_[2]
.sym 67001 $abc$38792$n6002_1
.sym 67002 VexRiscv.lastStagePc[16]
.sym 67003 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 67004 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 67006 $abc$38792$n151
.sym 67007 $abc$38792$n5537_1
.sym 67008 VexRiscv._zz_193_
.sym 67009 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 67010 $abc$38792$n5994_1
.sym 67011 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 67018 $abc$38792$n5526_1
.sym 67020 $abc$38792$n5422_1
.sym 67024 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 67025 $abc$38792$n5537_1
.sym 67026 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 67027 VexRiscv._zz_35_[12]
.sym 67028 $abc$38792$n6422_1
.sym 67031 $abc$38792$n5547_1
.sym 67032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 67033 VexRiscv._zz_35_[4]
.sym 67034 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 67037 $abc$38792$n5419_1
.sym 67038 VexRiscv.execute_to_memory_IS_DIV
.sym 67039 $abc$38792$n5420_1
.sym 67040 $abc$38792$n3388_1
.sym 67041 $abc$38792$n5506_1
.sym 67043 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 67046 VexRiscv.execute_to_memory_IS_DIV
.sym 67047 VexRiscv._zz_35_[5]
.sym 67048 VexRiscv.memory_arbitration_isValid
.sym 67049 VexRiscv.memory_arbitration_isValid
.sym 67053 VexRiscv._zz_35_[5]
.sym 67058 VexRiscv._zz_35_[12]
.sym 67063 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 67064 $abc$38792$n5537_1
.sym 67065 $abc$38792$n5547_1
.sym 67066 $abc$38792$n5506_1
.sym 67069 $abc$38792$n5420_1
.sym 67071 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 67072 $abc$38792$n3388_1
.sym 67075 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 67076 $abc$38792$n6422_1
.sym 67077 $abc$38792$n5526_1
.sym 67078 $abc$38792$n5506_1
.sym 67081 VexRiscv.memory_arbitration_isValid
.sym 67082 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 67083 VexRiscv.execute_to_memory_IS_DIV
.sym 67084 $abc$38792$n5422_1
.sym 67087 VexRiscv._zz_35_[4]
.sym 67093 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 67094 VexRiscv.memory_arbitration_isValid
.sym 67095 $abc$38792$n5419_1
.sym 67096 VexRiscv.execute_to_memory_IS_DIV
.sym 67098 clk12_$glb_clk
.sym 67099 VexRiscv.reset_$glb_sr
.sym 67100 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 67101 $abc$38792$n5461
.sym 67102 $abc$38792$n5458
.sym 67103 VexRiscv._zz_35_[17]
.sym 67104 $abc$38792$n5678_1
.sym 67105 VexRiscv._zz_35_[18]
.sym 67106 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 67107 $abc$38792$n5560_1
.sym 67113 VexRiscv._zz_35_[8]
.sym 67114 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 67115 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 67116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 67117 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 67118 VexRiscv._zz_79_[12]
.sym 67119 VexRiscv._zz_216_[11]
.sym 67120 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 67121 VexRiscv.CsrPlugin_hadException
.sym 67122 VexRiscv._zz_79_[2]
.sym 67123 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 67124 $abc$38792$n6010_1
.sym 67125 $abc$38792$n3388_1
.sym 67126 $abc$38792$n5943_1
.sym 67127 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 67128 $abc$38792$n5657_1
.sym 67129 VexRiscv._zz_79_[5]
.sym 67130 $abc$38792$n7852
.sym 67131 $abc$38792$n2472
.sym 67132 VexRiscv._zz_288_[0]
.sym 67133 VexRiscv._zz_41_[27]
.sym 67135 VexRiscv._zz_164_[14]
.sym 67145 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 67146 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 67148 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67150 $abc$38792$n6286_1
.sym 67152 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 67153 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 67157 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 67159 $abc$38792$n2488
.sym 67161 $PACKER_VCC_NET
.sym 67163 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 67169 $PACKER_VCC_NET
.sym 67173 $nextpnr_ICESTORM_LC_16$O
.sym 67176 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 67179 $auto$alumacc.cc:474:replace_alu$3924.C[2]
.sym 67181 $PACKER_VCC_NET
.sym 67182 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 67185 $auto$alumacc.cc:474:replace_alu$3924.C[3]
.sym 67187 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 67188 $PACKER_VCC_NET
.sym 67189 $auto$alumacc.cc:474:replace_alu$3924.C[2]
.sym 67191 $auto$alumacc.cc:474:replace_alu$3924.C[4]
.sym 67193 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 67194 $PACKER_VCC_NET
.sym 67195 $auto$alumacc.cc:474:replace_alu$3924.C[3]
.sym 67198 $PACKER_VCC_NET
.sym 67200 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 67201 $auto$alumacc.cc:474:replace_alu$3924.C[4]
.sym 67205 $PACKER_VCC_NET
.sym 67207 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 67210 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 67211 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67212 $abc$38792$n6286_1
.sym 67216 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 67217 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 67220 $abc$38792$n2488
.sym 67221 clk12_$glb_clk
.sym 67223 VexRiscv.lastStagePc[16]
.sym 67224 VexRiscv._zz_79_[17]
.sym 67225 VexRiscv._zz_35_[23]
.sym 67226 VexRiscv._zz_35_[22]
.sym 67227 $abc$38792$n5473
.sym 67228 $abc$38792$n5568_1
.sym 67229 $abc$38792$n6010_1
.sym 67230 $abc$38792$n6008_1
.sym 67235 VexRiscv._zz_79_[9]
.sym 67236 VexRiscv._zz_35_[12]
.sym 67237 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 67239 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 67240 VexRiscv._zz_79_[0]
.sym 67241 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 67242 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 67243 $abc$38792$n3432
.sym 67244 VexRiscv._zz_216_[2]
.sym 67245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 67246 VexRiscv._zz_216_[1]
.sym 67247 $abc$38792$n5931_1
.sym 67249 VexRiscv._zz_79_[21]
.sym 67250 VexRiscv._zz_216_[15]
.sym 67251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 67252 $abc$38792$n5765_1
.sym 67253 $abc$38792$n5606
.sym 67254 VexRiscv.execute_to_memory_IS_DIV
.sym 67255 $abc$38792$n5611
.sym 67257 $abc$38792$n6074_1
.sym 67258 $abc$38792$n5556
.sym 67265 VexRiscv._zz_35_[14]
.sym 67267 VexRiscv._zz_35_[13]
.sym 67268 $abc$38792$n5765_1
.sym 67270 $abc$38792$n5947_1
.sym 67271 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 67272 $abc$38792$n5551_1
.sym 67273 VexRiscv._zz_79_[14]
.sym 67275 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 67280 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 67281 VexRiscv._zz_255_[1]
.sym 67284 $abc$38792$n6007_1
.sym 67285 $abc$38792$n5537_1
.sym 67286 $abc$38792$n5951_1
.sym 67287 $abc$38792$n6008_1
.sym 67288 $abc$38792$n5610
.sym 67289 $abc$38792$n5506_1
.sym 67295 $abc$38792$n5549_1
.sym 67298 VexRiscv._zz_35_[14]
.sym 67303 $abc$38792$n5551_1
.sym 67304 $abc$38792$n5506_1
.sym 67305 $abc$38792$n5537_1
.sym 67306 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 67309 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 67312 VexRiscv._zz_255_[1]
.sym 67315 VexRiscv._zz_35_[14]
.sym 67316 $abc$38792$n6007_1
.sym 67318 $abc$38792$n5951_1
.sym 67321 $abc$38792$n5947_1
.sym 67323 VexRiscv._zz_79_[14]
.sym 67324 $abc$38792$n6008_1
.sym 67327 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 67328 $abc$38792$n5549_1
.sym 67329 $abc$38792$n5537_1
.sym 67330 $abc$38792$n5506_1
.sym 67333 $abc$38792$n5765_1
.sym 67334 VexRiscv._zz_35_[14]
.sym 67336 $abc$38792$n5610
.sym 67341 VexRiscv._zz_35_[13]
.sym 67344 clk12_$glb_clk
.sym 67345 VexRiscv.reset_$glb_sr
.sym 67346 $abc$38792$n6011_1
.sym 67347 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 67348 $abc$38792$n6012_1
.sym 67349 $abc$38792$n6074_1
.sym 67350 VexRiscv._zz_79_[23]
.sym 67351 VexRiscv._zz_35_[29]
.sym 67352 $abc$38792$n5931_1
.sym 67353 VexRiscv._zz_79_[21]
.sym 67357 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 67358 VexRiscv._zz_79_[31]
.sym 67360 VexRiscv._zz_79_[13]
.sym 67361 $abc$38792$n4353
.sym 67364 VexRiscv._zz_216_[14]
.sym 67365 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 67366 $abc$38792$n5947_1
.sym 67367 VexRiscv._zz_79_[17]
.sym 67368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 67370 VexRiscv._zz_35_[30]
.sym 67371 VexRiscv._zz_79_[23]
.sym 67372 VexRiscv.memory_arbitration_isValid
.sym 67373 $abc$38792$n5506_1
.sym 67374 $abc$38792$n5610
.sym 67375 $abc$38792$n5506_1
.sym 67376 VexRiscv._zz_35_[24]
.sym 67378 VexRiscv._zz_35_[15]
.sym 67379 $abc$38792$n6062_1
.sym 67381 $abc$38792$n5774_1
.sym 67387 $abc$38792$n5498_1
.sym 67388 VexRiscv.memory_arbitration_isValid
.sym 67389 VexRiscv.memory_arbitration_isValid
.sym 67390 VexRiscv.execute_to_memory_IS_DIV
.sym 67391 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 67393 $abc$38792$n5497
.sym 67394 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 67395 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 67398 VexRiscv.execute_to_memory_IS_DIV
.sym 67400 $abc$38792$n5537_1
.sym 67402 VexRiscv._zz_35_[21]
.sym 67405 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 67407 $abc$38792$n5557_1
.sym 67410 $abc$38792$n5501
.sym 67411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 67412 $abc$38792$n5500_1
.sym 67414 $abc$38792$n3388_1
.sym 67416 VexRiscv._zz_35_[31]
.sym 67417 $abc$38792$n5479_1
.sym 67420 VexRiscv._zz_35_[31]
.sym 67426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 67428 $abc$38792$n5501
.sym 67429 $abc$38792$n3388_1
.sym 67434 VexRiscv._zz_35_[21]
.sym 67439 $abc$38792$n5537_1
.sym 67441 $abc$38792$n5557_1
.sym 67444 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 67445 VexRiscv.memory_arbitration_isValid
.sym 67446 $abc$38792$n5497
.sym 67447 VexRiscv.execute_to_memory_IS_DIV
.sym 67450 VexRiscv.memory_arbitration_isValid
.sym 67451 $abc$38792$n5500_1
.sym 67452 VexRiscv.execute_to_memory_IS_DIV
.sym 67453 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 67456 $abc$38792$n5498_1
.sym 67458 $abc$38792$n3388_1
.sym 67459 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 67462 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 67463 VexRiscv.execute_to_memory_IS_DIV
.sym 67464 $abc$38792$n5479_1
.sym 67465 VexRiscv.memory_arbitration_isValid
.sym 67467 clk12_$glb_clk
.sym 67468 VexRiscv.reset_$glb_sr
.sym 67469 $abc$38792$n5932_1
.sym 67470 $abc$38792$n5578
.sym 67471 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 67472 VexRiscv._zz_79_[26]
.sym 67473 $abc$38792$n6075_1
.sym 67474 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 67475 VexRiscv._zz_79_[29]
.sym 67476 VexRiscv._zz_79_[27]
.sym 67481 $abc$38792$n149
.sym 67482 VexRiscv._zz_79_[12]
.sym 67483 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 67485 VexRiscv.memory_arbitration_isValid
.sym 67486 VexRiscv._zz_79_[21]
.sym 67487 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 67488 VexRiscv._zz_79_[5]
.sym 67489 $abc$38792$n5556
.sym 67490 $abc$38792$n3388_1
.sym 67491 VexRiscv._zz_35_[30]
.sym 67492 VexRiscv.memory_arbitration_isValid
.sym 67493 $abc$38792$n6002_1
.sym 67494 basesoc_uart_phy_tx_busy
.sym 67495 $abc$38792$n5947_1
.sym 67496 $abc$38792$n5556
.sym 67497 $abc$38792$n5994_1
.sym 67498 VexRiscv._zz_79_[29]
.sym 67500 VexRiscv._zz_79_[27]
.sym 67501 VexRiscv.execute_to_memory_IS_DIV
.sym 67512 $abc$38792$n5947_1
.sym 67513 $abc$38792$n5556
.sym 67515 VexRiscv._zz_216_[11]
.sym 67516 $abc$38792$n5588_1
.sym 67517 VexRiscv._zz_79_[11]
.sym 67518 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 67521 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 67523 VexRiscv._zz_35_[11]
.sym 67524 $abc$38792$n5951_1
.sym 67526 VexRiscv._zz_255_[1]
.sym 67527 VexRiscv._zz_164_[11]
.sym 67529 $abc$38792$n5995_1
.sym 67530 $abc$38792$n5943_1
.sym 67534 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 67535 $abc$38792$n5506_1
.sym 67537 $abc$38792$n149
.sym 67538 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 67539 $abc$38792$n5996_1
.sym 67540 VexRiscv._zz_41_[27]
.sym 67544 VexRiscv._zz_41_[27]
.sym 67549 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 67552 VexRiscv._zz_255_[1]
.sym 67555 VexRiscv._zz_255_[1]
.sym 67556 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 67561 VexRiscv._zz_79_[11]
.sym 67562 $abc$38792$n5996_1
.sym 67564 $abc$38792$n5947_1
.sym 67567 $abc$38792$n5588_1
.sym 67568 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 67569 $abc$38792$n5506_1
.sym 67570 $abc$38792$n5556
.sym 67573 VexRiscv._zz_164_[11]
.sym 67575 VexRiscv._zz_216_[11]
.sym 67576 $abc$38792$n5943_1
.sym 67580 $abc$38792$n5951_1
.sym 67581 VexRiscv._zz_35_[11]
.sym 67582 $abc$38792$n5995_1
.sym 67586 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 67588 VexRiscv._zz_255_[1]
.sym 67589 $abc$38792$n149
.sym 67590 clk12_$glb_clk
.sym 67592 $abc$38792$n5903_1
.sym 67593 $abc$38792$n5901_1
.sym 67594 $abc$38792$n6064
.sym 67595 $abc$38792$n5902_1
.sym 67596 $abc$38792$n6062_1
.sym 67597 $abc$38792$n5774_1
.sym 67598 $abc$38792$n6002_1
.sym 67599 VexRiscv._zz_164_[28]
.sym 67600 VexRiscv._zz_79_[31]
.sym 67604 VexRiscv.execute_to_memory_IS_DIV
.sym 67605 VexRiscv._zz_79_[29]
.sym 67606 $PACKER_VCC_NET
.sym 67607 VexRiscv._zz_79_[26]
.sym 67609 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 67611 $abc$38792$n4353
.sym 67613 $PACKER_VCC_NET
.sym 67614 VexRiscv._zz_79_[31]
.sym 67615 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 67617 $abc$38792$n5943_1
.sym 67618 $abc$38792$n6429_1
.sym 67619 $abc$38792$n5606
.sym 67620 basesoc_uart_phy_sink_ready
.sym 67621 VexRiscv._zz_79_[5]
.sym 67622 VexRiscv._zz_164_[14]
.sym 67626 VexRiscv._zz_41_[27]
.sym 67627 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 67633 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 67634 VexRiscv._zz_163_[1]
.sym 67635 $abc$38792$n5582_1
.sym 67637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 67638 VexRiscv._zz_50_[8]
.sym 67639 VexRiscv._zz_163_[3]
.sym 67641 VexRiscv._zz_79_[28]
.sym 67642 VexRiscv._zz_163_[1]
.sym 67643 $abc$38792$n5601_1
.sym 67644 $abc$38792$n6428_1
.sym 67645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 67646 VexRiscv._zz_50_[10]
.sym 67647 $abc$38792$n5556
.sym 67648 VexRiscv._zz_50_[9]
.sym 67649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 67652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 67655 $abc$38792$n5947_1
.sym 67656 $abc$38792$n5506_1
.sym 67660 VexRiscv._zz_161_
.sym 67662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 67663 VexRiscv._zz_163_[3]
.sym 67666 $abc$38792$n5582_1
.sym 67667 $abc$38792$n5506_1
.sym 67668 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 67669 $abc$38792$n5556
.sym 67672 VexRiscv._zz_50_[8]
.sym 67678 VexRiscv._zz_163_[3]
.sym 67679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 67680 VexRiscv._zz_163_[1]
.sym 67681 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 67684 VexRiscv._zz_50_[8]
.sym 67685 VexRiscv._zz_50_[10]
.sym 67686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 67687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 67691 VexRiscv._zz_79_[28]
.sym 67692 $abc$38792$n5947_1
.sym 67696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67697 VexRiscv._zz_50_[9]
.sym 67698 $abc$38792$n5601_1
.sym 67699 $abc$38792$n6428_1
.sym 67704 VexRiscv._zz_50_[10]
.sym 67708 VexRiscv._zz_163_[1]
.sym 67709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 67710 VexRiscv._zz_163_[3]
.sym 67711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 67712 VexRiscv._zz_161_
.sym 67713 clk12_$glb_clk
.sym 67715 $abc$38792$n5679_1
.sym 67716 VexRiscv._zz_164_[14]
.sym 67717 $abc$38792$n6003_1
.sym 67718 VexRiscv._zz_163_[2]
.sym 67719 $abc$38792$n5776_1
.sym 67720 $abc$38792$n5766_1
.sym 67721 $abc$38792$n5765_1
.sym 67722 $abc$38792$n5775_1
.sym 67727 VexRiscv._zz_161_
.sym 67729 $abc$38792$n6429_1
.sym 67731 $abc$38792$n5943_1
.sym 67732 VexRiscv._zz_79_[0]
.sym 67733 $abc$38792$n2180
.sym 67734 VexRiscv._zz_79_[6]
.sym 67735 VexRiscv._zz_35_[27]
.sym 67736 VexRiscv._zz_35_[28]
.sym 67737 $abc$38792$n5951_1
.sym 67744 $abc$38792$n5765_1
.sym 67745 $abc$38792$n5606
.sym 67746 $abc$38792$n6429_1
.sym 67756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 67757 VexRiscv._zz_163_[0]
.sym 67758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67759 VexRiscv._zz_163_[4]
.sym 67760 VexRiscv._zz_164_[11]
.sym 67763 $abc$38792$n5946_1
.sym 67765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67766 $abc$38792$n5609
.sym 67767 $abc$38792$n5945_1
.sym 67768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 67769 VexRiscv._zz_217_[11]
.sym 67771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 67774 $abc$38792$n5944_1
.sym 67775 VexRiscv._zz_163_[2]
.sym 67776 VexRiscv._zz_162_
.sym 67777 $abc$38792$n5608_1
.sym 67779 $abc$38792$n5606
.sym 67781 $abc$38792$n5607
.sym 67783 VexRiscv._zz_163_[2]
.sym 67784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 67787 VexRiscv._zz_161_
.sym 67789 VexRiscv._zz_217_[11]
.sym 67791 VexRiscv._zz_164_[11]
.sym 67792 $abc$38792$n5606
.sym 67795 VexRiscv._zz_163_[0]
.sym 67796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 67797 $abc$38792$n5608_1
.sym 67798 VexRiscv._zz_162_
.sym 67801 VexRiscv._zz_162_
.sym 67802 VexRiscv._zz_163_[0]
.sym 67803 $abc$38792$n5945_1
.sym 67804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 67807 VexRiscv._zz_163_[4]
.sym 67808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 67809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 67810 VexRiscv._zz_163_[2]
.sym 67815 VexRiscv._zz_161_
.sym 67819 VexRiscv._zz_163_[2]
.sym 67820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67821 VexRiscv._zz_163_[4]
.sym 67822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67827 $abc$38792$n5944_1
.sym 67828 $abc$38792$n5946_1
.sym 67831 $abc$38792$n5609
.sym 67832 $abc$38792$n5607
.sym 67836 clk12_$glb_clk
.sym 67837 VexRiscv.reset_$glb_sr
.sym 67838 multiregimpl1_regs0[2]
.sym 67842 multiregimpl1_regs0[1]
.sym 67844 cas_switches_status[1]
.sym 67850 VexRiscv._zz_50_[11]
.sym 67851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67852 VexRiscv._zz_50_[10]
.sym 67855 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 67856 VexRiscv._zz_79_[15]
.sym 67857 VexRiscv._zz_217_[11]
.sym 67860 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 67861 $abc$38792$n5947_1
.sym 67863 user_sw2
.sym 67870 VexRiscv._zz_161_
.sym 67881 VexRiscv._zz_161_
.sym 67894 VexRiscv._zz_50_[7]
.sym 67895 VexRiscv._zz_50_[11]
.sym 67921 VexRiscv._zz_50_[7]
.sym 67933 VexRiscv._zz_50_[11]
.sym 67958 VexRiscv._zz_161_
.sym 67959 clk12_$glb_clk
.sym 67971 VexRiscv._zz_321_
.sym 67972 VexRiscv._zz_217_[0]
.sym 67976 VexRiscv._zz_217_[3]
.sym 67978 VexRiscv._zz_217_[2]
.sym 67980 VexRiscv._zz_217_[1]
.sym 68066 $abc$38792$n2459
.sym 68067 spram_datain01[15]
.sym 68072 basesoc_ctrl_reset_reset_r
.sym 68077 $abc$38792$n3842_1
.sym 68079 basesoc_uart_eventmanager_pending_w[1]
.sym 68080 $abc$38792$n2211
.sym 68082 basesoc_uart_phy_rx_reg[0]
.sym 68085 VexRiscv.decode_to_execute_RS2[31]
.sym 68191 spiflash_bus_ack
.sym 68194 $abc$38792$n2158
.sym 68199 VexRiscv._zz_152_[26]
.sym 68200 VexRiscv._zz_130_[1]
.sym 68208 $abc$38792$n6162_1
.sym 68210 array_muxed0[6]
.sym 68211 $abc$38792$n6160_1
.sym 68217 spram_datain01[15]
.sym 68224 $abc$38792$n149
.sym 68238 VexRiscv._zz_313_
.sym 68241 $abc$38792$n3353_1
.sym 68243 $abc$38792$n3935
.sym 68251 $abc$38792$n149
.sym 68268 $abc$38792$n2486
.sym 68273 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 68292 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 68296 $abc$38792$n2655
.sym 68297 $abc$38792$n15
.sym 68302 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 68319 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 68341 $abc$38792$n2655
.sym 68344 $abc$38792$n15
.sym 68345 $abc$38792$n2486
.sym 68346 clk12_$glb_clk
.sym 68353 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 68355 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 68358 basesoc_uart_rx_fifo_readable
.sym 68359 basesoc_ctrl_reset_reset_r
.sym 68361 $abc$38792$n2154
.sym 68362 VexRiscv._zz_130_[5]
.sym 68363 spram_wren0
.sym 68364 array_muxed0[1]
.sym 68370 basesoc_adr[0]
.sym 68371 $abc$38792$n6168_1
.sym 68372 basesoc_uart_rx_fifo_produce[1]
.sym 68373 $abc$38792$n5618_1
.sym 68374 basesoc_uart_rx_fifo_produce[0]
.sym 68375 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 68376 $abc$38792$n5618_1
.sym 68378 $abc$38792$n2243
.sym 68381 basesoc_ctrl_reset_reset_r
.sym 68382 $abc$38792$n2655
.sym 68391 $abc$38792$n2301
.sym 68394 basesoc_uart_rx_fifo_produce[0]
.sym 68398 basesoc_uart_rx_fifo_produce[1]
.sym 68399 basesoc_uart_rx_fifo_produce[2]
.sym 68404 $PACKER_VCC_NET
.sym 68408 basesoc_uart_rx_fifo_produce[3]
.sym 68421 $nextpnr_ICESTORM_LC_11$O
.sym 68423 basesoc_uart_rx_fifo_produce[0]
.sym 68427 $auto$alumacc.cc:474:replace_alu$3897.C[2]
.sym 68429 basesoc_uart_rx_fifo_produce[1]
.sym 68433 $auto$alumacc.cc:474:replace_alu$3897.C[3]
.sym 68435 basesoc_uart_rx_fifo_produce[2]
.sym 68437 $auto$alumacc.cc:474:replace_alu$3897.C[2]
.sym 68442 basesoc_uart_rx_fifo_produce[3]
.sym 68443 $auto$alumacc.cc:474:replace_alu$3897.C[3]
.sym 68454 basesoc_uart_rx_fifo_produce[0]
.sym 68455 $PACKER_VCC_NET
.sym 68468 $abc$38792$n2301
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68471 VexRiscv.CsrPlugin_mtval[28]
.sym 68473 VexRiscv.CsrPlugin_mtval[15]
.sym 68477 VexRiscv.CsrPlugin_mtval[31]
.sym 68479 array_muxed1[30]
.sym 68480 VexRiscv._zz_41_[9]
.sym 68481 VexRiscv._zz_41_[9]
.sym 68482 $abc$38792$n3851_1
.sym 68484 VexRiscv._zz_171_[0]
.sym 68485 VexRiscv.CsrPlugin_mepc[22]
.sym 68487 $abc$38792$n2486
.sym 68488 VexRiscv._zz_41_[28]
.sym 68491 $abc$38792$n2482
.sym 68493 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 68494 VexRiscv.lastStagePc[28]
.sym 68497 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 68500 sys_rst
.sym 68501 $abc$38792$n5617
.sym 68502 basesoc_uart_rx_fifo_produce[0]
.sym 68504 basesoc_adr[1]
.sym 68505 array_muxed1[23]
.sym 68506 $abc$38792$n3546_1
.sym 68514 array_muxed1[0]
.sym 68518 basesoc_we
.sym 68519 $abc$38792$n3620
.sym 68521 $abc$38792$n3935
.sym 68522 sys_rst
.sym 68523 basesoc_adr[2]
.sym 68527 VexRiscv.CsrPlugin_mepc[22]
.sym 68531 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 68535 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 68537 $abc$38792$n3621_1
.sym 68539 $abc$38792$n3546_1
.sym 68541 basesoc_uart_rx_fifo_wrport_we
.sym 68543 $abc$38792$n3547_1
.sym 68553 sys_rst
.sym 68554 basesoc_uart_rx_fifo_wrport_we
.sym 68557 array_muxed1[0]
.sym 68564 basesoc_adr[2]
.sym 68565 $abc$38792$n3620
.sym 68566 $abc$38792$n3547_1
.sym 68569 $abc$38792$n3935
.sym 68571 VexRiscv.CsrPlugin_mepc[22]
.sym 68572 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 68576 $abc$38792$n3546_1
.sym 68577 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 68578 $abc$38792$n3621_1
.sym 68588 basesoc_we
.sym 68590 $abc$38792$n3621_1
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68594 $abc$38792$n5651_1
.sym 68595 $abc$38792$n2302
.sym 68596 $abc$38792$n5652_1
.sym 68598 basesoc_uart_rx_fifo_produce[1]
.sym 68599 $abc$38792$n5663_1
.sym 68600 $abc$38792$n5662
.sym 68604 $abc$38792$n3846
.sym 68605 VexRiscv.decode_to_execute_RS2[15]
.sym 68606 spiflash_miso
.sym 68607 VexRiscv.CsrPlugin_mtval[31]
.sym 68608 sys_rst
.sym 68609 array_muxed0[3]
.sym 68610 $abc$38792$n2301
.sym 68611 array_muxed0[11]
.sym 68612 basesoc_ctrl_reset_reset_r
.sym 68614 $abc$38792$n3619_1
.sym 68615 array_muxed0[7]
.sym 68616 $abc$38792$n4047
.sym 68617 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 68618 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 68619 $abc$38792$n3810_1
.sym 68620 basesoc_uart_eventmanager_pending_w[1]
.sym 68621 VexRiscv._zz_36_[13]
.sym 68626 VexRiscv._zz_171_[1]
.sym 68627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 68635 VexRiscv.CsrPlugin_mepc[6]
.sym 68636 basesoc_adr[2]
.sym 68638 $abc$38792$n3619_1
.sym 68639 $abc$38792$n3571_1
.sym 68640 basesoc_dat_w[1]
.sym 68641 $abc$38792$n3624
.sym 68642 basesoc_uart_eventmanager_status_w[0]
.sym 68644 VexRiscv._zz_152_[13]
.sym 68648 $abc$38792$n5618_1
.sym 68649 VexRiscv._zz_152_[13]
.sym 68650 $abc$38792$n3620
.sym 68656 $abc$38792$n2240
.sym 68657 $abc$38792$n3827
.sym 68658 sys_rst
.sym 68659 $abc$38792$n5619
.sym 68660 $abc$38792$n5751_1
.sym 68661 $abc$38792$n5617
.sym 68662 $abc$38792$n2241
.sym 68663 $abc$38792$n3935
.sym 68664 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 68665 $abc$38792$n3827
.sym 68666 $abc$38792$n3546_1
.sym 68668 $abc$38792$n5751_1
.sym 68669 $abc$38792$n3827
.sym 68670 VexRiscv._zz_152_[13]
.sym 68671 $abc$38792$n5619
.sym 68674 $abc$38792$n5617
.sym 68675 $abc$38792$n3827
.sym 68676 VexRiscv._zz_152_[13]
.sym 68677 $abc$38792$n5618_1
.sym 68680 $abc$38792$n3546_1
.sym 68682 $abc$38792$n3620
.sym 68683 basesoc_uart_eventmanager_status_w[0]
.sym 68686 basesoc_adr[2]
.sym 68687 $abc$38792$n3571_1
.sym 68688 sys_rst
.sym 68689 $abc$38792$n3620
.sym 68693 $abc$38792$n2240
.sym 68694 $abc$38792$n3624
.sym 68695 sys_rst
.sym 68700 $abc$38792$n2240
.sym 68705 basesoc_dat_w[1]
.sym 68707 $abc$38792$n3619_1
.sym 68711 VexRiscv.CsrPlugin_mepc[6]
.sym 68712 $abc$38792$n3935
.sym 68713 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 68714 $abc$38792$n2241
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68717 $abc$38792$n5629_1
.sym 68718 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 68719 $abc$38792$n5630_1
.sym 68720 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 68721 $abc$38792$n5631_1
.sym 68722 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 68723 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 68724 $abc$38792$n5674
.sym 68728 cas_switches_status[0]
.sym 68730 por_rst
.sym 68731 basesoc_timer0_load_storage[31]
.sym 68733 VexRiscv.CsrPlugin_mepc[6]
.sym 68734 array_muxed0[5]
.sym 68735 basesoc_uart_tx_fifo_wrport_we
.sym 68736 $abc$38792$n2308
.sym 68737 VexRiscv.lastStagePc[9]
.sym 68738 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 68739 array_muxed0[12]
.sym 68740 basesoc_adr[2]
.sym 68742 basesoc_uart_tx_fifo_wrport_we
.sym 68743 VexRiscv._zz_130_[6]
.sym 68745 $abc$38792$n5619
.sym 68746 VexRiscv._zz_130_[5]
.sym 68747 basesoc_uart_phy_storage[28]
.sym 68749 $abc$38792$n3871_1
.sym 68750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 68751 $abc$38792$n5719
.sym 68752 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 68758 $abc$38792$n5750_1
.sym 68760 $abc$38792$n7851
.sym 68761 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68762 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 68764 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 68765 $abc$38792$n6364
.sym 68767 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68769 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 68770 $abc$38792$n3432
.sym 68771 $abc$38792$n6365
.sym 68773 $abc$38792$n5594
.sym 68774 basesoc_adr[1]
.sym 68775 basesoc_uart_rx_fifo_readable
.sym 68776 VexRiscv._zz_130_[7]
.sym 68777 basesoc_adr[2]
.sym 68778 basesoc_uart_eventmanager_status_w[0]
.sym 68779 VexRiscv.decode_to_execute_RS2[23]
.sym 68781 VexRiscv._zz_130_[1]
.sym 68783 VexRiscv._zz_152_[6]
.sym 68786 VexRiscv._zz_171_[1]
.sym 68788 VexRiscv._zz_290_[6]
.sym 68789 VexRiscv.decode_to_execute_RS2[17]
.sym 68791 $abc$38792$n5594
.sym 68793 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 68798 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 68800 $abc$38792$n5594
.sym 68803 $abc$38792$n6365
.sym 68804 basesoc_adr[2]
.sym 68805 basesoc_uart_eventmanager_status_w[0]
.sym 68806 $abc$38792$n6364
.sym 68809 VexRiscv._zz_290_[6]
.sym 68810 VexRiscv._zz_152_[6]
.sym 68812 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68815 VexRiscv.decode_to_execute_RS2[17]
.sym 68816 VexRiscv._zz_171_[1]
.sym 68818 VexRiscv._zz_130_[1]
.sym 68821 VexRiscv.decode_to_execute_RS2[23]
.sym 68823 VexRiscv._zz_171_[1]
.sym 68824 VexRiscv._zz_130_[7]
.sym 68827 $abc$38792$n5750_1
.sym 68828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68829 $abc$38792$n5594
.sym 68830 $abc$38792$n3432
.sym 68833 basesoc_uart_rx_fifo_readable
.sym 68834 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 68835 basesoc_adr[2]
.sym 68836 basesoc_adr[1]
.sym 68837 $abc$38792$n7851
.sym 68838 clk12_$glb_clk
.sym 68840 $abc$38792$n4884_1
.sym 68841 VexRiscv._zz_36_[13]
.sym 68842 $abc$38792$n4099_1
.sym 68843 $abc$38792$n4070
.sym 68844 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 68845 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68846 $abc$38792$n4256_1
.sym 68847 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 68851 basesoc_ctrl_reset_reset_r
.sym 68852 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 68853 $abc$38792$n5594
.sym 68854 basesoc_adr[2]
.sym 68855 VexRiscv._zz_152_[28]
.sym 68856 $abc$38792$n5664_1
.sym 68857 $abc$38792$n5674
.sym 68858 $abc$38792$n6366
.sym 68860 $abc$38792$n2472
.sym 68861 $abc$38792$n5618_1
.sym 68862 array_muxed1[17]
.sym 68864 $abc$38792$n6292_1
.sym 68865 $abc$38792$n4510
.sym 68866 $abc$38792$n3846
.sym 68867 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 68868 $abc$38792$n4469_1
.sym 68869 VexRiscv._zz_152_[6]
.sym 68870 $abc$38792$n3856_1
.sym 68872 $abc$38792$n5618_1
.sym 68873 $abc$38792$n2655
.sym 68874 VexRiscv._zz_171_[1]
.sym 68875 VexRiscv.decode_to_execute_RS2[17]
.sym 68881 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 68885 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 68886 $abc$38792$n3520_1
.sym 68894 VexRiscv._zz_294_
.sym 68896 $abc$38792$n3856_1
.sym 68897 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 68899 VexRiscv.CsrPlugin_hadException
.sym 68901 $abc$38792$n5594
.sym 68902 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 68904 $abc$38792$n3884
.sym 68905 $abc$38792$n151
.sym 68906 $abc$38792$n3873
.sym 68909 $abc$38792$n3871_1
.sym 68910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 68914 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 68921 $abc$38792$n5594
.sym 68922 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 68926 VexRiscv._zz_294_
.sym 68929 $abc$38792$n3871_1
.sym 68933 $abc$38792$n3873
.sym 68935 VexRiscv._zz_294_
.sym 68938 VexRiscv._zz_294_
.sym 68941 $abc$38792$n3884
.sym 68945 $abc$38792$n3856_1
.sym 68947 VexRiscv._zz_294_
.sym 68952 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 68956 $abc$38792$n3520_1
.sym 68957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 68958 $abc$38792$n151
.sym 68959 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 68960 VexRiscv.CsrPlugin_hadException
.sym 68961 clk12_$glb_clk
.sym 68963 basesoc_vexriscv_dbus_adr[27]
.sym 68964 $abc$38792$n5771_1
.sym 68965 array_muxed1[28]
.sym 68966 $abc$38792$n5769_1
.sym 68967 $abc$38792$n5770_1
.sym 68968 $abc$38792$n4890_1
.sym 68969 VexRiscv._zz_293_[17]
.sym 68970 array_muxed1[25]
.sym 68972 VexRiscv._zz_36_[6]
.sym 68973 VexRiscv._zz_36_[6]
.sym 68975 VexRiscv.CsrPlugin_mtval[16]
.sym 68976 VexRiscv.CsrPlugin_mepc[31]
.sym 68978 basesoc_uart_tx_fifo_do_read
.sym 68979 $abc$38792$n4007_1
.sym 68980 $abc$38792$n2482
.sym 68982 $PACKER_VCC_NET
.sym 68983 VexRiscv.decode_to_execute_RS2[9]
.sym 68985 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68986 $abc$38792$n3353_1
.sym 68987 $abc$38792$n3782
.sym 68988 $abc$38792$n3547_1
.sym 68989 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 68990 $abc$38792$n5557
.sym 68991 basesoc_uart_phy_storage[31]
.sym 68992 basesoc_timer0_reload_storage[18]
.sym 68993 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 68994 basesoc_uart_phy_source_payload_data[0]
.sym 68995 VexRiscv.decode_to_execute_RS2[28]
.sym 68996 basesoc_uart_phy_source_payload_data[3]
.sym 68997 $abc$38792$n5617
.sym 68998 sys_rst
.sym 69006 basesoc_dat_w[4]
.sym 69012 basesoc_dat_w[7]
.sym 69013 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 69014 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 69016 VexRiscv._zz_290_[15]
.sym 69023 $abc$38792$n3842_1
.sym 69026 VexRiscv._zz_152_[15]
.sym 69027 $abc$38792$n3851_1
.sym 69028 $abc$38792$n5594
.sym 69029 $abc$38792$n3846
.sym 69031 $abc$38792$n2166
.sym 69033 VexRiscv._zz_294_
.sym 69034 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69039 VexRiscv._zz_294_
.sym 69040 $abc$38792$n3851_1
.sym 69043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 69045 $abc$38792$n5594
.sym 69049 VexRiscv._zz_294_
.sym 69050 $abc$38792$n3842_1
.sym 69058 basesoc_dat_w[4]
.sym 69062 $abc$38792$n5594
.sym 69063 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 69068 $abc$38792$n3846
.sym 69070 VexRiscv._zz_294_
.sym 69074 basesoc_dat_w[7]
.sym 69079 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69081 VexRiscv._zz_290_[15]
.sym 69082 VexRiscv._zz_152_[15]
.sym 69083 $abc$38792$n2166
.sym 69084 clk12_$glb_clk
.sym 69085 sys_rst_$glb_sr
.sym 69086 VexRiscv._zz_293_[25]
.sym 69087 VexRiscv._zz_293_[24]
.sym 69088 $abc$38792$n5784_1
.sym 69089 VexRiscv.lastStagePc[22]
.sym 69090 VexRiscv._zz_36_[15]
.sym 69091 $abc$38792$n5804_1
.sym 69092 $abc$38792$n5785_1
.sym 69093 $abc$38792$n5805_1
.sym 69097 $abc$38792$n3822_1
.sym 69099 VexRiscv._zz_130_[7]
.sym 69100 $abc$38792$n3992_1
.sym 69101 basesoc_timer0_load_storage[27]
.sym 69102 VexRiscv._zz_152_[19]
.sym 69103 array_muxed1[25]
.sym 69104 VexRiscv.decode_to_execute_RS2[12]
.sym 69106 basesoc_ctrl_reset_reset_r
.sym 69107 VexRiscv._zz_152_[3]
.sym 69108 sys_rst
.sym 69109 array_muxed1[28]
.sym 69110 basesoc_uart_phy_rx_reg[3]
.sym 69111 VexRiscv._zz_44_[1]
.sym 69112 basesoc_uart_phy_rx_reg[6]
.sym 69113 VexRiscv._zz_36_[13]
.sym 69114 VexRiscv._zz_49_[0]
.sym 69115 $abc$38792$n3810_1
.sym 69116 basesoc_timer0_reload_storage[18]
.sym 69117 $abc$38792$n7851
.sym 69118 basesoc_uart_phy_rx_reg[5]
.sym 69119 VexRiscv._zz_294_
.sym 69120 VexRiscv.decode_to_execute_RS2[25]
.sym 69121 VexRiscv._zz_44_[0]
.sym 69127 VexRiscv._zz_290_[29]
.sym 69128 basesoc_uart_phy_rx_reg[3]
.sym 69129 basesoc_uart_phy_rx_reg[7]
.sym 69130 basesoc_uart_phy_rx_reg[6]
.sym 69132 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 69133 basesoc_adr[2]
.sym 69137 basesoc_uart_rx_fifo_readable
.sym 69140 basesoc_adr[1]
.sym 69141 basesoc_adr[2]
.sym 69144 basesoc_uart_phy_rx_reg[5]
.sym 69145 basesoc_uart_eventmanager_pending_w[1]
.sym 69146 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69147 basesoc_uart_phy_rx_reg[0]
.sym 69148 $abc$38792$n3547_1
.sym 69152 basesoc_uart_eventmanager_storage[1]
.sym 69154 $abc$38792$n2211
.sym 69155 VexRiscv._zz_152_[29]
.sym 69163 basesoc_uart_phy_rx_reg[5]
.sym 69169 basesoc_uart_phy_rx_reg[0]
.sym 69173 basesoc_uart_phy_rx_reg[3]
.sym 69178 basesoc_uart_rx_fifo_readable
.sym 69179 basesoc_adr[1]
.sym 69180 basesoc_adr[2]
.sym 69181 basesoc_uart_eventmanager_storage[1]
.sym 69186 basesoc_uart_phy_rx_reg[7]
.sym 69192 basesoc_uart_phy_rx_reg[6]
.sym 69196 basesoc_adr[2]
.sym 69197 $abc$38792$n3547_1
.sym 69198 basesoc_uart_eventmanager_pending_w[1]
.sym 69199 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 69202 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69203 VexRiscv._zz_290_[29]
.sym 69204 VexRiscv._zz_152_[29]
.sym 69206 $abc$38792$n2211
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 69210 $abc$38792$n4436
.sym 69211 $abc$38792$n5917_1
.sym 69212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 69213 VexRiscv._zz_293_[29]
.sym 69214 $abc$38792$n5916_1
.sym 69215 $abc$38792$n4469_1
.sym 69216 $abc$38792$n5915_1
.sym 69217 $abc$38792$n4017_1
.sym 69219 VexRiscv._zz_152_[28]
.sym 69220 $abc$38792$n3842_1
.sym 69221 VexRiscv._zz_49_[1]
.sym 69223 VexRiscv._zz_41_[11]
.sym 69224 VexRiscv.lastStagePc[22]
.sym 69225 basesoc_uart_rx_fifo_readable
.sym 69226 basesoc_uart_rx_fifo_do_read
.sym 69227 VexRiscv._zz_193_
.sym 69229 $abc$38792$n7851
.sym 69230 por_rst
.sym 69231 basesoc_uart_eventmanager_status_w[0]
.sym 69233 $abc$38792$n5784_1
.sym 69234 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69235 VexRiscv._zz_130_[6]
.sym 69236 $abc$38792$n5729_1
.sym 69237 VexRiscv._zz_36_[15]
.sym 69238 VexRiscv._zz_130_[5]
.sym 69239 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 69240 VexRiscv._zz_152_[18]
.sym 69241 VexRiscv._zz_152_[29]
.sym 69242 $abc$38792$n3842_1
.sym 69243 VexRiscv.decode_to_execute_RS2[10]
.sym 69244 VexRiscv._zz_152_[16]
.sym 69250 VexRiscv._zz_49_[1]
.sym 69251 $abc$38792$n3829_1
.sym 69252 $abc$38792$n5927_1
.sym 69253 $abc$38792$n5594
.sym 69254 $abc$38792$n3520_1
.sym 69258 $abc$38792$n5885_1
.sym 69259 $abc$38792$n5617
.sym 69260 $abc$38792$n5557
.sym 69261 VexRiscv._zz_152_[30]
.sym 69262 $abc$38792$n3432
.sym 69263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 69264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 69265 $abc$38792$n5886_1
.sym 69268 sys_rst
.sym 69269 $abc$38792$n5926_1
.sym 69272 VexRiscv._zz_152_[26]
.sym 69274 VexRiscv._zz_49_[0]
.sym 69276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 69277 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69278 $abc$38792$n3822_1
.sym 69279 $abc$38792$n151
.sym 69283 VexRiscv._zz_152_[26]
.sym 69284 $abc$38792$n3822_1
.sym 69285 VexRiscv._zz_49_[1]
.sym 69286 VexRiscv._zz_49_[0]
.sym 69289 $abc$38792$n5594
.sym 69290 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69295 $abc$38792$n151
.sym 69296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 69297 $abc$38792$n3520_1
.sym 69298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 69301 $abc$38792$n3829_1
.sym 69302 VexRiscv._zz_49_[1]
.sym 69303 VexRiscv._zz_49_[0]
.sym 69304 VexRiscv._zz_152_[30]
.sym 69309 sys_rst
.sym 69310 $abc$38792$n5557
.sym 69314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 69319 $abc$38792$n5617
.sym 69320 $abc$38792$n3432
.sym 69321 $abc$38792$n5927_1
.sym 69322 $abc$38792$n5926_1
.sym 69325 $abc$38792$n5885_1
.sym 69326 $abc$38792$n5617
.sym 69327 $abc$38792$n3432
.sym 69328 $abc$38792$n5886_1
.sym 69329 $abc$38792$n2423_$glb_ce
.sym 69330 clk12_$glb_clk
.sym 69332 basesoc_uart_phy_source_payload_data[4]
.sym 69333 $abc$38792$n5896_1
.sym 69334 $abc$38792$n5895_1
.sym 69335 $abc$38792$n5752_1
.sym 69336 basesoc_uart_phy_source_payload_data[2]
.sym 69337 basesoc_uart_phy_source_payload_data[1]
.sym 69338 $abc$38792$n5753_1
.sym 69339 $abc$38792$n5772_1
.sym 69340 $abc$38792$n2211
.sym 69341 VexRiscv._zz_79_[27]
.sym 69342 VexRiscv._zz_79_[27]
.sym 69343 VexRiscv._zz_41_[20]
.sym 69345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 69346 VexRiscv._zz_152_[9]
.sym 69347 basesoc_uart_phy_source_payload_data[5]
.sym 69348 $abc$38792$n5927_1
.sym 69349 VexRiscv._zz_36_[6]
.sym 69350 VexRiscv.decode_to_execute_RS2[22]
.sym 69351 VexRiscv._zz_152_[1]
.sym 69352 $abc$38792$n5618_1
.sym 69353 $abc$38792$n2472
.sym 69354 $abc$38792$n5594
.sym 69355 $abc$38792$n5619
.sym 69356 VexRiscv._zz_152_[6]
.sym 69357 $abc$38792$n2655
.sym 69358 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 69359 VexRiscv.decode_to_execute_RS2[17]
.sym 69360 $abc$38792$n3851_1
.sym 69361 $abc$38792$n3856_1
.sym 69362 $abc$38792$n3846
.sym 69363 VexRiscv._zz_41_[9]
.sym 69364 $abc$38792$n4469_1
.sym 69365 VexRiscv._zz_171_[1]
.sym 69366 $abc$38792$n149
.sym 69367 VexRiscv._zz_41_[30]
.sym 69377 $abc$38792$n5618_1
.sym 69381 basesoc_uart_phy_rx_reg[3]
.sym 69383 basesoc_uart_phy_rx_reg[4]
.sym 69384 $abc$38792$n3520_1
.sym 69385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 69387 basesoc_uart_phy_rx_reg[6]
.sym 69389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69390 $abc$38792$n5909_1
.sym 69392 basesoc_uart_phy_rx_reg[7]
.sym 69394 VexRiscv._zz_152_[28]
.sym 69395 $abc$38792$n5617
.sym 69397 $abc$38792$n151
.sym 69400 $abc$38792$n2221
.sym 69401 basesoc_uart_phy_rx_reg[5]
.sym 69402 VexRiscv._zz_152_[28]
.sym 69403 $abc$38792$n3820_1
.sym 69404 $abc$38792$n5619
.sym 69409 basesoc_uart_phy_rx_reg[4]
.sym 69412 VexRiscv._zz_152_[28]
.sym 69413 $abc$38792$n5617
.sym 69414 $abc$38792$n3820_1
.sym 69415 $abc$38792$n5618_1
.sym 69421 basesoc_uart_phy_rx_reg[5]
.sym 69424 $abc$38792$n3820_1
.sym 69425 VexRiscv._zz_152_[28]
.sym 69426 $abc$38792$n5909_1
.sym 69427 $abc$38792$n5619
.sym 69433 basesoc_uart_phy_rx_reg[6]
.sym 69438 basesoc_uart_phy_rx_reg[3]
.sym 69445 basesoc_uart_phy_rx_reg[7]
.sym 69448 $abc$38792$n151
.sym 69449 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 69451 $abc$38792$n3520_1
.sym 69452 $abc$38792$n2221
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 $abc$38792$n5833_1
.sym 69456 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 69457 $abc$38792$n4460
.sym 69458 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 69459 $abc$38792$n5730_1
.sym 69460 $abc$38792$n5732_1
.sym 69461 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 69462 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 69465 $abc$38792$n5727_1
.sym 69466 basesoc_uart_phy_rx_reg[0]
.sym 69467 VexRiscv._zz_152_[4]
.sym 69468 $abc$38792$n5773_1
.sym 69469 VexRiscv._zz_44_[1]
.sym 69470 $abc$38792$n3520_1
.sym 69471 VexRiscv._zz_171_[0]
.sym 69472 basesoc_uart_phy_rx_reg[1]
.sym 69473 $abc$38792$n5618_1
.sym 69475 $abc$38792$n3432
.sym 69476 $abc$38792$n3802
.sym 69478 $abc$38792$n5618_1
.sym 69479 VexRiscv._zz_152_[27]
.sym 69480 $abc$38792$n6288
.sym 69481 $abc$38792$n5617
.sym 69482 $abc$38792$n5597_1
.sym 69483 basesoc_uart_phy_storage[31]
.sym 69484 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 69485 $abc$38792$n2211
.sym 69486 VexRiscv.decode_to_execute_RS2[28]
.sym 69487 $abc$38792$n5617
.sym 69488 $abc$38792$n5952_1
.sym 69489 VexRiscv._zz_152_[19]
.sym 69490 $abc$38792$n3782
.sym 69496 $abc$38792$n6288
.sym 69497 $abc$38792$n5728
.sym 69498 $abc$38792$n5733_1
.sym 69500 VexRiscv._zz_152_[22]
.sym 69501 $abc$38792$n5854_1
.sym 69502 VexRiscv._zz_152_[26]
.sym 69504 $abc$38792$n3854_1
.sym 69505 $abc$38792$n3850
.sym 69506 $abc$38792$n3851_1
.sym 69507 $abc$38792$n5617
.sym 69508 VexRiscv._zz_49_[0]
.sym 69509 VexRiscv._zz_49_[1]
.sym 69510 $abc$38792$n3816_1
.sym 69511 $abc$38792$n3820_1
.sym 69512 VexRiscv._zz_152_[23]
.sym 69513 $abc$38792$n3858
.sym 69514 $abc$38792$n3856_1
.sym 69516 $abc$38792$n5730_1
.sym 69517 VexRiscv._zz_152_[7]
.sym 69519 VexRiscv._zz_152_[0]
.sym 69520 $abc$38792$n3822_1
.sym 69521 $abc$38792$n5855_1
.sym 69522 VexRiscv._zz_152_[28]
.sym 69523 $abc$38792$n7851
.sym 69524 $abc$38792$n3432
.sym 69525 VexRiscv._zz_152_[14]
.sym 69526 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 69529 $abc$38792$n3850
.sym 69530 $abc$38792$n3858
.sym 69531 VexRiscv._zz_152_[14]
.sym 69532 $abc$38792$n3854_1
.sym 69535 VexRiscv._zz_152_[0]
.sym 69536 $abc$38792$n6288
.sym 69537 $abc$38792$n3851_1
.sym 69538 VexRiscv._zz_152_[22]
.sym 69541 $abc$38792$n3820_1
.sym 69542 VexRiscv._zz_152_[28]
.sym 69543 VexRiscv._zz_152_[26]
.sym 69544 $abc$38792$n3822_1
.sym 69547 $abc$38792$n5728
.sym 69548 $abc$38792$n5730_1
.sym 69549 $abc$38792$n3432
.sym 69550 $abc$38792$n5733_1
.sym 69555 $abc$38792$n3856_1
.sym 69556 VexRiscv._zz_152_[7]
.sym 69559 VexRiscv._zz_49_[0]
.sym 69560 VexRiscv._zz_152_[23]
.sym 69561 $abc$38792$n3816_1
.sym 69562 VexRiscv._zz_49_[1]
.sym 69568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 69571 $abc$38792$n3432
.sym 69572 $abc$38792$n5617
.sym 69573 $abc$38792$n5854_1
.sym 69574 $abc$38792$n5855_1
.sym 69575 $abc$38792$n7851
.sym 69576 clk12_$glb_clk
.sym 69578 $abc$38792$n3834
.sym 69579 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 69580 $abc$38792$n3856_1
.sym 69581 $abc$38792$n3879
.sym 69582 $abc$38792$n3835
.sym 69583 VexRiscv._zz_152_[7]
.sym 69584 $abc$38792$n3878
.sym 69585 $abc$38792$n3877_1
.sym 69589 VexRiscv.decode_to_execute_RS2[31]
.sym 69590 $abc$38792$n3849_1
.sym 69591 $abc$38792$n5834_1
.sym 69593 basesoc_uart_eventmanager_storage[1]
.sym 69594 $abc$38792$n4064
.sym 69595 basesoc_timer0_load_storage[23]
.sym 69597 $abc$38792$n5868_1
.sym 69598 VexRiscv._zz_152_[26]
.sym 69599 VexRiscv._zz_130_[7]
.sym 69600 $abc$38792$n3854_1
.sym 69601 $abc$38792$n5728
.sym 69602 VexRiscv._zz_44_[0]
.sym 69603 VexRiscv._zz_44_[1]
.sym 69604 basesoc_timer0_reload_storage[18]
.sym 69605 $abc$38792$n5907_1
.sym 69606 VexRiscv._zz_49_[0]
.sym 69607 $abc$38792$n3810_1
.sym 69608 $abc$38792$n149
.sym 69609 $abc$38792$n7851
.sym 69610 $PACKER_VCC_NET
.sym 69611 $abc$38792$n3430_1
.sym 69612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 69613 VexRiscv._zz_36_[13]
.sym 69619 $abc$38792$n3435
.sym 69620 $abc$38792$n3624
.sym 69623 VexRiscv._zz_153_
.sym 69624 $abc$38792$n3852_1
.sym 69627 $abc$38792$n3435
.sym 69628 sys_rst
.sym 69629 $abc$38792$n3790
.sym 69631 VexRiscv._zz_42_[1]
.sym 69632 VexRiscv._zz_41_[28]
.sym 69633 VexRiscv._zz_42_[0]
.sym 69636 VexRiscv._zz_200_[6]
.sym 69637 $abc$38792$n2278
.sym 69643 basesoc_uart_rx_fifo_do_read
.sym 69645 VexRiscv._zz_41_[15]
.sym 69646 VexRiscv.decode_to_execute_RS2[28]
.sym 69647 $abc$38792$n3847_1
.sym 69648 VexRiscv.decode_to_execute_RS2[15]
.sym 69649 $abc$38792$n3821_1
.sym 69650 VexRiscv._zz_41_[22]
.sym 69653 $abc$38792$n3790
.sym 69655 VexRiscv._zz_200_[6]
.sym 69658 basesoc_uart_rx_fifo_do_read
.sym 69664 VexRiscv._zz_41_[22]
.sym 69665 $abc$38792$n3852_1
.sym 69666 $abc$38792$n3435
.sym 69670 $abc$38792$n3847_1
.sym 69671 $abc$38792$n3435
.sym 69672 VexRiscv._zz_41_[15]
.sym 69676 VexRiscv._zz_153_
.sym 69677 VexRiscv._zz_42_[0]
.sym 69678 VexRiscv.decode_to_execute_RS2[15]
.sym 69679 VexRiscv._zz_42_[1]
.sym 69682 $abc$38792$n3624
.sym 69683 sys_rst
.sym 69684 basesoc_uart_rx_fifo_do_read
.sym 69688 VexRiscv._zz_153_
.sym 69689 VexRiscv._zz_42_[0]
.sym 69690 VexRiscv.decode_to_execute_RS2[28]
.sym 69691 VexRiscv._zz_42_[1]
.sym 69694 $abc$38792$n3435
.sym 69696 $abc$38792$n3821_1
.sym 69697 VexRiscv._zz_41_[28]
.sym 69698 $abc$38792$n2278
.sym 69699 clk12_$glb_clk
.sym 69700 sys_rst_$glb_sr
.sym 69701 $abc$38792$n3839_1
.sym 69702 $abc$38792$n3871_1
.sym 69703 VexRiscv._zz_200_[7]
.sym 69704 $abc$38792$n3857
.sym 69705 $abc$38792$n3863
.sym 69706 $abc$38792$n3840
.sym 69707 $abc$38792$n3791_1
.sym 69708 $abc$38792$n3864
.sym 69711 VexRiscv._zz_152_[26]
.sym 69712 VexRiscv._zz_130_[1]
.sym 69713 VexRiscv._zz_49_[1]
.sym 69714 $abc$38792$n3884
.sym 69715 VexRiscv._zz_171_[0]
.sym 69716 $abc$38792$n3873
.sym 69717 $abc$38792$n2314
.sym 69718 $abc$38792$n3877_1
.sym 69720 $abc$38792$n3834
.sym 69721 $abc$38792$n3873
.sym 69722 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 69724 $abc$38792$n5925_1
.sym 69725 VexRiscv._zz_152_[18]
.sym 69726 $abc$38792$n3842_1
.sym 69727 VexRiscv._zz_130_[6]
.sym 69728 $abc$38792$n5729_1
.sym 69729 VexRiscv._zz_36_[15]
.sym 69730 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 69731 VexRiscv._zz_41_[17]
.sym 69732 VexRiscv._zz_152_[29]
.sym 69733 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69734 VexRiscv._zz_130_[5]
.sym 69735 VexRiscv.decode_to_execute_RS2[10]
.sym 69736 VexRiscv._zz_152_[18]
.sym 69742 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69744 VexRiscv.decode_to_execute_RS2[22]
.sym 69750 $abc$38792$n3435
.sym 69752 VexRiscv._zz_42_[1]
.sym 69753 $abc$38792$n3823_1
.sym 69757 VexRiscv.decode_to_execute_RS2[26]
.sym 69758 VexRiscv._zz_153_
.sym 69759 VexRiscv._zz_200_[11]
.sym 69760 $abc$38792$n3790
.sym 69761 VexRiscv._zz_152_[5]
.sym 69762 VexRiscv._zz_44_[0]
.sym 69763 VexRiscv._zz_44_[1]
.sym 69766 VexRiscv._zz_42_[0]
.sym 69767 VexRiscv._zz_41_[26]
.sym 69772 $abc$38792$n3791_1
.sym 69776 VexRiscv._zz_42_[0]
.sym 69778 VexRiscv._zz_42_[1]
.sym 69781 $abc$38792$n3791_1
.sym 69783 VexRiscv._zz_152_[5]
.sym 69787 VexRiscv._zz_44_[0]
.sym 69790 VexRiscv._zz_44_[1]
.sym 69793 VexRiscv._zz_42_[0]
.sym 69794 VexRiscv.decode_to_execute_RS2[26]
.sym 69795 VexRiscv._zz_42_[1]
.sym 69796 VexRiscv._zz_153_
.sym 69799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69805 VexRiscv._zz_42_[1]
.sym 69806 VexRiscv.decode_to_execute_RS2[22]
.sym 69807 VexRiscv._zz_42_[0]
.sym 69808 VexRiscv._zz_153_
.sym 69811 VexRiscv._zz_41_[26]
.sym 69812 $abc$38792$n3435
.sym 69813 $abc$38792$n3823_1
.sym 69817 VexRiscv._zz_200_[11]
.sym 69818 $abc$38792$n3790
.sym 69821 $abc$38792$n2423_$glb_ce
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$38792$n5565
.sym 69825 $abc$38792$n3792
.sym 69826 $abc$38792$n3887
.sym 69827 $abc$38792$n3841
.sym 69828 $abc$38792$n3872
.sym 69829 $abc$38792$n3886_1
.sym 69830 $abc$38792$n3362_1
.sym 69831 count[0]
.sym 69834 $abc$38792$n5952_1
.sym 69835 basesoc_ctrl_reset_reset_r
.sym 69836 VexRiscv._zz_41_[25]
.sym 69837 VexRiscv._zz_152_[4]
.sym 69841 $abc$38792$n2472
.sym 69842 $abc$38792$n5594
.sym 69843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 69844 $abc$38792$n7852
.sym 69845 VexRiscv.decode_to_execute_RS2[26]
.sym 69846 VexRiscv._zz_200_[8]
.sym 69847 VexRiscv._zz_152_[10]
.sym 69848 $abc$38792$n5597
.sym 69849 $abc$38792$n5603
.sym 69850 $abc$38792$n149
.sym 69851 VexRiscv.decode_to_execute_RS2[17]
.sym 69852 VexRiscv._zz_42_[0]
.sym 69853 VexRiscv._zz_41_[29]
.sym 69854 $abc$38792$n6292_1
.sym 69855 VexRiscv._zz_41_[9]
.sym 69856 $abc$38792$n3884
.sym 69857 VexRiscv._zz_171_[1]
.sym 69858 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 69859 VexRiscv._zz_41_[18]
.sym 69865 $abc$38792$n3435
.sym 69868 $abc$38792$n3874_1
.sym 69869 VexRiscv._zz_42_[1]
.sym 69871 VexRiscv._zz_41_[20]
.sym 69873 VexRiscv._zz_153_
.sym 69875 VexRiscv._zz_41_[27]
.sym 69876 VexRiscv._zz_41_[18]
.sym 69879 VexRiscv._zz_36_[1]
.sym 69880 VexRiscv.decode_to_execute_RS2[12]
.sym 69881 VexRiscv.decode_to_execute_RS2[27]
.sym 69882 $abc$38792$n3843
.sym 69883 $abc$38792$n149
.sym 69885 VexRiscv._zz_41_[12]
.sym 69886 $abc$38792$n3866
.sym 69889 $abc$38792$n3803
.sym 69893 VexRiscv._zz_42_[0]
.sym 69896 VexRiscv.decode_to_execute_RS2[20]
.sym 69898 VexRiscv._zz_42_[1]
.sym 69899 VexRiscv._zz_42_[0]
.sym 69900 VexRiscv.decode_to_execute_RS2[27]
.sym 69901 VexRiscv._zz_153_
.sym 69904 VexRiscv._zz_41_[27]
.sym 69905 $abc$38792$n3435
.sym 69906 $abc$38792$n3803
.sym 69911 VexRiscv._zz_36_[1]
.sym 69916 VexRiscv._zz_153_
.sym 69917 VexRiscv._zz_42_[1]
.sym 69918 VexRiscv._zz_42_[0]
.sym 69919 VexRiscv.decode_to_execute_RS2[12]
.sym 69922 VexRiscv._zz_41_[20]
.sym 69923 $abc$38792$n3866
.sym 69924 $abc$38792$n3435
.sym 69928 VexRiscv._zz_42_[0]
.sym 69929 VexRiscv._zz_42_[1]
.sym 69930 VexRiscv._zz_153_
.sym 69931 VexRiscv.decode_to_execute_RS2[20]
.sym 69934 $abc$38792$n3435
.sym 69936 VexRiscv._zz_41_[18]
.sym 69937 $abc$38792$n3843
.sym 69941 $abc$38792$n3435
.sym 69942 $abc$38792$n3874_1
.sym 69943 VexRiscv._zz_41_[12]
.sym 69944 $abc$38792$n149
.sym 69945 clk12_$glb_clk
.sym 69947 $abc$38792$n112
.sym 69948 $abc$38792$n114
.sym 69949 $abc$38792$n3363_1
.sym 69950 $abc$38792$n110
.sym 69951 $abc$38792$n118
.sym 69952 $abc$38792$n108
.sym 69953 $abc$38792$n116
.sym 69954 $abc$38792$n106
.sym 69959 $abc$38792$n5611
.sym 69960 $abc$38792$n3362_1
.sym 69961 VexRiscv.decode_to_execute_RS2[8]
.sym 69962 VexRiscv.decode_to_execute_RS2[24]
.sym 69963 $abc$38792$n2482
.sym 69964 VexRiscv._zz_200_[9]
.sym 69965 VexRiscv._zz_200_[10]
.sym 69966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 69967 VexRiscv._zz_152_[18]
.sym 69968 VexRiscv.decode_to_execute_RS2[12]
.sym 69969 $abc$38792$n3865_1
.sym 69971 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 69972 $abc$38792$n3897
.sym 69973 VexRiscv.decode_to_execute_RS2[28]
.sym 69974 $abc$38792$n4583
.sym 69975 VexRiscv._zz_288_[9]
.sym 69976 VexRiscv._zz_41_[1]
.sym 69977 VexRiscv._zz_200_[10]
.sym 69978 VexRiscv._zz_288_[7]
.sym 69979 $abc$38792$n5936_1
.sym 69980 VexRiscv._zz_152_[19]
.sym 69981 $abc$38792$n5597_1
.sym 69982 VexRiscv._zz_152_[27]
.sym 69989 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 69996 $abc$38792$n5678_1
.sym 70000 $abc$38792$n5774_1
.sym 70001 VexRiscv._zz_36_[15]
.sym 70007 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 70009 $abc$38792$n5952_1
.sym 70010 VexRiscv._zz_36_[6]
.sym 70012 $abc$38792$n5990_1
.sym 70013 VexRiscv._zz_36_[10]
.sym 70016 $abc$38792$n5722
.sym 70017 $abc$38792$n5611
.sym 70018 $abc$38792$n5974_1
.sym 70019 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70021 VexRiscv._zz_36_[15]
.sym 70023 $abc$38792$n5611
.sym 70024 $abc$38792$n5774_1
.sym 70028 VexRiscv._zz_36_[6]
.sym 70029 $abc$38792$n5678_1
.sym 70030 $abc$38792$n5611
.sym 70033 VexRiscv._zz_36_[6]
.sym 70034 $abc$38792$n5952_1
.sym 70036 $abc$38792$n5974_1
.sym 70039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 70048 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 70051 $abc$38792$n5722
.sym 70052 VexRiscv._zz_36_[10]
.sym 70054 $abc$38792$n5611
.sym 70057 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70063 $abc$38792$n5990_1
.sym 70065 $abc$38792$n5952_1
.sym 70066 VexRiscv._zz_36_[10]
.sym 70067 $abc$38792$n2423_$glb_ce
.sym 70068 clk12_$glb_clk
.sym 70070 VexRiscv._zz_152_[17]
.sym 70071 VexRiscv._zz_36_[21]
.sym 70072 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 70073 $abc$38792$n5721_1
.sym 70074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 70075 $abc$38792$n4433
.sym 70076 VexRiscv._zz_152_[21]
.sym 70077 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 70078 $abc$38792$n5678_1
.sym 70080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 70081 $abc$38792$n5678_1
.sym 70082 $abc$38792$n5593
.sym 70083 basesoc_timer0_load_storage[27]
.sym 70084 $abc$38792$n5583
.sym 70085 $abc$38792$n110
.sym 70086 VexRiscv._zz_130_[6]
.sym 70087 VexRiscv._zz_337_
.sym 70088 $abc$38792$n5774_1
.sym 70089 VexRiscv._zz_152_[16]
.sym 70090 $abc$38792$n2486
.sym 70091 VexRiscv._zz_152_[23]
.sym 70092 VexRiscv._zz_41_[23]
.sym 70093 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 70094 $abc$38792$n5611
.sym 70095 VexRiscv._zz_44_[1]
.sym 70096 VexRiscv._zz_44_[1]
.sym 70097 $abc$38792$n5907_1
.sym 70098 VexRiscv._zz_200_[21]
.sym 70099 VexRiscv._zz_44_[0]
.sym 70100 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 70101 $PACKER_VCC_NET
.sym 70102 $abc$38792$n5722
.sym 70103 $abc$38792$n3430_1
.sym 70104 $abc$38792$n5974_1
.sym 70105 VexRiscv._zz_36_[13]
.sym 70112 VexRiscv._zz_200_[19]
.sym 70114 VexRiscv._zz_42_[1]
.sym 70115 VexRiscv._zz_288_[8]
.sym 70116 VexRiscv._zz_200_[4]
.sym 70117 VexRiscv._zz_199_
.sym 70120 $abc$38792$n3885
.sym 70121 VexRiscv.decode_to_execute_RS2[8]
.sym 70123 VexRiscv._zz_41_[8]
.sym 70124 VexRiscv._zz_42_[0]
.sym 70125 VexRiscv._zz_41_[9]
.sym 70126 VexRiscv._zz_287_[4]
.sym 70128 VexRiscv._zz_44_[1]
.sym 70132 $abc$38792$n3897
.sym 70135 user_sw0
.sym 70136 VexRiscv._zz_200_[9]
.sym 70138 VexRiscv._zz_44_[0]
.sym 70140 multiregimpl1_regs0[0]
.sym 70141 $abc$38792$n3435
.sym 70144 multiregimpl1_regs0[0]
.sym 70150 VexRiscv._zz_42_[1]
.sym 70151 VexRiscv._zz_288_[8]
.sym 70152 VexRiscv.decode_to_execute_RS2[8]
.sym 70153 VexRiscv._zz_42_[0]
.sym 70156 VexRiscv._zz_44_[0]
.sym 70157 VexRiscv._zz_200_[19]
.sym 70158 VexRiscv._zz_287_[4]
.sym 70159 VexRiscv._zz_44_[1]
.sym 70162 VexRiscv._zz_41_[9]
.sym 70163 VexRiscv._zz_200_[9]
.sym 70164 $abc$38792$n3897
.sym 70168 $abc$38792$n3885
.sym 70169 VexRiscv._zz_41_[8]
.sym 70171 $abc$38792$n3435
.sym 70174 user_sw0
.sym 70180 VexRiscv._zz_287_[4]
.sym 70181 VexRiscv._zz_200_[4]
.sym 70182 VexRiscv._zz_44_[0]
.sym 70183 VexRiscv._zz_44_[1]
.sym 70187 VexRiscv._zz_199_
.sym 70189 VexRiscv._zz_200_[9]
.sym 70191 clk12_$glb_clk
.sym 70193 VexRiscv._zz_200_[21]
.sym 70194 $abc$38792$n4505_1
.sym 70195 VexRiscv.decode_to_execute_RS2[13]
.sym 70196 VexRiscv._zz_152_[12]
.sym 70197 VexRiscv._zz_41_[24]
.sym 70198 VexRiscv._zz_152_[27]
.sym 70199 VexRiscv._zz_36_[28]
.sym 70200 VexRiscv.decode_to_execute_RS2[21]
.sym 70203 $abc$38792$n5901_1
.sym 70204 $abc$38792$n5679_1
.sym 70205 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 70206 VexRiscv._zz_200_[19]
.sym 70207 VexRiscv._zz_200_[5]
.sym 70208 $abc$38792$n4259_1
.sym 70209 VexRiscv.decode_to_execute_RS2[20]
.sym 70210 VexRiscv._zz_200_[17]
.sym 70211 VexRiscv._zz_288_[8]
.sym 70212 VexRiscv._zz_152_[17]
.sym 70213 VexRiscv._zz_199_
.sym 70214 $abc$38792$n5836_1
.sym 70215 VexRiscv._zz_171_[0]
.sym 70216 VexRiscv._zz_193_
.sym 70217 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 70218 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70219 VexRiscv._zz_152_[29]
.sym 70220 VexRiscv._zz_41_[20]
.sym 70221 VexRiscv._zz_36_[15]
.sym 70222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 70223 $abc$38792$n5894_1
.sym 70224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70225 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70226 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 70227 $abc$38792$n5878_1
.sym 70228 VexRiscv._zz_152_[18]
.sym 70238 $abc$38792$n6010_1
.sym 70242 VexRiscv._zz_200_[12]
.sym 70243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 70245 VexRiscv._zz_36_[28]
.sym 70246 VexRiscv._zz_200_[28]
.sym 70247 VexRiscv._zz_36_[15]
.sym 70248 $abc$38792$n4247_1
.sym 70250 $abc$38792$n6062_1
.sym 70251 $abc$38792$n5952_1
.sym 70252 $abc$38792$n5727_1
.sym 70253 VexRiscv._zz_199_
.sym 70254 $abc$38792$n5611
.sym 70255 VexRiscv._zz_44_[1]
.sym 70256 VexRiscv._zz_288_[8]
.sym 70259 VexRiscv._zz_44_[0]
.sym 70262 $abc$38792$n6002_1
.sym 70263 $abc$38792$n3430_1
.sym 70264 $abc$38792$n5901_1
.sym 70265 VexRiscv._zz_36_[13]
.sym 70267 $abc$38792$n5727_1
.sym 70268 $abc$38792$n4247_1
.sym 70269 $abc$38792$n3430_1
.sym 70274 $abc$38792$n5611
.sym 70275 $abc$38792$n5901_1
.sym 70276 VexRiscv._zz_36_[28]
.sym 70279 VexRiscv._zz_36_[13]
.sym 70280 $abc$38792$n6002_1
.sym 70282 $abc$38792$n5952_1
.sym 70285 VexRiscv._zz_44_[1]
.sym 70286 VexRiscv._zz_44_[0]
.sym 70287 VexRiscv._zz_200_[28]
.sym 70288 VexRiscv._zz_288_[8]
.sym 70291 $abc$38792$n6062_1
.sym 70292 $abc$38792$n5952_1
.sym 70293 VexRiscv._zz_36_[28]
.sym 70297 VexRiscv._zz_199_
.sym 70299 VexRiscv._zz_200_[12]
.sym 70303 VexRiscv._zz_36_[15]
.sym 70305 $abc$38792$n6010_1
.sym 70306 $abc$38792$n5952_1
.sym 70312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 70313 $abc$38792$n2423_$glb_ce
.sym 70314 clk12_$glb_clk
.sym 70316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 70317 $abc$38792$n5894_1
.sym 70318 $abc$38792$n5898_1
.sym 70319 $abc$38792$n4511_1
.sym 70320 VexRiscv._zz_36_[2]
.sym 70323 $abc$38792$n5897_1
.sym 70328 VexRiscv._zz_200_[12]
.sym 70329 $abc$38792$n2472
.sym 70330 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 70331 VexRiscv._zz_152_[12]
.sym 70332 VexRiscv._zz_171_[1]
.sym 70333 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 70335 VexRiscv.decode_to_execute_RS2[26]
.sym 70336 $abc$38792$n2472
.sym 70337 VexRiscv._zz_152_[31]
.sym 70339 VexRiscv.decode_to_execute_RS2[13]
.sym 70340 VexRiscv._zz_41_[18]
.sym 70341 VexRiscv._zz_200_[13]
.sym 70342 $abc$38792$n149
.sym 70343 VexRiscv._zz_42_[0]
.sym 70344 $abc$38792$n5754_1
.sym 70345 VexRiscv._zz_41_[29]
.sym 70346 VexRiscv._zz_41_[12]
.sym 70347 $abc$38792$n149
.sym 70348 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 70349 VexRiscv._zz_287_[3]
.sym 70350 VexRiscv._zz_200_[20]
.sym 70351 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 70357 VexRiscv._zz_200_[17]
.sym 70360 VexRiscv._zz_287_[3]
.sym 70361 VexRiscv._zz_200_[3]
.sym 70362 VexRiscv._zz_200_[12]
.sym 70364 VexRiscv._zz_287_[4]
.sym 70368 VexRiscv._zz_44_[1]
.sym 70369 VexRiscv._zz_44_[0]
.sym 70372 VexRiscv._zz_41_[12]
.sym 70373 VexRiscv._zz_287_[3]
.sym 70374 VexRiscv._zz_153_
.sym 70375 $abc$38792$n2221
.sym 70376 VexRiscv._zz_200_[20]
.sym 70377 VexRiscv._zz_32_[1]
.sym 70378 $abc$38792$n3897
.sym 70379 VexRiscv._zz_199_
.sym 70385 VexRiscv._zz_200_[18]
.sym 70386 basesoc_uart_phy_rx_reg[1]
.sym 70387 basesoc_uart_phy_rx_reg[2]
.sym 70391 VexRiscv._zz_153_
.sym 70392 VexRiscv._zz_32_[1]
.sym 70393 VexRiscv._zz_287_[4]
.sym 70397 VexRiscv._zz_200_[17]
.sym 70399 VexRiscv._zz_199_
.sym 70402 VexRiscv._zz_199_
.sym 70403 VexRiscv._zz_200_[20]
.sym 70408 VexRiscv._zz_200_[18]
.sym 70409 VexRiscv._zz_44_[1]
.sym 70410 VexRiscv._zz_44_[0]
.sym 70411 VexRiscv._zz_287_[3]
.sym 70414 basesoc_uart_phy_rx_reg[1]
.sym 70420 basesoc_uart_phy_rx_reg[2]
.sym 70427 VexRiscv._zz_200_[12]
.sym 70428 VexRiscv._zz_41_[12]
.sym 70429 $abc$38792$n3897
.sym 70432 VexRiscv._zz_287_[3]
.sym 70433 VexRiscv._zz_44_[1]
.sym 70434 VexRiscv._zz_44_[0]
.sym 70435 VexRiscv._zz_200_[3]
.sym 70436 $abc$38792$n2221
.sym 70437 clk12_$glb_clk
.sym 70438 sys_rst_$glb_sr
.sym 70439 VexRiscv._zz_36_[29]
.sym 70440 $abc$38792$n5919_1
.sym 70441 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 70442 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70443 $abc$38792$n5918_1
.sym 70444 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70445 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 70446 VexRiscv._zz_36_[23]
.sym 70449 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 70452 $abc$38792$n5899_1
.sym 70453 basesoc_timer0_load_storage[31]
.sym 70454 $abc$38792$n151
.sym 70455 VexRiscv.CsrPlugin_mepc[27]
.sym 70456 VexRiscv.decode_to_execute_RS2[24]
.sym 70457 $abc$38792$n3432
.sym 70458 $abc$38792$n6050
.sym 70459 VexRiscv._zz_171_[0]
.sym 70460 basesoc_timer0_load_storage[22]
.sym 70461 VexRiscv._zz_200_[17]
.sym 70462 VexRiscv.decode_to_execute_RS2[12]
.sym 70463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 70464 $abc$38792$n3897
.sym 70465 $abc$38792$n5597_1
.sym 70466 $abc$38792$n4212_1
.sym 70467 $abc$38792$n5936_1
.sym 70468 $abc$38792$n5952_1
.sym 70469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 70470 VexRiscv._zz_288_[7]
.sym 70471 VexRiscv._zz_288_[9]
.sym 70472 VexRiscv._zz_288_[3]
.sym 70473 VexRiscv._zz_152_[29]
.sym 70474 VexRiscv._zz_200_[27]
.sym 70480 $abc$38792$n3897
.sym 70481 VexRiscv._zz_200_[26]
.sym 70482 VexRiscv._zz_288_[9]
.sym 70484 VexRiscv._zz_35_[17]
.sym 70485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 70487 $abc$38792$n151
.sym 70489 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 70490 VexRiscv._zz_41_[20]
.sym 70491 VexRiscv._zz_199_
.sym 70492 VexRiscv._zz_153_
.sym 70497 VexRiscv._zz_200_[18]
.sym 70498 $abc$38792$n3520_1
.sym 70500 VexRiscv._zz_41_[18]
.sym 70501 VexRiscv._zz_44_[0]
.sym 70502 VexRiscv._zz_288_[6]
.sym 70506 VexRiscv._zz_200_[29]
.sym 70507 VexRiscv._zz_44_[1]
.sym 70508 VexRiscv._zz_287_[3]
.sym 70510 VexRiscv._zz_200_[20]
.sym 70511 VexRiscv._zz_32_[1]
.sym 70513 $abc$38792$n3520_1
.sym 70514 $abc$38792$n151
.sym 70515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 70516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 70519 VexRiscv._zz_200_[29]
.sym 70520 VexRiscv._zz_288_[9]
.sym 70521 VexRiscv._zz_44_[0]
.sym 70522 VexRiscv._zz_44_[1]
.sym 70526 VexRiscv._zz_41_[20]
.sym 70527 $abc$38792$n3897
.sym 70528 VexRiscv._zz_200_[20]
.sym 70534 VexRiscv._zz_35_[17]
.sym 70537 VexRiscv._zz_199_
.sym 70538 VexRiscv._zz_200_[29]
.sym 70543 VexRiscv._zz_44_[0]
.sym 70544 VexRiscv._zz_44_[1]
.sym 70545 VexRiscv._zz_200_[26]
.sym 70546 VexRiscv._zz_288_[6]
.sym 70549 VexRiscv._zz_41_[18]
.sym 70551 $abc$38792$n3897
.sym 70552 VexRiscv._zz_200_[18]
.sym 70555 VexRiscv._zz_287_[3]
.sym 70556 VexRiscv._zz_32_[1]
.sym 70557 VexRiscv._zz_153_
.sym 70560 clk12_$glb_clk
.sym 70561 VexRiscv.reset_$glb_sr
.sym 70562 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 70563 VexRiscv._zz_200_[23]
.sym 70564 VexRiscv._zz_200_[29]
.sym 70565 VexRiscv._zz_287_[2]
.sym 70566 VexRiscv._zz_287_[3]
.sym 70567 VexRiscv.decode_to_execute_RS2[29]
.sym 70568 VexRiscv._zz_41_[26]
.sym 70569 VexRiscv.decode_to_execute_RS2[23]
.sym 70573 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 70574 $abc$38792$n4492
.sym 70575 VexRiscv._zz_200_[26]
.sym 70576 VexRiscv._zz_152_[26]
.sym 70577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70578 VexRiscv._zz_200_[19]
.sym 70579 VexRiscv.decode_to_execute_RS2[16]
.sym 70580 VexRiscv._zz_35_[17]
.sym 70581 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 70582 $abc$38792$n4286_1
.sym 70583 $abc$38792$n4441_1
.sym 70584 $abc$38792$n5884_1
.sym 70585 $abc$38792$n2486
.sym 70586 $abc$38792$n5611
.sym 70587 VexRiscv._zz_44_[0]
.sym 70588 $PACKER_VCC_NET
.sym 70589 $abc$38792$n3430_1
.sym 70590 VexRiscv._zz_36_[3]
.sym 70591 VexRiscv._zz_37_[0]
.sym 70592 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70593 VexRiscv._zz_44_[1]
.sym 70594 $abc$38792$n5722
.sym 70595 $abc$38792$n3430_1
.sym 70596 $abc$38792$n5974_1
.sym 70597 VexRiscv._zz_32_[1]
.sym 70604 VexRiscv._zz_41_[8]
.sym 70605 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70609 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70610 VexRiscv._zz_152_[31]
.sym 70611 VexRiscv.lastStagePc[16]
.sym 70613 $abc$38792$n151
.sym 70614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 70615 VexRiscv._zz_41_[29]
.sym 70616 VexRiscv.CsrPlugin_mepc[16]
.sym 70619 $abc$38792$n2482
.sym 70620 VexRiscv._zz_200_[23]
.sym 70621 VexRiscv._zz_200_[29]
.sym 70622 VexRiscv._zz_41_[20]
.sym 70624 $abc$38792$n3897
.sym 70625 VexRiscv._zz_41_[26]
.sym 70627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70628 VexRiscv._zz_44_[1]
.sym 70630 $abc$38792$n149
.sym 70631 VexRiscv._zz_44_[0]
.sym 70632 VexRiscv._zz_288_[3]
.sym 70633 $abc$38792$n3520_1
.sym 70634 VexRiscv._zz_200_[26]
.sym 70639 VexRiscv._zz_41_[20]
.sym 70642 VexRiscv._zz_41_[29]
.sym 70644 $abc$38792$n3897
.sym 70645 VexRiscv._zz_200_[29]
.sym 70649 VexRiscv._zz_41_[8]
.sym 70654 VexRiscv.lastStagePc[16]
.sym 70655 VexRiscv.CsrPlugin_mepc[16]
.sym 70657 $abc$38792$n2482
.sym 70660 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70661 $abc$38792$n3520_1
.sym 70662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 70663 $abc$38792$n151
.sym 70666 VexRiscv._zz_44_[0]
.sym 70667 VexRiscv._zz_288_[3]
.sym 70668 VexRiscv._zz_200_[23]
.sym 70669 VexRiscv._zz_44_[1]
.sym 70673 VexRiscv._zz_152_[31]
.sym 70674 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70679 VexRiscv._zz_41_[26]
.sym 70680 $abc$38792$n3897
.sym 70681 VexRiscv._zz_200_[26]
.sym 70682 $abc$38792$n149
.sym 70683 clk12_$glb_clk
.sym 70685 $abc$38792$n5990_1
.sym 70686 $abc$38792$n5991_1
.sym 70687 $abc$38792$n5722
.sym 70688 VexRiscv._zz_288_[7]
.sym 70689 VexRiscv._zz_36_[31]
.sym 70690 VexRiscv._zz_200_[27]
.sym 70691 VexRiscv.decode_to_execute_RS2[27]
.sym 70692 VexRiscv._zz_36_[27]
.sym 70697 VexRiscv.lastStagePc[16]
.sym 70698 VexRiscv._zz_288_[8]
.sym 70699 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 70700 $abc$38792$n4353
.sym 70701 $abc$38792$n151
.sym 70702 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 70703 VexRiscv._zz_193_
.sym 70704 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 70705 $abc$38792$n4386
.sym 70706 VexRiscv._zz_200_[23]
.sym 70708 VexRiscv._zz_153_
.sym 70709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 70710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 70711 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 70712 $abc$38792$n5919_1
.sym 70713 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 70715 $abc$38792$n5894_1
.sym 70716 VexRiscv._zz_79_[6]
.sym 70717 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70718 $abc$38792$n6429_1
.sym 70719 $abc$38792$n5610
.sym 70720 $abc$38792$n5951_1
.sym 70728 $abc$38792$n3520_1
.sym 70730 $abc$38792$n5931_1
.sym 70731 VexRiscv._zz_36_[31]
.sym 70732 $abc$38792$n5929_1
.sym 70736 $abc$38792$n5919_1
.sym 70737 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 70738 $abc$38792$n5611
.sym 70739 $abc$38792$n5936_1
.sym 70740 $abc$38792$n6074_1
.sym 70741 $abc$38792$n3432
.sym 70743 $abc$38792$n151
.sym 70745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 70746 $abc$38792$n5432
.sym 70747 $abc$38792$n5938_1
.sym 70751 VexRiscv._zz_37_[0]
.sym 70752 $abc$38792$n3388_1
.sym 70754 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 70755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 70756 VexRiscv._zz_37_[1]
.sym 70757 $abc$38792$n5952_1
.sym 70759 $abc$38792$n3520_1
.sym 70760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 70761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 70762 $abc$38792$n151
.sym 70767 VexRiscv._zz_37_[1]
.sym 70768 VexRiscv._zz_37_[0]
.sym 70771 $abc$38792$n5931_1
.sym 70772 VexRiscv._zz_36_[31]
.sym 70774 $abc$38792$n5611
.sym 70778 $abc$38792$n5432
.sym 70779 $abc$38792$n3388_1
.sym 70780 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 70784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 70789 VexRiscv._zz_37_[1]
.sym 70790 $abc$38792$n5929_1
.sym 70791 $abc$38792$n5919_1
.sym 70792 VexRiscv._zz_37_[0]
.sym 70795 $abc$38792$n3432
.sym 70796 $abc$38792$n5938_1
.sym 70797 $abc$38792$n5936_1
.sym 70801 $abc$38792$n6074_1
.sym 70803 VexRiscv._zz_36_[31]
.sym 70804 $abc$38792$n5952_1
.sym 70805 $abc$38792$n2423_$glb_ce
.sym 70806 clk12_$glb_clk
.sym 70808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70809 $abc$38792$n5723_1
.sym 70810 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 70811 $abc$38792$n5975_1
.sym 70812 $abc$38792$n5976_1
.sym 70813 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 70814 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 70815 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 70818 VexRiscv._zz_79_[27]
.sym 70821 VexRiscv._zz_200_[30]
.sym 70823 $abc$38792$n4310
.sym 70824 VexRiscv._zz_288_[0]
.sym 70825 VexRiscv._zz_200_[4]
.sym 70826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 70827 VexRiscv._zz_79_[4]
.sym 70828 $abc$38792$n7852
.sym 70829 VexRiscv.decode_to_execute_RS2[30]
.sym 70830 VexRiscv._zz_288_[9]
.sym 70831 VexRiscv._zz_200_[18]
.sym 70832 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 70833 $abc$38792$n5890_1
.sym 70835 $abc$38792$n149
.sym 70836 $abc$38792$n5537_1
.sym 70837 VexRiscv._zz_288_[9]
.sym 70838 $abc$38792$n5943_1
.sym 70840 $abc$38792$n5754_1
.sym 70842 VexRiscv._zz_42_[0]
.sym 70843 VexRiscv._zz_200_[31]
.sym 70849 $abc$38792$n4486
.sym 70851 $abc$38792$n4487_1
.sym 70853 VexRiscv.execute_to_memory_IS_DIV
.sym 70854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70856 VexRiscv._zz_35_[4]
.sym 70857 $abc$38792$n4477_1
.sym 70859 $abc$38792$n5477_1
.sym 70860 $abc$38792$n5431
.sym 70861 $abc$38792$n4478
.sym 70862 $abc$38792$n5610
.sym 70864 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70865 $abc$38792$n5657_1
.sym 70867 VexRiscv._zz_35_[6]
.sym 70868 $abc$38792$n5975_1
.sym 70869 $abc$38792$n151
.sym 70870 $abc$38792$n3388_1
.sym 70871 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 70872 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 70874 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 70875 VexRiscv.memory_arbitration_isValid
.sym 70876 $abc$38792$n2472
.sym 70877 $abc$38792$n151
.sym 70879 VexRiscv._zz_193_
.sym 70880 $abc$38792$n5951_1
.sym 70882 $abc$38792$n5657_1
.sym 70884 $abc$38792$n5610
.sym 70885 VexRiscv._zz_35_[4]
.sym 70889 $abc$38792$n4486
.sym 70891 $abc$38792$n4487_1
.sym 70894 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70895 $abc$38792$n151
.sym 70896 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 70897 VexRiscv._zz_193_
.sym 70900 $abc$38792$n4478
.sym 70902 $abc$38792$n4477_1
.sym 70906 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 70907 VexRiscv._zz_193_
.sym 70908 $abc$38792$n151
.sym 70909 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70913 $abc$38792$n5951_1
.sym 70914 $abc$38792$n5975_1
.sym 70915 VexRiscv._zz_35_[6]
.sym 70918 $abc$38792$n5431
.sym 70919 VexRiscv.memory_arbitration_isValid
.sym 70920 VexRiscv.execute_to_memory_IS_DIV
.sym 70921 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 70924 $abc$38792$n3388_1
.sym 70926 $abc$38792$n5477_1
.sym 70927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70928 $abc$38792$n2472
.sym 70929 clk12_$glb_clk
.sym 70931 VexRiscv._zz_94_[15]
.sym 70932 VexRiscv._zz_79_[8]
.sym 70933 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 70934 VexRiscv._zz_94_[17]
.sym 70935 VexRiscv._zz_79_[9]
.sym 70936 VexRiscv._zz_94_[16]
.sym 70937 VexRiscv._zz_94_[18]
.sym 70938 VexRiscv._zz_94_[19]
.sym 70943 $abc$38792$n3432
.sym 70944 $abc$38792$n5724_1
.sym 70945 VexRiscv._zz_288_[6]
.sym 70947 $abc$38792$n5611
.sym 70948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 70949 VexRiscv.execute_to_memory_IS_DIV
.sym 70950 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70951 VexRiscv._zz_288_[4]
.sym 70952 $abc$38792$n5606
.sym 70953 VexRiscv._zz_216_[15]
.sym 70954 basesoc_timer0_reload_storage[25]
.sym 70956 VexRiscv._zz_41_[0]
.sym 70960 VexRiscv._zz_164_[15]
.sym 70961 VexRiscv.memory_arbitration_isValid
.sym 70962 $abc$38792$n3426_1
.sym 70963 $abc$38792$n2486
.sym 70964 VexRiscv._zz_35_[8]
.sym 70966 $abc$38792$n5476
.sym 70972 $abc$38792$n5459
.sym 70974 $abc$38792$n2486
.sym 70976 $abc$38792$n5462
.sym 70977 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 70978 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 70979 VexRiscv.memory_arbitration_isValid
.sym 70980 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 70981 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 70982 $abc$38792$n5458
.sym 70983 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 70985 $abc$38792$n5610
.sym 70986 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 70987 VexRiscv.memory_arbitration_isValid
.sym 70990 $abc$38792$n6288
.sym 70991 VexRiscv.execute_to_memory_IS_DIV
.sym 70992 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 70993 VexRiscv._zz_255_[1]
.sym 70994 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70996 $abc$38792$n3388_1
.sym 70997 $abc$38792$n5461
.sym 70998 VexRiscv._zz_35_[6]
.sym 70999 $abc$38792$n5679_1
.sym 71005 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71006 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 71007 $abc$38792$n6288
.sym 71011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 71012 $abc$38792$n5462
.sym 71013 $abc$38792$n3388_1
.sym 71017 $abc$38792$n5459
.sym 71019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 71020 $abc$38792$n3388_1
.sym 71023 VexRiscv.execute_to_memory_IS_DIV
.sym 71024 VexRiscv.memory_arbitration_isValid
.sym 71025 $abc$38792$n5458
.sym 71026 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 71029 $abc$38792$n5679_1
.sym 71030 VexRiscv._zz_35_[6]
.sym 71031 $abc$38792$n5610
.sym 71035 VexRiscv.execute_to_memory_IS_DIV
.sym 71036 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 71037 VexRiscv.memory_arbitration_isValid
.sym 71038 $abc$38792$n5461
.sym 71041 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 71047 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 71049 VexRiscv._zz_255_[1]
.sym 71051 $abc$38792$n2486
.sym 71052 clk12_$glb_clk
.sym 71054 $abc$38792$n5890_1
.sym 71055 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 71056 $abc$38792$n5570_1
.sym 71057 $abc$38792$n6044_1
.sym 71058 $abc$38792$n6042_1
.sym 71059 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 71060 $abc$38792$n5849_1
.sym 71061 $abc$38792$n6043_1
.sym 71065 cas_switches_status[1]
.sym 71067 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 71069 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 71070 $abc$38792$n5506_1
.sym 71071 $abc$38792$n5541_1
.sym 71072 $abc$38792$n5462
.sym 71073 $abc$38792$n5610
.sym 71074 VexRiscv._zz_35_[17]
.sym 71075 VexRiscv._zz_79_[8]
.sym 71076 $abc$38792$n5459
.sym 71077 $abc$38792$n5483_1
.sym 71078 VexRiscv._zz_35_[27]
.sym 71079 VexRiscv._zz_255_[1]
.sym 71081 $PACKER_VCC_NET
.sym 71082 $abc$38792$n5611
.sym 71084 VexRiscv._zz_35_[6]
.sym 71085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 71086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 71088 VexRiscv._zz_79_[17]
.sym 71095 $abc$38792$n6011_1
.sym 71096 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 71097 $abc$38792$n7852
.sym 71099 $abc$38792$n5473
.sym 71100 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 71101 $abc$38792$n5474
.sym 71102 VexRiscv._zz_164_[14]
.sym 71103 VexRiscv._zz_255_[1]
.sym 71104 VexRiscv._zz_216_[14]
.sym 71105 VexRiscv.execute_to_memory_IS_DIV
.sym 71106 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 71108 $abc$38792$n3388_1
.sym 71109 $abc$38792$n5943_1
.sym 71110 $abc$38792$n5560_1
.sym 71115 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 71116 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 71117 VexRiscv.execute_to_memory_IS_DIV
.sym 71118 $abc$38792$n5506_1
.sym 71120 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 71121 $abc$38792$n5951_1
.sym 71122 $abc$38792$n5556
.sym 71123 VexRiscv._zz_35_[15]
.sym 71125 VexRiscv.memory_arbitration_isValid
.sym 71126 $abc$38792$n5476
.sym 71130 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 71134 $abc$38792$n5506_1
.sym 71135 $abc$38792$n5560_1
.sym 71136 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 71137 $abc$38792$n5556
.sym 71140 VexRiscv.execute_to_memory_IS_DIV
.sym 71141 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 71142 $abc$38792$n5476
.sym 71143 VexRiscv.memory_arbitration_isValid
.sym 71146 VexRiscv.execute_to_memory_IS_DIV
.sym 71147 $abc$38792$n5473
.sym 71148 VexRiscv.memory_arbitration_isValid
.sym 71149 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 71152 $abc$38792$n5474
.sym 71154 $abc$38792$n3388_1
.sym 71155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 71158 VexRiscv._zz_255_[1]
.sym 71161 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 71165 $abc$38792$n5951_1
.sym 71166 $abc$38792$n6011_1
.sym 71167 VexRiscv._zz_35_[15]
.sym 71170 VexRiscv._zz_164_[14]
.sym 71172 $abc$38792$n5943_1
.sym 71173 VexRiscv._zz_216_[14]
.sym 71174 $abc$38792$n7852
.sym 71175 clk12_$glb_clk
.sym 71177 $abc$38792$n5850_1
.sym 71178 $abc$38792$n5829
.sym 71179 VexRiscv._zz_164_[23]
.sym 71180 $abc$38792$n5851_1
.sym 71181 $abc$38792$n6034_1
.sym 71182 $abc$38792$n5911_1
.sym 71184 $abc$38792$n5494_1
.sym 71191 VexRiscv.execute_to_memory_IS_DIV
.sym 71192 VexRiscv._zz_79_[27]
.sym 71193 VexRiscv._zz_216_[26]
.sym 71194 $abc$38792$n5947_1
.sym 71195 VexRiscv._zz_79_[29]
.sym 71196 basesoc_uart_phy_tx_busy
.sym 71197 VexRiscv._zz_35_[22]
.sym 71198 $abc$38792$n5556
.sym 71199 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 71200 $abc$38792$n5570_1
.sym 71201 $abc$38792$n5951_1
.sym 71203 $abc$38792$n5610
.sym 71204 $abc$38792$n6429_1
.sym 71205 VexRiscv._zz_79_[6]
.sym 71206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 71207 $abc$38792$n5951_1
.sym 71208 VexRiscv._zz_161_
.sym 71209 $abc$38792$n5610
.sym 71210 $abc$38792$n6429_1
.sym 71218 $abc$38792$n5932_1
.sym 71219 $abc$38792$n5951_1
.sym 71220 VexRiscv._zz_35_[23]
.sym 71221 $abc$38792$n5556
.sym 71222 $abc$38792$n6075_1
.sym 71223 VexRiscv._zz_35_[31]
.sym 71224 VexRiscv._zz_79_[15]
.sym 71225 VexRiscv.memory_arbitration_isValid
.sym 71227 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 71229 $abc$38792$n5943_1
.sym 71230 VexRiscv._zz_164_[15]
.sym 71231 $abc$38792$n5568_1
.sym 71233 VexRiscv._zz_216_[15]
.sym 71234 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 71236 $abc$38792$n5572_1
.sym 71238 VexRiscv.execute_to_memory_IS_DIV
.sym 71239 $abc$38792$n5610
.sym 71241 $abc$38792$n5494_1
.sym 71243 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 71244 $abc$38792$n6012_1
.sym 71246 $abc$38792$n5506_1
.sym 71248 $abc$38792$n5947_1
.sym 71252 $abc$38792$n6012_1
.sym 71253 VexRiscv._zz_79_[15]
.sym 71254 $abc$38792$n5947_1
.sym 71260 VexRiscv._zz_35_[23]
.sym 71263 VexRiscv._zz_216_[15]
.sym 71265 $abc$38792$n5943_1
.sym 71266 VexRiscv._zz_164_[15]
.sym 71269 $abc$38792$n5951_1
.sym 71270 $abc$38792$n6075_1
.sym 71271 VexRiscv._zz_35_[31]
.sym 71275 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 71276 $abc$38792$n5506_1
.sym 71277 $abc$38792$n5572_1
.sym 71278 $abc$38792$n5556
.sym 71281 VexRiscv.memory_arbitration_isValid
.sym 71282 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 71283 $abc$38792$n5494_1
.sym 71284 VexRiscv.execute_to_memory_IS_DIV
.sym 71287 $abc$38792$n5932_1
.sym 71288 $abc$38792$n5610
.sym 71290 VexRiscv._zz_35_[31]
.sym 71293 $abc$38792$n5506_1
.sym 71294 $abc$38792$n5568_1
.sym 71295 $abc$38792$n5556
.sym 71296 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 71298 clk12_$glb_clk
.sym 71299 VexRiscv.reset_$glb_sr
.sym 71300 $abc$38792$n6035_1
.sym 71301 VexRiscv._zz_164_[31]
.sym 71302 $abc$38792$n6036_1
.sym 71303 $abc$38792$n5933_1
.sym 71304 $abc$38792$n5912_1
.sym 71305 $abc$38792$n5830_1
.sym 71306 $abc$38792$n6076_1
.sym 71307 $abc$38792$n6066
.sym 71312 $abc$38792$n5657_1
.sym 71313 $abc$38792$n2482
.sym 71314 basesoc_uart_phy_sink_ready
.sym 71315 $abc$38792$n5495
.sym 71317 $abc$38792$n5952_1
.sym 71319 $abc$38792$n5943_1
.sym 71320 VexRiscv._zz_79_[15]
.sym 71321 $abc$38792$n5606
.sym 71322 VexRiscv._zz_79_[23]
.sym 71323 $abc$38792$n3388_1
.sym 71324 $abc$38792$n5754_1
.sym 71326 VexRiscv._zz_79_[14]
.sym 71328 VexRiscv._zz_216_[28]
.sym 71329 $abc$38792$n5943_1
.sym 71330 VexRiscv._zz_79_[13]
.sym 71331 $abc$38792$n2180
.sym 71334 VexRiscv._zz_216_[31]
.sym 71342 $abc$38792$n5506_1
.sym 71345 VexRiscv._zz_79_[31]
.sym 71346 VexRiscv._zz_35_[29]
.sym 71348 $abc$38792$n5506_1
.sym 71350 $abc$38792$n5584
.sym 71354 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 71355 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 71356 $abc$38792$n5580_1
.sym 71357 $abc$38792$n5947_1
.sym 71359 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 71360 $abc$38792$n5556
.sym 71362 $abc$38792$n6429_1
.sym 71366 $abc$38792$n5578
.sym 71367 $abc$38792$n5951_1
.sym 71368 $abc$38792$n5933_1
.sym 71369 VexRiscv._zz_35_[27]
.sym 71370 VexRiscv._zz_255_[1]
.sym 71371 $abc$38792$n6076_1
.sym 71372 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 71374 $abc$38792$n5933_1
.sym 71375 $abc$38792$n6429_1
.sym 71376 VexRiscv._zz_79_[31]
.sym 71381 VexRiscv._zz_255_[1]
.sym 71382 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 71389 VexRiscv._zz_35_[29]
.sym 71392 $abc$38792$n5506_1
.sym 71393 $abc$38792$n5578
.sym 71394 $abc$38792$n5556
.sym 71395 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 71398 $abc$38792$n5947_1
.sym 71399 $abc$38792$n6076_1
.sym 71400 VexRiscv._zz_79_[31]
.sym 71401 $abc$38792$n5951_1
.sym 71404 VexRiscv._zz_35_[27]
.sym 71410 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 71411 $abc$38792$n5506_1
.sym 71412 $abc$38792$n5584
.sym 71413 $abc$38792$n5556
.sym 71416 $abc$38792$n5506_1
.sym 71417 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 71418 $abc$38792$n5556
.sym 71419 $abc$38792$n5580_1
.sym 71421 clk12_$glb_clk
.sym 71422 VexRiscv.reset_$glb_sr
.sym 71423 VexRiscv._zz_94_[20]
.sym 71424 $abc$38792$n5978_1
.sym 71425 VexRiscv._zz_94_[21]
.sym 71426 VexRiscv._zz_94_[24]
.sym 71427 VexRiscv._zz_94_[23]
.sym 71428 VexRiscv._zz_94_[22]
.sym 71429 $abc$38792$n5754_1
.sym 71430 $abc$38792$n5689
.sym 71435 $abc$38792$n5606
.sym 71436 VexRiscv._zz_255_[1]
.sym 71437 $abc$38792$n5556
.sym 71438 $abc$38792$n6429_1
.sym 71439 VexRiscv._zz_217_[26]
.sym 71440 $abc$38792$n5913_1
.sym 71441 $abc$38792$n5556
.sym 71442 VexRiscv._zz_164_[21]
.sym 71443 VexRiscv._zz_79_[26]
.sym 71444 $abc$38792$n5606
.sym 71445 VexRiscv._zz_255_[1]
.sym 71446 VexRiscv._zz_79_[21]
.sym 71447 multiregimpl1_regs0[2]
.sym 71448 VexRiscv._zz_164_[15]
.sym 71450 $abc$38792$n3426_1
.sym 71458 VexRiscv._zz_35_[7]
.sym 71464 VexRiscv._zz_79_[28]
.sym 71465 VexRiscv._zz_35_[15]
.sym 71466 $abc$38792$n6003_1
.sym 71467 $abc$38792$n5902_1
.sym 71468 $abc$38792$n6063_1
.sym 71470 $abc$38792$n5947_1
.sym 71471 VexRiscv._zz_164_[28]
.sym 71473 $abc$38792$n5951_1
.sym 71474 VexRiscv._zz_35_[28]
.sym 71477 $abc$38792$n6429_1
.sym 71479 $abc$38792$n5775_1
.sym 71480 $abc$38792$n5903_1
.sym 71482 VexRiscv._zz_161_
.sym 71484 $abc$38792$n5610
.sym 71485 VexRiscv._zz_35_[13]
.sym 71486 $abc$38792$n5943_1
.sym 71487 $abc$38792$n5606
.sym 71488 VexRiscv._zz_216_[28]
.sym 71490 $abc$38792$n6064
.sym 71491 VexRiscv._zz_217_[28]
.sym 71492 $abc$38792$n5951_1
.sym 71497 $abc$38792$n6429_1
.sym 71498 VexRiscv._zz_164_[28]
.sym 71499 VexRiscv._zz_217_[28]
.sym 71500 $abc$38792$n5606
.sym 71503 VexRiscv._zz_35_[28]
.sym 71504 $abc$38792$n5610
.sym 71505 $abc$38792$n5902_1
.sym 71506 $abc$38792$n5903_1
.sym 71509 $abc$38792$n5943_1
.sym 71510 VexRiscv._zz_216_[28]
.sym 71511 $abc$38792$n5947_1
.sym 71512 VexRiscv._zz_164_[28]
.sym 71516 VexRiscv._zz_79_[28]
.sym 71518 $abc$38792$n6429_1
.sym 71521 $abc$38792$n6063_1
.sym 71522 VexRiscv._zz_35_[28]
.sym 71523 $abc$38792$n5951_1
.sym 71524 $abc$38792$n6064
.sym 71528 $abc$38792$n5610
.sym 71529 VexRiscv._zz_35_[15]
.sym 71530 $abc$38792$n5775_1
.sym 71533 $abc$38792$n6003_1
.sym 71534 $abc$38792$n5951_1
.sym 71536 VexRiscv._zz_35_[13]
.sym 71540 VexRiscv._zz_79_[28]
.sym 71543 VexRiscv._zz_161_
.sym 71544 clk12_$glb_clk
.sym 71546 $abc$38792$n5755_1
.sym 71547 $abc$38792$n5690_1
.sym 71548 VexRiscv._zz_164_[13]
.sym 71549 $abc$38792$n6004_1
.sym 71550 VexRiscv._zz_164_[6]
.sym 71551 $abc$38792$n5756_1
.sym 71552 $abc$38792$n5680
.sym 71553 $abc$38792$n5691_1
.sym 71558 VexRiscv._zz_79_[23]
.sym 71559 VexRiscv._zz_35_[30]
.sym 71560 $abc$38792$n5506_1
.sym 71561 $abc$38792$n5610
.sym 71562 VexRiscv._zz_217_[18]
.sym 71563 $abc$38792$n6429_1
.sym 71564 VexRiscv._zz_161_
.sym 71566 VexRiscv._zz_161_
.sym 71567 VexRiscv._zz_35_[24]
.sym 71568 $abc$38792$n5574_1
.sym 71578 VexRiscv._zz_79_[7]
.sym 71587 VexRiscv._zz_217_[15]
.sym 71588 VexRiscv._zz_79_[15]
.sym 71589 VexRiscv._zz_217_[14]
.sym 71592 $abc$38792$n5766_1
.sym 71594 $abc$38792$n5606
.sym 71598 VexRiscv._zz_79_[14]
.sym 71601 $abc$38792$n5947_1
.sym 71602 VexRiscv._zz_79_[13]
.sym 71605 VexRiscv._zz_161_
.sym 71606 $abc$38792$n6004_1
.sym 71607 $abc$38792$n5776_1
.sym 71608 VexRiscv._zz_164_[15]
.sym 71611 VexRiscv._zz_79_[6]
.sym 71612 VexRiscv._zz_164_[14]
.sym 71614 VexRiscv._zz_50_[9]
.sym 71616 $abc$38792$n6429_1
.sym 71617 $abc$38792$n5680
.sym 71621 VexRiscv._zz_79_[6]
.sym 71622 $abc$38792$n6429_1
.sym 71623 $abc$38792$n5680
.sym 71629 VexRiscv._zz_79_[14]
.sym 71633 $abc$38792$n5947_1
.sym 71634 VexRiscv._zz_79_[13]
.sym 71635 $abc$38792$n6004_1
.sym 71639 VexRiscv._zz_50_[9]
.sym 71644 VexRiscv._zz_217_[15]
.sym 71645 VexRiscv._zz_164_[15]
.sym 71647 $abc$38792$n5606
.sym 71651 VexRiscv._zz_164_[14]
.sym 71652 $abc$38792$n5606
.sym 71653 VexRiscv._zz_217_[14]
.sym 71656 VexRiscv._zz_79_[14]
.sym 71657 $abc$38792$n5766_1
.sym 71658 $abc$38792$n6429_1
.sym 71663 $abc$38792$n5776_1
.sym 71664 VexRiscv._zz_79_[15]
.sym 71665 $abc$38792$n6429_1
.sym 71666 VexRiscv._zz_161_
.sym 71667 clk12_$glb_clk
.sym 71671 VexRiscv._zz_52_
.sym 71672 VexRiscv._zz_164_[7]
.sym 71675 $abc$38792$n5980_1
.sym 71676 $abc$38792$n5979_1
.sym 71683 VexRiscv._zz_217_[14]
.sym 71684 $abc$38792$n5606
.sym 71686 $abc$38792$n5947_1
.sym 71688 $abc$38792$n5943_1
.sym 71689 $abc$38792$n5947_1
.sym 71690 VexRiscv._zz_161_
.sym 71691 VexRiscv._zz_217_[15]
.sym 71694 user_sw1
.sym 71697 VexRiscv._zz_79_[6]
.sym 71699 $abc$38792$n6429_1
.sym 71718 user_sw1
.sym 71722 multiregimpl1_regs0[1]
.sym 71726 user_sw2
.sym 71745 user_sw2
.sym 71770 user_sw1
.sym 71780 multiregimpl1_regs0[1]
.sym 71790 clk12_$glb_clk
.sym 71800 $abc$38792$n5943_1
.sym 71801 VexRiscv._zz_35_[26]
.sym 71803 VexRiscv._zz_79_[1]
.sym 71804 basesoc_uart_phy_sink_ready
.sym 71806 VexRiscv._zz_79_[5]
.sym 71811 $abc$38792$n6429_1
.sym 71905 $abc$38792$n4505_1
.sym 71906 VexRiscv._zz_36_[13]
.sym 71910 $abc$38792$n4511_1
.sym 71915 $abc$38792$n151
.sym 71943 $abc$38792$n4898_1
.sym 71945 $abc$38792$n149
.sym 71957 VexRiscv._zz_313_
.sym 71959 array_muxed1[31]
.sym 71998 $abc$38792$n149
.sym 71999 VexRiscv._zz_313_
.sym 72003 $abc$38792$n4898_1
.sym 72005 array_muxed1[31]
.sym 72032 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72033 slave_sel_r[1]
.sym 72034 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 72036 $abc$38792$n4898_1
.sym 72040 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 72041 spiflash_bus_dat_r[26]
.sym 72043 $abc$38792$n4898_1
.sym 72050 basesoc_counter[0]
.sym 72070 spiflash_bus_ack
.sym 72074 VexRiscv.CsrPlugin_mtval[28]
.sym 72086 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 72101 $abc$38792$n2154
.sym 72104 $abc$38792$n3353_1
.sym 72108 basesoc_counter[0]
.sym 72119 $abc$38792$n2655
.sym 72123 slave_sel[0]
.sym 72124 $abc$38792$n2344
.sym 72144 $abc$38792$n2655
.sym 72160 $abc$38792$n3353_1
.sym 72161 $abc$38792$n2154
.sym 72162 slave_sel[0]
.sym 72163 basesoc_counter[0]
.sym 72176 $abc$38792$n2344
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72187 slave_sel_r[2]
.sym 72189 $abc$38792$n5752_1
.sym 72190 $abc$38792$n5629_1
.sym 72191 array_muxed0[8]
.sym 72193 $abc$38792$n2158
.sym 72194 array_muxed1[23]
.sym 72195 sys_rst
.sym 72197 array_muxed1[8]
.sym 72198 array_muxed0[5]
.sym 72200 spram_datain01[15]
.sym 72201 array_muxed0[4]
.sym 72204 basesoc_dat_w[5]
.sym 72205 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 72212 VexRiscv.CsrPlugin_mtval[15]
.sym 72222 VexRiscv._zz_41_[9]
.sym 72231 $abc$38792$n149
.sym 72234 VexRiscv._zz_41_[28]
.sym 72285 VexRiscv._zz_41_[28]
.sym 72298 VexRiscv._zz_41_[9]
.sym 72299 $abc$38792$n149
.sym 72300 clk12_$glb_clk
.sym 72310 $PACKER_VCC_NET
.sym 72312 $abc$38792$n3871_1
.sym 72313 $PACKER_VCC_NET
.sym 72315 $abc$38792$n7851
.sym 72317 $abc$38792$n3975
.sym 72318 VexRiscv._zz_313_
.sym 72320 basesoc_dat_w[7]
.sym 72321 $abc$38792$n6104_1
.sym 72323 $abc$38792$n7851
.sym 72327 $abc$38792$n5662
.sym 72328 $abc$38792$n6286_1
.sym 72329 VexRiscv.CsrPlugin_hadException
.sym 72331 $abc$38792$n5651_1
.sym 72333 $abc$38792$n2302
.sym 72335 basesoc_adr[0]
.sym 72336 VexRiscv._zz_152_[5]
.sym 72345 VexRiscv.CsrPlugin_hadException
.sym 72346 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 72355 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 72371 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 72379 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 72389 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 72413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 72422 VexRiscv.CsrPlugin_hadException
.sym 72423 clk12_$glb_clk
.sym 72435 VexRiscv._zz_36_[13]
.sym 72436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 72437 array_muxed0[9]
.sym 72438 $abc$38792$n3935
.sym 72440 $abc$38792$n4082
.sym 72441 basesoc_timer0_reload_storage[24]
.sym 72443 $abc$38792$n5719
.sym 72445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 72447 VexRiscv._zz_130_[6]
.sym 72448 VexRiscv._zz_130_[5]
.sym 72449 basesoc_uart_rx_fifo_produce[1]
.sym 72454 $abc$38792$n3791_1
.sym 72455 $abc$38792$n3430_1
.sym 72456 $abc$38792$n4435_1
.sym 72457 $abc$38792$n4504
.sym 72459 $abc$38792$n4468
.sym 72460 VexRiscv._zz_152_[4]
.sym 72467 VexRiscv._zz_152_[4]
.sym 72468 $abc$38792$n5617
.sym 72469 basesoc_uart_rx_fifo_produce[0]
.sym 72470 $abc$38792$n3791_1
.sym 72471 $abc$38792$n5663_1
.sym 72474 $abc$38792$n5618_1
.sym 72475 sys_rst
.sym 72476 $abc$38792$n5617
.sym 72479 $abc$38792$n5618_1
.sym 72481 basesoc_uart_rx_fifo_wrport_we
.sym 72482 $abc$38792$n5619
.sym 72488 $abc$38792$n6286_1
.sym 72492 $abc$38792$n5652_1
.sym 72493 $abc$38792$n2302
.sym 72494 basesoc_uart_rx_fifo_produce[1]
.sym 72496 VexRiscv._zz_152_[5]
.sym 72499 $abc$38792$n5619
.sym 72500 VexRiscv._zz_152_[4]
.sym 72501 $abc$38792$n6286_1
.sym 72502 $abc$38792$n5652_1
.sym 72506 basesoc_uart_rx_fifo_wrport_we
.sym 72507 basesoc_uart_rx_fifo_produce[0]
.sym 72508 sys_rst
.sym 72511 $abc$38792$n6286_1
.sym 72512 VexRiscv._zz_152_[4]
.sym 72513 $abc$38792$n5617
.sym 72514 $abc$38792$n5618_1
.sym 72524 basesoc_uart_rx_fifo_produce[1]
.sym 72529 VexRiscv._zz_152_[5]
.sym 72530 $abc$38792$n3791_1
.sym 72531 $abc$38792$n5617
.sym 72532 $abc$38792$n5618_1
.sym 72535 $abc$38792$n5619
.sym 72536 $abc$38792$n5663_1
.sym 72537 $abc$38792$n3791_1
.sym 72538 VexRiscv._zz_152_[5]
.sym 72545 $abc$38792$n2302
.sym 72546 clk12_$glb_clk
.sym 72547 sys_rst_$glb_sr
.sym 72558 $abc$38792$n5599
.sym 72559 VexRiscv._zz_152_[17]
.sym 72561 $abc$38792$n2243
.sym 72564 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72565 basesoc_timer0_reload_storage[23]
.sym 72567 VexRiscv._zz_171_[1]
.sym 72568 $abc$38792$n6290_1
.sym 72569 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 72570 basesoc_uart_rx_fifo_produce[1]
.sym 72572 VexRiscv.decode_to_execute_RS2[21]
.sym 72573 $abc$38792$n3432
.sym 72576 basesoc_timer0_reload_storage[23]
.sym 72577 $abc$38792$n3432
.sym 72580 basesoc_dat_w[2]
.sym 72581 $abc$38792$n3878
.sym 72582 VexRiscv._zz_152_[2]
.sym 72583 $abc$38792$n5633_1
.sym 72589 $abc$38792$n5632_1
.sym 72590 $abc$38792$n5633_1
.sym 72593 $abc$38792$n5631_1
.sym 72597 $abc$38792$n3432
.sym 72598 $abc$38792$n5617
.sym 72599 $abc$38792$n5618_1
.sym 72600 $abc$38792$n2472
.sym 72602 $abc$38792$n3810_1
.sym 72604 $abc$38792$n5617
.sym 72605 $abc$38792$n4469_1
.sym 72606 VexRiscv._zz_152_[6]
.sym 72607 $abc$38792$n5630_1
.sym 72608 VexRiscv._zz_152_[2]
.sym 72609 $abc$38792$n6292_1
.sym 72610 $abc$38792$n5619
.sym 72611 $abc$38792$n4436
.sym 72614 $abc$38792$n4511_1
.sym 72615 $abc$38792$n4505_1
.sym 72616 $abc$38792$n4435_1
.sym 72617 $abc$38792$n4504
.sym 72618 $abc$38792$n4510
.sym 72619 $abc$38792$n4468
.sym 72622 $abc$38792$n5632_1
.sym 72623 $abc$38792$n5633_1
.sym 72624 $abc$38792$n5630_1
.sym 72625 $abc$38792$n3432
.sym 72628 $abc$38792$n4468
.sym 72629 $abc$38792$n4469_1
.sym 72634 $abc$38792$n6292_1
.sym 72635 VexRiscv._zz_152_[2]
.sym 72636 $abc$38792$n5631_1
.sym 72637 $abc$38792$n5619
.sym 72641 $abc$38792$n4435_1
.sym 72643 $abc$38792$n4436
.sym 72646 $abc$38792$n6292_1
.sym 72647 VexRiscv._zz_152_[2]
.sym 72648 $abc$38792$n5617
.sym 72649 $abc$38792$n5618_1
.sym 72652 $abc$38792$n4504
.sym 72654 $abc$38792$n4505_1
.sym 72658 $abc$38792$n4510
.sym 72660 $abc$38792$n4511_1
.sym 72664 VexRiscv._zz_152_[6]
.sym 72665 $abc$38792$n3810_1
.sym 72666 $abc$38792$n5618_1
.sym 72667 $abc$38792$n5617
.sym 72668 $abc$38792$n2472
.sym 72669 clk12_$glb_clk
.sym 72681 $abc$38792$n5772_1
.sym 72682 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 72683 basesoc_uart_rx_fifo_produce[0]
.sym 72685 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 72687 VexRiscv._zz_152_[1]
.sym 72689 basesoc_timer0_reload_storage[18]
.sym 72691 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 72693 cas_switches_status[2]
.sym 72694 $abc$38792$n5617
.sym 72695 basesoc_uart_phy_sink_payload_data[1]
.sym 72697 $abc$38792$n4262_1
.sym 72698 VexRiscv._zz_130_[7]
.sym 72699 basesoc_uart_phy_sink_payload_data[7]
.sym 72700 $abc$38792$n3935
.sym 72701 VexRiscv._zz_294_
.sym 72702 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 72703 basesoc_dat_w[6]
.sym 72704 basesoc_dat_w[5]
.sym 72706 basesoc_dat_w[7]
.sym 72712 VexRiscv._zz_171_[1]
.sym 72713 $abc$38792$n4257_1
.sym 72716 VexRiscv.CsrPlugin_mepc[31]
.sym 72717 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 72718 VexRiscv.CsrPlugin_mtval[13]
.sym 72719 VexRiscv._zz_130_[1]
.sym 72722 VexRiscv.CsrPlugin_mepc[26]
.sym 72723 VexRiscv.decode_to_execute_RS2[9]
.sym 72724 $abc$38792$n3935
.sym 72726 $abc$38792$n4256_1
.sym 72727 $abc$38792$n3430_1
.sym 72730 $abc$38792$n2486
.sym 72731 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 72732 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 72734 $abc$38792$n5752_1
.sym 72737 VexRiscv._zz_152_[13]
.sym 72738 VexRiscv._zz_171_[0]
.sym 72740 $abc$38792$n4203_1
.sym 72742 $abc$38792$n5749_1
.sym 72743 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 72745 VexRiscv.decode_to_execute_RS2[9]
.sym 72746 VexRiscv._zz_171_[0]
.sym 72747 VexRiscv._zz_171_[1]
.sym 72748 VexRiscv._zz_130_[1]
.sym 72751 $abc$38792$n5749_1
.sym 72752 $abc$38792$n5752_1
.sym 72753 $abc$38792$n4256_1
.sym 72754 $abc$38792$n3430_1
.sym 72757 VexRiscv.CsrPlugin_mepc[31]
.sym 72758 $abc$38792$n3935
.sym 72759 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 72763 VexRiscv.CsrPlugin_mepc[26]
.sym 72764 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 72765 $abc$38792$n3935
.sym 72772 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 72775 VexRiscv._zz_171_[0]
.sym 72776 VexRiscv._zz_171_[1]
.sym 72777 $abc$38792$n4256_1
.sym 72778 VexRiscv._zz_152_[13]
.sym 72781 VexRiscv.CsrPlugin_mtval[13]
.sym 72782 $abc$38792$n4257_1
.sym 72784 $abc$38792$n4203_1
.sym 72787 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 72791 $abc$38792$n2486
.sym 72792 clk12_$glb_clk
.sym 72794 basesoc_uart_phy_sink_payload_data[7]
.sym 72795 basesoc_uart_phy_sink_payload_data[6]
.sym 72796 basesoc_uart_phy_sink_payload_data[5]
.sym 72797 basesoc_uart_phy_sink_payload_data[4]
.sym 72798 basesoc_uart_phy_sink_payload_data[3]
.sym 72799 basesoc_uart_phy_sink_payload_data[2]
.sym 72800 basesoc_uart_phy_sink_payload_data[1]
.sym 72801 basesoc_uart_phy_sink_payload_data[0]
.sym 72802 VexRiscv._zz_36_[4]
.sym 72804 $abc$38792$n4505_1
.sym 72805 VexRiscv._zz_36_[4]
.sym 72806 VexRiscv._zz_171_[1]
.sym 72809 basesoc_timer0_load_storage[0]
.sym 72810 VexRiscv.CsrPlugin_mepc[26]
.sym 72811 basesoc_uart_eventmanager_pending_w[1]
.sym 72812 VexRiscv._zz_152_[8]
.sym 72813 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 72814 $abc$38792$n4041
.sym 72815 basesoc_timer0_reload_storage[18]
.sym 72817 $abc$38792$n4257_1
.sym 72818 VexRiscv._zz_152_[10]
.sym 72819 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 72820 $abc$38792$n4436
.sym 72821 VexRiscv.CsrPlugin_hadException
.sym 72822 $abc$38792$n3863
.sym 72823 basesoc_uart_rx_fifo_consume[3]
.sym 72824 VexRiscv._zz_171_[0]
.sym 72825 $abc$38792$n4429
.sym 72826 basesoc_vexriscv_dbus_adr[27]
.sym 72827 VexRiscv._zz_152_[5]
.sym 72828 VexRiscv.decode_to_execute_RS2[23]
.sym 72829 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72835 $abc$38792$n5619
.sym 72836 $abc$38792$n5771_1
.sym 72839 $abc$38792$n5618_1
.sym 72841 VexRiscv._zz_171_[1]
.sym 72842 VexRiscv._zz_171_[0]
.sym 72843 $abc$38792$n4884_1
.sym 72844 VexRiscv.decode_to_execute_RS2[12]
.sym 72846 VexRiscv._zz_152_[15]
.sym 72847 $abc$38792$n3432
.sym 72849 $abc$38792$n3846
.sym 72850 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72851 $abc$38792$n3878
.sym 72852 VexRiscv.decode_to_execute_RS2[28]
.sym 72854 $abc$38792$n5617
.sym 72857 VexRiscv.decode_to_execute_RS2[25]
.sym 72858 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 72859 VexRiscv._zz_130_[4]
.sym 72860 $abc$38792$n5594
.sym 72861 VexRiscv._zz_294_
.sym 72862 $abc$38792$n7851
.sym 72863 $abc$38792$n5770_1
.sym 72864 $abc$38792$n4890_1
.sym 72869 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 72874 $abc$38792$n5617
.sym 72875 $abc$38792$n5618_1
.sym 72876 $abc$38792$n3846
.sym 72877 VexRiscv._zz_152_[15]
.sym 72880 $abc$38792$n4890_1
.sym 72882 VexRiscv._zz_171_[1]
.sym 72883 VexRiscv.decode_to_execute_RS2[28]
.sym 72886 $abc$38792$n5770_1
.sym 72887 $abc$38792$n5594
.sym 72888 $abc$38792$n3432
.sym 72889 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72892 VexRiscv._zz_152_[15]
.sym 72893 $abc$38792$n5771_1
.sym 72894 $abc$38792$n5619
.sym 72895 $abc$38792$n3846
.sym 72898 VexRiscv._zz_171_[0]
.sym 72899 VexRiscv._zz_171_[1]
.sym 72900 VexRiscv._zz_130_[4]
.sym 72901 VexRiscv.decode_to_execute_RS2[12]
.sym 72904 $abc$38792$n3878
.sym 72905 VexRiscv._zz_294_
.sym 72911 VexRiscv.decode_to_execute_RS2[25]
.sym 72912 $abc$38792$n4884_1
.sym 72913 VexRiscv._zz_171_[1]
.sym 72914 $abc$38792$n7851
.sym 72915 clk12_$glb_clk
.sym 72927 VexRiscv._zz_36_[13]
.sym 72928 $abc$38792$n5833_1
.sym 72929 $abc$38792$n5619
.sym 72931 basesoc_uart_tx_fifo_produce[3]
.sym 72932 VexRiscv._zz_152_[15]
.sym 72935 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 72936 basesoc_timer0_load_storage[2]
.sym 72937 basesoc_uart_tx_fifo_wrport_we
.sym 72938 VexRiscv._zz_152_[20]
.sym 72939 VexRiscv._zz_36_[1]
.sym 72940 $abc$38792$n2271
.sym 72941 basesoc_uart_rx_fifo_produce[1]
.sym 72942 $PACKER_VCC_NET
.sym 72943 $abc$38792$n4468
.sym 72944 basesoc_uart_tx_fifo_produce[0]
.sym 72945 $PACKER_VCC_NET
.sym 72946 $abc$38792$n5594
.sym 72947 $abc$38792$n3430_1
.sym 72948 $abc$38792$n4504
.sym 72949 $PACKER_VCC_NET
.sym 72950 $abc$38792$n3791_1
.sym 72951 $abc$38792$n3886_1
.sym 72952 $abc$38792$n7852
.sym 72958 $abc$38792$n3886_1
.sym 72961 $abc$38792$n5769_1
.sym 72963 VexRiscv._zz_49_[1]
.sym 72964 $abc$38792$n5617
.sym 72965 $abc$38792$n5805_1
.sym 72969 $abc$38792$n4262_1
.sym 72970 $abc$38792$n3782
.sym 72972 $abc$38792$n5617
.sym 72973 $abc$38792$n3430_1
.sym 72974 VexRiscv._zz_294_
.sym 72975 $abc$38792$n5806_1
.sym 72976 $abc$38792$n7852
.sym 72977 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 72978 $abc$38792$n5786_1
.sym 72979 $abc$38792$n3842_1
.sym 72982 $abc$38792$n3863
.sym 72983 $abc$38792$n3432
.sym 72984 $abc$38792$n5772_1
.sym 72985 VexRiscv._zz_152_[18]
.sym 72986 VexRiscv._zz_294_
.sym 72987 VexRiscv._zz_49_[0]
.sym 72988 $abc$38792$n5785_1
.sym 72989 VexRiscv._zz_152_[16]
.sym 72991 VexRiscv._zz_294_
.sym 72992 $abc$38792$n3863
.sym 72998 $abc$38792$n3886_1
.sym 72999 VexRiscv._zz_294_
.sym 73003 $abc$38792$n5786_1
.sym 73004 $abc$38792$n5617
.sym 73005 $abc$38792$n3432
.sym 73006 $abc$38792$n5785_1
.sym 73011 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 73015 $abc$38792$n3430_1
.sym 73016 $abc$38792$n5772_1
.sym 73017 $abc$38792$n4262_1
.sym 73018 $abc$38792$n5769_1
.sym 73021 $abc$38792$n5806_1
.sym 73022 $abc$38792$n5617
.sym 73023 $abc$38792$n5805_1
.sym 73024 $abc$38792$n3432
.sym 73027 VexRiscv._zz_49_[0]
.sym 73028 $abc$38792$n3782
.sym 73029 VexRiscv._zz_152_[16]
.sym 73030 VexRiscv._zz_49_[1]
.sym 73033 $abc$38792$n3842_1
.sym 73034 VexRiscv._zz_152_[18]
.sym 73035 VexRiscv._zz_49_[1]
.sym 73036 VexRiscv._zz_49_[0]
.sym 73037 $abc$38792$n7852
.sym 73038 clk12_$glb_clk
.sym 73040 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 73041 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 73042 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73043 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73044 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 73045 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 73046 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 73047 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 73051 $abc$38792$n5895_1
.sym 73054 $abc$38792$n3851_1
.sym 73055 $abc$38792$n149
.sym 73056 VexRiscv._zz_293_[24]
.sym 73059 VexRiscv._zz_171_[1]
.sym 73062 VexRiscv._zz_171_[1]
.sym 73063 $abc$38792$n5618_1
.sym 73064 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 73065 VexRiscv._zz_152_[21]
.sym 73066 $abc$38792$n3856_1
.sym 73067 basesoc_uart_rx_fifo_consume[1]
.sym 73068 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73069 $abc$38792$n3432
.sym 73070 $abc$38792$n5915_1
.sym 73071 $abc$38792$n5804_1
.sym 73072 $abc$38792$n3432
.sym 73073 $abc$38792$n3878
.sym 73074 $abc$38792$n3871_1
.sym 73075 VexRiscv.decode_to_execute_RS2[21]
.sym 73081 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 73083 $abc$38792$n149
.sym 73084 $abc$38792$n5618_1
.sym 73085 $abc$38792$n5619
.sym 73090 $abc$38792$n5617
.sym 73093 VexRiscv._zz_36_[15]
.sym 73094 $abc$38792$n5594
.sym 73095 VexRiscv._zz_36_[6]
.sym 73096 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 73098 $abc$38792$n3432
.sym 73099 VexRiscv._zz_294_
.sym 73102 $abc$38792$n151
.sym 73104 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 73105 $abc$38792$n3840
.sym 73106 VexRiscv._zz_152_[29]
.sym 73107 $abc$38792$n5917_1
.sym 73108 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 73109 VexRiscv._zz_193_
.sym 73110 $abc$38792$n5916_1
.sym 73112 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 73117 VexRiscv._zz_36_[6]
.sym 73120 $abc$38792$n151
.sym 73121 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 73122 VexRiscv._zz_193_
.sym 73123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 73126 $abc$38792$n5617
.sym 73127 $abc$38792$n5618_1
.sym 73128 VexRiscv._zz_152_[29]
.sym 73129 $abc$38792$n3840
.sym 73132 VexRiscv._zz_36_[15]
.sym 73138 VexRiscv._zz_294_
.sym 73139 $abc$38792$n3840
.sym 73144 $abc$38792$n5917_1
.sym 73145 $abc$38792$n5619
.sym 73146 $abc$38792$n3840
.sym 73147 VexRiscv._zz_152_[29]
.sym 73150 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 73151 $abc$38792$n151
.sym 73152 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 73153 VexRiscv._zz_193_
.sym 73156 $abc$38792$n3432
.sym 73157 $abc$38792$n5594
.sym 73158 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 73159 $abc$38792$n5916_1
.sym 73160 $abc$38792$n149
.sym 73161 clk12_$glb_clk
.sym 73173 $abc$38792$n4511_1
.sym 73174 VexRiscv._zz_41_[24]
.sym 73175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 73176 $abc$38792$n2211
.sym 73177 $abc$38792$n149
.sym 73178 basesoc_uart_phy_source_payload_data[0]
.sym 73179 basesoc_uart_phy_source_payload_data[3]
.sym 73180 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 73181 VexRiscv._zz_152_[19]
.sym 73182 basesoc_uart_rx_fifo_produce[0]
.sym 73183 VexRiscv._zz_152_[24]
.sym 73184 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 73185 $abc$38792$n5952_1
.sym 73186 $abc$38792$n5617
.sym 73187 $abc$38792$n3837
.sym 73188 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73189 VexRiscv._zz_193_
.sym 73190 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 73191 basesoc_uart_phy_source_payload_data[7]
.sym 73192 VexRiscv._zz_293_[29]
.sym 73193 basesoc_uart_phy_source_payload_data[6]
.sym 73194 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 73195 VexRiscv._zz_193_
.sym 73196 VexRiscv._zz_130_[7]
.sym 73197 VexRiscv._zz_152_[7]
.sym 73198 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 73205 $abc$38792$n5619
.sym 73206 $abc$38792$n3802
.sym 73208 $abc$38792$n5618_1
.sym 73209 basesoc_uart_phy_rx_reg[2]
.sym 73210 $abc$38792$n5753_1
.sym 73214 basesoc_uart_phy_rx_reg[4]
.sym 73215 $abc$38792$n3432
.sym 73216 $abc$38792$n5773_1
.sym 73217 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73218 basesoc_uart_phy_rx_reg[1]
.sym 73219 $abc$38792$n5729_1
.sym 73221 $abc$38792$n5896_1
.sym 73222 $abc$38792$n2211
.sym 73226 $abc$38792$n5617
.sym 73227 $abc$38792$n5597_1
.sym 73228 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73229 VexRiscv._zz_152_[14]
.sym 73232 VexRiscv._zz_152_[27]
.sym 73234 $abc$38792$n5753_1
.sym 73238 basesoc_uart_phy_rx_reg[4]
.sym 73243 VexRiscv._zz_152_[27]
.sym 73244 $abc$38792$n3802
.sym 73245 $abc$38792$n5619
.sym 73246 $abc$38792$n5618_1
.sym 73249 $abc$38792$n3802
.sym 73250 VexRiscv._zz_152_[27]
.sym 73251 $abc$38792$n5617
.sym 73252 $abc$38792$n5896_1
.sym 73255 $abc$38792$n5597_1
.sym 73256 $abc$38792$n5729_1
.sym 73257 $abc$38792$n5753_1
.sym 73258 $abc$38792$n3432
.sym 73264 basesoc_uart_phy_rx_reg[2]
.sym 73267 basesoc_uart_phy_rx_reg[1]
.sym 73273 VexRiscv._zz_152_[14]
.sym 73275 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73279 $abc$38792$n5597_1
.sym 73280 $abc$38792$n5753_1
.sym 73281 $abc$38792$n5773_1
.sym 73282 $abc$38792$n3432
.sym 73283 $abc$38792$n2211
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73297 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 73299 $abc$38792$n3430_1
.sym 73300 VexRiscv._zz_49_[0]
.sym 73302 $PACKER_VCC_NET
.sym 73303 $abc$38792$n149
.sym 73304 basesoc_timer0_load_storage[18]
.sym 73306 VexRiscv.decode_to_execute_RS2[25]
.sym 73307 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 73309 $abc$38792$n5619
.sym 73310 VexRiscv._zz_152_[10]
.sym 73311 VexRiscv._zz_152_[11]
.sym 73312 VexRiscv._zz_152_[12]
.sym 73313 VexRiscv._zz_41_[7]
.sym 73314 VexRiscv._zz_152_[5]
.sym 73315 basesoc_timer0_load_storage[23]
.sym 73316 VexRiscv._zz_171_[0]
.sym 73317 VexRiscv._zz_41_[31]
.sym 73318 $abc$38792$n3863
.sym 73319 VexRiscv.decode_to_execute_RS2[23]
.sym 73320 $abc$38792$n3840
.sym 73321 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 73327 VexRiscv._zz_152_[11]
.sym 73332 $abc$38792$n5619
.sym 73334 VexRiscv._zz_41_[30]
.sym 73335 VexRiscv._zz_152_[11]
.sym 73336 $abc$38792$n151
.sym 73337 VexRiscv._zz_41_[22]
.sym 73339 $abc$38792$n5834_1
.sym 73340 $abc$38792$n5732_1
.sym 73341 VexRiscv._zz_41_[31]
.sym 73343 VexRiscv._zz_49_[1]
.sym 73344 VexRiscv._zz_49_[0]
.sym 73345 $abc$38792$n149
.sym 73346 $abc$38792$n5617
.sym 73347 $abc$38792$n3837
.sym 73348 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73349 VexRiscv._zz_193_
.sym 73352 VexRiscv._zz_36_[13]
.sym 73354 $abc$38792$n3432
.sym 73355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 73356 $abc$38792$n5594
.sym 73357 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73360 $abc$38792$n5594
.sym 73361 $abc$38792$n5834_1
.sym 73362 $abc$38792$n3432
.sym 73363 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73368 VexRiscv._zz_41_[31]
.sym 73372 $abc$38792$n151
.sym 73373 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 73374 VexRiscv._zz_193_
.sym 73375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 73378 VexRiscv._zz_41_[30]
.sym 73384 VexRiscv._zz_152_[11]
.sym 73385 $abc$38792$n5619
.sym 73386 $abc$38792$n5732_1
.sym 73387 $abc$38792$n5617
.sym 73390 VexRiscv._zz_152_[11]
.sym 73391 $abc$38792$n3837
.sym 73392 VexRiscv._zz_49_[0]
.sym 73393 VexRiscv._zz_49_[1]
.sym 73399 VexRiscv._zz_41_[22]
.sym 73403 VexRiscv._zz_36_[13]
.sym 73406 $abc$38792$n149
.sym 73407 clk12_$glb_clk
.sym 73418 $abc$38792$n151
.sym 73419 $abc$38792$n151
.sym 73422 $abc$38792$n5618_1
.sym 73423 VexRiscv._zz_41_[17]
.sym 73425 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73427 $abc$38792$n4460
.sym 73428 $abc$38792$n5619
.sym 73429 VexRiscv._zz_152_[29]
.sym 73430 $abc$38792$n5784_1
.sym 73431 $abc$38792$n5618_1
.sym 73432 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73434 $abc$38792$n3791_1
.sym 73437 VexRiscv._zz_153_
.sym 73438 VexRiscv._zz_36_[7]
.sym 73439 $abc$38792$n7852
.sym 73441 $PACKER_VCC_NET
.sym 73442 VexRiscv.decode_to_execute_RS2[27]
.sym 73443 $abc$38792$n3886_1
.sym 73444 VexRiscv._zz_42_[0]
.sym 73450 $abc$38792$n3839_1
.sym 73452 $abc$38792$n149
.sym 73453 $abc$38792$n3846
.sym 73454 $abc$38792$n3835
.sym 73455 VexRiscv._zz_153_
.sym 73456 $abc$38792$n3878
.sym 73458 $abc$38792$n6292_1
.sym 73460 VexRiscv._zz_200_[7]
.sym 73461 $abc$38792$n3857
.sym 73464 VexRiscv._zz_152_[15]
.sym 73465 VexRiscv.decode_to_execute_RS2[17]
.sym 73466 VexRiscv._zz_152_[17]
.sym 73467 VexRiscv._zz_42_[1]
.sym 73468 VexRiscv._zz_41_[17]
.sym 73469 VexRiscv._zz_152_[2]
.sym 73470 $abc$38792$n3837
.sym 73472 VexRiscv._zz_42_[0]
.sym 73473 VexRiscv._zz_41_[7]
.sym 73474 $abc$38792$n3435
.sym 73476 $abc$38792$n3790
.sym 73477 $abc$38792$n3879
.sym 73481 VexRiscv._zz_152_[11]
.sym 73483 $abc$38792$n3835
.sym 73484 VexRiscv._zz_152_[15]
.sym 73485 $abc$38792$n3839_1
.sym 73486 $abc$38792$n3846
.sym 73489 VexRiscv._zz_41_[7]
.sym 73495 $abc$38792$n3857
.sym 73496 $abc$38792$n3435
.sym 73498 VexRiscv._zz_41_[7]
.sym 73501 VexRiscv._zz_42_[1]
.sym 73502 VexRiscv._zz_42_[0]
.sym 73503 VexRiscv._zz_153_
.sym 73504 VexRiscv.decode_to_execute_RS2[17]
.sym 73507 VexRiscv._zz_152_[11]
.sym 73509 $abc$38792$n3837
.sym 73513 $abc$38792$n3790
.sym 73515 VexRiscv._zz_200_[7]
.sym 73519 $abc$38792$n3879
.sym 73521 VexRiscv._zz_41_[17]
.sym 73522 $abc$38792$n3435
.sym 73525 VexRiscv._zz_152_[2]
.sym 73526 $abc$38792$n3878
.sym 73527 $abc$38792$n6292_1
.sym 73528 VexRiscv._zz_152_[17]
.sym 73529 $abc$38792$n149
.sym 73530 clk12_$glb_clk
.sym 73544 $abc$38792$n6292_1
.sym 73546 $abc$38792$n149
.sym 73547 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 73548 $abc$38792$n3884
.sym 73550 $PACKER_GND_NET
.sym 73552 VexRiscv._zz_152_[15]
.sym 73553 VexRiscv.decode_to_execute_RS2[17]
.sym 73554 por_rst
.sym 73555 $PACKER_GND_NET
.sym 73556 $abc$38792$n3432
.sym 73557 $abc$38792$n3856_1
.sym 73558 $abc$38792$n5915_1
.sym 73559 $abc$38792$n5978_1
.sym 73560 VexRiscv._zz_41_[16]
.sym 73561 VexRiscv._zz_152_[21]
.sym 73562 VexRiscv._zz_152_[0]
.sym 73563 $abc$38792$n5853_1
.sym 73564 $abc$38792$n5804_1
.sym 73565 $abc$38792$n3878
.sym 73566 $abc$38792$n3871_1
.sym 73567 VexRiscv.decode_to_execute_RS2[21]
.sym 73573 $abc$38792$n3435
.sym 73574 $abc$38792$n3792
.sym 73575 $abc$38792$n5978_1
.sym 73576 $abc$38792$n5952_1
.sym 73577 $abc$38792$n3872
.sym 73578 VexRiscv._zz_41_[25]
.sym 73580 $abc$38792$n3864
.sym 73581 $abc$38792$n3435
.sym 73584 $abc$38792$n3841
.sym 73585 VexRiscv._zz_41_[29]
.sym 73586 $abc$38792$n3840
.sym 73587 VexRiscv._zz_288_[7]
.sym 73590 VexRiscv._zz_152_[18]
.sym 73591 VexRiscv.decode_to_execute_RS2[25]
.sym 73592 VexRiscv._zz_41_[9]
.sym 73595 $abc$38792$n3842_1
.sym 73596 VexRiscv._zz_42_[1]
.sym 73597 VexRiscv._zz_153_
.sym 73598 VexRiscv._zz_36_[7]
.sym 73600 VexRiscv._zz_41_[5]
.sym 73602 VexRiscv._zz_130_[7]
.sym 73603 VexRiscv._zz_152_[29]
.sym 73604 VexRiscv._zz_42_[0]
.sym 73606 $abc$38792$n3842_1
.sym 73607 VexRiscv._zz_152_[29]
.sym 73608 $abc$38792$n3840
.sym 73609 VexRiscv._zz_152_[18]
.sym 73612 $abc$38792$n3435
.sym 73614 VexRiscv._zz_41_[9]
.sym 73615 $abc$38792$n3872
.sym 73618 VexRiscv._zz_36_[7]
.sym 73619 $abc$38792$n5952_1
.sym 73620 $abc$38792$n5978_1
.sym 73624 VexRiscv._zz_42_[1]
.sym 73625 VexRiscv._zz_42_[0]
.sym 73626 VexRiscv._zz_288_[7]
.sym 73627 VexRiscv._zz_130_[7]
.sym 73630 $abc$38792$n3435
.sym 73631 VexRiscv._zz_41_[25]
.sym 73633 $abc$38792$n3864
.sym 73636 $abc$38792$n3435
.sym 73638 VexRiscv._zz_41_[29]
.sym 73639 $abc$38792$n3841
.sym 73643 $abc$38792$n3792
.sym 73644 VexRiscv._zz_41_[5]
.sym 73645 $abc$38792$n3435
.sym 73648 VexRiscv._zz_153_
.sym 73649 VexRiscv.decode_to_execute_RS2[25]
.sym 73650 VexRiscv._zz_42_[1]
.sym 73651 VexRiscv._zz_42_[0]
.sym 73652 $abc$38792$n2423_$glb_ce
.sym 73653 clk12_$glb_clk
.sym 73665 VexRiscv.decode_to_execute_RS2[29]
.sym 73666 $abc$38792$n5629_1
.sym 73668 $abc$38792$n149
.sym 73669 $abc$38792$n149
.sym 73670 $abc$38792$n5952_1
.sym 73671 $abc$38792$n3388_1
.sym 73672 VexRiscv._zz_313_
.sym 73673 $abc$38792$n3790
.sym 73674 VexRiscv._zz_152_[19]
.sym 73675 VexRiscv._zz_288_[7]
.sym 73676 VexRiscv._zz_200_[10]
.sym 73677 VexRiscv._zz_152_[19]
.sym 73678 VexRiscv._zz_41_[1]
.sym 73679 $abc$38792$n5689
.sym 73680 $abc$38792$n116
.sym 73683 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 73684 $abc$38792$n112
.sym 73686 VexRiscv.decode_to_execute_RS2[21]
.sym 73688 VexRiscv._zz_130_[7]
.sym 73696 VexRiscv.decode_to_execute_RS2[9]
.sym 73697 $abc$38792$n114
.sym 73700 $abc$38792$n3352_1
.sym 73701 VexRiscv._zz_130_[5]
.sym 73702 $abc$38792$n116
.sym 73703 VexRiscv._zz_42_[1]
.sym 73704 $abc$38792$n5565
.sym 73706 VexRiscv._zz_288_[5]
.sym 73707 $PACKER_VCC_NET
.sym 73708 $abc$38792$n118
.sym 73709 VexRiscv._zz_153_
.sym 73710 VexRiscv.decode_to_execute_RS2[24]
.sym 73711 VexRiscv._zz_42_[1]
.sym 73712 $abc$38792$n3435
.sym 73714 $abc$38792$n3887
.sym 73718 $PACKER_VCC_NET
.sym 73720 VexRiscv._zz_288_[9]
.sym 73721 VexRiscv._zz_42_[0]
.sym 73724 VexRiscv._zz_41_[24]
.sym 73726 VexRiscv.decode_to_execute_RS2[29]
.sym 73727 count[0]
.sym 73729 count[0]
.sym 73731 $PACKER_VCC_NET
.sym 73735 VexRiscv._zz_130_[5]
.sym 73736 VexRiscv._zz_42_[0]
.sym 73737 VexRiscv._zz_288_[5]
.sym 73738 VexRiscv._zz_42_[1]
.sym 73741 VexRiscv._zz_42_[0]
.sym 73742 VexRiscv.decode_to_execute_RS2[24]
.sym 73743 VexRiscv._zz_153_
.sym 73744 VexRiscv._zz_42_[1]
.sym 73747 VexRiscv._zz_42_[1]
.sym 73748 VexRiscv._zz_42_[0]
.sym 73749 VexRiscv.decode_to_execute_RS2[29]
.sym 73750 VexRiscv._zz_153_
.sym 73753 VexRiscv.decode_to_execute_RS2[9]
.sym 73754 VexRiscv._zz_288_[9]
.sym 73755 VexRiscv._zz_42_[0]
.sym 73756 VexRiscv._zz_42_[1]
.sym 73759 VexRiscv._zz_41_[24]
.sym 73760 $abc$38792$n3887
.sym 73762 $abc$38792$n3435
.sym 73765 count[0]
.sym 73766 $abc$38792$n114
.sym 73767 $abc$38792$n116
.sym 73768 $abc$38792$n118
.sym 73773 $abc$38792$n5565
.sym 73774 $abc$38792$n3352_1
.sym 73775 $PACKER_VCC_NET
.sym 73776 clk12_$glb_clk
.sym 73777 sys_rst_$glb_sr
.sym 73788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73789 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 73791 VexRiscv._zz_44_[0]
.sym 73792 VexRiscv._zz_288_[5]
.sym 73793 $PACKER_VCC_NET
.sym 73795 $abc$38792$n3814_1
.sym 73796 $abc$38792$n3352_1
.sym 73797 $abc$38792$n3430_1
.sym 73798 $abc$38792$n4092
.sym 73800 VexRiscv.decode_to_execute_RS2[9]
.sym 73801 VexRiscv._zz_41_[10]
.sym 73802 basesoc_timer0_load_storage[23]
.sym 73803 VexRiscv._zz_152_[21]
.sym 73804 VexRiscv._zz_41_[26]
.sym 73805 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 73806 VexRiscv.decode_to_execute_RS2[23]
.sym 73807 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 73808 VexRiscv._zz_152_[12]
.sym 73809 VexRiscv._zz_152_[11]
.sym 73810 VexRiscv._zz_41_[24]
.sym 73811 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 73812 VexRiscv._zz_171_[0]
.sym 73813 basesoc_timer0_load_storage[21]
.sym 73823 $abc$38792$n5597
.sym 73824 $abc$38792$n5593
.sym 73826 $abc$38792$n5583
.sym 73827 $abc$38792$n112
.sym 73830 $abc$38792$n110
.sym 73832 $abc$38792$n5603
.sym 73834 $abc$38792$n106
.sym 73837 $abc$38792$n5599
.sym 73840 $abc$38792$n108
.sym 73843 $abc$38792$n5577
.sym 73846 $PACKER_VCC_NET
.sym 73847 $abc$38792$n3351_1
.sym 73849 $abc$38792$n5601
.sym 73853 $abc$38792$n3351_1
.sym 73854 $abc$38792$n5597
.sym 73860 $abc$38792$n3351_1
.sym 73861 $abc$38792$n5599
.sym 73864 $abc$38792$n106
.sym 73865 $abc$38792$n112
.sym 73866 $abc$38792$n110
.sym 73867 $abc$38792$n108
.sym 73870 $abc$38792$n5593
.sym 73872 $abc$38792$n3351_1
.sym 73876 $abc$38792$n5603
.sym 73877 $abc$38792$n3351_1
.sym 73882 $abc$38792$n5583
.sym 73884 $abc$38792$n3351_1
.sym 73889 $abc$38792$n3351_1
.sym 73891 $abc$38792$n5601
.sym 73894 $abc$38792$n5577
.sym 73896 $abc$38792$n3351_1
.sym 73898 $PACKER_VCC_NET
.sym 73899 clk12_$glb_clk
.sym 73912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73913 $abc$38792$n5595_1
.sym 73915 $abc$38792$n108
.sym 73916 VexRiscv._zz_200_[16]
.sym 73917 $abc$38792$n5729_1
.sym 73918 VexRiscv._zz_130_[5]
.sym 73919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 73920 $abc$38792$n3935
.sym 73921 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 73922 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73924 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73925 VexRiscv._zz_288_[1]
.sym 73926 $abc$38792$n3363_1
.sym 73927 VexRiscv.decode_to_execute_RS2[23]
.sym 73929 VexRiscv._zz_153_
.sym 73931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 73932 $abc$38792$n5829
.sym 73933 $abc$38792$n3351_1
.sym 73934 VexRiscv.decode_to_execute_RS2[27]
.sym 73935 $abc$38792$n2482
.sym 73936 $abc$38792$n106
.sym 73942 VexRiscv._zz_200_[21]
.sym 73943 VexRiscv._zz_288_[1]
.sym 73944 $abc$38792$n5836_1
.sym 73945 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 73946 VexRiscv._zz_193_
.sym 73947 $abc$38792$n4280_1
.sym 73948 VexRiscv._zz_200_[17]
.sym 73950 VexRiscv._zz_171_[1]
.sym 73951 VexRiscv._zz_36_[21]
.sym 73953 $abc$38792$n149
.sym 73955 VexRiscv._zz_171_[0]
.sym 73956 $abc$38792$n4259_1
.sym 73958 $abc$38792$n3430_1
.sym 73960 VexRiscv._zz_152_[14]
.sym 73961 VexRiscv._zz_44_[1]
.sym 73962 VexRiscv._zz_36_[4]
.sym 73963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 73964 VexRiscv._zz_44_[0]
.sym 73965 $abc$38792$n5833_1
.sym 73967 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 73969 VexRiscv._zz_152_[11]
.sym 73970 VexRiscv._zz_287_[2]
.sym 73971 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73972 $abc$38792$n151
.sym 73975 VexRiscv._zz_200_[17]
.sym 73976 VexRiscv._zz_44_[1]
.sym 73977 VexRiscv._zz_44_[0]
.sym 73978 VexRiscv._zz_287_[2]
.sym 73981 $abc$38792$n4280_1
.sym 73982 $abc$38792$n3430_1
.sym 73983 $abc$38792$n5833_1
.sym 73984 $abc$38792$n5836_1
.sym 73987 VexRiscv._zz_152_[14]
.sym 73988 VexRiscv._zz_171_[1]
.sym 73989 VexRiscv._zz_171_[0]
.sym 73990 $abc$38792$n4259_1
.sym 73993 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 73994 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73996 VexRiscv._zz_152_[11]
.sym 73999 VexRiscv._zz_36_[21]
.sym 74005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 74006 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 74007 $abc$38792$n151
.sym 74008 VexRiscv._zz_193_
.sym 74011 VexRiscv._zz_44_[0]
.sym 74012 VexRiscv._zz_288_[1]
.sym 74013 VexRiscv._zz_200_[21]
.sym 74014 VexRiscv._zz_44_[1]
.sym 74018 VexRiscv._zz_36_[4]
.sym 74021 $abc$38792$n149
.sym 74022 clk12_$glb_clk
.sym 74032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74033 $abc$38792$n5599
.sym 74034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74036 VexRiscv._zz_152_[17]
.sym 74037 $abc$38792$n5597
.sym 74038 $abc$38792$n4433
.sym 74039 $abc$38792$n2472
.sym 74040 VexRiscv._zz_152_[2]
.sym 74041 $abc$38792$n149
.sym 74042 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 74043 $abc$38792$n4280_1
.sym 74044 $abc$38792$n5721_1
.sym 74045 $abc$38792$n5603
.sym 74046 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 74047 VexRiscv.decode_to_execute_RS2[17]
.sym 74048 $abc$38792$n3432
.sym 74049 $abc$38792$n5990_1
.sym 74050 $abc$38792$n5915_1
.sym 74051 $abc$38792$n5978_1
.sym 74052 VexRiscv._zz_41_[16]
.sym 74053 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74054 VexRiscv.decode_to_execute_RS2[21]
.sym 74055 $abc$38792$n4304_1
.sym 74056 $abc$38792$n5853_1
.sym 74057 VexRiscv._zz_152_[21]
.sym 74058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 74059 VexRiscv.decode_to_execute_RS2[16]
.sym 74065 $abc$38792$n5905_1
.sym 74066 VexRiscv._zz_44_[0]
.sym 74067 VexRiscv._zz_200_[27]
.sym 74069 $abc$38792$n5611
.sym 74070 $abc$38792$n3430_1
.sym 74071 VexRiscv._zz_44_[1]
.sym 74073 $abc$38792$n5952_1
.sym 74074 VexRiscv._zz_36_[21]
.sym 74076 VexRiscv._zz_288_[7]
.sym 74077 $abc$38792$n5611
.sym 74078 VexRiscv._zz_200_[12]
.sym 74079 VexRiscv._zz_44_[1]
.sym 74080 $abc$38792$n5907_1
.sym 74081 $abc$38792$n5754_1
.sym 74082 $abc$38792$n4301_1
.sym 74084 VexRiscv._zz_171_[0]
.sym 74085 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 74086 VexRiscv._zz_36_[13]
.sym 74088 VexRiscv._zz_193_
.sym 74090 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 74092 $abc$38792$n5829
.sym 74093 $abc$38792$n6034_1
.sym 74094 $abc$38792$n151
.sym 74095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 74098 VexRiscv._zz_36_[21]
.sym 74099 $abc$38792$n5952_1
.sym 74101 $abc$38792$n6034_1
.sym 74104 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 74105 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 74106 VexRiscv._zz_193_
.sym 74107 $abc$38792$n151
.sym 74110 $abc$38792$n5754_1
.sym 74111 VexRiscv._zz_36_[13]
.sym 74112 $abc$38792$n5611
.sym 74116 VexRiscv._zz_44_[0]
.sym 74117 VexRiscv._zz_44_[1]
.sym 74118 VexRiscv._zz_171_[0]
.sym 74119 VexRiscv._zz_200_[12]
.sym 74122 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 74128 VexRiscv._zz_44_[0]
.sym 74129 VexRiscv._zz_200_[27]
.sym 74130 VexRiscv._zz_44_[1]
.sym 74131 VexRiscv._zz_288_[7]
.sym 74134 $abc$38792$n5907_1
.sym 74135 $abc$38792$n3430_1
.sym 74136 $abc$38792$n5905_1
.sym 74137 $abc$38792$n4301_1
.sym 74140 $abc$38792$n5611
.sym 74141 VexRiscv._zz_36_[21]
.sym 74143 $abc$38792$n5829
.sym 74144 $abc$38792$n2423_$glb_ce
.sym 74145 clk12_$glb_clk
.sym 74159 $abc$38792$n5905_1
.sym 74160 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 74161 VexRiscv._zz_200_[27]
.sym 74162 VexRiscv._zz_288_[7]
.sym 74163 $abc$38792$n4212_1
.sym 74164 $abc$38792$n5597_1
.sym 74165 VexRiscv._zz_152_[29]
.sym 74166 basesoc_timer0_load_storage[18]
.sym 74167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 74168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 74169 $abc$38792$n5952_1
.sym 74171 VexRiscv.CsrPlugin_hadException
.sym 74172 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 74175 $abc$38792$n5689
.sym 74176 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 74177 VexRiscv._zz_287_[2]
.sym 74178 user_sw0
.sym 74180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74181 VexRiscv._zz_44_[0]
.sym 74182 VexRiscv.decode_to_execute_RS2[21]
.sym 74189 $abc$38792$n3432
.sym 74192 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74194 VexRiscv._zz_36_[28]
.sym 74196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74198 $abc$38792$n5898_1
.sym 74200 $abc$38792$n5899_1
.sym 74202 $abc$38792$n5878_1
.sym 74203 $abc$38792$n5897_1
.sym 74204 VexRiscv._zz_193_
.sym 74207 VexRiscv._zz_152_[28]
.sym 74208 $abc$38792$n5895_1
.sym 74210 $abc$38792$n5597_1
.sym 74211 $abc$38792$n5629_1
.sym 74212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 74213 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 74214 $abc$38792$n151
.sym 74215 $abc$38792$n149
.sym 74218 $abc$38792$n3430_1
.sym 74219 $abc$38792$n4212_1
.sym 74221 VexRiscv._zz_36_[28]
.sym 74227 $abc$38792$n5899_1
.sym 74228 $abc$38792$n5895_1
.sym 74229 $abc$38792$n3432
.sym 74230 $abc$38792$n5897_1
.sym 74234 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74235 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74236 VexRiscv._zz_152_[28]
.sym 74239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 74240 VexRiscv._zz_193_
.sym 74241 $abc$38792$n151
.sym 74242 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 74246 $abc$38792$n3430_1
.sym 74247 $abc$38792$n4212_1
.sym 74248 $abc$38792$n5629_1
.sym 74263 $abc$38792$n5878_1
.sym 74264 $abc$38792$n5597_1
.sym 74265 $abc$38792$n5898_1
.sym 74267 $abc$38792$n149
.sym 74268 clk12_$glb_clk
.sym 74280 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 74282 VexRiscv.decode_to_execute_RS2[25]
.sym 74283 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 74284 VexRiscv.decode_to_execute_RS2[18]
.sym 74285 VexRiscv._zz_36_[3]
.sym 74286 $abc$38792$n149
.sym 74287 $abc$38792$n2403
.sym 74288 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 74289 VexRiscv._zz_200_[21]
.sym 74290 $abc$38792$n5611
.sym 74294 basesoc_timer0_load_storage[23]
.sym 74295 VexRiscv._zz_41_[26]
.sym 74296 $abc$38792$n2312
.sym 74297 VexRiscv.decode_to_execute_RS2[23]
.sym 74299 VexRiscv._zz_36_[2]
.sym 74300 $abc$38792$n5911_1
.sym 74301 $abc$38792$n3897
.sym 74302 $abc$38792$n6034_1
.sym 74303 $abc$38792$n4298_1
.sym 74304 VexRiscv._zz_288_[0]
.sym 74313 $abc$38792$n5898_1
.sym 74314 $abc$38792$n4286_1
.sym 74315 VexRiscv._zz_41_[18]
.sym 74317 VexRiscv._zz_41_[26]
.sym 74318 VexRiscv._zz_36_[23]
.sym 74319 VexRiscv._zz_36_[29]
.sym 74320 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74322 $abc$38792$n149
.sym 74323 $abc$38792$n5918_1
.sym 74325 $abc$38792$n4304_1
.sym 74327 VexRiscv._zz_152_[30]
.sym 74328 $abc$38792$n5853_1
.sym 74330 $abc$38792$n5597_1
.sym 74332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 74333 $abc$38792$n5856_1
.sym 74336 $abc$38792$n5919_1
.sym 74339 $abc$38792$n3432
.sym 74340 $abc$38792$n5915_1
.sym 74342 $abc$38792$n3430_1
.sym 74344 $abc$38792$n5915_1
.sym 74345 $abc$38792$n4304_1
.sym 74346 $abc$38792$n3430_1
.sym 74347 $abc$38792$n5918_1
.sym 74350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 74351 VexRiscv._zz_152_[30]
.sym 74353 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74358 VexRiscv._zz_41_[26]
.sym 74364 VexRiscv._zz_36_[29]
.sym 74368 $abc$38792$n5898_1
.sym 74369 $abc$38792$n3432
.sym 74370 $abc$38792$n5919_1
.sym 74371 $abc$38792$n5597_1
.sym 74374 VexRiscv._zz_36_[23]
.sym 74380 VexRiscv._zz_41_[18]
.sym 74386 $abc$38792$n4286_1
.sym 74387 $abc$38792$n3430_1
.sym 74388 $abc$38792$n5853_1
.sym 74389 $abc$38792$n5856_1
.sym 74390 $abc$38792$n149
.sym 74391 clk12_$glb_clk
.sym 74403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74409 $abc$38792$n5919_1
.sym 74410 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 74411 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 74412 VexRiscv._zz_130_[5]
.sym 74413 $abc$38792$n5878_1
.sym 74416 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74417 $abc$38792$n6042_1
.sym 74418 VexRiscv.decode_to_execute_RS2[27]
.sym 74419 $abc$38792$n5856_1
.sym 74423 VexRiscv.decode_to_execute_RS2[23]
.sym 74424 $abc$38792$n5829
.sym 74426 $abc$38792$n5947_1
.sym 74427 $abc$38792$n2482
.sym 74428 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 74434 VexRiscv._zz_36_[29]
.sym 74435 $abc$38792$n5952_1
.sym 74441 VexRiscv._zz_36_[23]
.sym 74442 VexRiscv._zz_36_[29]
.sym 74443 $abc$38792$n6042_1
.sym 74444 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 74447 VexRiscv._zz_200_[24]
.sym 74449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74453 VexRiscv._zz_41_[24]
.sym 74457 $abc$38792$n6066
.sym 74459 $abc$38792$n5611
.sym 74460 $abc$38792$n5911_1
.sym 74461 $abc$38792$n3897
.sym 74463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74464 $abc$38792$n5849_1
.sym 74467 VexRiscv._zz_200_[24]
.sym 74469 $abc$38792$n3897
.sym 74470 VexRiscv._zz_41_[24]
.sym 74473 $abc$38792$n5952_1
.sym 74474 $abc$38792$n6042_1
.sym 74475 VexRiscv._zz_36_[23]
.sym 74480 $abc$38792$n5952_1
.sym 74481 VexRiscv._zz_36_[29]
.sym 74482 $abc$38792$n6066
.sym 74488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74497 $abc$38792$n5911_1
.sym 74498 $abc$38792$n5611
.sym 74499 VexRiscv._zz_36_[29]
.sym 74506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 74509 VexRiscv._zz_36_[23]
.sym 74510 $abc$38792$n5611
.sym 74511 $abc$38792$n5849_1
.sym 74513 $abc$38792$n2423_$glb_ce
.sym 74514 clk12_$glb_clk
.sym 74528 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 74530 VexRiscv.decode_to_execute_RS2[29]
.sym 74531 VexRiscv._zz_200_[20]
.sym 74532 $abc$38792$n149
.sym 74533 VexRiscv._zz_41_[12]
.sym 74534 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 74535 VexRiscv._zz_200_[24]
.sym 74537 VexRiscv._zz_200_[26]
.sym 74539 VexRiscv._zz_288_[9]
.sym 74540 VexRiscv._zz_79_[15]
.sym 74542 VexRiscv._zz_79_[8]
.sym 74543 $abc$38792$n6066
.sym 74544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 74545 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74546 VexRiscv._zz_79_[7]
.sym 74547 $abc$38792$n5978_1
.sym 74548 $abc$38792$n5990_1
.sym 74549 VexRiscv._zz_41_[16]
.sym 74550 $abc$38792$n5849_1
.sym 74557 VexRiscv._zz_35_[10]
.sym 74558 $abc$38792$n5991_1
.sym 74561 $abc$38792$n5611
.sym 74562 $abc$38792$n3430_1
.sym 74563 $abc$38792$n5935_1
.sym 74566 $abc$38792$n5723_1
.sym 74567 $abc$38792$n5947_1
.sym 74569 $abc$38792$n5952_1
.sym 74570 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 74571 $abc$38792$n4310
.sym 74572 VexRiscv._zz_36_[27]
.sym 74573 $abc$38792$n4298_1
.sym 74575 $abc$38792$n5951_1
.sym 74576 $abc$38792$n5610
.sym 74578 $abc$38792$n5890_1
.sym 74580 VexRiscv._zz_36_[27]
.sym 74582 $abc$38792$n6058_1
.sym 74583 VexRiscv._zz_79_[10]
.sym 74586 $abc$38792$n5992_1
.sym 74588 $abc$38792$n5894_1
.sym 74590 VexRiscv._zz_35_[10]
.sym 74591 $abc$38792$n5991_1
.sym 74592 $abc$38792$n5951_1
.sym 74596 VexRiscv._zz_79_[10]
.sym 74598 $abc$38792$n5947_1
.sym 74599 $abc$38792$n5992_1
.sym 74602 $abc$38792$n5723_1
.sym 74604 VexRiscv._zz_35_[10]
.sym 74605 $abc$38792$n5610
.sym 74609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 74614 $abc$38792$n5935_1
.sym 74615 $abc$38792$n4310
.sym 74617 $abc$38792$n3430_1
.sym 74620 VexRiscv._zz_36_[27]
.sym 74621 $abc$38792$n6058_1
.sym 74622 $abc$38792$n5952_1
.sym 74626 $abc$38792$n5611
.sym 74627 $abc$38792$n5890_1
.sym 74628 VexRiscv._zz_36_[27]
.sym 74633 $abc$38792$n4298_1
.sym 74634 $abc$38792$n3430_1
.sym 74635 $abc$38792$n5894_1
.sym 74636 $abc$38792$n2423_$glb_ce
.sym 74637 clk12_$glb_clk
.sym 74639 VexRiscv._zz_216_[15]
.sym 74640 VexRiscv._zz_216_[14]
.sym 74641 VexRiscv._zz_216_[13]
.sym 74642 VexRiscv._zz_216_[12]
.sym 74643 VexRiscv._zz_216_[11]
.sym 74644 VexRiscv._zz_216_[10]
.sym 74645 VexRiscv._zz_216_[9]
.sym 74646 VexRiscv._zz_216_[8]
.sym 74652 VexRiscv._zz_35_[8]
.sym 74653 VexRiscv._zz_164_[15]
.sym 74654 basesoc_timer0_load_storage[18]
.sym 74655 $abc$38792$n5947_1
.sym 74656 $abc$38792$n3388_1
.sym 74658 $abc$38792$n5435
.sym 74659 VexRiscv._zz_288_[7]
.sym 74660 $abc$38792$n6070_1
.sym 74661 $abc$38792$n5952_1
.sym 74662 $abc$38792$n2486
.sym 74663 VexRiscv._zz_50_[7]
.sym 74664 VexRiscv._zz_164_[6]
.sym 74665 VexRiscv._zz_50_[11]
.sym 74666 $abc$38792$n5689
.sym 74667 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74668 $abc$38792$n6058_1
.sym 74669 VexRiscv._zz_79_[14]
.sym 74670 VexRiscv._zz_79_[8]
.sym 74671 VexRiscv._zz_79_[11]
.sym 74673 VexRiscv._zz_50_[10]
.sym 74674 user_sw0
.sym 74680 VexRiscv._zz_164_[6]
.sym 74683 VexRiscv._zz_79_[6]
.sym 74684 $abc$38792$n5724_1
.sym 74685 $abc$38792$n6429_1
.sym 74688 VexRiscv._zz_79_[10]
.sym 74692 VexRiscv._zz_36_[31]
.sym 74693 VexRiscv._zz_36_[3]
.sym 74695 VexRiscv._zz_36_[27]
.sym 74696 $abc$38792$n5947_1
.sym 74697 VexRiscv._zz_216_[6]
.sym 74698 $abc$38792$n149
.sym 74700 VexRiscv._zz_41_[2]
.sym 74703 $abc$38792$n5943_1
.sym 74705 VexRiscv._zz_36_[2]
.sym 74708 $abc$38792$n5976_1
.sym 74714 VexRiscv._zz_36_[31]
.sym 74719 VexRiscv._zz_79_[10]
.sym 74721 $abc$38792$n6429_1
.sym 74722 $abc$38792$n5724_1
.sym 74727 VexRiscv._zz_41_[2]
.sym 74731 VexRiscv._zz_79_[6]
.sym 74732 $abc$38792$n5947_1
.sym 74733 $abc$38792$n5976_1
.sym 74738 VexRiscv._zz_216_[6]
.sym 74739 VexRiscv._zz_164_[6]
.sym 74740 $abc$38792$n5943_1
.sym 74746 VexRiscv._zz_36_[3]
.sym 74751 VexRiscv._zz_36_[2]
.sym 74758 VexRiscv._zz_36_[27]
.sym 74759 $abc$38792$n149
.sym 74760 clk12_$glb_clk
.sym 74762 VexRiscv._zz_216_[7]
.sym 74763 VexRiscv._zz_216_[6]
.sym 74764 VexRiscv._zz_216_[5]
.sym 74765 VexRiscv._zz_216_[4]
.sym 74766 VexRiscv._zz_216_[3]
.sym 74767 VexRiscv._zz_216_[2]
.sym 74768 VexRiscv._zz_216_[1]
.sym 74769 VexRiscv._zz_216_[0]
.sym 74777 VexRiscv._zz_288_[10]
.sym 74778 basesoc_timer0_reload_storage[29]
.sym 74779 VexRiscv._zz_216_[8]
.sym 74781 VexRiscv._zz_35_[5]
.sym 74782 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 74783 $PACKER_VCC_NET
.sym 74784 VexRiscv._zz_79_[5]
.sym 74785 $PACKER_VCC_NET
.sym 74786 VexRiscv._zz_216_[13]
.sym 74787 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 74788 VexRiscv._zz_50_[9]
.sym 74789 $abc$38792$n7424
.sym 74791 VexRiscv._zz_36_[2]
.sym 74792 VexRiscv._zz_216_[30]
.sym 74793 $abc$38792$n7424
.sym 74794 $abc$38792$n6034_1
.sym 74795 VexRiscv._zz_216_[7]
.sym 74796 $abc$38792$n5911_1
.sym 74797 VexRiscv._zz_52_
.sym 74803 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 74804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74805 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 74807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74808 $abc$38792$n5539_1
.sym 74811 $abc$38792$n5537_1
.sym 74812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 74817 $abc$38792$n5541_1
.sym 74818 $abc$38792$n5506_1
.sym 74819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 74825 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 74827 VexRiscv._zz_35_[8]
.sym 74828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74829 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74830 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 74831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 74833 $abc$38792$n3426_1
.sym 74836 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74838 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 74839 $abc$38792$n3426_1
.sym 74842 $abc$38792$n5537_1
.sym 74843 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 74844 $abc$38792$n5539_1
.sym 74845 $abc$38792$n5506_1
.sym 74849 VexRiscv._zz_35_[8]
.sym 74854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74856 $abc$38792$n3426_1
.sym 74857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 74860 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 74861 $abc$38792$n5537_1
.sym 74862 $abc$38792$n5506_1
.sym 74863 $abc$38792$n5541_1
.sym 74866 $abc$38792$n3426_1
.sym 74867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 74873 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74875 $abc$38792$n3426_1
.sym 74878 $abc$38792$n3426_1
.sym 74880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 74881 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 74883 clk12_$glb_clk
.sym 74884 VexRiscv.reset_$glb_sr
.sym 74885 VexRiscv._zz_216_[31]
.sym 74886 VexRiscv._zz_216_[30]
.sym 74887 VexRiscv._zz_216_[29]
.sym 74888 VexRiscv._zz_216_[28]
.sym 74889 VexRiscv._zz_216_[27]
.sym 74890 VexRiscv._zz_216_[26]
.sym 74891 VexRiscv._zz_216_[25]
.sym 74892 VexRiscv._zz_216_[24]
.sym 74897 VexRiscv._zz_79_[6]
.sym 74898 $abc$38792$n5951_1
.sym 74899 VexRiscv._zz_35_[12]
.sym 74900 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74901 $abc$38792$n5610
.sym 74903 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 74905 VexRiscv.CsrPlugin_mepc[14]
.sym 74906 VexRiscv._zz_79_[1]
.sym 74907 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 74908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74909 $abc$38792$n6042_1
.sym 74910 $abc$38792$n5947_1
.sym 74911 VexRiscv._zz_79_[20]
.sym 74912 VexRiscv._zz_94_[17]
.sym 74913 VexRiscv._zz_216_[3]
.sym 74914 VexRiscv._zz_79_[9]
.sym 74915 VexRiscv._zz_79_[19]
.sym 74916 $abc$38792$n5829
.sym 74917 VexRiscv._zz_79_[3]
.sym 74919 VexRiscv._zz_216_[0]
.sym 74926 $abc$38792$n5891_1
.sym 74928 VexRiscv._zz_35_[23]
.sym 74931 VexRiscv._zz_41_[0]
.sym 74932 $abc$38792$n5947_1
.sym 74934 $abc$38792$n5850_1
.sym 74936 VexRiscv._zz_164_[23]
.sym 74937 $abc$38792$n149
.sym 74938 $abc$38792$n5943_1
.sym 74939 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 74942 VexRiscv._zz_216_[23]
.sym 74943 VexRiscv._zz_35_[27]
.sym 74946 $abc$38792$n5610
.sym 74948 $abc$38792$n5610
.sym 74950 VexRiscv._zz_255_[1]
.sym 74951 VexRiscv._zz_41_[16]
.sym 74952 $abc$38792$n5951_1
.sym 74953 $abc$38792$n6044_1
.sym 74954 VexRiscv._zz_79_[23]
.sym 74957 $abc$38792$n6043_1
.sym 74959 $abc$38792$n5610
.sym 74960 VexRiscv._zz_35_[27]
.sym 74961 $abc$38792$n5891_1
.sym 74966 VexRiscv._zz_41_[16]
.sym 74973 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 74974 VexRiscv._zz_255_[1]
.sym 74977 VexRiscv._zz_164_[23]
.sym 74978 VexRiscv._zz_216_[23]
.sym 74979 $abc$38792$n5943_1
.sym 74983 $abc$38792$n6043_1
.sym 74985 VexRiscv._zz_35_[23]
.sym 74986 $abc$38792$n5951_1
.sym 74989 VexRiscv._zz_41_[0]
.sym 74995 VexRiscv._zz_35_[23]
.sym 74996 $abc$38792$n5850_1
.sym 74997 $abc$38792$n5610
.sym 75001 VexRiscv._zz_79_[23]
.sym 75002 $abc$38792$n5947_1
.sym 75003 $abc$38792$n5951_1
.sym 75004 $abc$38792$n6044_1
.sym 75005 $abc$38792$n149
.sym 75006 clk12_$glb_clk
.sym 75008 VexRiscv._zz_216_[23]
.sym 75009 VexRiscv._zz_216_[22]
.sym 75010 VexRiscv._zz_216_[21]
.sym 75011 VexRiscv._zz_216_[20]
.sym 75012 VexRiscv._zz_216_[19]
.sym 75013 VexRiscv._zz_216_[18]
.sym 75014 VexRiscv._zz_216_[17]
.sym 75015 VexRiscv._zz_216_[16]
.sym 75020 VexRiscv._zz_36_[1]
.sym 75022 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 75023 VexRiscv._zz_216_[28]
.sym 75025 $abc$38792$n149
.sym 75026 $abc$38792$n5943_1
.sym 75027 VexRiscv._zz_216_[31]
.sym 75028 $abc$38792$n2180
.sym 75029 VexRiscv._zz_79_[30]
.sym 75030 $abc$38792$n5891_1
.sym 75031 $abc$38792$n5943_1
.sym 75032 VexRiscv._zz_79_[15]
.sym 75033 VexRiscv._zz_217_[23]
.sym 75034 $abc$38792$n5978_1
.sym 75035 $abc$38792$n6066
.sym 75036 VexRiscv._zz_79_[28]
.sym 75037 VexRiscv._zz_41_[16]
.sym 75038 $abc$38792$n6067
.sym 75039 VexRiscv._zz_50_[8]
.sym 75040 VexRiscv._zz_94_[23]
.sym 75041 $abc$38792$n5849_1
.sym 75042 VexRiscv._zz_217_[28]
.sym 75043 VexRiscv._zz_161_
.sym 75049 $abc$38792$n6035_1
.sym 75051 VexRiscv._zz_164_[23]
.sym 75053 $abc$38792$n5912_1
.sym 75054 VexRiscv._zz_35_[29]
.sym 75057 VexRiscv._zz_217_[23]
.sym 75059 $abc$38792$n5606
.sym 75061 VexRiscv._zz_79_[23]
.sym 75062 $abc$38792$n5830_1
.sym 75063 $abc$38792$n5495
.sym 75065 $abc$38792$n6429_1
.sym 75066 $abc$38792$n5951_1
.sym 75067 VexRiscv._zz_161_
.sym 75068 $abc$38792$n5851_1
.sym 75072 VexRiscv._zz_35_[21]
.sym 75074 $abc$38792$n5610
.sym 75075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 75076 $abc$38792$n5610
.sym 75080 $abc$38792$n3388_1
.sym 75082 $abc$38792$n6429_1
.sym 75083 VexRiscv._zz_79_[23]
.sym 75084 $abc$38792$n5610
.sym 75085 $abc$38792$n5851_1
.sym 75088 VexRiscv._zz_35_[21]
.sym 75089 $abc$38792$n5610
.sym 75091 $abc$38792$n5830_1
.sym 75097 VexRiscv._zz_79_[23]
.sym 75100 $abc$38792$n5606
.sym 75102 VexRiscv._zz_217_[23]
.sym 75103 VexRiscv._zz_164_[23]
.sym 75107 VexRiscv._zz_35_[21]
.sym 75108 $abc$38792$n6035_1
.sym 75109 $abc$38792$n5951_1
.sym 75113 $abc$38792$n5610
.sym 75114 VexRiscv._zz_35_[29]
.sym 75115 $abc$38792$n5912_1
.sym 75124 $abc$38792$n5495
.sym 75125 $abc$38792$n3388_1
.sym 75126 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 75128 VexRiscv._zz_161_
.sym 75129 clk12_$glb_clk
.sym 75131 VexRiscv._zz_217_[31]
.sym 75132 VexRiscv._zz_217_[30]
.sym 75133 VexRiscv._zz_217_[29]
.sym 75134 VexRiscv._zz_217_[28]
.sym 75135 VexRiscv._zz_217_[27]
.sym 75136 VexRiscv._zz_217_[26]
.sym 75137 VexRiscv._zz_217_[25]
.sym 75138 VexRiscv._zz_217_[24]
.sym 75141 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75143 VexRiscv._zz_35_[30]
.sym 75146 VexRiscv._zz_35_[16]
.sym 75147 VexRiscv._zz_79_[22]
.sym 75148 VexRiscv._zz_216_[16]
.sym 75149 multiregimpl1_regs0[2]
.sym 75152 VexRiscv._zz_216_[22]
.sym 75153 VexRiscv._zz_288_[3]
.sym 75155 VexRiscv._zz_79_[22]
.sym 75156 $PACKER_VCC_NET
.sym 75157 $abc$38792$n5606
.sym 75158 $abc$38792$n5689
.sym 75159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75161 VexRiscv._zz_79_[14]
.sym 75162 VexRiscv._zz_79_[8]
.sym 75163 VexRiscv._zz_164_[6]
.sym 75164 VexRiscv._zz_50_[11]
.sym 75165 VexRiscv._zz_50_[10]
.sym 75166 VexRiscv._zz_79_[17]
.sym 75172 VexRiscv._zz_164_[21]
.sym 75174 $abc$38792$n5831_1
.sym 75176 $abc$38792$n5610
.sym 75178 $abc$38792$n5913_1
.sym 75179 $abc$38792$n6429_1
.sym 75182 VexRiscv._zz_216_[21]
.sym 75183 VexRiscv._zz_161_
.sym 75184 $abc$38792$n5951_1
.sym 75185 $abc$38792$n5606
.sym 75186 VexRiscv._zz_79_[29]
.sym 75188 VexRiscv._zz_79_[31]
.sym 75189 VexRiscv._zz_164_[31]
.sym 75190 $abc$38792$n6036_1
.sym 75193 $abc$38792$n5947_1
.sym 75195 VexRiscv._zz_79_[21]
.sym 75196 VexRiscv._zz_217_[31]
.sym 75198 $abc$38792$n6067
.sym 75199 VexRiscv._zz_216_[31]
.sym 75200 $abc$38792$n5943_1
.sym 75201 VexRiscv._zz_35_[29]
.sym 75203 VexRiscv._zz_79_[21]
.sym 75205 $abc$38792$n6036_1
.sym 75206 $abc$38792$n5947_1
.sym 75207 VexRiscv._zz_79_[21]
.sym 75208 $abc$38792$n5951_1
.sym 75212 VexRiscv._zz_79_[31]
.sym 75217 VexRiscv._zz_164_[21]
.sym 75218 $abc$38792$n5943_1
.sym 75220 VexRiscv._zz_216_[21]
.sym 75223 VexRiscv._zz_164_[31]
.sym 75225 VexRiscv._zz_217_[31]
.sym 75226 $abc$38792$n5606
.sym 75229 $abc$38792$n5610
.sym 75230 $abc$38792$n6429_1
.sym 75231 $abc$38792$n5913_1
.sym 75232 VexRiscv._zz_79_[29]
.sym 75235 $abc$38792$n6429_1
.sym 75236 $abc$38792$n5610
.sym 75237 VexRiscv._zz_79_[21]
.sym 75238 $abc$38792$n5831_1
.sym 75241 VexRiscv._zz_216_[31]
.sym 75242 VexRiscv._zz_164_[31]
.sym 75244 $abc$38792$n5943_1
.sym 75247 $abc$38792$n5951_1
.sym 75248 VexRiscv._zz_35_[29]
.sym 75249 $abc$38792$n6067
.sym 75251 VexRiscv._zz_161_
.sym 75252 clk12_$glb_clk
.sym 75254 VexRiscv._zz_217_[23]
.sym 75255 VexRiscv._zz_217_[22]
.sym 75256 VexRiscv._zz_217_[21]
.sym 75257 VexRiscv._zz_217_[20]
.sym 75258 VexRiscv._zz_217_[19]
.sym 75259 VexRiscv._zz_217_[18]
.sym 75260 VexRiscv._zz_217_[17]
.sym 75261 VexRiscv._zz_217_[16]
.sym 75266 VexRiscv._zz_255_[1]
.sym 75268 $abc$38792$n5831_1
.sym 75269 $PACKER_VCC_NET
.sym 75273 VexRiscv._zz_79_[17]
.sym 75275 $PACKER_VCC_NET
.sym 75276 $PACKER_VCC_NET
.sym 75278 VexRiscv._zz_216_[13]
.sym 75281 VexRiscv._zz_52_
.sym 75282 VexRiscv._zz_52_
.sym 75283 VexRiscv._zz_50_[7]
.sym 75285 $abc$38792$n7424
.sym 75286 VexRiscv._zz_79_[10]
.sym 75287 VexRiscv._zz_216_[7]
.sym 75295 $abc$38792$n5755_1
.sym 75296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 75298 VexRiscv._zz_35_[13]
.sym 75303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 75304 $abc$38792$n5690_1
.sym 75306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 75309 $abc$38792$n5610
.sym 75310 $abc$38792$n5951_1
.sym 75312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 75313 VexRiscv._zz_35_[7]
.sym 75315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 75316 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 75318 $abc$38792$n5979_1
.sym 75319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75321 $abc$38792$n3426_1
.sym 75322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 75329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 75330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 75331 $abc$38792$n3426_1
.sym 75335 VexRiscv._zz_35_[7]
.sym 75336 $abc$38792$n5979_1
.sym 75337 $abc$38792$n5951_1
.sym 75340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 75341 $abc$38792$n3426_1
.sym 75343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 75346 $abc$38792$n3426_1
.sym 75348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 75353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 75355 $abc$38792$n3426_1
.sym 75358 $abc$38792$n3426_1
.sym 75360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 75361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75364 $abc$38792$n5755_1
.sym 75365 VexRiscv._zz_35_[13]
.sym 75367 $abc$38792$n5610
.sym 75371 VexRiscv._zz_35_[7]
.sym 75372 $abc$38792$n5610
.sym 75373 $abc$38792$n5690_1
.sym 75377 VexRiscv._zz_217_[15]
.sym 75378 VexRiscv._zz_217_[14]
.sym 75379 VexRiscv._zz_217_[13]
.sym 75380 VexRiscv._zz_217_[12]
.sym 75381 VexRiscv._zz_217_[11]
.sym 75382 VexRiscv._zz_217_[10]
.sym 75383 VexRiscv._zz_217_[9]
.sym 75384 VexRiscv._zz_217_[8]
.sym 75386 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 75389 $abc$38792$n5610
.sym 75390 $abc$38792$n5506_1
.sym 75391 $abc$38792$n6429_1
.sym 75392 VexRiscv._zz_35_[13]
.sym 75393 $abc$38792$n6429_1
.sym 75394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75395 $abc$38792$n5951_1
.sym 75396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 75397 $abc$38792$n5610
.sym 75398 $abc$38792$n149
.sym 75400 $abc$38792$n5951_1
.sym 75401 VexRiscv._zz_79_[3]
.sym 75404 $abc$38792$n5979_1
.sym 75406 VexRiscv._zz_79_[9]
.sym 75421 VexRiscv._zz_164_[7]
.sym 75422 VexRiscv._zz_164_[6]
.sym 75428 VexRiscv._zz_164_[13]
.sym 75429 VexRiscv._zz_161_
.sym 75433 VexRiscv._zz_79_[13]
.sym 75434 VexRiscv._zz_217_[7]
.sym 75435 VexRiscv._zz_217_[6]
.sym 75436 VexRiscv._zz_217_[13]
.sym 75438 VexRiscv._zz_216_[13]
.sym 75439 $abc$38792$n5756_1
.sym 75442 VexRiscv._zz_79_[6]
.sym 75443 VexRiscv._zz_79_[7]
.sym 75444 $abc$38792$n6429_1
.sym 75446 $abc$38792$n5943_1
.sym 75448 $abc$38792$n5606
.sym 75449 $abc$38792$n5691_1
.sym 75451 VexRiscv._zz_79_[13]
.sym 75452 $abc$38792$n5756_1
.sym 75454 $abc$38792$n6429_1
.sym 75458 VexRiscv._zz_79_[7]
.sym 75459 $abc$38792$n6429_1
.sym 75460 $abc$38792$n5691_1
.sym 75463 VexRiscv._zz_79_[13]
.sym 75469 $abc$38792$n5943_1
.sym 75471 VexRiscv._zz_164_[13]
.sym 75472 VexRiscv._zz_216_[13]
.sym 75476 VexRiscv._zz_79_[6]
.sym 75481 VexRiscv._zz_164_[13]
.sym 75482 VexRiscv._zz_217_[13]
.sym 75483 $abc$38792$n5606
.sym 75488 VexRiscv._zz_217_[6]
.sym 75489 VexRiscv._zz_164_[6]
.sym 75490 $abc$38792$n5606
.sym 75493 VexRiscv._zz_164_[7]
.sym 75494 VexRiscv._zz_217_[7]
.sym 75495 $abc$38792$n5606
.sym 75497 VexRiscv._zz_161_
.sym 75498 clk12_$glb_clk
.sym 75500 VexRiscv._zz_217_[7]
.sym 75501 VexRiscv._zz_217_[6]
.sym 75502 VexRiscv._zz_217_[5]
.sym 75503 VexRiscv._zz_217_[4]
.sym 75504 VexRiscv._zz_217_[3]
.sym 75505 VexRiscv._zz_217_[2]
.sym 75506 VexRiscv._zz_217_[1]
.sym 75507 VexRiscv._zz_217_[0]
.sym 75513 VexRiscv._zz_79_[13]
.sym 75514 $abc$38792$n149
.sym 75515 VexRiscv._zz_161_
.sym 75517 VexRiscv._zz_217_[8]
.sym 75518 VexRiscv._zz_35_[20]
.sym 75521 VexRiscv._zz_161_
.sym 75544 VexRiscv._zz_164_[7]
.sym 75545 $abc$38792$n7424
.sym 75552 VexRiscv._zz_161_
.sym 75554 $abc$38792$n5943_1
.sym 75555 $abc$38792$n5980_1
.sym 75557 VexRiscv._zz_216_[7]
.sym 75562 VexRiscv._zz_79_[7]
.sym 75572 $abc$38792$n5947_1
.sym 75586 $abc$38792$n7424
.sym 75592 VexRiscv._zz_79_[7]
.sym 75610 $abc$38792$n5943_1
.sym 75612 VexRiscv._zz_216_[7]
.sym 75613 VexRiscv._zz_164_[7]
.sym 75616 $abc$38792$n5980_1
.sym 75618 VexRiscv._zz_79_[7]
.sym 75619 $abc$38792$n5947_1
.sym 75620 VexRiscv._zz_161_
.sym 75621 clk12_$glb_clk
.sym 75623 user_sw0
.sym 75625 user_sw1
.sym 75634 VexRiscv._zz_161_
.sym 75637 $abc$38792$n7424
.sym 75663 serial_tx
.sym 75668 serial_tx
.sym 75681 serial_tx
.sym 75695 user_sw1
.sym 75697 $abc$38792$n2459
.sym 75712 $abc$38792$n2459
.sym 75724 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 75725 spram_datain11[15]
.sym 75726 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 75727 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 75728 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 75730 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 75801 $abc$38792$n2154
.sym 75806 basesoc_bus_wishbone_ack
.sym 75840 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 75841 $abc$38792$n6152_1
.sym 75842 spiflash_bus_dat_r[19]
.sym 75843 $abc$38792$n6146_1
.sym 75844 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 75845 spiflash_bus_dat_r[16]
.sym 75846 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 75849 $abc$38792$n6156_1
.sym 75850 spiflash_bus_dat_r[21]
.sym 75851 spiflash_bus_dat_r[18]
.sym 75852 spram_datain01[3]
.sym 75863 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 75870 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 75871 array_muxed0[2]
.sym 75895 array_muxed1[31]
.sym 75939 spram_bus_ack
.sym 75940 $abc$38792$n3361_1
.sym 75977 basesoc_dat_w[3]
.sym 75978 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 75979 array_muxed1[27]
.sym 75980 array_muxed0[13]
.sym 75981 basesoc_counter[0]
.sym 75984 array_muxed0[0]
.sym 75986 basesoc_dat_w[2]
.sym 75989 basesoc_counter[1]
.sym 75990 array_muxed0[9]
.sym 76041 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 76043 $abc$38792$n4301_1
.sym 76044 basesoc_timer0_reload_storage[24]
.sym 76080 basesoc_uart_rx_fifo_consume[0]
.sym 76082 array_muxed0[13]
.sym 76085 spiflash_bus_ack
.sym 76092 $abc$38792$n6148_1
.sym 76093 $abc$38792$n4484
.sym 76094 $abc$38792$n4301_1
.sym 76095 $abc$38792$n2322
.sym 76096 basesoc_timer0_reload_storage[24]
.sym 76098 $abc$38792$n4203_1
.sym 76099 $abc$38792$n2177
.sym 76104 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 76141 basesoc_uart_phy_tx_reg[1]
.sym 76142 basesoc_uart_phy_tx_reg[3]
.sym 76143 basesoc_uart_phy_tx_reg[7]
.sym 76144 basesoc_uart_phy_tx_reg[5]
.sym 76145 basesoc_uart_phy_tx_reg[2]
.sym 76146 basesoc_uart_phy_tx_reg[0]
.sym 76147 basesoc_uart_phy_tx_reg[6]
.sym 76148 basesoc_uart_phy_tx_reg[4]
.sym 76183 $abc$38792$n3951
.sym 76184 VexRiscv.CsrPlugin_mtval[28]
.sym 76186 basesoc_timer0_reload_storage[23]
.sym 76188 $abc$38792$n2403
.sym 76190 spiflash_mosi
.sym 76191 sys_rst
.sym 76192 $abc$38792$n2320
.sym 76194 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 76195 $abc$38792$n5619
.sym 76196 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 76197 $abc$38792$n4483_1
.sym 76200 basesoc_uart_rx_fifo_produce[3]
.sym 76201 VexRiscv._zz_171_[1]
.sym 76202 basesoc_uart_eventmanager_pending_w[0]
.sym 76203 basesoc_uart_rx_fifo_produce[2]
.sym 76204 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 76205 basesoc_dat_w[2]
.sym 76243 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 76244 $abc$38792$n5650
.sym 76245 $abc$38792$n6365
.sym 76246 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 76247 $abc$38792$n5661_1
.sym 76248 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 76249 $abc$38792$n5673_1
.sym 76250 $abc$38792$n4886_1
.sym 76283 VexRiscv._zz_152_[2]
.sym 76284 VexRiscv._zz_152_[4]
.sym 76285 $abc$38792$n2241
.sym 76286 basesoc_uart_phy_sink_payload_data[1]
.sym 76287 VexRiscv.externalInterruptArray_regNext[1]
.sym 76290 $abc$38792$n4262_1
.sym 76292 basesoc_uart_phy_sink_payload_data[7]
.sym 76293 $abc$38792$n4201_1
.sym 76295 VexRiscv.CsrPlugin_mtval[15]
.sym 76297 $abc$38792$n3810_1
.sym 76298 basesoc_uart_tx_fifo_consume[2]
.sym 76299 basesoc_uart_tx_fifo_consume[3]
.sym 76300 $abc$38792$n3432
.sym 76301 basesoc_uart_phy_sink_payload_data[5]
.sym 76302 $abc$38792$n3946_1
.sym 76303 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76304 $abc$38792$n5617
.sym 76305 basesoc_uart_phy_sink_payload_data[3]
.sym 76306 $abc$38792$n5653
.sym 76307 basesoc_uart_phy_sink_payload_data[2]
.sym 76308 basesoc_dat_w[4]
.sym 76345 $abc$38792$n7419
.sym 76346 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76347 VexRiscv.CsrPlugin_mepc[31]
.sym 76348 $abc$38792$n5708_1
.sym 76349 $abc$38792$n4416
.sym 76350 VexRiscv.CsrPlugin_mepc[26]
.sym 76351 VexRiscv._zz_36_[4]
.sym 76352 VexRiscv._zz_36_[6]
.sym 76387 VexRiscv._zz_171_[0]
.sym 76389 basesoc_uart_rx_fifo_consume[3]
.sym 76390 $abc$38792$n4429
.sym 76391 VexRiscv.CsrPlugin_hadException
.sym 76392 $abc$38792$n4886_1
.sym 76393 $abc$38792$n5651_1
.sym 76394 basesoc_vexriscv_dbus_adr[4]
.sym 76395 $abc$38792$n5662
.sym 76396 VexRiscv._zz_171_[0]
.sym 76397 basesoc_adr[0]
.sym 76398 basesoc_uart_eventmanager_storage[0]
.sym 76399 VexRiscv._zz_152_[6]
.sym 76400 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 76402 basesoc_uart_phy_sink_payload_data[0]
.sym 76403 basesoc_dat_w[1]
.sym 76404 $abc$38792$n4406
.sym 76405 VexRiscv._zz_152_[17]
.sym 76406 basesoc_uart_phy_sink_payload_data[6]
.sym 76407 basesoc_uart_tx_fifo_wrport_we
.sym 76408 $abc$38792$n7419
.sym 76409 $abc$38792$n5655_1
.sym 76410 basesoc_uart_phy_sink_payload_data[4]
.sym 76418 $PACKER_VCC_NET
.sym 76421 basesoc_uart_tx_fifo_consume[1]
.sym 76426 $PACKER_VCC_NET
.sym 76431 $abc$38792$n7419
.sym 76436 basesoc_uart_tx_fifo_consume[2]
.sym 76437 basesoc_uart_tx_fifo_consume[3]
.sym 76439 $abc$38792$n7419
.sym 76441 basesoc_uart_tx_fifo_consume[0]
.sym 76442 basesoc_uart_tx_fifo_do_read
.sym 76444 $PACKER_VCC_NET
.sym 76447 $abc$38792$n5633_1
.sym 76448 $abc$38792$n5847_1
.sym 76449 $abc$38792$n5743_1
.sym 76450 $abc$38792$n5794_1
.sym 76451 $abc$38792$n5653
.sym 76452 $abc$38792$n5795_1
.sym 76453 VexRiscv.lastStagePc[5]
.sym 76454 $abc$38792$n5796_1
.sym 76455 $PACKER_VCC_NET
.sym 76456 $PACKER_VCC_NET
.sym 76457 $PACKER_VCC_NET
.sym 76458 $PACKER_VCC_NET
.sym 76459 $PACKER_VCC_NET
.sym 76460 $PACKER_VCC_NET
.sym 76461 $abc$38792$n7419
.sym 76462 $abc$38792$n7419
.sym 76463 basesoc_uart_tx_fifo_consume[0]
.sym 76464 basesoc_uart_tx_fifo_consume[1]
.sym 76466 basesoc_uart_tx_fifo_consume[2]
.sym 76467 basesoc_uart_tx_fifo_consume[3]
.sym 76474 clk12_$glb_clk
.sym 76475 basesoc_uart_tx_fifo_do_read
.sym 76476 $PACKER_VCC_NET
.sym 76486 $abc$38792$n4224_1
.sym 76489 $abc$38792$n3430_1
.sym 76492 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 76493 $abc$38792$n4201_1
.sym 76497 VexRiscv.CsrPlugin_hadException
.sym 76499 $abc$38792$n4022
.sym 76500 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 76501 $abc$38792$n4484
.sym 76502 $abc$38792$n4301_1
.sym 76503 $abc$38792$n5597_1
.sym 76504 basesoc_timer0_reload_storage[24]
.sym 76505 VexRiscv._zz_41_[5]
.sym 76506 $abc$38792$n4430
.sym 76507 basesoc_uart_tx_fifo_consume[0]
.sym 76508 $abc$38792$n5594
.sym 76509 VexRiscv._zz_36_[4]
.sym 76510 $abc$38792$n5654_1
.sym 76511 VexRiscv._zz_49_[1]
.sym 76512 $abc$38792$n7852
.sym 76521 basesoc_dat_w[6]
.sym 76522 basesoc_dat_w[5]
.sym 76523 basesoc_uart_tx_fifo_produce[1]
.sym 76524 basesoc_dat_w[7]
.sym 76525 $abc$38792$n7419
.sym 76526 basesoc_dat_w[2]
.sym 76528 basesoc_uart_tx_fifo_wrport_we
.sym 76532 basesoc_uart_tx_fifo_produce[3]
.sym 76535 basesoc_dat_w[4]
.sym 76537 $PACKER_VCC_NET
.sym 76538 basesoc_dat_w[3]
.sym 76539 basesoc_ctrl_reset_reset_r
.sym 76540 basesoc_uart_tx_fifo_produce[0]
.sym 76541 basesoc_dat_w[1]
.sym 76546 $abc$38792$n7419
.sym 76547 basesoc_uart_tx_fifo_produce[2]
.sym 76549 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 76550 $abc$38792$n5845_1
.sym 76551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 76552 $abc$38792$n7489
.sym 76553 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 76554 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 76555 $abc$38792$n4484
.sym 76556 $abc$38792$n5846_1
.sym 76557 $abc$38792$n7419
.sym 76558 $abc$38792$n7419
.sym 76559 $abc$38792$n7419
.sym 76560 $abc$38792$n7419
.sym 76561 $abc$38792$n7419
.sym 76562 $abc$38792$n7419
.sym 76563 $abc$38792$n7419
.sym 76564 $abc$38792$n7419
.sym 76565 basesoc_uart_tx_fifo_produce[0]
.sym 76566 basesoc_uart_tx_fifo_produce[1]
.sym 76568 basesoc_uart_tx_fifo_produce[2]
.sym 76569 basesoc_uart_tx_fifo_produce[3]
.sym 76576 clk12_$glb_clk
.sym 76577 basesoc_uart_tx_fifo_wrport_we
.sym 76578 basesoc_ctrl_reset_reset_r
.sym 76579 basesoc_dat_w[1]
.sym 76580 basesoc_dat_w[2]
.sym 76581 basesoc_dat_w[3]
.sym 76582 basesoc_dat_w[4]
.sym 76583 basesoc_dat_w[5]
.sym 76584 basesoc_dat_w[6]
.sym 76585 basesoc_dat_w[7]
.sym 76586 $PACKER_VCC_NET
.sym 76589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 76592 $abc$38792$n3878
.sym 76594 $abc$38792$n3871_1
.sym 76595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 76597 $abc$38792$n3432
.sym 76598 $abc$38792$n5633_1
.sym 76599 basesoc_uart_tx_fifo_produce[1]
.sym 76601 $abc$38792$n3856_1
.sym 76602 $abc$38792$n3432
.sym 76603 $abc$38792$n5619
.sym 76604 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 76605 basesoc_timer0_load_storage[2]
.sym 76606 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76607 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 76608 basesoc_uart_rx_fifo_produce[3]
.sym 76609 $abc$38792$n3795_1
.sym 76610 $abc$38792$n3795_1
.sym 76611 basesoc_uart_rx_fifo_produce[2]
.sym 76612 basesoc_uart_rx_fifo_consume[2]
.sym 76613 basesoc_uart_tx_fifo_produce[2]
.sym 76614 $abc$38792$n2486
.sym 76622 basesoc_uart_rx_fifo_consume[2]
.sym 76628 basesoc_uart_rx_fifo_consume[3]
.sym 76630 $abc$38792$n7489
.sym 76635 $PACKER_VCC_NET
.sym 76636 $PACKER_VCC_NET
.sym 76638 $abc$38792$n7489
.sym 76644 $PACKER_VCC_NET
.sym 76646 basesoc_uart_rx_fifo_do_read
.sym 76647 basesoc_uart_rx_fifo_consume[0]
.sym 76648 $PACKER_VCC_NET
.sym 76650 basesoc_uart_rx_fifo_consume[1]
.sym 76651 $abc$38792$n5812_1
.sym 76652 $abc$38792$n5814_1
.sym 76653 $abc$38792$n4430
.sym 76654 $abc$38792$n5666_1
.sym 76655 $abc$38792$n5654_1
.sym 76656 $abc$38792$n5813_1
.sym 76657 $abc$38792$n4445_1
.sym 76658 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 76659 $PACKER_VCC_NET
.sym 76660 $PACKER_VCC_NET
.sym 76661 $PACKER_VCC_NET
.sym 76662 $PACKER_VCC_NET
.sym 76663 $PACKER_VCC_NET
.sym 76664 $PACKER_VCC_NET
.sym 76665 $abc$38792$n7489
.sym 76666 $abc$38792$n7489
.sym 76667 basesoc_uart_rx_fifo_consume[0]
.sym 76668 basesoc_uart_rx_fifo_consume[1]
.sym 76670 basesoc_uart_rx_fifo_consume[2]
.sym 76671 basesoc_uart_rx_fifo_consume[3]
.sym 76678 clk12_$glb_clk
.sym 76679 basesoc_uart_rx_fifo_do_read
.sym 76680 $PACKER_VCC_NET
.sym 76693 $abc$38792$n3935
.sym 76694 VexRiscv._zz_152_[7]
.sym 76696 $abc$38792$n7489
.sym 76697 VexRiscv._zz_130_[7]
.sym 76698 basesoc_dat_w[1]
.sym 76702 $abc$38792$n5689
.sym 76705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 76706 $abc$38792$n3356_1
.sym 76707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 76708 $abc$38792$n5816_1
.sym 76709 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 76710 VexRiscv._zz_152_[22]
.sym 76711 $abc$38792$n151
.sym 76712 $abc$38792$n5617
.sym 76713 VexRiscv._zz_49_[0]
.sym 76714 $abc$38792$n5617
.sym 76715 $abc$38792$n3432
.sym 76716 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76724 $abc$38792$n7489
.sym 76725 basesoc_uart_rx_fifo_produce[1]
.sym 76727 basesoc_uart_phy_source_payload_data[0]
.sym 76728 basesoc_uart_phy_source_payload_data[3]
.sym 76729 basesoc_uart_rx_fifo_produce[0]
.sym 76732 $abc$38792$n7489
.sym 76734 $PACKER_VCC_NET
.sym 76737 basesoc_uart_phy_source_payload_data[4]
.sym 76739 basesoc_uart_phy_source_payload_data[6]
.sym 76740 basesoc_uart_phy_source_payload_data[5]
.sym 76741 basesoc_uart_phy_source_payload_data[2]
.sym 76742 basesoc_uart_phy_source_payload_data[1]
.sym 76745 basesoc_uart_phy_source_payload_data[7]
.sym 76746 basesoc_uart_rx_fifo_produce[3]
.sym 76748 basesoc_uart_rx_fifo_wrport_we
.sym 76749 basesoc_uart_rx_fifo_produce[2]
.sym 76753 $abc$38792$n5815_1
.sym 76754 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 76755 $abc$38792$n5773_1
.sym 76756 VexRiscv._zz_36_[19]
.sym 76757 $abc$38792$n5792_1
.sym 76758 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 76759 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 76760 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 76761 $abc$38792$n7489
.sym 76762 $abc$38792$n7489
.sym 76763 $abc$38792$n7489
.sym 76764 $abc$38792$n7489
.sym 76765 $abc$38792$n7489
.sym 76766 $abc$38792$n7489
.sym 76767 $abc$38792$n7489
.sym 76768 $abc$38792$n7489
.sym 76769 basesoc_uart_rx_fifo_produce[0]
.sym 76770 basesoc_uart_rx_fifo_produce[1]
.sym 76772 basesoc_uart_rx_fifo_produce[2]
.sym 76773 basesoc_uart_rx_fifo_produce[3]
.sym 76780 clk12_$glb_clk
.sym 76781 basesoc_uart_rx_fifo_wrport_we
.sym 76782 basesoc_uart_phy_source_payload_data[0]
.sym 76783 basesoc_uart_phy_source_payload_data[1]
.sym 76784 basesoc_uart_phy_source_payload_data[2]
.sym 76785 basesoc_uart_phy_source_payload_data[3]
.sym 76786 basesoc_uart_phy_source_payload_data[4]
.sym 76787 basesoc_uart_phy_source_payload_data[5]
.sym 76788 basesoc_uart_phy_source_payload_data[6]
.sym 76789 basesoc_uart_phy_source_payload_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76797 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 76798 VexRiscv._zz_171_[0]
.sym 76800 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 76801 VexRiscv.CsrPlugin_hadException
.sym 76802 VexRiscv._zz_152_[5]
.sym 76804 $abc$38792$n5694_1
.sym 76806 $abc$38792$n3863
.sym 76807 basesoc_uart_rx_fifo_wrport_we
.sym 76808 VexRiscv._zz_152_[10]
.sym 76809 VexRiscv._zz_200_[22]
.sym 76810 VexRiscv._zz_130_[0]
.sym 76811 VexRiscv._zz_152_[6]
.sym 76812 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 76813 VexRiscv.execute_LightShifterPlugin_isActive
.sym 76814 basesoc_uart_rx_fifo_wrport_we
.sym 76815 VexRiscv._zz_152_[24]
.sym 76816 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 76817 VexRiscv._zz_152_[17]
.sym 76818 $abc$38792$n3800_1
.sym 76855 $abc$38792$n5825
.sym 76856 $abc$38792$n5835_1
.sym 76857 $abc$38792$n5834_1
.sym 76858 $abc$38792$n5863_1
.sym 76859 VexRiscv.lastStagePc[31]
.sym 76860 $abc$38792$n5865_1
.sym 76861 $abc$38792$n5728
.sym 76862 $abc$38792$n5864_1
.sym 76898 $abc$38792$n3430_1
.sym 76899 VexRiscv._zz_36_[7]
.sym 76901 basesoc_uart_tx_fifo_produce[0]
.sym 76903 $abc$38792$n5619
.sym 76904 $abc$38792$n4027_1
.sym 76907 VexRiscv._zz_49_[0]
.sym 76908 $PACKER_VCC_NET
.sym 76909 VexRiscv._zz_152_[25]
.sym 76910 VexRiscv._zz_36_[4]
.sym 76912 basesoc_timer0_reload_storage[29]
.sym 76913 VexRiscv._zz_41_[5]
.sym 76914 $abc$38792$n3871_1
.sym 76915 $abc$38792$n5597_1
.sym 76916 $abc$38792$n4301_1
.sym 76917 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 76918 $abc$38792$n3863
.sym 76919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 76920 $abc$38792$n7852
.sym 76957 por_rst
.sym 76958 rst1
.sym 76959 $abc$38792$n3861
.sym 76960 $abc$38792$n3882
.sym 76961 $abc$38792$n3833_1
.sym 76962 $abc$38792$n3862_1
.sym 76963 $abc$38792$n3869
.sym 76964 $abc$38792$n3876
.sym 77000 $abc$38792$n3432
.sym 77005 $abc$38792$n5594
.sym 77007 $abc$38792$n3432
.sym 77008 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 77009 $abc$38792$n4459_1
.sym 77010 VexRiscv._zz_152_[21]
.sym 77011 $abc$38792$n3361_1
.sym 77012 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 77013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 77014 $abc$38792$n3886_1
.sym 77015 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 77016 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77017 VexRiscv._zz_44_[0]
.sym 77018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 77019 VexRiscv._zz_152_[3]
.sym 77021 basesoc_dat_w[5]
.sym 77022 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77059 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 77060 $abc$38792$n5793_1
.sym 77061 $abc$38792$n5634_1
.sym 77062 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 77063 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 77064 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 77065 VexRiscv._zz_152_[10]
.sym 77066 $abc$38792$n5596_1
.sym 77100 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77101 VexRiscv.lastStagePc[25]
.sym 77102 $abc$38792$n5689
.sym 77103 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 77104 VexRiscv.decode_to_execute_RS2[21]
.sym 77106 VexRiscv._zz_152_[7]
.sym 77109 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77113 VexRiscv._zz_152_[22]
.sym 77114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 77115 $abc$38792$n5866_1
.sym 77116 $abc$38792$n5816_1
.sym 77117 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 77118 VexRiscv._zz_152_[30]
.sym 77119 $abc$38792$n151
.sym 77120 $abc$38792$n5596_1
.sym 77121 $abc$38792$n3356_1
.sym 77122 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 77123 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 77124 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77161 VexRiscv.decode_to_execute_RS2[9]
.sym 77162 VexRiscv._zz_288_[5]
.sym 77163 $abc$38792$n3356_1
.sym 77164 VexRiscv._zz_200_[9]
.sym 77165 VexRiscv._zz_41_[5]
.sym 77166 $abc$38792$n147
.sym 77167 $abc$38792$n3352_1
.sym 77168 $abc$38792$n5866_1
.sym 77200 $abc$38792$n4238_1
.sym 77203 VexRiscv._zz_152_[5]
.sym 77204 VexRiscv._zz_152_[10]
.sym 77206 VexRiscv._zz_171_[0]
.sym 77207 VexRiscv._zz_171_[0]
.sym 77208 VexRiscv._zz_171_[0]
.sym 77209 $abc$38792$n4203_1
.sym 77210 VexRiscv._zz_152_[21]
.sym 77211 VexRiscv._zz_152_[11]
.sym 77212 VexRiscv._zz_171_[0]
.sym 77213 VexRiscv._zz_41_[29]
.sym 77216 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 77217 VexRiscv._zz_200_[22]
.sym 77218 $abc$38792$n147
.sym 77219 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 77220 VexRiscv._zz_152_[22]
.sym 77221 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77222 VexRiscv._zz_152_[24]
.sym 77223 VexRiscv._zz_152_[10]
.sym 77224 VexRiscv._zz_152_[17]
.sym 77225 VexRiscv._zz_130_[0]
.sym 77226 VexRiscv._zz_152_[21]
.sym 77263 VexRiscv._zz_36_[18]
.sym 77264 $abc$38792$n5844_1
.sym 77265 $abc$38792$n5621
.sym 77266 VexRiscv.CsrPlugin_mtval[24]
.sym 77267 $abc$38792$n5595_1
.sym 77268 $abc$38792$n5729_1
.sym 77269 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 77270 VexRiscv.CsrPlugin_mtval[18]
.sym 77305 $abc$38792$n3363_1
.sym 77306 $abc$38792$n3352_1
.sym 77307 $abc$38792$n106
.sym 77309 count[2]
.sym 77310 $PACKER_VCC_NET
.sym 77311 $abc$38792$n2482
.sym 77312 VexRiscv.decode_to_execute_RS2[9]
.sym 77313 VexRiscv._zz_41_[21]
.sym 77314 $abc$38792$n5594
.sym 77316 $abc$38792$n3351_1
.sym 77317 $abc$38792$n3356_1
.sym 77318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 77319 VexRiscv._zz_36_[4]
.sym 77321 VexRiscv._zz_41_[5]
.sym 77322 $abc$38792$n5597_1
.sym 77323 $abc$38792$n3897
.sym 77324 $abc$38792$n2322
.sym 77325 $abc$38792$n4301_1
.sym 77326 VexRiscv.decode_to_execute_RS2[25]
.sym 77327 basesoc_timer0_reload_storage[29]
.sym 77328 VexRiscv._zz_152_[25]
.sym 77365 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 77366 $abc$38792$n5759_1
.sym 77367 VexRiscv._zz_152_[22]
.sym 77368 $abc$38792$n5760_1
.sym 77369 $abc$38792$n5622_1
.sym 77370 $abc$38792$n5836_1
.sym 77371 $abc$38792$n5837_1
.sym 77372 $abc$38792$n5740_1
.sym 77407 $abc$38792$n4304_1
.sym 77408 VexRiscv._zz_152_[0]
.sym 77409 VexRiscv._zz_36_[10]
.sym 77410 VexRiscv.CsrPlugin_mtval[24]
.sym 77411 $abc$38792$n7851
.sym 77412 $abc$38792$n5804_1
.sym 77413 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 77414 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 77415 $abc$38792$n3432
.sym 77417 $abc$38792$n118
.sym 77419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77420 VexRiscv._zz_41_[17]
.sym 77421 VexRiscv._zz_44_[0]
.sym 77422 basesoc_dat_w[5]
.sym 77423 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 77424 $abc$38792$n5837_1
.sym 77425 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 77426 VexRiscv.CsrPlugin_hadException
.sym 77427 VexRiscv._zz_152_[3]
.sym 77428 VexRiscv._zz_288_[2]
.sym 77429 $abc$38792$n3430_1
.sym 77430 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 77467 basesoc_timer0_load_storage[21]
.sym 77468 $abc$38792$n5888_1
.sym 77469 $abc$38792$n5887_1
.sym 77470 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 77471 $abc$38792$n5905_1
.sym 77472 VexRiscv._zz_152_[25]
.sym 77473 $abc$38792$n5906_1
.sym 77474 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 77509 $abc$38792$n116
.sym 77511 VexRiscv.decode_to_execute_RS2[8]
.sym 77512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 77513 VexRiscv._zz_44_[0]
.sym 77514 $abc$38792$n4259_1
.sym 77515 $abc$38792$n112
.sym 77517 VexRiscv.CsrPlugin_hadException
.sym 77521 VexRiscv._zz_152_[22]
.sym 77522 $abc$38792$n3432
.sym 77524 $abc$38792$n3430_1
.sym 77525 VexRiscv._zz_200_[25]
.sym 77526 VexRiscv._zz_152_[30]
.sym 77527 VexRiscv.decode_to_execute_RS2[18]
.sym 77528 $abc$38792$n5816_1
.sym 77529 $abc$38792$n4432
.sym 77530 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 77531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 77532 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77569 VexRiscv._zz_200_[25]
.sym 77570 VexRiscv.decode_to_execute_RS2[18]
.sym 77571 $abc$38792$n5856_1
.sym 77572 $abc$38792$n5857_1
.sym 77573 VexRiscv.decode_to_execute_RS2[25]
.sym 77574 VexRiscv._zz_200_[12]
.sym 77575 VexRiscv.decode_to_execute_RS2[12]
.sym 77576 $abc$38792$n5877_1
.sym 77611 VexRiscv._zz_171_[0]
.sym 77612 VexRiscv._zz_152_[12]
.sym 77614 VexRiscv._zz_171_[0]
.sym 77615 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 77616 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 77617 $abc$38792$n3897
.sym 77618 basesoc_timer0_load_storage[21]
.sym 77619 $abc$38792$n2312
.sym 77620 VexRiscv.CsrPlugin_mepc[16]
.sym 77621 $abc$38792$n4298_1
.sym 77623 $abc$38792$n5887_1
.sym 77624 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 77625 $abc$38792$n5798_1
.sym 77626 $abc$38792$n4307
.sym 77627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 77628 VexRiscv._zz_200_[30]
.sym 77629 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77630 VexRiscv._zz_152_[24]
.sym 77631 $abc$38792$n5906_1
.sym 77632 VexRiscv._zz_200_[25]
.sym 77633 VexRiscv._zz_130_[0]
.sym 77634 $abc$38792$n147
.sym 77671 VexRiscv.CsrPlugin_mtval[2]
.sym 77672 $abc$38792$n4295_1
.sym 77673 VexRiscv._zz_152_[30]
.sym 77674 $abc$38792$n5816_1
.sym 77675 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 77676 VexRiscv.CsrPlugin_mtval[26]
.sym 77677 VexRiscv._zz_36_[26]
.sym 77678 $abc$38792$n5878_1
.sym 77710 $abc$38792$n4353
.sym 77714 $abc$38792$n4216_1
.sym 77717 $abc$38792$n3430_1
.sym 77719 VexRiscv._zz_288_[1]
.sym 77720 VexRiscv._zz_153_
.sym 77721 VexRiscv.CsrPlugin_mepc[23]
.sym 77722 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 77724 $abc$38792$n5856_1
.sym 77725 $abc$38792$n5597_1
.sym 77726 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 77727 basesoc_timer0_reload_storage[29]
.sym 77728 VexRiscv._zz_41_[24]
.sym 77729 VexRiscv.decode_to_execute_RS2[25]
.sym 77731 $abc$38792$n4203_1
.sym 77732 $abc$38792$n2322
.sym 77734 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 77735 VexRiscv._zz_36_[4]
.sym 77736 VexRiscv.decode_to_execute_RS2[30]
.sym 77773 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 77774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77775 $abc$38792$n5928_1
.sym 77776 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 77777 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 77778 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 77779 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 77780 VexRiscv._zz_36_[30]
.sym 77813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 77815 VexRiscv._zz_130_[4]
.sym 77816 $PACKER_GND_NET
.sym 77817 VexRiscv._zz_200_[19]
.sym 77818 $abc$38792$n5667_1
.sym 77819 VexRiscv._zz_152_[26]
.sym 77820 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 77821 VexRiscv.decode_to_execute_RS2[24]
.sym 77823 $abc$38792$n4493_1
.sym 77824 $abc$38792$n4296_1
.sym 77825 VexRiscv.decode_to_execute_RS2[16]
.sym 77826 VexRiscv._zz_152_[30]
.sym 77827 VexRiscv._zz_200_[18]
.sym 77829 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 77830 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 77831 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 77832 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 77833 VexRiscv.CsrPlugin_hadException
.sym 77834 VexRiscv._zz_44_[0]
.sym 77835 VexRiscv.execute_to_memory_IS_DIV
.sym 77836 $abc$38792$n5921_1
.sym 77837 VexRiscv._zz_200_[4]
.sym 77838 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77875 $abc$38792$n5434
.sym 77876 $abc$38792$n5986_1
.sym 77877 VexRiscv._zz_200_[30]
.sym 77878 VexRiscv._zz_200_[4]
.sym 77879 $abc$38792$n5711_1
.sym 77880 VexRiscv.decode_to_execute_RS2[30]
.sym 77881 VexRiscv._zz_200_[18]
.sym 77882 VexRiscv._zz_35_[9]
.sym 77917 VexRiscv.CsrPlugin_hadException
.sym 77918 $abc$38792$n4203_1
.sym 77920 $abc$38792$n4201_1
.sym 77921 VexRiscv._zz_152_[23]
.sym 77922 VexRiscv.CsrPlugin_hadException
.sym 77924 VexRiscv._zz_44_[0]
.sym 77926 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 77929 $abc$38792$n3430_1
.sym 77930 $abc$38792$n3432
.sym 77932 $abc$38792$n5951_1
.sym 77933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 77934 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 77935 VexRiscv._zz_35_[12]
.sym 77936 VexRiscv._zz_79_[9]
.sym 77938 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 77939 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 77940 $abc$38792$n6022_1
.sym 77977 $abc$38792$n5988_1
.sym 77978 $abc$38792$n5966_1
.sym 77979 $abc$38792$n5724_1
.sym 77980 $abc$38792$n5987_1
.sym 77981 $abc$38792$n5998_1
.sym 77982 basesoc_timer0_reload_storage[29]
.sym 77983 basesoc_timer0_reload_storage[25]
.sym 77984 $abc$38792$n5992_1
.sym 78019 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 78020 VexRiscv._zz_288_[0]
.sym 78021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 78024 $abc$38792$n2312
.sym 78025 VexRiscv.CsrPlugin_mtval[12]
.sym 78026 VexRiscv._zz_288_[0]
.sym 78027 $abc$38792$n7852
.sym 78028 basesoc_dat_w[2]
.sym 78029 basesoc_timer0_load_storage[23]
.sym 78030 $abc$38792$n7852
.sym 78031 VexRiscv._zz_200_[30]
.sym 78032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 78033 $abc$38792$n5798_1
.sym 78034 $abc$38792$n5745_1
.sym 78035 $abc$38792$n5947_1
.sym 78036 $abc$38792$n5712_1
.sym 78037 VexRiscv._zz_217_[10]
.sym 78038 VexRiscv._zz_164_[9]
.sym 78040 $abc$38792$n7424
.sym 78041 VexRiscv._zz_216_[14]
.sym 78042 VexRiscv._zz_79_[13]
.sym 78048 VexRiscv._zz_79_[13]
.sym 78049 $PACKER_VCC_NET
.sym 78050 $abc$38792$n7424
.sym 78051 $PACKER_VCC_NET
.sym 78053 VexRiscv._zz_79_[8]
.sym 78058 VexRiscv._zz_79_[10]
.sym 78059 VexRiscv._zz_79_[15]
.sym 78064 VexRiscv._zz_79_[11]
.sym 78066 VexRiscv._zz_94_[17]
.sym 78069 VexRiscv._zz_94_[18]
.sym 78070 VexRiscv._zz_94_[19]
.sym 78071 VexRiscv._zz_94_[15]
.sym 78072 VexRiscv._zz_79_[12]
.sym 78074 $abc$38792$n7424
.sym 78075 VexRiscv._zz_79_[9]
.sym 78076 VexRiscv._zz_94_[16]
.sym 78078 VexRiscv._zz_79_[14]
.sym 78079 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 78080 VexRiscv._zz_79_[18]
.sym 78081 $abc$38792$n6023_1
.sym 78082 $abc$38792$n5744_1
.sym 78083 $abc$38792$n5562
.sym 78084 $abc$38792$n6022_1
.sym 78085 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 78086 $abc$38792$n5798_1
.sym 78087 $abc$38792$n7424
.sym 78088 $abc$38792$n7424
.sym 78089 $abc$38792$n7424
.sym 78090 $abc$38792$n7424
.sym 78091 $abc$38792$n7424
.sym 78092 $abc$38792$n7424
.sym 78093 $abc$38792$n7424
.sym 78094 $abc$38792$n7424
.sym 78095 VexRiscv._zz_94_[15]
.sym 78096 VexRiscv._zz_94_[16]
.sym 78098 VexRiscv._zz_94_[17]
.sym 78099 VexRiscv._zz_94_[18]
.sym 78100 VexRiscv._zz_94_[19]
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 VexRiscv._zz_79_[10]
.sym 78110 VexRiscv._zz_79_[11]
.sym 78111 VexRiscv._zz_79_[12]
.sym 78112 VexRiscv._zz_79_[13]
.sym 78113 VexRiscv._zz_79_[14]
.sym 78114 VexRiscv._zz_79_[15]
.sym 78115 VexRiscv._zz_79_[8]
.sym 78116 VexRiscv._zz_79_[9]
.sym 78120 user_sw0
.sym 78122 $abc$38792$n2482
.sym 78123 VexRiscv.CsrPlugin_hadException
.sym 78128 $abc$38792$n2482
.sym 78129 VexRiscv._zz_288_[10]
.sym 78131 basesoc_dat_w[1]
.sym 78133 VexRiscv._zz_79_[4]
.sym 78134 $abc$38792$n5556
.sym 78135 VexRiscv.memory_arbitration_isValid
.sym 78136 VexRiscv._zz_216_[12]
.sym 78137 VexRiscv._zz_79_[5]
.sym 78138 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 78139 basesoc_timer0_reload_storage[29]
.sym 78140 $abc$38792$n2322
.sym 78141 VexRiscv.memory_arbitration_isValid
.sym 78142 VexRiscv._zz_79_[4]
.sym 78143 $abc$38792$n5992_1
.sym 78144 VexRiscv._zz_164_[27]
.sym 78154 VexRiscv._zz_79_[5]
.sym 78155 VexRiscv._zz_50_[10]
.sym 78156 VexRiscv._zz_79_[7]
.sym 78159 VexRiscv._zz_79_[1]
.sym 78160 VexRiscv._zz_50_[8]
.sym 78161 VexRiscv._zz_50_[7]
.sym 78162 VexRiscv._zz_79_[6]
.sym 78163 VexRiscv._zz_50_[11]
.sym 78165 VexRiscv._zz_79_[4]
.sym 78167 VexRiscv._zz_52_
.sym 78168 VexRiscv._zz_50_[9]
.sym 78169 $PACKER_VCC_NET
.sym 78171 VexRiscv._zz_79_[0]
.sym 78174 $abc$38792$n7424
.sym 78175 $abc$38792$n7424
.sym 78177 VexRiscv._zz_79_[3]
.sym 78178 VexRiscv._zz_79_[2]
.sym 78181 $abc$38792$n5891_1
.sym 78182 $abc$38792$n6024_1
.sym 78183 $abc$38792$n6059_1
.sym 78184 $abc$38792$n6058_1
.sym 78185 VexRiscv.lastStagePc[0]
.sym 78186 $abc$38792$n5892_1
.sym 78187 $abc$38792$n6060_1
.sym 78188 $abc$38792$n2180
.sym 78189 $abc$38792$n7424
.sym 78190 $abc$38792$n7424
.sym 78191 $abc$38792$n7424
.sym 78192 $abc$38792$n7424
.sym 78193 $abc$38792$n7424
.sym 78194 $abc$38792$n7424
.sym 78195 $abc$38792$n7424
.sym 78196 $abc$38792$n7424
.sym 78197 VexRiscv._zz_50_[7]
.sym 78198 VexRiscv._zz_50_[8]
.sym 78200 VexRiscv._zz_50_[9]
.sym 78201 VexRiscv._zz_50_[10]
.sym 78202 VexRiscv._zz_50_[11]
.sym 78208 clk12_$glb_clk
.sym 78209 VexRiscv._zz_52_
.sym 78210 VexRiscv._zz_79_[0]
.sym 78211 VexRiscv._zz_79_[1]
.sym 78212 VexRiscv._zz_79_[2]
.sym 78213 VexRiscv._zz_79_[3]
.sym 78214 VexRiscv._zz_79_[4]
.sym 78215 VexRiscv._zz_79_[5]
.sym 78216 VexRiscv._zz_79_[6]
.sym 78217 VexRiscv._zz_79_[7]
.sym 78218 $PACKER_VCC_NET
.sym 78226 VexRiscv._zz_50_[8]
.sym 78227 VexRiscv._zz_35_[18]
.sym 78228 $abc$38792$n2471
.sym 78229 VexRiscv._zz_216_[5]
.sym 78235 $PACKER_VCC_NET
.sym 78236 $abc$38792$n5921_1
.sym 78237 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 78238 VexRiscv._zz_216_[4]
.sym 78239 VexRiscv._zz_79_[25]
.sym 78240 $abc$38792$n7424
.sym 78242 VexRiscv.execute_to_memory_IS_DIV
.sym 78243 VexRiscv._zz_217_[27]
.sym 78244 VexRiscv._zz_79_[2]
.sym 78245 VexRiscv._zz_79_[26]
.sym 78246 $PACKER_VCC_NET
.sym 78251 VexRiscv._zz_79_[26]
.sym 78253 VexRiscv._zz_79_[30]
.sym 78255 $abc$38792$n7424
.sym 78256 VexRiscv._zz_79_[25]
.sym 78263 $abc$38792$n7424
.sym 78264 $PACKER_VCC_NET
.sym 78267 VexRiscv._zz_79_[28]
.sym 78269 $PACKER_VCC_NET
.sym 78270 VexRiscv._zz_79_[27]
.sym 78271 VexRiscv._zz_79_[24]
.sym 78272 VexRiscv._zz_79_[31]
.sym 78273 VexRiscv._zz_94_[18]
.sym 78274 VexRiscv._zz_94_[19]
.sym 78275 VexRiscv._zz_94_[15]
.sym 78277 VexRiscv._zz_94_[17]
.sym 78279 VexRiscv._zz_79_[29]
.sym 78280 VexRiscv._zz_94_[16]
.sym 78283 VexRiscv._zz_79_[25]
.sym 78284 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 78285 $abc$38792$n5576_1
.sym 78286 $abc$38792$n6051_1
.sym 78287 $abc$38792$n5870_1
.sym 78288 VexRiscv._zz_35_[25]
.sym 78289 $abc$38792$n6052_1
.sym 78290 $abc$38792$n6050
.sym 78291 $abc$38792$n7424
.sym 78292 $abc$38792$n7424
.sym 78293 $abc$38792$n7424
.sym 78294 $abc$38792$n7424
.sym 78295 $abc$38792$n7424
.sym 78296 $abc$38792$n7424
.sym 78297 $abc$38792$n7424
.sym 78298 $abc$38792$n7424
.sym 78299 VexRiscv._zz_94_[15]
.sym 78300 VexRiscv._zz_94_[16]
.sym 78302 VexRiscv._zz_94_[17]
.sym 78303 VexRiscv._zz_94_[18]
.sym 78304 VexRiscv._zz_94_[19]
.sym 78310 clk12_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78313 VexRiscv._zz_79_[26]
.sym 78314 VexRiscv._zz_79_[27]
.sym 78315 VexRiscv._zz_79_[28]
.sym 78316 VexRiscv._zz_79_[29]
.sym 78317 VexRiscv._zz_79_[30]
.sym 78318 VexRiscv._zz_79_[31]
.sym 78319 VexRiscv._zz_79_[24]
.sym 78320 VexRiscv._zz_79_[25]
.sym 78326 VexRiscv._zz_79_[22]
.sym 78328 $abc$38792$n6058_1
.sym 78329 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 78330 $abc$38792$n5606
.sym 78331 basesoc_uart_phy_sink_valid
.sym 78332 $PACKER_VCC_NET
.sym 78335 VexRiscv._zz_41_[4]
.sym 78337 VexRiscv._zz_79_[24]
.sym 78338 VexRiscv._zz_216_[29]
.sym 78340 $abc$38792$n5951_1
.sym 78341 VexRiscv._zz_79_[9]
.sym 78342 $abc$38792$n6429_1
.sym 78343 $abc$38792$n7424
.sym 78344 VexRiscv._zz_35_[27]
.sym 78346 VexRiscv._zz_79_[18]
.sym 78347 $abc$38792$n2180
.sym 78348 VexRiscv._zz_216_[24]
.sym 78355 VexRiscv._zz_52_
.sym 78356 VexRiscv._zz_50_[9]
.sym 78357 VexRiscv._zz_50_[8]
.sym 78359 VexRiscv._zz_79_[20]
.sym 78360 $abc$38792$n7424
.sym 78361 VexRiscv._zz_50_[7]
.sym 78363 VexRiscv._zz_79_[19]
.sym 78368 VexRiscv._zz_79_[22]
.sym 78369 VexRiscv._zz_79_[18]
.sym 78371 VexRiscv._zz_79_[16]
.sym 78373 $PACKER_VCC_NET
.sym 78374 VexRiscv._zz_50_[11]
.sym 78375 VexRiscv._zz_50_[10]
.sym 78376 VexRiscv._zz_79_[17]
.sym 78377 VexRiscv._zz_79_[23]
.sym 78378 $abc$38792$n7424
.sym 78383 VexRiscv._zz_79_[21]
.sym 78385 $abc$38792$n5871_1
.sym 78386 $abc$38792$n5831_1
.sym 78387 VexRiscv._zz_79_[16]
.sym 78388 $abc$38792$n5913_1
.sym 78389 VexRiscv._zz_164_[21]
.sym 78390 VexRiscv._zz_164_[25]
.sym 78391 $abc$38792$n5872_1
.sym 78392 $abc$38792$n5558
.sym 78393 $abc$38792$n7424
.sym 78394 $abc$38792$n7424
.sym 78395 $abc$38792$n7424
.sym 78396 $abc$38792$n7424
.sym 78397 $abc$38792$n7424
.sym 78398 $abc$38792$n7424
.sym 78399 $abc$38792$n7424
.sym 78400 $abc$38792$n7424
.sym 78401 VexRiscv._zz_50_[7]
.sym 78402 VexRiscv._zz_50_[8]
.sym 78404 VexRiscv._zz_50_[9]
.sym 78405 VexRiscv._zz_50_[10]
.sym 78406 VexRiscv._zz_50_[11]
.sym 78412 clk12_$glb_clk
.sym 78413 VexRiscv._zz_52_
.sym 78414 VexRiscv._zz_79_[16]
.sym 78415 VexRiscv._zz_79_[17]
.sym 78416 VexRiscv._zz_79_[18]
.sym 78417 VexRiscv._zz_79_[19]
.sym 78418 VexRiscv._zz_79_[20]
.sym 78419 VexRiscv._zz_79_[21]
.sym 78420 VexRiscv._zz_79_[22]
.sym 78421 VexRiscv._zz_79_[23]
.sym 78422 $PACKER_VCC_NET
.sym 78427 VexRiscv._zz_50_[7]
.sym 78428 VexRiscv._zz_216_[30]
.sym 78429 VexRiscv._zz_52_
.sym 78430 VexRiscv.CsrPlugin_mepc[3]
.sym 78431 VexRiscv._zz_35_[19]
.sym 78432 $abc$38792$n5947_1
.sym 78433 VexRiscv._zz_50_[8]
.sym 78434 VexRiscv._zz_35_[19]
.sym 78435 VexRiscv._zz_216_[20]
.sym 78436 $abc$38792$n5951_1
.sym 78437 VexRiscv._zz_216_[19]
.sym 78439 $abc$38792$n5712_1
.sym 78442 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 78443 $abc$38792$n7424
.sym 78444 VexRiscv._zz_50_[10]
.sym 78445 VexRiscv._zz_79_[17]
.sym 78446 $abc$38792$n5745_1
.sym 78447 $abc$38792$n5947_1
.sym 78448 VexRiscv._zz_216_[17]
.sym 78449 VexRiscv._zz_217_[10]
.sym 78450 VexRiscv._zz_164_[9]
.sym 78455 VexRiscv._zz_79_[28]
.sym 78457 $PACKER_VCC_NET
.sym 78459 VexRiscv._zz_94_[23]
.sym 78462 VexRiscv._zz_79_[31]
.sym 78463 VexRiscv._zz_79_[25]
.sym 78467 $abc$38792$n7424
.sym 78468 $PACKER_VCC_NET
.sym 78469 VexRiscv._zz_79_[27]
.sym 78473 VexRiscv._zz_94_[21]
.sym 78474 VexRiscv._zz_94_[24]
.sym 78475 VexRiscv._zz_79_[24]
.sym 78476 VexRiscv._zz_94_[22]
.sym 78477 VexRiscv._zz_79_[26]
.sym 78479 VexRiscv._zz_94_[20]
.sym 78481 $abc$38792$n7424
.sym 78482 $abc$38792$n7424
.sym 78483 VexRiscv._zz_79_[29]
.sym 78484 VexRiscv._zz_79_[30]
.sym 78487 $abc$38792$n5861_1
.sym 78488 $abc$38792$n6067
.sym 78489 $abc$38792$n6068
.sym 78490 VexRiscv._zz_164_[24]
.sym 78491 VexRiscv._zz_79_[24]
.sym 78492 $abc$38792$n6048_1
.sym 78493 $abc$38792$n5712_1
.sym 78494 VexRiscv._zz_164_[29]
.sym 78495 $abc$38792$n7424
.sym 78496 $abc$38792$n7424
.sym 78497 $abc$38792$n7424
.sym 78498 $abc$38792$n7424
.sym 78499 $abc$38792$n7424
.sym 78500 $abc$38792$n7424
.sym 78501 $abc$38792$n7424
.sym 78502 $abc$38792$n7424
.sym 78503 VexRiscv._zz_94_[20]
.sym 78504 VexRiscv._zz_94_[21]
.sym 78506 VexRiscv._zz_94_[22]
.sym 78507 VexRiscv._zz_94_[23]
.sym 78508 VexRiscv._zz_94_[24]
.sym 78514 clk12_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78517 VexRiscv._zz_79_[26]
.sym 78518 VexRiscv._zz_79_[27]
.sym 78519 VexRiscv._zz_79_[28]
.sym 78520 VexRiscv._zz_79_[29]
.sym 78521 VexRiscv._zz_79_[30]
.sym 78522 VexRiscv._zz_79_[31]
.sym 78523 VexRiscv._zz_79_[24]
.sym 78524 VexRiscv._zz_79_[25]
.sym 78533 VexRiscv._zz_217_[30]
.sym 78534 VexRiscv._zz_79_[20]
.sym 78535 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 78537 VexRiscv._zz_79_[27]
.sym 78538 VexRiscv._zz_79_[19]
.sym 78540 VexRiscv._zz_35_[20]
.sym 78541 VexRiscv._zz_79_[4]
.sym 78542 $abc$38792$n5556
.sym 78543 VexRiscv._zz_79_[21]
.sym 78545 VexRiscv._zz_217_[17]
.sym 78548 VexRiscv._zz_79_[12]
.sym 78550 VexRiscv._zz_79_[30]
.sym 78552 VexRiscv._zz_216_[12]
.sym 78557 VexRiscv._zz_50_[8]
.sym 78559 VexRiscv._zz_79_[16]
.sym 78560 VexRiscv._zz_79_[21]
.sym 78561 VexRiscv._zz_79_[22]
.sym 78562 VexRiscv._zz_50_[11]
.sym 78567 VexRiscv._zz_50_[9]
.sym 78568 VexRiscv._zz_79_[20]
.sym 78570 $PACKER_VCC_NET
.sym 78573 VexRiscv._zz_79_[18]
.sym 78575 VexRiscv._zz_52_
.sym 78577 $abc$38792$n7424
.sym 78580 VexRiscv._zz_79_[19]
.sym 78581 VexRiscv._zz_79_[23]
.sym 78582 VexRiscv._zz_50_[10]
.sym 78583 VexRiscv._zz_79_[17]
.sym 78585 VexRiscv._zz_50_[7]
.sym 78587 $abc$38792$n7424
.sym 78589 $abc$38792$n5999
.sym 78590 $abc$38792$n6000_1
.sym 78591 $abc$38792$n5713
.sym 78592 $abc$38792$n5745_1
.sym 78593 $abc$38792$n5746_1
.sym 78594 VexRiscv._zz_164_[9]
.sym 78595 $abc$38792$n5657_1
.sym 78596 VexRiscv._zz_164_[12]
.sym 78597 $abc$38792$n7424
.sym 78598 $abc$38792$n7424
.sym 78599 $abc$38792$n7424
.sym 78600 $abc$38792$n7424
.sym 78601 $abc$38792$n7424
.sym 78602 $abc$38792$n7424
.sym 78603 $abc$38792$n7424
.sym 78604 $abc$38792$n7424
.sym 78605 VexRiscv._zz_50_[7]
.sym 78606 VexRiscv._zz_50_[8]
.sym 78608 VexRiscv._zz_50_[9]
.sym 78609 VexRiscv._zz_50_[10]
.sym 78610 VexRiscv._zz_50_[11]
.sym 78616 clk12_$glb_clk
.sym 78617 VexRiscv._zz_52_
.sym 78618 VexRiscv._zz_79_[16]
.sym 78619 VexRiscv._zz_79_[17]
.sym 78620 VexRiscv._zz_79_[18]
.sym 78621 VexRiscv._zz_79_[19]
.sym 78622 VexRiscv._zz_79_[20]
.sym 78623 VexRiscv._zz_79_[21]
.sym 78624 VexRiscv._zz_79_[22]
.sym 78625 VexRiscv._zz_79_[23]
.sym 78626 $PACKER_VCC_NET
.sym 78627 VexRiscv._zz_217_[19]
.sym 78631 VexRiscv._zz_50_[8]
.sym 78633 VexRiscv._zz_50_[9]
.sym 78635 VexRiscv._zz_217_[22]
.sym 78636 VexRiscv._zz_79_[20]
.sym 78639 VexRiscv._zz_217_[20]
.sym 78640 $abc$38792$n6067
.sym 78641 VexRiscv._zz_321_
.sym 78643 $abc$38792$n7424
.sym 78646 VexRiscv._zz_79_[19]
.sym 78648 VexRiscv._zz_79_[2]
.sym 78650 VexRiscv._zz_79_[29]
.sym 78654 VexRiscv._zz_217_[16]
.sym 78661 $PACKER_VCC_NET
.sym 78663 VexRiscv._zz_79_[10]
.sym 78665 VexRiscv._zz_79_[8]
.sym 78666 VexRiscv._zz_79_[11]
.sym 78671 VexRiscv._zz_79_[13]
.sym 78672 $PACKER_VCC_NET
.sym 78674 VexRiscv._zz_79_[14]
.sym 78676 VexRiscv._zz_79_[15]
.sym 78677 VexRiscv._zz_94_[21]
.sym 78678 VexRiscv._zz_94_[24]
.sym 78679 VexRiscv._zz_94_[23]
.sym 78680 VexRiscv._zz_94_[22]
.sym 78681 $abc$38792$n7424
.sym 78683 VexRiscv._zz_94_[20]
.sym 78686 VexRiscv._zz_79_[12]
.sym 78687 VexRiscv._zz_79_[9]
.sym 78689 $abc$38792$n7424
.sym 78696 VexRiscv._zz_150_
.sym 78697 $abc$38792$n7424
.sym 78698 VexRiscv.reset
.sym 78699 $abc$38792$n7424
.sym 78700 $abc$38792$n7424
.sym 78701 $abc$38792$n7424
.sym 78702 $abc$38792$n7424
.sym 78703 $abc$38792$n7424
.sym 78704 $abc$38792$n7424
.sym 78705 $abc$38792$n7424
.sym 78706 $abc$38792$n7424
.sym 78707 VexRiscv._zz_94_[20]
.sym 78708 VexRiscv._zz_94_[21]
.sym 78710 VexRiscv._zz_94_[22]
.sym 78711 VexRiscv._zz_94_[23]
.sym 78712 VexRiscv._zz_94_[24]
.sym 78718 clk12_$glb_clk
.sym 78719 $PACKER_VCC_NET
.sym 78720 $PACKER_VCC_NET
.sym 78721 VexRiscv._zz_79_[10]
.sym 78722 VexRiscv._zz_79_[11]
.sym 78723 VexRiscv._zz_79_[12]
.sym 78724 VexRiscv._zz_79_[13]
.sym 78725 VexRiscv._zz_79_[14]
.sym 78726 VexRiscv._zz_79_[15]
.sym 78727 VexRiscv._zz_79_[8]
.sym 78728 VexRiscv._zz_79_[9]
.sym 78734 $abc$38792$n5943_1
.sym 78735 $abc$38792$n5947_1
.sym 78737 $PACKER_VCC_NET
.sym 78738 $abc$38792$n5606
.sym 78740 $PACKER_VCC_NET
.sym 78742 VexRiscv._zz_79_[11]
.sym 78747 $abc$38792$n6429_1
.sym 78749 VexRiscv._zz_79_[9]
.sym 78750 $abc$38792$n7424
.sym 78754 VexRiscv._zz_79_[0]
.sym 78756 VexRiscv._zz_79_[6]
.sym 78763 VexRiscv._zz_52_
.sym 78768 VexRiscv._zz_50_[9]
.sym 78769 VexRiscv._zz_79_[7]
.sym 78770 VexRiscv._zz_79_[4]
.sym 78771 VexRiscv._zz_50_[7]
.sym 78772 VexRiscv._zz_50_[8]
.sym 78773 VexRiscv._zz_79_[3]
.sym 78774 $PACKER_VCC_NET
.sym 78777 VexRiscv._zz_79_[0]
.sym 78779 VexRiscv._zz_79_[6]
.sym 78780 VexRiscv._zz_79_[1]
.sym 78783 $abc$38792$n7424
.sym 78785 VexRiscv._zz_50_[11]
.sym 78786 VexRiscv._zz_79_[2]
.sym 78789 VexRiscv._zz_79_[5]
.sym 78791 $abc$38792$n7424
.sym 78792 VexRiscv._zz_50_[10]
.sym 78797 $abc$38792$n7424
.sym 78798 $abc$38792$n7424
.sym 78799 $abc$38792$n7424
.sym 78800 $abc$38792$n7424
.sym 78801 $abc$38792$n7424
.sym 78802 $abc$38792$n7424
.sym 78803 $abc$38792$n7424
.sym 78804 $abc$38792$n7424
.sym 78805 VexRiscv._zz_50_[7]
.sym 78806 VexRiscv._zz_50_[8]
.sym 78808 VexRiscv._zz_50_[9]
.sym 78809 VexRiscv._zz_50_[10]
.sym 78810 VexRiscv._zz_50_[11]
.sym 78816 clk12_$glb_clk
.sym 78817 VexRiscv._zz_52_
.sym 78818 VexRiscv._zz_79_[0]
.sym 78819 VexRiscv._zz_79_[1]
.sym 78820 VexRiscv._zz_79_[2]
.sym 78821 VexRiscv._zz_79_[3]
.sym 78822 VexRiscv._zz_79_[4]
.sym 78823 VexRiscv._zz_79_[5]
.sym 78824 VexRiscv._zz_79_[6]
.sym 78825 VexRiscv._zz_79_[7]
.sym 78826 $PACKER_VCC_NET
.sym 78831 VexRiscv._zz_79_[7]
.sym 78832 $abc$38792$n7424
.sym 78833 VexRiscv._zz_50_[7]
.sym 78834 VexRiscv._zz_50_[8]
.sym 78837 VexRiscv._zz_217_[5]
.sym 78838 $PACKER_VCC_NET
.sym 78839 basesoc_uart_phy_tx_reg[0]
.sym 78840 VexRiscv._zz_50_[9]
.sym 78842 VexRiscv._zz_52_
.sym 78846 VexRiscv._zz_217_[4]
.sym 78847 VexRiscv._zz_50_[11]
.sym 78851 $abc$38792$n7424
.sym 78854 VexRiscv._zz_50_[10]
.sym 78867 VexRiscv.reset
.sym 78884 VexRiscv.reset
.sym 78933 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 78937 $abc$38792$n2180
.sym 78941 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 78946 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 78955 array_muxed0[2]
.sym 78967 $abc$38792$n6150_1
.sym 78968 $abc$38792$n6156_1
.sym 78970 spiflash_bus_dat_r[18]
.sym 78972 spiflash_bus_dat_r[16]
.sym 78975 spiflash_bus_dat_r[21]
.sym 78977 spiflash_bus_dat_r[19]
.sym 78978 $abc$38792$n6152_1
.sym 78980 $abc$38792$n6146_1
.sym 78981 $abc$38792$n6166_1
.sym 78982 $abc$38792$n4898_1
.sym 78988 spiflash_bus_dat_r[26]
.sym 78990 slave_sel_r[1]
.sym 78996 array_muxed1[31]
.sym 79004 spiflash_bus_dat_r[16]
.sym 79005 $abc$38792$n6146_1
.sym 79007 slave_sel_r[1]
.sym 79011 $abc$38792$n4898_1
.sym 79012 array_muxed1[31]
.sym 79017 slave_sel_r[1]
.sym 79018 spiflash_bus_dat_r[26]
.sym 79019 $abc$38792$n6166_1
.sym 79023 spiflash_bus_dat_r[21]
.sym 79024 slave_sel_r[1]
.sym 79025 $abc$38792$n6156_1
.sym 79028 spiflash_bus_dat_r[18]
.sym 79029 $abc$38792$n6150_1
.sym 79031 slave_sel_r[1]
.sym 79040 spiflash_bus_dat_r[19]
.sym 79041 slave_sel_r[1]
.sym 79043 $abc$38792$n6152_1
.sym 79045 clk12_$glb_clk
.sym 79046 $abc$38792$n147_$glb_sr
.sym 79051 basesoc_counter[1]
.sym 79052 basesoc_counter[0]
.sym 79061 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 79062 VexRiscv._zz_193_
.sym 79064 array_muxed1[19]
.sym 79065 spram_datain11[3]
.sym 79066 $abc$38792$n6154_1
.sym 79067 spiflash_cs_n
.sym 79068 $abc$38792$n6176_1
.sym 79069 spram_datain11[15]
.sym 79070 array_muxed1[21]
.sym 79071 spram_datain11[8]
.sym 79072 $abc$38792$n6174_1
.sym 79073 $abc$38792$n6164_1
.sym 79074 slave_sel_r[2]
.sym 79091 VexRiscv._zz_130_[5]
.sym 79095 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 79121 $abc$38792$n6166_1
.sym 79130 $abc$38792$n2154
.sym 79144 basesoc_counter[1]
.sym 79145 basesoc_counter[0]
.sym 79146 sys_rst
.sym 79173 sys_rst
.sym 79175 basesoc_counter[1]
.sym 79203 basesoc_counter[0]
.sym 79206 basesoc_counter[1]
.sym 79207 $abc$38792$n2154
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79210 VexRiscv.CsrPlugin_mepc[5]
.sym 79211 $abc$38792$n3309
.sym 79213 $abc$38792$n4410
.sym 79214 VexRiscv.CsrPlugin_mepc[28]
.sym 79220 $abc$38792$n3361_1
.sym 79223 array_muxed0[7]
.sym 79228 spiflash_clk
.sym 79229 $abc$38792$n5343
.sym 79230 array_muxed0[10]
.sym 79235 VexRiscv.lastStagePc[5]
.sym 79238 basesoc_timer0_load_storage[31]
.sym 79258 spiflash_bus_ack
.sym 79266 basesoc_bus_wishbone_ack
.sym 79272 $abc$38792$n6104_1
.sym 79277 spram_bus_ack
.sym 79297 spram_bus_ack
.sym 79299 $abc$38792$n6104_1
.sym 79302 spram_bus_ack
.sym 79303 basesoc_bus_wishbone_ack
.sym 79304 spiflash_bus_ack
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79333 VexRiscv._zz_201_[5]
.sym 79334 $abc$38792$n4364
.sym 79335 VexRiscv._zz_201_[28]
.sym 79336 $abc$38792$n4302_1
.sym 79337 $abc$38792$n3951
.sym 79339 $abc$38792$n4228_1
.sym 79340 $abc$38792$n4082
.sym 79343 $abc$38792$n5793_1
.sym 79344 VexRiscv.decode_to_execute_RS2[9]
.sym 79345 $abc$38792$n6172_1
.sym 79348 $abc$38792$n6170_1
.sym 79351 array_muxed0[4]
.sym 79352 $abc$38792$n4353
.sym 79353 basesoc_uart_eventmanager_pending_w[0]
.sym 79354 $abc$38792$n3309
.sym 79355 array_muxed0[2]
.sym 79356 array_muxed0[10]
.sym 79357 basesoc_adr[0]
.sym 79359 $abc$38792$n3713_1
.sym 79361 $abc$38792$n5665
.sym 79363 $abc$38792$n5594
.sym 79365 $abc$38792$n5618_1
.sym 79367 VexRiscv._zz_152_[28]
.sym 79374 VexRiscv._zz_152_[28]
.sym 79378 VexRiscv.CsrPlugin_mtval[28]
.sym 79391 basesoc_ctrl_reset_reset_r
.sym 79392 VexRiscv._zz_171_[1]
.sym 79393 $abc$38792$n4302_1
.sym 79394 $abc$38792$n4203_1
.sym 79401 $abc$38792$n2322
.sym 79402 $abc$38792$n4301_1
.sym 79404 VexRiscv._zz_171_[0]
.sym 79419 VexRiscv._zz_171_[1]
.sym 79420 VexRiscv._zz_171_[0]
.sym 79421 VexRiscv._zz_152_[28]
.sym 79422 $abc$38792$n4301_1
.sym 79431 $abc$38792$n4203_1
.sym 79433 VexRiscv.CsrPlugin_mtval[28]
.sym 79434 $abc$38792$n4302_1
.sym 79439 basesoc_ctrl_reset_reset_r
.sym 79453 $abc$38792$n2322
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79456 $abc$38792$n5643_1
.sym 79457 VexRiscv._zz_201_[6]
.sym 79458 $abc$38792$n5644
.sym 79459 $abc$38792$n4227_1
.sym 79460 $abc$38792$n5642_1
.sym 79461 VexRiscv._zz_201_[13]
.sym 79462 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 79463 $abc$38792$n4231_1
.sym 79466 VexRiscv.decode_to_execute_RS2[10]
.sym 79467 $abc$38792$n5634_1
.sym 79468 $abc$38792$n3713_1
.sym 79473 $abc$38792$n3713_1
.sym 79474 basesoc_dat_w[4]
.sym 79475 $abc$38792$n6158_1
.sym 79476 $abc$38792$n4201_1
.sym 79477 basesoc_dat_w[2]
.sym 79480 VexRiscv._zz_171_[0]
.sym 79482 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79483 $abc$38792$n3432
.sym 79488 VexRiscv._zz_130_[2]
.sym 79490 VexRiscv._zz_171_[0]
.sym 79491 VexRiscv.CsrPlugin_mepc[22]
.sym 79497 basesoc_uart_phy_tx_reg[1]
.sym 79499 $abc$38792$n2177
.sym 79500 basesoc_uart_phy_sink_payload_data[4]
.sym 79501 basesoc_uart_phy_sink_payload_data[1]
.sym 79505 basesoc_uart_phy_sink_payload_data[7]
.sym 79507 basesoc_uart_phy_sink_payload_data[0]
.sym 79508 basesoc_uart_phy_sink_payload_data[6]
.sym 79509 basesoc_uart_phy_tx_reg[2]
.sym 79511 basesoc_uart_phy_tx_reg[6]
.sym 79513 basesoc_uart_phy_sink_payload_data[5]
.sym 79514 basesoc_uart_phy_tx_reg[3]
.sym 79515 basesoc_uart_phy_tx_reg[7]
.sym 79519 basesoc_uart_phy_sink_payload_data[2]
.sym 79524 basesoc_uart_phy_tx_reg[5]
.sym 79525 basesoc_uart_phy_sink_payload_data[3]
.sym 79527 $abc$38792$n2180
.sym 79528 basesoc_uart_phy_tx_reg[4]
.sym 79531 basesoc_uart_phy_tx_reg[2]
.sym 79532 basesoc_uart_phy_sink_payload_data[1]
.sym 79533 $abc$38792$n2180
.sym 79536 $abc$38792$n2180
.sym 79537 basesoc_uart_phy_tx_reg[4]
.sym 79538 basesoc_uart_phy_sink_payload_data[3]
.sym 79543 $abc$38792$n2180
.sym 79545 basesoc_uart_phy_sink_payload_data[7]
.sym 79548 basesoc_uart_phy_tx_reg[6]
.sym 79549 basesoc_uart_phy_sink_payload_data[5]
.sym 79550 $abc$38792$n2180
.sym 79555 basesoc_uart_phy_tx_reg[3]
.sym 79556 basesoc_uart_phy_sink_payload_data[2]
.sym 79557 $abc$38792$n2180
.sym 79560 $abc$38792$n2180
.sym 79561 basesoc_uart_phy_tx_reg[1]
.sym 79562 basesoc_uart_phy_sink_payload_data[0]
.sym 79566 basesoc_uart_phy_tx_reg[7]
.sym 79567 $abc$38792$n2180
.sym 79568 basesoc_uart_phy_sink_payload_data[6]
.sym 79572 $abc$38792$n2180
.sym 79574 basesoc_uart_phy_sink_payload_data[4]
.sym 79575 basesoc_uart_phy_tx_reg[5]
.sym 79576 $abc$38792$n2177
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 VexRiscv.CsrPlugin_mtval[5]
.sym 79580 $abc$38792$n4230_1
.sym 79581 VexRiscv.CsrPlugin_mtval[4]
.sym 79582 VexRiscv.CsrPlugin_mtval[6]
.sym 79583 VexRiscv._zz_36_[5]
.sym 79584 VexRiscv.CsrPlugin_mtval[29]
.sym 79585 VexRiscv.CsrPlugin_mtval[22]
.sym 79586 $abc$38792$n5675_1
.sym 79591 $abc$38792$n4203_1
.sym 79594 basesoc_uart_phy_sink_payload_data[6]
.sym 79595 basesoc_uart_phy_sink_payload_data[0]
.sym 79596 basesoc_uart_phy_sink_payload_data[4]
.sym 79597 $abc$38792$n2486
.sym 79598 basesoc_uart_tx_fifo_wrport_we
.sym 79599 $abc$38792$n2403
.sym 79600 basesoc_uart_eventmanager_status_w[0]
.sym 79601 $abc$38792$n4898_1
.sym 79603 VexRiscv._zz_152_[3]
.sym 79605 $abc$38792$n5596_1
.sym 79607 VexRiscv.lastStagePc[31]
.sym 79608 basesoc_ctrl_reset_reset_r
.sym 79609 sys_rst
.sym 79610 VexRiscv.CsrPlugin_mtval[31]
.sym 79611 basesoc_ctrl_reset_reset_r
.sym 79613 $abc$38792$n4283_1
.sym 79614 VexRiscv._zz_152_[5]
.sym 79620 $abc$38792$n4430
.sym 79621 $abc$38792$n5651_1
.sym 79622 VexRiscv._zz_171_[1]
.sym 79623 basesoc_uart_eventmanager_pending_w[0]
.sym 79624 basesoc_uart_eventmanager_storage[0]
.sym 79625 basesoc_adr[0]
.sym 79626 $abc$38792$n4483_1
.sym 79629 $abc$38792$n4484
.sym 79630 VexRiscv._zz_171_[0]
.sym 79631 $abc$38792$n5662
.sym 79632 $abc$38792$n5619
.sym 79633 $abc$38792$n5665
.sym 79634 $abc$38792$n4429
.sym 79636 $abc$38792$n5653
.sym 79637 $abc$38792$n4230_1
.sym 79640 VexRiscv._zz_152_[6]
.sym 79642 $abc$38792$n5655_1
.sym 79643 $abc$38792$n5664_1
.sym 79645 $abc$38792$n3810_1
.sym 79646 $abc$38792$n3432
.sym 79647 $abc$38792$n2472
.sym 79648 VexRiscv._zz_130_[2]
.sym 79649 VexRiscv.decode_to_execute_RS2[10]
.sym 79650 $abc$38792$n5674
.sym 79651 basesoc_adr[2]
.sym 79653 $abc$38792$n4484
.sym 79655 $abc$38792$n4483_1
.sym 79659 $abc$38792$n3432
.sym 79660 $abc$38792$n5655_1
.sym 79661 $abc$38792$n5651_1
.sym 79662 $abc$38792$n5653
.sym 79665 basesoc_uart_eventmanager_storage[0]
.sym 79666 basesoc_adr[0]
.sym 79667 basesoc_adr[2]
.sym 79668 basesoc_uart_eventmanager_pending_w[0]
.sym 79672 $abc$38792$n4430
.sym 79673 $abc$38792$n4429
.sym 79677 $abc$38792$n5662
.sym 79678 $abc$38792$n3432
.sym 79679 $abc$38792$n5665
.sym 79680 $abc$38792$n5664_1
.sym 79683 $abc$38792$n4230_1
.sym 79684 VexRiscv._zz_152_[6]
.sym 79685 VexRiscv._zz_171_[0]
.sym 79686 VexRiscv._zz_171_[1]
.sym 79689 $abc$38792$n3810_1
.sym 79690 $abc$38792$n5674
.sym 79691 VexRiscv._zz_152_[6]
.sym 79692 $abc$38792$n5619
.sym 79695 VexRiscv._zz_130_[2]
.sym 79696 VexRiscv.decode_to_execute_RS2[10]
.sym 79697 VexRiscv._zz_171_[0]
.sym 79698 VexRiscv._zz_171_[1]
.sym 79699 $abc$38792$n2472
.sym 79700 clk12_$glb_clk
.sym 79702 $abc$38792$n4311
.sym 79703 $abc$38792$n5686
.sym 79704 basesoc_timer0_load_storage[2]
.sym 79705 $abc$38792$n4283_1
.sym 79706 $abc$38792$n4284_1
.sym 79707 $abc$38792$n5672_1
.sym 79708 $abc$38792$n4257_1
.sym 79709 basesoc_timer0_load_storage[0]
.sym 79712 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 79714 $abc$38792$n4430
.sym 79715 $abc$38792$n3812
.sym 79717 $abc$38792$n4203_1
.sym 79718 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 79720 $abc$38792$n6365
.sym 79721 $abc$38792$n5594
.sym 79723 $abc$38792$n2177
.sym 79726 por_rst
.sym 79727 VexRiscv.lastStagePc[5]
.sym 79728 VexRiscv.CsrPlugin_mepc[26]
.sym 79730 VexRiscv._zz_36_[5]
.sym 79731 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 79732 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 79734 basesoc_uart_tx_fifo_wrport_we
.sym 79737 $abc$38792$n2308
.sym 79744 $abc$38792$n5650
.sym 79745 $abc$38792$n4224_1
.sym 79751 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 79752 $abc$38792$n4230_1
.sym 79753 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 79754 $abc$38792$n4353
.sym 79755 $abc$38792$n4416
.sym 79756 $abc$38792$n3430_1
.sym 79759 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 79762 $abc$38792$n5594
.sym 79764 $abc$38792$n5672_1
.sym 79765 $abc$38792$n2482
.sym 79767 VexRiscv.lastStagePc[31]
.sym 79768 basesoc_uart_tx_fifo_wrport_we
.sym 79769 VexRiscv.CsrPlugin_mepc[31]
.sym 79771 $abc$38792$n4406
.sym 79772 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 79776 basesoc_uart_tx_fifo_wrport_we
.sym 79785 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 79788 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 79789 $abc$38792$n4416
.sym 79790 $abc$38792$n4353
.sym 79794 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 79796 $abc$38792$n5594
.sym 79800 $abc$38792$n2482
.sym 79801 VexRiscv.CsrPlugin_mepc[31]
.sym 79803 VexRiscv.lastStagePc[31]
.sym 79806 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 79807 $abc$38792$n4353
.sym 79808 $abc$38792$n4406
.sym 79812 $abc$38792$n4224_1
.sym 79813 $abc$38792$n5650
.sym 79814 $abc$38792$n3430_1
.sym 79819 $abc$38792$n3430_1
.sym 79820 $abc$38792$n5672_1
.sym 79821 $abc$38792$n4230_1
.sym 79823 clk12_$glb_clk
.sym 79825 $abc$38792$n5707
.sym 79826 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 79827 $abc$38792$n5706_1
.sym 79828 VexRiscv._zz_36_[9]
.sym 79829 $abc$38792$n5705_1
.sym 79830 $abc$38792$n5676_1
.sym 79831 $abc$38792$n2271
.sym 79832 basesoc_uart_tx_fifo_produce[1]
.sym 79835 basesoc_dat_w[3]
.sym 79836 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 79837 $abc$38792$n3987_1
.sym 79838 VexRiscv._zz_171_[1]
.sym 79839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 79840 $abc$38792$n4353
.sym 79841 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79842 VexRiscv.CsrPlugin_mepc[13]
.sym 79843 $abc$38792$n4203_1
.sym 79844 basesoc_dat_w[2]
.sym 79845 $abc$38792$n4087_1
.sym 79847 VexRiscv._zz_201_[22]
.sym 79848 basesoc_timer0_load_storage[2]
.sym 79849 $abc$38792$n5618_1
.sym 79850 $abc$38792$n3713_1
.sym 79851 $abc$38792$n4283_1
.sym 79852 $abc$38792$n5665
.sym 79853 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 79854 VexRiscv._zz_152_[9]
.sym 79855 VexRiscv._zz_152_[12]
.sym 79856 VexRiscv.CsrPlugin_mepc[26]
.sym 79857 $abc$38792$n5654_1
.sym 79858 $abc$38792$n5594
.sym 79859 VexRiscv.decode_to_execute_RS2[22]
.sym 79860 VexRiscv._zz_36_[6]
.sym 79867 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 79868 VexRiscv._zz_152_[17]
.sym 79871 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 79872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 79873 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 79875 $abc$38792$n3432
.sym 79876 VexRiscv._zz_152_[17]
.sym 79877 $abc$38792$n5596_1
.sym 79878 $abc$38792$n3878
.sym 79880 $abc$38792$n5617
.sym 79882 $abc$38792$n5634_1
.sym 79884 $abc$38792$n7852
.sym 79885 $abc$38792$n5597_1
.sym 79886 $abc$38792$n5619
.sym 79887 $abc$38792$n5795_1
.sym 79888 $abc$38792$n5618_1
.sym 79890 $abc$38792$n5654_1
.sym 79893 $abc$38792$n5597_1
.sym 79896 $abc$38792$n5594
.sym 79897 $abc$38792$n5796_1
.sym 79899 $abc$38792$n5634_1
.sym 79900 $abc$38792$n5597_1
.sym 79901 $abc$38792$n5596_1
.sym 79905 $abc$38792$n5594
.sym 79907 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 79912 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 79914 $abc$38792$n5594
.sym 79917 $abc$38792$n5795_1
.sym 79918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 79919 $abc$38792$n5594
.sym 79920 $abc$38792$n3432
.sym 79923 $abc$38792$n5634_1
.sym 79925 $abc$38792$n5597_1
.sym 79926 $abc$38792$n5654_1
.sym 79929 VexRiscv._zz_152_[17]
.sym 79930 $abc$38792$n5619
.sym 79931 $abc$38792$n3878
.sym 79932 $abc$38792$n5796_1
.sym 79936 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 79941 $abc$38792$n3878
.sym 79942 $abc$38792$n5618_1
.sym 79943 $abc$38792$n5617
.sym 79944 VexRiscv._zz_152_[17]
.sym 79945 $abc$38792$n7852
.sym 79946 clk12_$glb_clk
.sym 79948 VexRiscv._zz_36_[22]
.sym 79949 $abc$38792$n5741_1
.sym 79950 VexRiscv._zz_36_[17]
.sym 79951 VexRiscv.decode_to_execute_RS2[22]
.sym 79952 $abc$38792$n5742_1
.sym 79953 VexRiscv._zz_130_[7]
.sym 79954 $abc$38792$n5618_1
.sym 79955 VexRiscv._zz_200_[22]
.sym 79958 $abc$38792$n2180
.sym 79960 basesoc_uart_tx_fifo_consume[2]
.sym 79961 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 79963 $abc$38792$n3946_1
.sym 79965 basesoc_uart_tx_fifo_consume[3]
.sym 79966 VexRiscv._zz_152_[22]
.sym 79968 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 79969 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 79970 $abc$38792$n3970
.sym 79971 $PACKER_GND_NET
.sym 79972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 79973 VexRiscv._zz_152_[4]
.sym 79974 VexRiscv._zz_36_[9]
.sym 79975 $abc$38792$n3353_1
.sym 79976 VexRiscv.CsrPlugin_mtval[16]
.sym 79977 $abc$38792$n5618_1
.sym 79978 $abc$38792$n5611
.sym 79979 $abc$38792$n3432
.sym 79980 $abc$38792$n5792_1
.sym 79981 VexRiscv._zz_171_[0]
.sym 79982 basesoc_uart_tx_fifo_produce[1]
.sym 79983 basesoc_uart_tx_fifo_produce[0]
.sym 79990 $abc$38792$n5847_1
.sym 79992 VexRiscv._zz_36_[9]
.sym 79994 VexRiscv._zz_36_[22]
.sym 79995 VexRiscv._zz_49_[1]
.sym 79997 VexRiscv._zz_41_[5]
.sym 79999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 80003 basesoc_uart_rx_fifo_wrport_we
.sym 80006 VexRiscv._zz_193_
.sym 80007 $abc$38792$n151
.sym 80011 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 80013 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80014 VexRiscv._zz_152_[22]
.sym 80015 $abc$38792$n3851_1
.sym 80016 $abc$38792$n149
.sym 80017 VexRiscv._zz_49_[0]
.sym 80018 $abc$38792$n5617
.sym 80019 $abc$38792$n3432
.sym 80020 $abc$38792$n5846_1
.sym 80025 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80028 $abc$38792$n5847_1
.sym 80029 $abc$38792$n5846_1
.sym 80030 $abc$38792$n3432
.sym 80031 $abc$38792$n5617
.sym 80035 VexRiscv._zz_36_[22]
.sym 80042 basesoc_uart_rx_fifo_wrport_we
.sym 80049 VexRiscv._zz_36_[9]
.sym 80052 VexRiscv._zz_41_[5]
.sym 80058 $abc$38792$n151
.sym 80059 VexRiscv._zz_193_
.sym 80060 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 80061 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 80064 $abc$38792$n3851_1
.sym 80065 VexRiscv._zz_152_[22]
.sym 80066 VexRiscv._zz_49_[0]
.sym 80067 VexRiscv._zz_49_[1]
.sym 80068 $abc$38792$n149
.sym 80069 clk12_$glb_clk
.sym 80071 VexRiscv._zz_164_[27]
.sym 80072 $abc$38792$n5665
.sym 80073 VexRiscv._zz_164_[10]
.sym 80074 $abc$38792$n5874_1
.sym 80075 $abc$38792$n5875_1
.sym 80076 VexRiscv._zz_164_[18]
.sym 80077 $abc$38792$n5641
.sym 80078 VexRiscv._zz_164_[8]
.sym 80081 $abc$38792$n5729_1
.sym 80085 $abc$38792$n4233_1
.sym 80087 VexRiscv._zz_130_[0]
.sym 80088 VexRiscv._zz_200_[22]
.sym 80089 $abc$38792$n4406
.sym 80090 VexRiscv._zz_36_[22]
.sym 80091 basesoc_uart_rx_fifo_wrport_we
.sym 80093 $abc$38792$n4058
.sym 80095 VexRiscv._zz_36_[17]
.sym 80096 VexRiscv._zz_79_[8]
.sym 80097 $abc$38792$n5596_1
.sym 80098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 80099 VexRiscv._zz_79_[18]
.sym 80100 VexRiscv.decode_to_execute_RS2[12]
.sym 80101 VexRiscv._zz_130_[7]
.sym 80102 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 80103 VexRiscv.lastStagePc[31]
.sym 80104 sys_rst
.sym 80105 VexRiscv._zz_152_[16]
.sym 80106 basesoc_timer0_load_storage[23]
.sym 80112 VexRiscv._zz_152_[5]
.sym 80113 $abc$38792$n4444
.sym 80114 $abc$38792$n3795_1
.sym 80115 $abc$38792$n3795_1
.sym 80116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 80117 $abc$38792$n5813_1
.sym 80118 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 80119 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 80121 $abc$38792$n5814_1
.sym 80123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 80126 $abc$38792$n5618_1
.sym 80128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 80129 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 80130 $abc$38792$n2472
.sym 80132 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 80133 $abc$38792$n5594
.sym 80134 $abc$38792$n5619
.sym 80135 $abc$38792$n151
.sym 80136 VexRiscv._zz_152_[6]
.sym 80137 $abc$38792$n5617
.sym 80138 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80139 $abc$38792$n3432
.sym 80140 VexRiscv._zz_152_[19]
.sym 80142 $abc$38792$n4445_1
.sym 80143 VexRiscv._zz_193_
.sym 80145 $abc$38792$n3432
.sym 80146 $abc$38792$n5813_1
.sym 80147 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 80148 $abc$38792$n5594
.sym 80151 VexRiscv._zz_152_[19]
.sym 80152 $abc$38792$n3795_1
.sym 80153 $abc$38792$n5618_1
.sym 80154 $abc$38792$n5617
.sym 80157 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 80158 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 80159 VexRiscv._zz_193_
.sym 80160 $abc$38792$n151
.sym 80163 VexRiscv._zz_152_[6]
.sym 80165 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80166 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 80169 VexRiscv._zz_152_[5]
.sym 80170 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 80175 $abc$38792$n3795_1
.sym 80176 $abc$38792$n5619
.sym 80177 VexRiscv._zz_152_[19]
.sym 80178 $abc$38792$n5814_1
.sym 80181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 80182 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 80183 VexRiscv._zz_193_
.sym 80184 $abc$38792$n151
.sym 80187 $abc$38792$n4444
.sym 80189 $abc$38792$n4445_1
.sym 80191 $abc$38792$n2472
.sym 80192 clk12_$glb_clk
.sym 80196 basesoc_uart_tx_fifo_produce[2]
.sym 80197 basesoc_uart_tx_fifo_produce[3]
.sym 80198 $abc$38792$n2270
.sym 80199 basesoc_uart_tx_fifo_produce[0]
.sym 80200 $abc$38792$n5619
.sym 80201 $abc$38792$n5709_1
.sym 80204 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 80205 VexRiscv._zz_152_[30]
.sym 80206 $abc$38792$n5597_1
.sym 80207 VexRiscv._zz_152_[25]
.sym 80210 $abc$38792$n3964
.sym 80212 $abc$38792$n5876_1
.sym 80213 VexRiscv._zz_164_[27]
.sym 80214 $abc$38792$n4301_1
.sym 80215 basesoc_uart_tx_fifo_consume[0]
.sym 80216 VexRiscv._zz_49_[1]
.sym 80217 $abc$38792$n4444
.sym 80218 por_rst
.sym 80219 VexRiscv._zz_49_[1]
.sym 80220 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 80221 $abc$38792$n5666_1
.sym 80222 basesoc_uart_tx_fifo_wrport_we
.sym 80223 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 80224 VexRiscv._zz_164_[18]
.sym 80225 VexRiscv._zz_193_
.sym 80226 $abc$38792$n5641
.sym 80227 VexRiscv._zz_36_[5]
.sym 80228 $abc$38792$n3873
.sym 80229 VexRiscv._zz_41_[11]
.sym 80236 VexRiscv._zz_41_[11]
.sym 80237 $abc$38792$n5773_1
.sym 80238 VexRiscv._zz_36_[5]
.sym 80239 $abc$38792$n3430_1
.sym 80243 $abc$38792$n5812_1
.sym 80245 $abc$38792$n4274_1
.sym 80246 VexRiscv._zz_36_[19]
.sym 80250 $abc$38792$n5816_1
.sym 80251 $abc$38792$n5815_1
.sym 80252 $abc$38792$n5793_1
.sym 80253 $abc$38792$n5597_1
.sym 80254 $abc$38792$n3432
.sym 80255 VexRiscv._zz_36_[17]
.sym 80258 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 80262 $abc$38792$n149
.sym 80265 VexRiscv._zz_152_[16]
.sym 80266 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80268 $abc$38792$n5597_1
.sym 80269 $abc$38792$n3432
.sym 80270 $abc$38792$n5816_1
.sym 80271 $abc$38792$n5793_1
.sym 80275 VexRiscv._zz_36_[19]
.sym 80281 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 80282 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80283 VexRiscv._zz_152_[16]
.sym 80286 $abc$38792$n4274_1
.sym 80287 $abc$38792$n3430_1
.sym 80288 $abc$38792$n5812_1
.sym 80289 $abc$38792$n5815_1
.sym 80292 $abc$38792$n5773_1
.sym 80293 $abc$38792$n5793_1
.sym 80294 $abc$38792$n5597_1
.sym 80295 $abc$38792$n3432
.sym 80300 VexRiscv._zz_41_[11]
.sym 80305 VexRiscv._zz_36_[5]
.sym 80311 VexRiscv._zz_36_[17]
.sym 80314 $abc$38792$n149
.sym 80315 clk12_$glb_clk
.sym 80317 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 80318 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 80319 $abc$38792$n4439_1
.sym 80320 $abc$38792$n5710
.sym 80321 $abc$38792$n5824
.sym 80322 $abc$38792$n5823
.sym 80323 $abc$38792$n5615
.sym 80324 $abc$38792$n5616_1
.sym 80327 $abc$38792$n5986_1
.sym 80330 $abc$38792$n5619
.sym 80331 $abc$38792$n4274_1
.sym 80332 $abc$38792$n2486
.sym 80333 $abc$38792$n3795_1
.sym 80336 $abc$38792$n2486
.sym 80338 VexRiscv.CsrPlugin_mepc[21]
.sym 80340 basesoc_uart_tx_fifo_produce[2]
.sym 80341 VexRiscv._zz_152_[24]
.sym 80342 $abc$38792$n3713_1
.sym 80343 $abc$38792$n2472
.sym 80344 VexRiscv._zz_36_[19]
.sym 80345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80346 VexRiscv._zz_152_[9]
.sym 80347 VexRiscv._zz_152_[4]
.sym 80348 $abc$38792$n7852
.sym 80349 $abc$38792$n5619
.sym 80350 VexRiscv._zz_152_[1]
.sym 80351 VexRiscv._zz_152_[12]
.sym 80352 $abc$38792$n5594
.sym 80358 $abc$38792$n5617
.sym 80359 $abc$38792$n5594
.sym 80360 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 80362 VexRiscv._zz_152_[21]
.sym 80363 $abc$38792$n5865_1
.sym 80364 $abc$38792$n5619
.sym 80365 $abc$38792$n3800_1
.sym 80366 $abc$38792$n5866_1
.sym 80367 VexRiscv._zz_152_[24]
.sym 80368 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 80369 $abc$38792$n3432
.sym 80370 VexRiscv._zz_152_[21]
.sym 80372 $abc$38792$n5619
.sym 80373 $abc$38792$n5864_1
.sym 80374 $abc$38792$n5618_1
.sym 80375 $abc$38792$n5835_1
.sym 80376 $abc$38792$n7852
.sym 80377 $abc$38792$n5710
.sym 80381 $abc$38792$n3886_1
.sym 80382 $abc$38792$n5868_1
.sym 80384 $abc$38792$n5729_1
.sym 80389 $abc$38792$n5597_1
.sym 80391 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 80392 $abc$38792$n5594
.sym 80397 VexRiscv._zz_152_[21]
.sym 80398 $abc$38792$n5618_1
.sym 80399 $abc$38792$n3800_1
.sym 80400 $abc$38792$n5619
.sym 80403 VexRiscv._zz_152_[21]
.sym 80404 $abc$38792$n5835_1
.sym 80405 $abc$38792$n5617
.sym 80406 $abc$38792$n3800_1
.sym 80409 $abc$38792$n5866_1
.sym 80410 $abc$38792$n5864_1
.sym 80411 $abc$38792$n5868_1
.sym 80412 $abc$38792$n3432
.sym 80418 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 80421 $abc$38792$n5619
.sym 80422 $abc$38792$n5618_1
.sym 80423 $abc$38792$n3886_1
.sym 80424 VexRiscv._zz_152_[24]
.sym 80427 $abc$38792$n5597_1
.sym 80428 $abc$38792$n5710
.sym 80430 $abc$38792$n5729_1
.sym 80433 $abc$38792$n3886_1
.sym 80434 $abc$38792$n5617
.sym 80435 $abc$38792$n5865_1
.sym 80436 VexRiscv._zz_152_[24]
.sym 80437 $abc$38792$n7852
.sym 80438 clk12_$glb_clk
.sym 80440 $abc$38792$n5822
.sym 80441 VexRiscv.lastStagePc[29]
.sym 80442 VexRiscv.lastStagePc[30]
.sym 80443 VexRiscv._zz_36_[24]
.sym 80444 VexRiscv.lastStagePc[25]
.sym 80445 VexRiscv.lastStagePc[11]
.sym 80447 VexRiscv.lastStagePc[1]
.sym 80450 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 80451 VexRiscv._zz_36_[18]
.sym 80452 $abc$38792$n5617
.sym 80454 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 80456 $abc$38792$n3934_1
.sym 80457 $abc$38792$n5617
.sym 80459 $abc$38792$n6294
.sym 80461 $abc$38792$n151
.sym 80462 $abc$38792$n5866_1
.sym 80464 VexRiscv.decode_to_execute_RS2[9]
.sym 80465 VexRiscv._zz_152_[10]
.sym 80466 VexRiscv._zz_152_[20]
.sym 80467 $abc$38792$n3865_1
.sym 80468 $abc$38792$n3353_1
.sym 80469 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 80470 $abc$38792$n5611
.sym 80471 VexRiscv._zz_152_[18]
.sym 80472 $abc$38792$n3432
.sym 80473 VexRiscv.CsrPlugin_mtval[16]
.sym 80474 VexRiscv._zz_36_[9]
.sym 80475 VexRiscv._zz_44_[1]
.sym 80482 rst1
.sym 80483 $abc$38792$n3861
.sym 80485 VexRiscv._zz_152_[25]
.sym 80486 $abc$38792$n3863
.sym 80487 $abc$38792$n3869
.sym 80490 $abc$38792$n3871_1
.sym 80491 $abc$38792$n3865_1
.sym 80492 VexRiscv._zz_152_[20]
.sym 80494 $abc$38792$n3862_1
.sym 80495 VexRiscv._zz_152_[24]
.sym 80496 $abc$38792$n3876
.sym 80498 $PACKER_GND_NET
.sym 80499 VexRiscv._zz_152_[9]
.sym 80500 $abc$38792$n3873
.sym 80501 $PACKER_GND_NET
.sym 80502 $abc$38792$n3849_1
.sym 80503 $abc$38792$n3877_1
.sym 80504 VexRiscv._zz_152_[8]
.sym 80505 $abc$38792$n3834
.sym 80507 $abc$38792$n3886_1
.sym 80508 $abc$38792$n3882
.sym 80509 $abc$38792$n3884
.sym 80511 VexRiscv._zz_152_[12]
.sym 80515 rst1
.sym 80522 $PACKER_GND_NET
.sym 80526 $abc$38792$n3869
.sym 80527 VexRiscv._zz_152_[12]
.sym 80528 $abc$38792$n3862_1
.sym 80529 $abc$38792$n3873
.sym 80532 $abc$38792$n3884
.sym 80534 VexRiscv._zz_152_[8]
.sym 80538 $abc$38792$n3861
.sym 80539 $abc$38792$n3834
.sym 80540 $abc$38792$n3876
.sym 80541 $abc$38792$n3849_1
.sym 80544 $abc$38792$n3863
.sym 80545 VexRiscv._zz_152_[20]
.sym 80546 $abc$38792$n3865_1
.sym 80547 VexRiscv._zz_152_[25]
.sym 80550 $abc$38792$n3871_1
.sym 80552 VexRiscv._zz_152_[9]
.sym 80556 VexRiscv._zz_152_[24]
.sym 80557 $abc$38792$n3882
.sym 80558 $abc$38792$n3886_1
.sym 80559 $abc$38792$n3877_1
.sym 80561 clk12_$glb_clk
.sym 80562 $PACKER_GND_NET
.sym 80563 VexRiscv._zz_200_[8]
.sym 80564 $abc$38792$n5803_1
.sym 80565 VexRiscv._zz_152_[9]
.sym 80566 $abc$38792$n5827_1
.sym 80567 VexRiscv._zz_152_[5]
.sym 80568 $abc$38792$n5826_1
.sym 80569 $abc$38792$n5843_1
.sym 80570 VexRiscv._zz_152_[8]
.sym 80573 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 80574 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 80577 VexRiscv._zz_152_[21]
.sym 80580 VexRiscv.lastStagePc[1]
.sym 80582 VexRiscv._zz_152_[7]
.sym 80583 VexRiscv._zz_152_[24]
.sym 80586 VexRiscv.lastStagePc[30]
.sym 80588 $abc$38792$n3849_1
.sym 80589 $abc$38792$n5844_1
.sym 80590 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 80591 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 80592 VexRiscv._zz_79_[8]
.sym 80593 $abc$38792$n5596_1
.sym 80594 VexRiscv._zz_288_[5]
.sym 80595 VexRiscv._zz_79_[18]
.sym 80596 VexRiscv.decode_to_execute_RS2[12]
.sym 80597 VexRiscv._zz_152_[16]
.sym 80598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 80607 VexRiscv._zz_36_[24]
.sym 80608 VexRiscv._zz_152_[3]
.sym 80610 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 80615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 80617 VexRiscv._zz_41_[29]
.sym 80620 VexRiscv._zz_152_[1]
.sym 80622 $abc$38792$n149
.sym 80625 VexRiscv._zz_41_[25]
.sym 80627 VexRiscv._zz_200_[10]
.sym 80629 VexRiscv._zz_41_[1]
.sym 80630 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80631 VexRiscv._zz_152_[18]
.sym 80632 $abc$38792$n3790
.sym 80635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 80637 VexRiscv._zz_41_[1]
.sym 80643 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80644 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 80646 VexRiscv._zz_152_[18]
.sym 80649 VexRiscv._zz_152_[3]
.sym 80650 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 80657 VexRiscv._zz_41_[25]
.sym 80664 VexRiscv._zz_36_[24]
.sym 80670 VexRiscv._zz_41_[29]
.sym 80674 $abc$38792$n3790
.sym 80676 VexRiscv._zz_200_[10]
.sym 80680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 80681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80682 VexRiscv._zz_152_[1]
.sym 80683 $abc$38792$n149
.sym 80684 clk12_$glb_clk
.sym 80686 count[4]
.sym 80687 $abc$38792$n3357_1
.sym 80688 count[3]
.sym 80689 count[7]
.sym 80690 $abc$38792$n5614_1
.sym 80691 count[2]
.sym 80692 $abc$38792$n5623
.sym 80693 VexRiscv._zz_36_[1]
.sym 80697 $abc$38792$n5711_1
.sym 80698 $abc$38792$n7852
.sym 80700 VexRiscv.CsrPlugin_mepc[10]
.sym 80701 $abc$38792$n149
.sym 80702 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 80703 VexRiscv._zz_152_[8]
.sym 80704 $abc$38792$n5597_1
.sym 80705 VexRiscv._zz_200_[8]
.sym 80706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 80708 $abc$38792$n3863
.sym 80710 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 80712 VexRiscv._zz_193_
.sym 80714 $abc$38792$n5641
.sym 80715 VexRiscv._zz_200_[5]
.sym 80716 $abc$38792$n2314
.sym 80717 VexRiscv._zz_171_[0]
.sym 80718 $abc$38792$n5925_1
.sym 80719 VexRiscv._zz_36_[5]
.sym 80720 VexRiscv._zz_152_[17]
.sym 80721 VexRiscv._zz_164_[18]
.sym 80728 $abc$38792$n5844_1
.sym 80729 $abc$38792$n3356_1
.sym 80732 $abc$38792$n3363_1
.sym 80734 $abc$38792$n3357_1
.sym 80736 $abc$38792$n3361_1
.sym 80740 $abc$38792$n3353_1
.sym 80743 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 80744 $abc$38792$n5986_1
.sym 80746 VexRiscv._zz_36_[9]
.sym 80747 $abc$38792$n3362_1
.sym 80749 $abc$38792$n5952_1
.sym 80750 $abc$38792$n5711_1
.sym 80752 $abc$38792$n5597_1
.sym 80754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80756 $abc$38792$n5611
.sym 80758 $abc$38792$n5867_1
.sym 80760 $abc$38792$n5611
.sym 80761 VexRiscv._zz_36_[9]
.sym 80763 $abc$38792$n5711_1
.sym 80767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80772 $abc$38792$n3361_1
.sym 80773 $abc$38792$n3363_1
.sym 80774 $abc$38792$n3362_1
.sym 80775 $abc$38792$n3357_1
.sym 80778 VexRiscv._zz_36_[9]
.sym 80780 $abc$38792$n5986_1
.sym 80781 $abc$38792$n5952_1
.sym 80786 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 80790 $abc$38792$n3357_1
.sym 80791 $abc$38792$n3362_1
.sym 80792 $abc$38792$n3363_1
.sym 80796 $abc$38792$n3356_1
.sym 80798 $abc$38792$n3353_1
.sym 80802 $abc$38792$n5844_1
.sym 80803 $abc$38792$n5597_1
.sym 80805 $abc$38792$n5867_1
.sym 80806 $abc$38792$n2423_$glb_ce
.sym 80807 clk12_$glb_clk
.sym 80809 count[9]
.sym 80810 $abc$38792$n4892_1
.sym 80811 array_muxed1[29]
.sym 80812 $abc$38792$n5802_1
.sym 80813 $abc$38792$n5783_1
.sym 80814 $abc$38792$n4271_1
.sym 80815 array_muxed1[18]
.sym 80816 $abc$38792$n5620_1
.sym 80819 $abc$38792$n5744_1
.sym 80820 $abc$38792$n5998_1
.sym 80822 $abc$38792$n5569
.sym 80824 $abc$38792$n5579
.sym 80825 VexRiscv._zz_288_[5]
.sym 80826 VexRiscv._zz_36_[1]
.sym 80827 $abc$38792$n3430_1
.sym 80828 $abc$38792$n5573
.sym 80830 $abc$38792$n3357_1
.sym 80831 $abc$38792$n3360_1
.sym 80832 count[0]
.sym 80833 VexRiscv._zz_152_[24]
.sym 80834 $abc$38792$n3713_1
.sym 80835 $abc$38792$n5952_1
.sym 80836 VexRiscv._zz_36_[19]
.sym 80837 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 80838 $abc$38792$n5982_1
.sym 80839 VexRiscv.decode_to_execute_RS2[26]
.sym 80840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80841 VexRiscv.decode_to_execute_RS2[13]
.sym 80842 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80843 VexRiscv._zz_152_[12]
.sym 80844 $abc$38792$n5867_1
.sym 80850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 80851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 80852 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80853 $abc$38792$n3432
.sym 80854 VexRiscv._zz_152_[0]
.sym 80856 $abc$38792$n5596_1
.sym 80858 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 80861 $abc$38792$n5802_1
.sym 80862 VexRiscv._zz_41_[5]
.sym 80864 $abc$38792$n5804_1
.sym 80865 $abc$38792$n3430_1
.sym 80868 VexRiscv._zz_152_[23]
.sym 80869 VexRiscv._zz_152_[12]
.sym 80870 $abc$38792$n5597_1
.sym 80871 $abc$38792$n4271_1
.sym 80875 VexRiscv._zz_200_[5]
.sym 80876 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 80877 VexRiscv.CsrPlugin_hadException
.sym 80878 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 80881 $abc$38792$n3897
.sym 80883 $abc$38792$n3430_1
.sym 80884 $abc$38792$n4271_1
.sym 80885 $abc$38792$n5802_1
.sym 80886 $abc$38792$n5804_1
.sym 80889 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 80890 VexRiscv._zz_152_[23]
.sym 80892 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80895 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80897 VexRiscv._zz_152_[0]
.sym 80898 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 80902 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 80907 $abc$38792$n5597_1
.sym 80909 $abc$38792$n5596_1
.sym 80910 $abc$38792$n3432
.sym 80913 VexRiscv._zz_152_[12]
.sym 80914 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 80919 $abc$38792$n3897
.sym 80920 VexRiscv._zz_41_[5]
.sym 80921 VexRiscv._zz_200_[5]
.sym 80925 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 80929 VexRiscv.CsrPlugin_hadException
.sym 80930 clk12_$glb_clk
.sym 80932 VexRiscv._zz_200_[17]
.sym 80933 VexRiscv.decode_to_execute_RS2[8]
.sym 80934 VexRiscv._zz_200_[5]
.sym 80935 VexRiscv.decode_to_execute_RS2[19]
.sym 80936 $abc$38792$n5739_1
.sym 80937 $abc$38792$n5640
.sym 80938 VexRiscv.decode_to_execute_RS2[17]
.sym 80939 $abc$38792$n5782_1
.sym 80944 VexRiscv.decode_to_execute_RS2[18]
.sym 80946 $abc$38792$n114
.sym 80947 $abc$38792$n5802_1
.sym 80951 $abc$38792$n5577
.sym 80952 $abc$38792$n5601
.sym 80953 $abc$38792$n3430_1
.sym 80955 array_muxed1[29]
.sym 80956 VexRiscv._zz_44_[1]
.sym 80957 VexRiscv._zz_152_[20]
.sym 80958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 80959 VexRiscv.CsrPlugin_mepc[27]
.sym 80960 VexRiscv.decode_to_execute_RS2[24]
.sym 80961 VexRiscv.CsrPlugin_mtval[16]
.sym 80962 $abc$38792$n3432
.sym 80963 $abc$38792$n5782_1
.sym 80964 $abc$38792$n3432
.sym 80965 VexRiscv._zz_200_[17]
.sym 80966 $abc$38792$n5611
.sym 80967 VexRiscv.decode_to_execute_RS2[8]
.sym 80973 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80974 VexRiscv._zz_44_[1]
.sym 80975 VexRiscv._zz_152_[13]
.sym 80976 VexRiscv._zz_200_[22]
.sym 80979 VexRiscv._zz_152_[15]
.sym 80980 $abc$38792$n5740_1
.sym 80982 $abc$38792$n5597_1
.sym 80983 VexRiscv._zz_152_[22]
.sym 80984 $abc$38792$n5760_1
.sym 80985 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 80987 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 80988 VexRiscv._zz_44_[0]
.sym 80989 VexRiscv._zz_288_[2]
.sym 80991 VexRiscv._zz_152_[2]
.sym 80992 $abc$38792$n5816_1
.sym 80993 $abc$38792$n4432
.sym 80994 $abc$38792$n3432
.sym 80995 $abc$38792$n5837_1
.sym 80999 $abc$38792$n4433
.sym 81000 $abc$38792$n2472
.sym 81001 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 81003 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 81008 $abc$38792$n4432
.sym 81009 $abc$38792$n4433
.sym 81012 $abc$38792$n5740_1
.sym 81013 $abc$38792$n5597_1
.sym 81014 $abc$38792$n3432
.sym 81015 $abc$38792$n5760_1
.sym 81018 VexRiscv._zz_288_[2]
.sym 81019 VexRiscv._zz_44_[1]
.sym 81020 VexRiscv._zz_44_[0]
.sym 81021 VexRiscv._zz_200_[22]
.sym 81024 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 81025 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81027 VexRiscv._zz_152_[15]
.sym 81030 VexRiscv._zz_152_[2]
.sym 81031 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81032 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81036 $abc$38792$n5816_1
.sym 81037 $abc$38792$n5597_1
.sym 81038 $abc$38792$n3432
.sym 81039 $abc$38792$n5837_1
.sym 81042 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81043 VexRiscv._zz_152_[22]
.sym 81045 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 81049 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 81051 VexRiscv._zz_152_[13]
.sym 81052 $abc$38792$n2472
.sym 81053 clk12_$glb_clk
.sym 81055 $abc$38792$n4298_1
.sym 81056 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 81057 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 81058 VexRiscv._zz_36_[12]
.sym 81059 VexRiscv._zz_36_[25]
.sym 81060 $abc$38792$n5867_1
.sym 81061 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 81062 $abc$38792$n4265_1
.sym 81066 $abc$38792$n5999
.sym 81067 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81068 VexRiscv.decode_to_execute_RS2[17]
.sym 81070 VexRiscv.decode_to_execute_RS2[19]
.sym 81071 $abc$38792$n4307
.sym 81073 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 81076 $abc$38792$n2403
.sym 81079 basesoc_timer0_load_storage[27]
.sym 81080 VexRiscv.decode_to_execute_RS2[12]
.sym 81082 VexRiscv._zz_288_[5]
.sym 81083 VexRiscv._zz_152_[16]
.sym 81084 VexRiscv._zz_79_[8]
.sym 81085 $abc$38792$n5700_1
.sym 81086 VexRiscv._zz_79_[18]
.sym 81087 VexRiscv._zz_337_
.sym 81088 VexRiscv._zz_41_[23]
.sym 81089 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 81090 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 81096 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 81098 VexRiscv._zz_152_[27]
.sym 81100 $abc$38792$n5597_1
.sym 81101 VexRiscv._zz_41_[17]
.sym 81102 VexRiscv._zz_44_[0]
.sym 81104 VexRiscv._zz_200_[25]
.sym 81105 $abc$38792$n3897
.sym 81106 VexRiscv._zz_288_[5]
.sym 81107 $abc$38792$n2312
.sym 81110 VexRiscv._zz_171_[0]
.sym 81111 basesoc_dat_w[5]
.sym 81112 $abc$38792$n3432
.sym 81113 $abc$38792$n5888_1
.sym 81116 VexRiscv._zz_44_[1]
.sym 81117 $abc$38792$n5867_1
.sym 81118 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 81120 $abc$38792$n4298_1
.sym 81122 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81124 VexRiscv._zz_152_[29]
.sym 81125 VexRiscv._zz_200_[17]
.sym 81126 $abc$38792$n5906_1
.sym 81127 VexRiscv._zz_171_[1]
.sym 81131 basesoc_dat_w[5]
.sym 81135 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81136 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 81138 VexRiscv._zz_152_[27]
.sym 81141 $abc$38792$n5597_1
.sym 81142 $abc$38792$n5867_1
.sym 81143 $abc$38792$n3432
.sym 81144 $abc$38792$n5888_1
.sym 81147 $abc$38792$n4298_1
.sym 81148 VexRiscv._zz_171_[1]
.sym 81149 VexRiscv._zz_171_[0]
.sym 81150 VexRiscv._zz_152_[27]
.sym 81153 $abc$38792$n5597_1
.sym 81154 $abc$38792$n5888_1
.sym 81155 $abc$38792$n3432
.sym 81156 $abc$38792$n5906_1
.sym 81159 VexRiscv._zz_200_[25]
.sym 81160 VexRiscv._zz_44_[0]
.sym 81161 VexRiscv._zz_288_[5]
.sym 81162 VexRiscv._zz_44_[1]
.sym 81165 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 81166 VexRiscv._zz_152_[29]
.sym 81168 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81172 VexRiscv._zz_200_[17]
.sym 81173 VexRiscv._zz_41_[17]
.sym 81174 $abc$38792$n3897
.sym 81175 $abc$38792$n2312
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81178 VexRiscv._zz_152_[20]
.sym 81179 basesoc_timer0_load_storage[31]
.sym 81180 VexRiscv._zz_337_
.sym 81181 $abc$38792$n4310
.sym 81182 $abc$38792$n4442
.sym 81183 VexRiscv._zz_36_[16]
.sym 81184 basesoc_timer0_load_storage[27]
.sym 81185 VexRiscv._zz_36_[3]
.sym 81188 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 81189 $abc$38792$n5870_1
.sym 81190 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 81191 $abc$38792$n4203_1
.sym 81192 VexRiscv._zz_152_[25]
.sym 81194 VexRiscv._zz_152_[27]
.sym 81195 $abc$38792$n4247_1
.sym 81198 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 81200 VexRiscv._zz_41_[24]
.sym 81202 VexRiscv._zz_171_[0]
.sym 81203 $abc$38792$n5925_1
.sym 81204 $abc$38792$n2314
.sym 81205 VexRiscv.decode_to_execute_RS2[20]
.sym 81206 $abc$38792$n6018_1
.sym 81207 VexRiscv._zz_193_
.sym 81208 VexRiscv._zz_200_[19]
.sym 81209 VexRiscv._zz_164_[18]
.sym 81211 $abc$38792$n151
.sym 81212 VexRiscv._zz_36_[5]
.sym 81213 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 81222 $abc$38792$n5857_1
.sym 81223 $abc$38792$n5837_1
.sym 81230 VexRiscv._zz_36_[12]
.sym 81231 VexRiscv._zz_36_[25]
.sym 81234 $abc$38792$n5878_1
.sym 81235 $abc$38792$n6050
.sym 81236 $abc$38792$n5744_1
.sym 81238 VexRiscv._zz_36_[18]
.sym 81239 VexRiscv._zz_152_[24]
.sym 81240 $abc$38792$n5952_1
.sym 81242 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81243 $abc$38792$n5998_1
.sym 81244 $abc$38792$n3432
.sym 81246 $abc$38792$n5798_1
.sym 81247 $abc$38792$n5597_1
.sym 81248 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 81249 $abc$38792$n5611
.sym 81250 $abc$38792$n5870_1
.sym 81252 $abc$38792$n6050
.sym 81253 $abc$38792$n5952_1
.sym 81255 VexRiscv._zz_36_[25]
.sym 81258 $abc$38792$n5611
.sym 81260 VexRiscv._zz_36_[18]
.sym 81261 $abc$38792$n5798_1
.sym 81264 $abc$38792$n5837_1
.sym 81265 $abc$38792$n5597_1
.sym 81266 $abc$38792$n3432
.sym 81267 $abc$38792$n5857_1
.sym 81270 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81271 VexRiscv._zz_152_[24]
.sym 81273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 81277 VexRiscv._zz_36_[25]
.sym 81278 $abc$38792$n5870_1
.sym 81279 $abc$38792$n5611
.sym 81282 $abc$38792$n5998_1
.sym 81284 $abc$38792$n5952_1
.sym 81285 VexRiscv._zz_36_[12]
.sym 81288 VexRiscv._zz_36_[12]
.sym 81289 $abc$38792$n5744_1
.sym 81291 $abc$38792$n5611
.sym 81294 $abc$38792$n5857_1
.sym 81295 $abc$38792$n3432
.sym 81296 $abc$38792$n5597_1
.sym 81297 $abc$38792$n5878_1
.sym 81298 $abc$38792$n2423_$glb_ce
.sym 81299 clk12_$glb_clk
.sym 81301 VexRiscv.decode_to_execute_RS2[16]
.sym 81302 VexRiscv._zz_200_[19]
.sym 81303 VexRiscv._zz_200_[16]
.sym 81304 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 81305 VexRiscv._zz_130_[5]
.sym 81306 VexRiscv._zz_36_[20]
.sym 81307 VexRiscv.decode_to_execute_RS2[24]
.sym 81308 $abc$38792$n4493_1
.sym 81310 basesoc_dat_w[3]
.sym 81312 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 81313 VexRiscv._zz_171_[1]
.sym 81314 VexRiscv.CsrPlugin_hadException
.sym 81315 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 81316 $abc$38792$n2403
.sym 81317 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 81318 VexRiscv._zz_36_[3]
.sym 81320 VexRiscv._zz_41_[15]
.sym 81321 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 81323 VexRiscv.decode_to_execute_RS2[25]
.sym 81324 VexRiscv._zz_337_
.sym 81325 VexRiscv._zz_152_[24]
.sym 81326 $abc$38792$n5952_1
.sym 81327 $abc$38792$n4310
.sym 81329 VexRiscv._zz_36_[19]
.sym 81330 $abc$38792$n5982_1
.sym 81331 VexRiscv._zz_171_[1]
.sym 81332 VexRiscv._zz_200_[12]
.sym 81334 VexRiscv._zz_288_[0]
.sym 81335 VexRiscv.decode_to_execute_RS2[26]
.sym 81336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 81342 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 81343 VexRiscv._zz_288_[10]
.sym 81344 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81346 $abc$38792$n3430_1
.sym 81347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 81349 VexRiscv._zz_152_[26]
.sym 81350 VexRiscv._zz_152_[20]
.sym 81351 VexRiscv._zz_200_[30]
.sym 81352 $abc$38792$n4296_1
.sym 81353 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 81354 $abc$38792$n5887_1
.sym 81355 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 81357 VexRiscv._zz_171_[1]
.sym 81360 VexRiscv.CsrPlugin_hadException
.sym 81361 VexRiscv._zz_44_[0]
.sym 81362 VexRiscv._zz_44_[1]
.sym 81363 $abc$38792$n5884_1
.sym 81365 VexRiscv._zz_152_[26]
.sym 81367 $abc$38792$n4295_1
.sym 81371 VexRiscv.CsrPlugin_mtval[26]
.sym 81372 VexRiscv._zz_171_[0]
.sym 81373 $abc$38792$n4203_1
.sym 81377 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 81382 $abc$38792$n4203_1
.sym 81383 $abc$38792$n4296_1
.sym 81384 VexRiscv.CsrPlugin_mtval[26]
.sym 81387 VexRiscv._zz_200_[30]
.sym 81388 VexRiscv._zz_288_[10]
.sym 81389 VexRiscv._zz_44_[1]
.sym 81390 VexRiscv._zz_44_[0]
.sym 81393 VexRiscv._zz_152_[20]
.sym 81394 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 81396 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81399 $abc$38792$n4295_1
.sym 81400 VexRiscv._zz_152_[26]
.sym 81401 VexRiscv._zz_171_[1]
.sym 81402 VexRiscv._zz_171_[0]
.sym 81405 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 81411 $abc$38792$n4295_1
.sym 81412 $abc$38792$n5887_1
.sym 81413 $abc$38792$n3430_1
.sym 81414 $abc$38792$n5884_1
.sym 81417 VexRiscv._zz_152_[26]
.sym 81418 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 81420 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81421 VexRiscv.CsrPlugin_hadException
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$38792$n3399_1
.sym 81425 VexRiscv.decode_to_execute_RS2[20]
.sym 81426 $abc$38792$n4278_1
.sym 81427 VexRiscv.decode_to_execute_RS2[26]
.sym 81428 VexRiscv._zz_200_[24]
.sym 81429 VexRiscv._zz_200_[26]
.sym 81430 VexRiscv._zz_152_[24]
.sym 81431 VexRiscv._zz_200_[20]
.sym 81434 $abc$38792$n2180
.sym 81436 VexRiscv.CsrPlugin_mtval[2]
.sym 81437 VexRiscv._zz_288_[10]
.sym 81438 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 81439 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 81442 $abc$38792$n3430_1
.sym 81443 $abc$38792$n151
.sym 81446 $abc$38792$n3935
.sym 81447 VexRiscv._zz_200_[16]
.sym 81448 VexRiscv._zz_44_[1]
.sym 81449 VexRiscv._zz_288_[4]
.sym 81450 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 81451 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 81452 $abc$38792$n6050
.sym 81453 VexRiscv._zz_288_[6]
.sym 81454 basesoc_timer0_load_storage[22]
.sym 81455 $abc$38792$n3432
.sym 81456 VexRiscv.decode_to_execute_RS2[24]
.sym 81457 $abc$38792$n5611
.sym 81458 VexRiscv._zz_171_[0]
.sym 81459 $abc$38792$n5880_1
.sym 81466 $abc$38792$n5906_1
.sym 81467 $abc$38792$n4307
.sym 81469 $abc$38792$n5597_1
.sym 81471 VexRiscv._zz_36_[26]
.sym 81472 VexRiscv._zz_36_[30]
.sym 81473 $abc$38792$n5925_1
.sym 81476 $abc$38792$n5929_1
.sym 81478 VexRiscv._zz_36_[20]
.sym 81479 $abc$38792$n3432
.sym 81480 VexRiscv._zz_41_[24]
.sym 81483 $abc$38792$n149
.sym 81485 $abc$38792$n3430_1
.sym 81488 VexRiscv._zz_36_[18]
.sym 81490 VexRiscv._zz_41_[23]
.sym 81491 $abc$38792$n5928_1
.sym 81500 VexRiscv._zz_36_[26]
.sym 81504 VexRiscv._zz_36_[30]
.sym 81510 $abc$38792$n5929_1
.sym 81511 $abc$38792$n5906_1
.sym 81512 $abc$38792$n5597_1
.sym 81513 $abc$38792$n3432
.sym 81517 VexRiscv._zz_36_[20]
.sym 81523 VexRiscv._zz_36_[18]
.sym 81529 VexRiscv._zz_41_[23]
.sym 81536 VexRiscv._zz_41_[24]
.sym 81540 $abc$38792$n5925_1
.sym 81541 $abc$38792$n3430_1
.sym 81542 $abc$38792$n5928_1
.sym 81543 $abc$38792$n4307
.sym 81544 $abc$38792$n149
.sym 81545 clk12_$glb_clk
.sym 81547 basesoc_timer0_load_storage[23]
.sym 81548 basesoc_timer0_load_storage[22]
.sym 81549 $abc$38792$n5982_1
.sym 81550 $abc$38792$n3721_1
.sym 81551 $abc$38792$n6018_1
.sym 81552 $abc$38792$n3716
.sym 81553 $abc$38792$n3397_1
.sym 81554 basesoc_timer0_load_storage[18]
.sym 81559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 81560 VexRiscv._zz_152_[24]
.sym 81561 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 81563 VexRiscv.lastStagePc[19]
.sym 81570 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 81571 VexRiscv._zz_79_[8]
.sym 81572 VexRiscv._zz_35_[17]
.sym 81573 VexRiscv._zz_79_[18]
.sym 81574 VexRiscv._zz_288_[5]
.sym 81575 $abc$38792$n5610
.sym 81576 VexRiscv._zz_41_[23]
.sym 81577 VexRiscv._zz_200_[26]
.sym 81578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 81581 $abc$38792$n5700_1
.sym 81582 $abc$38792$n5818_1
.sym 81589 $abc$38792$n5966_1
.sym 81591 $abc$38792$n5987_1
.sym 81592 VexRiscv.execute_to_memory_IS_DIV
.sym 81593 $abc$38792$n5921_1
.sym 81596 $abc$38792$n5434
.sym 81598 VexRiscv.memory_arbitration_isValid
.sym 81599 VexRiscv._zz_36_[4]
.sym 81601 $abc$38792$n5610
.sym 81603 VexRiscv._zz_36_[30]
.sym 81604 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 81605 $abc$38792$n5712_1
.sym 81606 $abc$38792$n5951_1
.sym 81607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 81608 VexRiscv._zz_36_[18]
.sym 81609 $abc$38792$n5435
.sym 81611 $abc$38792$n6070_1
.sym 81612 $abc$38792$n5952_1
.sym 81614 $abc$38792$n6022_1
.sym 81615 $abc$38792$n3388_1
.sym 81617 $abc$38792$n5611
.sym 81619 VexRiscv._zz_35_[9]
.sym 81622 $abc$38792$n5435
.sym 81623 $abc$38792$n3388_1
.sym 81624 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 81627 $abc$38792$n5987_1
.sym 81628 VexRiscv._zz_35_[9]
.sym 81630 $abc$38792$n5951_1
.sym 81633 VexRiscv._zz_36_[30]
.sym 81634 $abc$38792$n5952_1
.sym 81636 $abc$38792$n6070_1
.sym 81639 $abc$38792$n5952_1
.sym 81640 VexRiscv._zz_36_[4]
.sym 81641 $abc$38792$n5966_1
.sym 81645 $abc$38792$n5610
.sym 81646 $abc$38792$n5712_1
.sym 81647 VexRiscv._zz_35_[9]
.sym 81651 $abc$38792$n5921_1
.sym 81652 $abc$38792$n5611
.sym 81654 VexRiscv._zz_36_[30]
.sym 81658 $abc$38792$n6022_1
.sym 81659 VexRiscv._zz_36_[18]
.sym 81660 $abc$38792$n5952_1
.sym 81663 VexRiscv.memory_arbitration_isValid
.sym 81664 VexRiscv.execute_to_memory_IS_DIV
.sym 81665 $abc$38792$n5434
.sym 81666 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 81667 $abc$38792$n2423_$glb_ce
.sym 81668 clk12_$glb_clk
.sym 81670 $abc$38792$n5984_1
.sym 81671 VexRiscv.CsrPlugin_mtval[20]
.sym 81672 VexRiscv.CsrPlugin_mtval[23]
.sym 81673 $abc$38792$n5700_1
.sym 81674 $abc$38792$n5983_1
.sym 81675 $abc$38792$n5968_1
.sym 81676 VexRiscv.CsrPlugin_mtval[0]
.sym 81677 $abc$38792$n5967_1
.sym 81680 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 81683 basesoc_dat_w[6]
.sym 81684 $abc$38792$n3718
.sym 81686 VexRiscv.memory_arbitration_isValid
.sym 81688 VexRiscv._zz_164_[27]
.sym 81689 VexRiscv._zz_288_[2]
.sym 81690 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 81694 VexRiscv._zz_288_[8]
.sym 81695 $abc$38792$n6019_1
.sym 81697 VexRiscv._zz_164_[18]
.sym 81698 $abc$38792$n6018_1
.sym 81701 $abc$38792$n5947_1
.sym 81702 $abc$38792$n6054_1
.sym 81703 $abc$38792$n5943_1
.sym 81704 $abc$38792$n4353
.sym 81705 VexRiscv._zz_35_[9]
.sym 81711 $abc$38792$n5988_1
.sym 81713 VexRiscv._zz_35_[12]
.sym 81714 $abc$38792$n5943_1
.sym 81716 basesoc_dat_w[1]
.sym 81717 VexRiscv._zz_35_[4]
.sym 81718 $abc$38792$n5951_1
.sym 81722 VexRiscv._zz_79_[9]
.sym 81723 basesoc_dat_w[5]
.sym 81724 VexRiscv._zz_216_[10]
.sym 81725 VexRiscv._zz_216_[9]
.sym 81732 $abc$38792$n5947_1
.sym 81733 VexRiscv._zz_164_[9]
.sym 81734 VexRiscv._zz_217_[10]
.sym 81736 VexRiscv._zz_164_[10]
.sym 81737 $abc$38792$n5606
.sym 81738 $abc$38792$n2322
.sym 81739 $abc$38792$n5999
.sym 81741 $abc$38792$n5943_1
.sym 81742 $abc$38792$n5967_1
.sym 81744 VexRiscv._zz_164_[9]
.sym 81745 VexRiscv._zz_216_[9]
.sym 81747 $abc$38792$n5943_1
.sym 81751 $abc$38792$n5967_1
.sym 81752 $abc$38792$n5951_1
.sym 81753 VexRiscv._zz_35_[4]
.sym 81756 VexRiscv._zz_164_[10]
.sym 81757 $abc$38792$n5606
.sym 81759 VexRiscv._zz_217_[10]
.sym 81763 $abc$38792$n5988_1
.sym 81764 $abc$38792$n5947_1
.sym 81765 VexRiscv._zz_79_[9]
.sym 81769 $abc$38792$n5951_1
.sym 81770 VexRiscv._zz_35_[12]
.sym 81771 $abc$38792$n5999
.sym 81776 basesoc_dat_w[5]
.sym 81781 basesoc_dat_w[1]
.sym 81787 VexRiscv._zz_164_[10]
.sym 81788 $abc$38792$n5943_1
.sym 81789 VexRiscv._zz_216_[10]
.sym 81790 $abc$38792$n2322
.sym 81791 clk12_$glb_clk
.sym 81792 sys_rst_$glb_sr
.sym 81795 basesoc_uart_tx_fifo_consume[2]
.sym 81796 basesoc_uart_tx_fifo_consume[3]
.sym 81797 $abc$38792$n5482
.sym 81798 $abc$38792$n5702_1
.sym 81799 $abc$38792$n5701
.sym 81800 $abc$38792$n5788_1
.sym 81806 VexRiscv.CsrPlugin_mtval[0]
.sym 81807 $PACKER_VCC_NET
.sym 81808 $abc$38792$n2471
.sym 81809 VexRiscv._zz_216_[4]
.sym 81811 VexRiscv._zz_35_[8]
.sym 81815 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 81817 basesoc_uart_tx_fifo_consume[0]
.sym 81819 $abc$38792$n3388_1
.sym 81821 VexRiscv._zz_79_[4]
.sym 81822 VexRiscv._zz_164_[10]
.sym 81823 $abc$38792$n2482
.sym 81824 $abc$38792$n7852
.sym 81825 $abc$38792$n5952_1
.sym 81826 basesoc_uart_phy_sink_ready
.sym 81827 $abc$38792$n5943_1
.sym 81828 VexRiscv._zz_79_[4]
.sym 81838 $abc$38792$n5562
.sym 81841 $abc$38792$n5745_1
.sym 81842 $abc$38792$n5947_1
.sym 81843 $abc$38792$n6024_1
.sym 81844 $abc$38792$n6023_1
.sym 81848 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 81849 VexRiscv._zz_35_[18]
.sym 81850 $abc$38792$n5556
.sym 81851 VexRiscv._zz_79_[18]
.sym 81852 $abc$38792$n5610
.sym 81853 $abc$38792$n5799_1
.sym 81855 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 81857 $abc$38792$n5506_1
.sym 81859 $abc$38792$n5951_1
.sym 81860 VexRiscv._zz_35_[12]
.sym 81863 VexRiscv._zz_255_[1]
.sym 81865 VexRiscv._zz_35_[9]
.sym 81867 VexRiscv._zz_35_[9]
.sym 81873 $abc$38792$n5506_1
.sym 81874 $abc$38792$n5562
.sym 81875 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 81876 $abc$38792$n5556
.sym 81879 $abc$38792$n5951_1
.sym 81880 VexRiscv._zz_79_[18]
.sym 81881 $abc$38792$n6024_1
.sym 81882 $abc$38792$n5947_1
.sym 81885 $abc$38792$n5745_1
.sym 81887 VexRiscv._zz_35_[12]
.sym 81888 $abc$38792$n5610
.sym 81892 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 81893 VexRiscv._zz_255_[1]
.sym 81898 VexRiscv._zz_35_[18]
.sym 81899 $abc$38792$n6023_1
.sym 81900 $abc$38792$n5951_1
.sym 81903 VexRiscv._zz_35_[18]
.sym 81909 $abc$38792$n5799_1
.sym 81910 VexRiscv._zz_35_[18]
.sym 81912 $abc$38792$n5610
.sym 81914 clk12_$glb_clk
.sym 81915 VexRiscv.reset_$glb_sr
.sym 81916 $abc$38792$n6019_1
.sym 81917 $abc$38792$n4354_1
.sym 81918 $abc$38792$n6020_1
.sym 81919 $abc$38792$n5799_1
.sym 81920 $abc$38792$n5800_1
.sym 81921 $abc$38792$n6038_1
.sym 81922 $abc$38792$n5789_1
.sym 81923 VexRiscv.CsrPlugin_mepc[0]
.sym 81929 $abc$38792$n2251
.sym 81930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 81931 basesoc_uart_tx_fifo_consume[3]
.sym 81932 VexRiscv._zz_79_[18]
.sym 81934 $abc$38792$n6429_1
.sym 81937 $abc$38792$n2251
.sym 81939 basesoc_uart_tx_fifo_consume[2]
.sym 81940 VexRiscv._zz_255_[1]
.sym 81941 $abc$38792$n5606
.sym 81943 $abc$38792$n6050
.sym 81944 $abc$38792$n5482
.sym 81947 $abc$38792$n2471
.sym 81949 VexRiscv._zz_255_[1]
.sym 81951 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 81958 basesoc_uart_phy_sink_valid
.sym 81959 $abc$38792$n6059_1
.sym 81962 $abc$38792$n5892_1
.sym 81963 $abc$38792$n6060_1
.sym 81967 VexRiscv._zz_164_[18]
.sym 81969 VexRiscv._zz_216_[27]
.sym 81971 $abc$38792$n5606
.sym 81972 VexRiscv._zz_164_[27]
.sym 81974 VexRiscv._zz_217_[27]
.sym 81975 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 81976 VexRiscv._zz_35_[27]
.sym 81977 $abc$38792$n5943_1
.sym 81978 VexRiscv._zz_216_[18]
.sym 81979 $abc$38792$n5947_1
.sym 81980 $abc$38792$n5951_1
.sym 81981 basesoc_uart_phy_tx_busy
.sym 81982 $abc$38792$n6429_1
.sym 81984 $abc$38792$n7852
.sym 81985 $abc$38792$n5943_1
.sym 81986 basesoc_uart_phy_sink_ready
.sym 81987 VexRiscv._zz_79_[27]
.sym 81990 $abc$38792$n6429_1
.sym 81991 VexRiscv._zz_79_[27]
.sym 81993 $abc$38792$n5892_1
.sym 81996 VexRiscv._zz_164_[18]
.sym 81997 $abc$38792$n5943_1
.sym 81998 VexRiscv._zz_216_[18]
.sym 82002 $abc$38792$n5947_1
.sym 82003 $abc$38792$n5951_1
.sym 82004 $abc$38792$n6060_1
.sym 82005 VexRiscv._zz_79_[27]
.sym 82008 $abc$38792$n5951_1
.sym 82009 $abc$38792$n6059_1
.sym 82010 VexRiscv._zz_35_[27]
.sym 82016 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 82020 $abc$38792$n5606
.sym 82022 VexRiscv._zz_217_[27]
.sym 82023 VexRiscv._zz_164_[27]
.sym 82026 VexRiscv._zz_164_[27]
.sym 82027 $abc$38792$n5943_1
.sym 82029 VexRiscv._zz_216_[27]
.sym 82032 basesoc_uart_phy_tx_busy
.sym 82033 basesoc_uart_phy_sink_ready
.sym 82034 basesoc_uart_phy_sink_valid
.sym 82036 $abc$38792$n7852
.sym 82037 clk12_$glb_clk
.sym 82039 $abc$38792$n6070_1
.sym 82040 $abc$38792$n5790_1
.sym 82041 $abc$38792$n6071_1
.sym 82042 $abc$38792$n6014_1
.sym 82043 $abc$38792$n6016_1
.sym 82044 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 82045 $abc$38792$n6072_1
.sym 82046 $abc$38792$n6015_1
.sym 82048 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 82053 VexRiscv._zz_79_[17]
.sym 82054 $abc$38792$n4353
.sym 82061 VexRiscv._zz_216_[17]
.sym 82063 VexRiscv._zz_35_[30]
.sym 82065 $abc$38792$n6429_1
.sym 82066 $abc$38792$n5818_1
.sym 82067 $abc$38792$n5610
.sym 82070 VexRiscv._zz_161_
.sym 82071 $abc$38792$n6429_1
.sym 82072 VexRiscv._zz_217_[18]
.sym 82073 $abc$38792$n5610
.sym 82074 $abc$38792$n5506_1
.sym 82080 $abc$38792$n5871_1
.sym 82081 $abc$38792$n5506_1
.sym 82082 $abc$38792$n5576_1
.sym 82083 VexRiscv.execute_to_memory_IS_DIV
.sym 82084 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 82085 VexRiscv._zz_164_[25]
.sym 82086 $abc$38792$n5947_1
.sym 82088 VexRiscv._zz_79_[25]
.sym 82089 $abc$38792$n5556
.sym 82090 $abc$38792$n5951_1
.sym 82091 VexRiscv.memory_arbitration_isValid
.sym 82093 $abc$38792$n5610
.sym 82096 $abc$38792$n5943_1
.sym 82097 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 82098 $abc$38792$n5951_1
.sym 82099 $abc$38792$n6051_1
.sym 82100 VexRiscv._zz_255_[1]
.sym 82101 VexRiscv._zz_35_[25]
.sym 82102 $abc$38792$n6052_1
.sym 82104 $abc$38792$n5482
.sym 82110 VexRiscv._zz_216_[25]
.sym 82111 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 82113 $abc$38792$n5576_1
.sym 82114 $abc$38792$n5506_1
.sym 82115 $abc$38792$n5556
.sym 82116 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 82119 VexRiscv._zz_35_[25]
.sym 82125 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 82127 VexRiscv._zz_255_[1]
.sym 82131 VexRiscv._zz_79_[25]
.sym 82132 $abc$38792$n5947_1
.sym 82133 $abc$38792$n5951_1
.sym 82134 $abc$38792$n6052_1
.sym 82137 $abc$38792$n5610
.sym 82139 $abc$38792$n5871_1
.sym 82140 VexRiscv._zz_35_[25]
.sym 82143 VexRiscv.execute_to_memory_IS_DIV
.sym 82144 VexRiscv.memory_arbitration_isValid
.sym 82145 $abc$38792$n5482
.sym 82146 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 82149 $abc$38792$n5943_1
.sym 82150 VexRiscv._zz_216_[25]
.sym 82152 VexRiscv._zz_164_[25]
.sym 82155 VexRiscv._zz_35_[25]
.sym 82157 $abc$38792$n6051_1
.sym 82158 $abc$38792$n5951_1
.sym 82160 clk12_$glb_clk
.sym 82161 VexRiscv.reset_$glb_sr
.sym 82162 VexRiscv._zz_164_[16]
.sym 82163 $abc$38792$n5921_1
.sym 82164 $abc$38792$n5780_1
.sym 82165 VexRiscv._zz_164_[30]
.sym 82166 $abc$38792$n5778_1
.sym 82167 $abc$38792$n5779_1
.sym 82168 $abc$38792$n5923_1
.sym 82169 VexRiscv._zz_164_[17]
.sym 82178 VexRiscv._zz_79_[30]
.sym 82179 $abc$38792$n149
.sym 82180 VexRiscv._zz_35_[30]
.sym 82181 VexRiscv._zz_217_[17]
.sym 82182 $abc$38792$n5556
.sym 82185 $abc$38792$n5556
.sym 82186 $abc$38792$n6054_1
.sym 82187 $abc$38792$n5947_1
.sym 82189 VexRiscv._zz_216_[26]
.sym 82190 $abc$38792$n5943_1
.sym 82193 $abc$38792$n5947_1
.sym 82194 $abc$38792$n5947_1
.sym 82196 $abc$38792$n5606
.sym 82203 VexRiscv._zz_79_[25]
.sym 82209 VexRiscv._zz_217_[25]
.sym 82210 $abc$38792$n5558
.sym 82212 $abc$38792$n6429_1
.sym 82213 VexRiscv._zz_217_[29]
.sym 82215 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 82217 $abc$38792$n5872_1
.sym 82218 VexRiscv._zz_164_[29]
.sym 82223 VexRiscv._zz_164_[21]
.sym 82224 VexRiscv._zz_164_[25]
.sym 82225 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 82227 VexRiscv._zz_255_[1]
.sym 82228 $abc$38792$n5556
.sym 82229 VexRiscv._zz_217_[21]
.sym 82230 VexRiscv._zz_161_
.sym 82231 VexRiscv._zz_79_[21]
.sym 82232 $abc$38792$n5606
.sym 82233 $abc$38792$n5610
.sym 82234 $abc$38792$n5506_1
.sym 82236 VexRiscv._zz_79_[25]
.sym 82237 $abc$38792$n5872_1
.sym 82238 $abc$38792$n6429_1
.sym 82239 $abc$38792$n5610
.sym 82243 $abc$38792$n5606
.sym 82244 VexRiscv._zz_217_[21]
.sym 82245 VexRiscv._zz_164_[21]
.sym 82248 $abc$38792$n5506_1
.sym 82249 $abc$38792$n5558
.sym 82250 $abc$38792$n5556
.sym 82251 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 82254 VexRiscv._zz_217_[29]
.sym 82255 VexRiscv._zz_164_[29]
.sym 82257 $abc$38792$n5606
.sym 82261 VexRiscv._zz_79_[21]
.sym 82267 VexRiscv._zz_79_[25]
.sym 82272 $abc$38792$n5606
.sym 82273 VexRiscv._zz_164_[25]
.sym 82274 VexRiscv._zz_217_[25]
.sym 82280 VexRiscv._zz_255_[1]
.sym 82281 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 82282 VexRiscv._zz_161_
.sym 82283 clk12_$glb_clk
.sym 82285 $abc$38792$n5860_1
.sym 82286 $abc$38792$n5818_1
.sym 82287 $abc$38792$n6046_1
.sym 82288 $abc$38792$n6047_1
.sym 82289 $abc$38792$n6030_1
.sym 82290 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 82291 $abc$38792$n6054_1
.sym 82292 $abc$38792$n5859_1
.sym 82299 VexRiscv._zz_217_[16]
.sym 82301 VexRiscv._zz_79_[19]
.sym 82302 $PACKER_VCC_NET
.sym 82304 $abc$38792$n4353
.sym 82306 $abc$38792$n5921_1
.sym 82308 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 82309 VexRiscv._zz_35_[26]
.sym 82310 $abc$38792$n5657_1
.sym 82311 $abc$38792$n6429_1
.sym 82313 VexRiscv._zz_79_[4]
.sym 82316 $abc$38792$n3812
.sym 82318 basesoc_uart_phy_sink_ready
.sym 82328 $abc$38792$n5713
.sym 82331 VexRiscv._zz_79_[9]
.sym 82332 $abc$38792$n6429_1
.sym 82333 VexRiscv._zz_164_[29]
.sym 82334 VexRiscv._zz_216_[29]
.sym 82336 VexRiscv._zz_216_[24]
.sym 82337 VexRiscv._zz_164_[24]
.sym 82338 $abc$38792$n5947_1
.sym 82339 $abc$38792$n5943_1
.sym 82342 $abc$38792$n5556
.sym 82344 $abc$38792$n6068
.sym 82345 VexRiscv._zz_79_[29]
.sym 82347 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 82349 $abc$38792$n5506_1
.sym 82350 $abc$38792$n5943_1
.sym 82351 $abc$38792$n5951_1
.sym 82353 VexRiscv._zz_161_
.sym 82354 VexRiscv._zz_79_[24]
.sym 82355 $abc$38792$n5574_1
.sym 82356 $abc$38792$n5606
.sym 82357 VexRiscv._zz_217_[24]
.sym 82359 VexRiscv._zz_164_[24]
.sym 82360 $abc$38792$n5606
.sym 82361 VexRiscv._zz_217_[24]
.sym 82365 $abc$38792$n5947_1
.sym 82366 $abc$38792$n6068
.sym 82367 VexRiscv._zz_79_[29]
.sym 82368 $abc$38792$n5951_1
.sym 82371 $abc$38792$n5943_1
.sym 82372 VexRiscv._zz_216_[29]
.sym 82374 VexRiscv._zz_164_[29]
.sym 82379 VexRiscv._zz_79_[24]
.sym 82383 $abc$38792$n5556
.sym 82384 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 82385 $abc$38792$n5574_1
.sym 82386 $abc$38792$n5506_1
.sym 82389 $abc$38792$n5943_1
.sym 82390 VexRiscv._zz_164_[24]
.sym 82391 VexRiscv._zz_216_[24]
.sym 82395 $abc$38792$n5713
.sym 82397 $abc$38792$n6429_1
.sym 82398 VexRiscv._zz_79_[9]
.sym 82403 VexRiscv._zz_79_[29]
.sym 82405 VexRiscv._zz_161_
.sym 82406 clk12_$glb_clk
.sym 82408 VexRiscv._zz_164_[4]
.sym 82409 VexRiscv._zz_164_[26]
.sym 82410 $abc$38792$n6055_1
.sym 82411 $abc$38792$n5658_1
.sym 82412 $abc$38792$n5880_1
.sym 82413 $abc$38792$n6056_1
.sym 82414 $abc$38792$n5881_1
.sym 82415 $abc$38792$n5882_1
.sym 82420 VexRiscv._zz_161_
.sym 82427 $abc$38792$n5943_1
.sym 82428 $abc$38792$n6429_1
.sym 82430 VexRiscv._zz_79_[24]
.sym 82438 VexRiscv._zz_217_[26]
.sym 82442 VexRiscv._zz_79_[26]
.sym 82452 VexRiscv._zz_79_[12]
.sym 82453 VexRiscv._zz_79_[4]
.sym 82455 $abc$38792$n5606
.sym 82456 VexRiscv._zz_216_[12]
.sym 82460 VexRiscv._zz_217_[12]
.sym 82461 $abc$38792$n5943_1
.sym 82463 VexRiscv._zz_217_[9]
.sym 82467 VexRiscv._zz_161_
.sym 82468 $abc$38792$n5947_1
.sym 82469 $abc$38792$n5746_1
.sym 82470 VexRiscv._zz_164_[9]
.sym 82472 VexRiscv._zz_164_[12]
.sym 82473 VexRiscv._zz_79_[9]
.sym 82474 $abc$38792$n6000_1
.sym 82476 $abc$38792$n5658_1
.sym 82479 $abc$38792$n6429_1
.sym 82480 VexRiscv._zz_164_[12]
.sym 82483 $abc$38792$n5947_1
.sym 82484 $abc$38792$n6000_1
.sym 82485 VexRiscv._zz_79_[12]
.sym 82488 VexRiscv._zz_216_[12]
.sym 82489 VexRiscv._zz_164_[12]
.sym 82490 $abc$38792$n5943_1
.sym 82495 VexRiscv._zz_217_[9]
.sym 82496 $abc$38792$n5606
.sym 82497 VexRiscv._zz_164_[9]
.sym 82500 VexRiscv._zz_79_[12]
.sym 82501 $abc$38792$n5746_1
.sym 82502 $abc$38792$n6429_1
.sym 82506 $abc$38792$n5606
.sym 82507 VexRiscv._zz_164_[12]
.sym 82508 VexRiscv._zz_217_[12]
.sym 82512 VexRiscv._zz_79_[9]
.sym 82518 $abc$38792$n5658_1
.sym 82519 $abc$38792$n6429_1
.sym 82520 VexRiscv._zz_79_[4]
.sym 82526 VexRiscv._zz_79_[12]
.sym 82528 VexRiscv._zz_161_
.sym 82529 clk12_$glb_clk
.sym 82547 VexRiscv._zz_217_[4]
.sym 82552 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 82560 VexRiscv._zz_161_
.sym 82565 $abc$38792$n5610
.sym 82576 VexRiscv._zz_161_
.sym 82585 VexRiscv._zz_150_
.sym 82586 $abc$38792$n3812
.sym 82587 VexRiscv.reset
.sym 82638 VexRiscv.reset
.sym 82641 VexRiscv._zz_161_
.sym 82643 VexRiscv._zz_150_
.sym 82647 $abc$38792$n3812
.sym 82652 clk12_$glb_clk
.sym 82670 VexRiscv._zz_321_
.sym 82754 spram_datain01[2]
.sym 82755 spram_datain11[3]
.sym 82756 spram_datain11[2]
.sym 82757 spram_datain01[5]
.sym 82758 spram_datain01[8]
.sym 82759 spram_datain11[5]
.sym 82760 spram_datain01[3]
.sym 82761 spram_datain11[8]
.sym 82768 basesoc_timer0_load_storage[31]
.sym 82775 $abc$38792$n3430_1
.sym 82776 $abc$38792$n2482
.sym 82777 VexRiscv.decode_to_execute_RS2[22]
.sym 82778 VexRiscv._zz_130_[5]
.sym 82786 array_muxed0[7]
.sym 82787 array_muxed0[3]
.sym 82788 spiflash_miso
.sym 82789 spram_dataout01[13]
.sym 82883 array_muxed1[22]
.sym 82886 spram_datain01[4]
.sym 82889 spram_datain11[4]
.sym 82891 spram_datain11[5]
.sym 82893 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 82895 spram_dataout11[13]
.sym 82896 array_muxed0[6]
.sym 82897 spram_datain01[5]
.sym 82899 $abc$38792$n6166_1
.sym 82901 spram_datain01[2]
.sym 82902 spram_dataout01[7]
.sym 82904 $abc$38792$n6160_1
.sym 82905 $abc$38792$n6162_1
.sym 82911 array_muxed0[8]
.sym 82916 array_muxed1[18]
.sym 82922 $abc$38792$n2158
.sym 82931 $abc$38792$n7851
.sym 82944 array_muxed0[9]
.sym 82945 $abc$38792$n3935
.sym 82946 VexRiscv._zz_130_[6]
.sym 82975 basesoc_counter[1]
.sym 82977 $abc$38792$n2158
.sym 82984 basesoc_counter[0]
.sym 82992 basesoc_counter[1]
.sym 82994 basesoc_counter[0]
.sym 82999 basesoc_counter[0]
.sym 83038 $abc$38792$n2158
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 83048 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 83051 VexRiscv._zz_130_[2]
.sym 83053 spram_datain11[13]
.sym 83055 array_muxed0[1]
.sym 83056 spram_wren0
.sym 83057 spram_datain11[11]
.sym 83058 spram_datain11[4]
.sym 83061 spram_dataout01[12]
.sym 83064 $abc$38792$n6168_1
.sym 83066 array_muxed1[24]
.sym 83067 basesoc_timer0_reload_storage[23]
.sym 83068 $abc$38792$n4898_1
.sym 83075 VexRiscv._zz_171_[1]
.sym 83076 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 83083 VexRiscv.lastStagePc[28]
.sym 83090 $abc$38792$n4353
.sym 83091 $abc$38792$n4364
.sym 83092 $abc$38792$n2482
.sym 83100 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 83102 VexRiscv.CsrPlugin_mepc[28]
.sym 83103 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 83109 $abc$38792$n4410
.sym 83110 basesoc_adr[0]
.sym 83116 $abc$38792$n4353
.sym 83117 $abc$38792$n4364
.sym 83118 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 83121 basesoc_adr[0]
.sym 83133 $abc$38792$n2482
.sym 83135 VexRiscv.lastStagePc[28]
.sym 83136 VexRiscv.CsrPlugin_mepc[28]
.sym 83139 $abc$38792$n4410
.sym 83140 $abc$38792$n4353
.sym 83141 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 83162 clk12_$glb_clk
.sym 83166 $abc$38792$n2237
.sym 83169 basesoc_timer0_reload_storage[18]
.sym 83171 basesoc_timer0_reload_storage[23]
.sym 83174 VexRiscv._zz_164_[18]
.sym 83175 $abc$38792$n4311
.sym 83180 $abc$38792$n2482
.sym 83184 $abc$38792$n2486
.sym 83187 VexRiscv.lastStagePc[28]
.sym 83189 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 83191 basesoc_timer0_reload_storage[18]
.sym 83193 array_muxed1[8]
.sym 83194 array_muxed1[18]
.sym 83195 $abc$38792$n5617
.sym 83199 VexRiscv.decode_to_execute_RS2[22]
.sym 83205 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 83207 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 83209 VexRiscv.CsrPlugin_mepc[28]
.sym 83210 $abc$38792$n3713_1
.sym 83211 $abc$38792$n3713_1
.sym 83213 VexRiscv.CsrPlugin_mepc[5]
.sym 83215 VexRiscv._zz_201_[28]
.sym 83216 $abc$38792$n4201_1
.sym 83217 VexRiscv.CsrPlugin_mepc[28]
.sym 83218 VexRiscv.lastStagePc[5]
.sym 83219 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 83220 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 83221 VexRiscv._zz_201_[5]
.sym 83222 $abc$38792$n3935
.sym 83225 $abc$38792$n3935
.sym 83232 $abc$38792$n2403
.sym 83235 $abc$38792$n2482
.sym 83239 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 83244 VexRiscv.CsrPlugin_mepc[5]
.sym 83246 $abc$38792$n2482
.sym 83247 VexRiscv.lastStagePc[5]
.sym 83252 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 83256 VexRiscv.CsrPlugin_mepc[28]
.sym 83257 $abc$38792$n3713_1
.sym 83258 VexRiscv._zz_201_[28]
.sym 83259 $abc$38792$n4201_1
.sym 83262 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 83264 $abc$38792$n3935
.sym 83265 VexRiscv.CsrPlugin_mepc[5]
.sym 83274 VexRiscv._zz_201_[5]
.sym 83275 VexRiscv.CsrPlugin_mepc[5]
.sym 83276 $abc$38792$n4201_1
.sym 83277 $abc$38792$n3713_1
.sym 83281 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 83282 $abc$38792$n3935
.sym 83283 VexRiscv.CsrPlugin_mepc[28]
.sym 83284 $abc$38792$n2403
.sym 83285 clk12_$glb_clk
.sym 83286 VexRiscv.reset_$glb_sr
.sym 83287 $abc$38792$n4263_1
.sym 83288 VexRiscv._zz_201_[15]
.sym 83289 VexRiscv._zz_201_[9]
.sym 83290 $abc$38792$n4262_1
.sym 83291 $abc$38792$n4412
.sym 83292 $abc$38792$n4305_1
.sym 83293 $abc$38792$n4372_1
.sym 83294 VexRiscv._zz_201_[29]
.sym 83297 VexRiscv._zz_200_[22]
.sym 83298 VexRiscv._zz_152_[9]
.sym 83300 sys_rst
.sym 83301 sys_rst
.sym 83302 array_muxed0[11]
.sym 83303 array_muxed0[3]
.sym 83304 array_muxed0[7]
.sym 83305 spiflash_miso
.sym 83307 $abc$38792$n3619_1
.sym 83308 basesoc_ctrl_reset_reset_r
.sym 83311 $abc$38792$n3430_1
.sym 83314 VexRiscv._zz_313_
.sym 83317 basesoc_timer0_reload_storage[18]
.sym 83318 $abc$38792$n7851
.sym 83319 basesoc_dat_w[7]
.sym 83320 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 83321 $abc$38792$n3975
.sym 83328 $abc$38792$n5643_1
.sym 83330 $abc$38792$n5644
.sym 83331 $abc$38792$n4227_1
.sym 83333 VexRiscv.CsrPlugin_mepc[6]
.sym 83334 $abc$38792$n4228_1
.sym 83336 VexRiscv.CsrPlugin_mtval[5]
.sym 83337 VexRiscv._zz_201_[6]
.sym 83338 $abc$38792$n5594
.sym 83339 $abc$38792$n2403
.sym 83340 $abc$38792$n5618_1
.sym 83341 $abc$38792$n4203_1
.sym 83342 $abc$38792$n3713_1
.sym 83346 $abc$38792$n3432
.sym 83347 $abc$38792$n6290_1
.sym 83348 VexRiscv._zz_152_[3]
.sym 83349 $abc$38792$n5619
.sym 83350 $abc$38792$n4201_1
.sym 83351 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 83352 VexRiscv._zz_171_[1]
.sym 83353 VexRiscv._zz_171_[0]
.sym 83354 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 83355 $abc$38792$n5617
.sym 83357 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 83359 VexRiscv._zz_152_[5]
.sym 83361 VexRiscv._zz_152_[3]
.sym 83362 $abc$38792$n5619
.sym 83363 $abc$38792$n5644
.sym 83364 $abc$38792$n6290_1
.sym 83368 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 83373 $abc$38792$n5617
.sym 83374 $abc$38792$n5618_1
.sym 83375 VexRiscv._zz_152_[3]
.sym 83376 $abc$38792$n6290_1
.sym 83379 VexRiscv.CsrPlugin_mtval[5]
.sym 83380 $abc$38792$n4228_1
.sym 83382 $abc$38792$n4203_1
.sym 83385 $abc$38792$n3432
.sym 83386 $abc$38792$n5594
.sym 83387 $abc$38792$n5643_1
.sym 83388 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 83393 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 83397 VexRiscv._zz_152_[5]
.sym 83398 $abc$38792$n4227_1
.sym 83399 VexRiscv._zz_171_[0]
.sym 83400 VexRiscv._zz_171_[1]
.sym 83403 $abc$38792$n3713_1
.sym 83404 $abc$38792$n4201_1
.sym 83405 VexRiscv.CsrPlugin_mepc[6]
.sym 83406 VexRiscv._zz_201_[6]
.sym 83407 $abc$38792$n2403
.sym 83408 clk12_$glb_clk
.sym 83409 VexRiscv.reset_$glb_sr
.sym 83410 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 83411 array_muxed1[16]
.sym 83412 array_muxed1[8]
.sym 83413 $abc$38792$n3975
.sym 83414 basesoc_vexriscv_dbus_adr[4]
.sym 83415 $abc$38792$n4304_1
.sym 83416 array_muxed1[26]
.sym 83417 $abc$38792$n4242_1
.sym 83420 VexRiscv._zz_164_[8]
.sym 83422 basesoc_uart_tx_fifo_wrport_we
.sym 83426 VexRiscv.lastStagePc[9]
.sym 83428 array_muxed0[12]
.sym 83429 VexRiscv.CsrPlugin_mepc[6]
.sym 83430 array_muxed0[5]
.sym 83434 $abc$38792$n3935
.sym 83435 $abc$38792$n5619
.sym 83436 $abc$38792$n2271
.sym 83437 VexRiscv._zz_152_[29]
.sym 83439 $abc$38792$n5642_1
.sym 83441 VexRiscv._zz_201_[13]
.sym 83442 $abc$38792$n5719
.sym 83443 basesoc_timer0_load_storage[2]
.sym 83444 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 83445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 83451 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 83454 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 83458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 83459 $abc$38792$n5594
.sym 83462 $abc$38792$n4227_1
.sym 83463 $abc$38792$n5661_1
.sym 83465 $abc$38792$n4203_1
.sym 83466 $abc$38792$n4231_1
.sym 83468 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 83469 VexRiscv.CsrPlugin_hadException
.sym 83470 VexRiscv.CsrPlugin_mtval[6]
.sym 83471 $abc$38792$n3430_1
.sym 83474 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 83478 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 83487 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 83490 VexRiscv.CsrPlugin_mtval[6]
.sym 83492 $abc$38792$n4203_1
.sym 83493 $abc$38792$n4231_1
.sym 83497 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 83503 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 83508 $abc$38792$n4227_1
.sym 83510 $abc$38792$n3430_1
.sym 83511 $abc$38792$n5661_1
.sym 83514 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 83522 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 83526 $abc$38792$n5594
.sym 83528 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 83530 VexRiscv.CsrPlugin_hadException
.sym 83531 clk12_$glb_clk
.sym 83533 VexRiscv.CsrPlugin_mtval[17]
.sym 83534 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 83535 VexRiscv.CsrPlugin_mtval[10]
.sym 83536 VexRiscv.CsrPlugin_mtval[30]
.sym 83537 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 83538 VexRiscv.CsrPlugin_mtval[19]
.sym 83539 $abc$38792$n4241_1
.sym 83540 $abc$38792$n4224_1
.sym 83543 $abc$38792$n5741_1
.sym 83544 VexRiscv._zz_152_[5]
.sym 83546 array_muxed1[26]
.sym 83547 VexRiscv.decode_to_execute_RS2[26]
.sym 83551 array_muxed1[17]
.sym 83553 $abc$38792$n2472
.sym 83557 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 83558 VexRiscv.decode_to_execute_RS2[16]
.sym 83559 VexRiscv.lastStagePc[29]
.sym 83560 VexRiscv.decode_to_execute_RS2[8]
.sym 83561 VexRiscv._zz_171_[1]
.sym 83562 array_muxed1[24]
.sym 83563 $abc$38792$n5709_1
.sym 83564 $abc$38792$n2243
.sym 83565 VexRiscv._zz_152_[15]
.sym 83567 VexRiscv._zz_171_[1]
.sym 83568 VexRiscv._zz_152_[17]
.sym 83574 basesoc_dat_w[2]
.sym 83575 $abc$38792$n4203_1
.sym 83576 VexRiscv.CsrPlugin_mepc[31]
.sym 83577 $abc$38792$n3432
.sym 83578 VexRiscv.CsrPlugin_mepc[22]
.sym 83579 $abc$38792$n5676_1
.sym 83580 VexRiscv.CsrPlugin_mepc[13]
.sym 83581 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 83585 VexRiscv.CsrPlugin_mtval[31]
.sym 83586 basesoc_ctrl_reset_reset_r
.sym 83587 VexRiscv._zz_201_[22]
.sym 83588 VexRiscv.CsrPlugin_mtval[22]
.sym 83589 $abc$38792$n5675_1
.sym 83592 $abc$38792$n2308
.sym 83594 $abc$38792$n4284_1
.sym 83595 $abc$38792$n3713_1
.sym 83596 $abc$38792$n5673_1
.sym 83600 $abc$38792$n4201_1
.sym 83601 VexRiscv._zz_201_[13]
.sym 83603 $abc$38792$n5594
.sym 83607 VexRiscv.CsrPlugin_mepc[31]
.sym 83608 $abc$38792$n4203_1
.sym 83609 VexRiscv.CsrPlugin_mtval[31]
.sym 83610 $abc$38792$n4201_1
.sym 83615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 83616 $abc$38792$n5594
.sym 83621 basesoc_dat_w[2]
.sym 83625 $abc$38792$n4203_1
.sym 83627 VexRiscv.CsrPlugin_mtval[22]
.sym 83628 $abc$38792$n4284_1
.sym 83631 VexRiscv._zz_201_[22]
.sym 83632 $abc$38792$n4201_1
.sym 83633 VexRiscv.CsrPlugin_mepc[22]
.sym 83634 $abc$38792$n3713_1
.sym 83637 $abc$38792$n3432
.sym 83638 $abc$38792$n5673_1
.sym 83639 $abc$38792$n5676_1
.sym 83640 $abc$38792$n5675_1
.sym 83643 VexRiscv.CsrPlugin_mepc[13]
.sym 83644 $abc$38792$n4201_1
.sym 83645 VexRiscv._zz_201_[13]
.sym 83646 $abc$38792$n3713_1
.sym 83649 basesoc_ctrl_reset_reset_r
.sym 83653 $abc$38792$n2308
.sym 83654 clk12_$glb_clk
.sym 83655 sys_rst_$glb_sr
.sym 83656 basesoc_uart_eventmanager_storage[0]
.sym 83657 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 83658 $abc$38792$n4268_1
.sym 83659 $abc$38792$n5683
.sym 83660 $abc$38792$n5685_1
.sym 83661 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 83662 $abc$38792$n4022
.sym 83663 $abc$38792$n5684_1
.sym 83666 $abc$38792$n5788_1
.sym 83667 VexRiscv._zz_36_[17]
.sym 83668 VexRiscv._zz_152_[4]
.sym 83671 $abc$38792$n3432
.sym 83672 $abc$38792$n4007_1
.sym 83673 basesoc_uart_tx_fifo_do_read
.sym 83674 VexRiscv.CsrPlugin_mepc[22]
.sym 83676 VexRiscv.decode_to_execute_RS2[9]
.sym 83677 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 83678 VexRiscv.CsrPlugin_mtval[9]
.sym 83679 $PACKER_VCC_NET
.sym 83680 VexRiscv._zz_152_[9]
.sym 83681 $abc$38792$n5677
.sym 83682 $abc$38792$n5617
.sym 83683 cas_switches_status[2]
.sym 83684 basesoc_uart_rx_fifo_produce[0]
.sym 83686 VexRiscv._zz_152_[1]
.sym 83688 $abc$38792$n5597_1
.sym 83689 $abc$38792$n5952_1
.sym 83690 array_muxed1[18]
.sym 83691 VexRiscv.decode_to_execute_RS2[22]
.sym 83697 $abc$38792$n5677
.sym 83699 $abc$38792$n5597_1
.sym 83700 $abc$38792$n5617
.sym 83702 $abc$38792$n4283_1
.sym 83703 $abc$38792$n4241_1
.sym 83704 basesoc_uart_tx_fifo_produce[1]
.sym 83705 $abc$38792$n5707
.sym 83706 VexRiscv._zz_152_[22]
.sym 83708 $abc$38792$n2271
.sym 83709 basesoc_uart_tx_fifo_wrport_we
.sym 83711 $abc$38792$n5618_1
.sym 83712 sys_rst
.sym 83713 VexRiscv._zz_152_[9]
.sym 83714 $abc$38792$n5654_1
.sym 83715 $abc$38792$n5706_1
.sym 83716 $abc$38792$n5708_1
.sym 83717 VexRiscv._zz_152_[9]
.sym 83718 $abc$38792$n5619
.sym 83720 basesoc_uart_tx_fifo_produce[0]
.sym 83722 $abc$38792$n3432
.sym 83723 $abc$38792$n5709_1
.sym 83724 $abc$38792$n3871_1
.sym 83725 $abc$38792$n5705_1
.sym 83726 VexRiscv._zz_171_[0]
.sym 83727 VexRiscv._zz_171_[1]
.sym 83728 $abc$38792$n3430_1
.sym 83730 VexRiscv._zz_152_[9]
.sym 83731 $abc$38792$n5618_1
.sym 83732 $abc$38792$n3871_1
.sym 83733 $abc$38792$n5617
.sym 83736 $abc$38792$n4283_1
.sym 83737 VexRiscv._zz_171_[0]
.sym 83738 VexRiscv._zz_171_[1]
.sym 83739 VexRiscv._zz_152_[22]
.sym 83742 $abc$38792$n3871_1
.sym 83743 $abc$38792$n5619
.sym 83744 VexRiscv._zz_152_[9]
.sym 83745 $abc$38792$n5707
.sym 83749 $abc$38792$n3430_1
.sym 83750 $abc$38792$n5705_1
.sym 83751 $abc$38792$n4241_1
.sym 83754 $abc$38792$n3432
.sym 83755 $abc$38792$n5708_1
.sym 83756 $abc$38792$n5706_1
.sym 83757 $abc$38792$n5709_1
.sym 83760 $abc$38792$n5654_1
.sym 83761 $abc$38792$n5677
.sym 83763 $abc$38792$n5597_1
.sym 83767 basesoc_uart_tx_fifo_produce[0]
.sym 83768 sys_rst
.sym 83769 basesoc_uart_tx_fifo_wrport_we
.sym 83774 basesoc_uart_tx_fifo_produce[1]
.sym 83776 $abc$38792$n2271
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 $abc$38792$n4058
.sym 83780 $abc$38792$n5697_1
.sym 83781 array_muxed1[24]
.sym 83782 $abc$38792$n4882_1
.sym 83783 VexRiscv._zz_36_[7]
.sym 83784 $abc$38792$n5687_1
.sym 83785 $abc$38792$n4406
.sym 83786 array_muxed1[20]
.sym 83789 basesoc_timer0_load_storage[31]
.sym 83790 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 83793 $abc$38792$n3992_1
.sym 83795 VexRiscv.CsrPlugin_mepc[24]
.sym 83796 basesoc_timer0_load_storage[27]
.sym 83797 basesoc_ctrl_reset_reset_r
.sym 83798 $abc$38792$n4283_1
.sym 83799 array_muxed1[25]
.sym 83801 sys_rst
.sym 83802 array_muxed1[28]
.sym 83803 $abc$38792$n3430_1
.sym 83804 $abc$38792$n4041
.sym 83805 $abc$38792$n5843_1
.sym 83806 VexRiscv._zz_152_[8]
.sym 83807 VexRiscv._zz_171_[1]
.sym 83808 VexRiscv._zz_49_[0]
.sym 83810 VexRiscv._zz_313_
.sym 83811 basesoc_dat_w[7]
.sym 83812 basesoc_uart_eventmanager_pending_w[1]
.sym 83813 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 83814 VexRiscv._zz_152_[8]
.sym 83821 $abc$38792$n5839_1
.sym 83822 VexRiscv._zz_152_[12]
.sym 83823 $abc$38792$n3873
.sym 83824 VexRiscv._zz_49_[0]
.sym 83825 VexRiscv._zz_49_[1]
.sym 83828 $abc$38792$n6038_1
.sym 83829 $abc$38792$n5845_1
.sym 83830 $abc$38792$n4268_1
.sym 83831 $abc$38792$n5843_1
.sym 83832 $abc$38792$n5742_1
.sym 83834 $abc$38792$n4283_1
.sym 83836 VexRiscv._zz_36_[22]
.sym 83838 $abc$38792$n5743_1
.sym 83840 VexRiscv._zz_36_[7]
.sym 83842 $abc$38792$n5617
.sym 83843 $abc$38792$n5611
.sym 83845 $abc$38792$n5792_1
.sym 83847 $abc$38792$n5794_1
.sym 83848 $abc$38792$n3430_1
.sym 83849 $abc$38792$n5952_1
.sym 83850 $abc$38792$n3432
.sym 83851 $abc$38792$n5689
.sym 83853 $abc$38792$n5843_1
.sym 83854 $abc$38792$n3430_1
.sym 83855 $abc$38792$n5845_1
.sym 83856 $abc$38792$n4283_1
.sym 83859 $abc$38792$n3432
.sym 83860 $abc$38792$n5617
.sym 83861 $abc$38792$n5742_1
.sym 83862 $abc$38792$n5743_1
.sym 83865 $abc$38792$n5792_1
.sym 83866 $abc$38792$n3430_1
.sym 83867 $abc$38792$n5794_1
.sym 83868 $abc$38792$n4268_1
.sym 83871 $abc$38792$n5611
.sym 83872 VexRiscv._zz_36_[22]
.sym 83873 $abc$38792$n5839_1
.sym 83877 VexRiscv._zz_49_[0]
.sym 83878 VexRiscv._zz_49_[1]
.sym 83879 VexRiscv._zz_152_[12]
.sym 83880 $abc$38792$n3873
.sym 83884 VexRiscv._zz_36_[7]
.sym 83885 $abc$38792$n5611
.sym 83886 $abc$38792$n5689
.sym 83891 VexRiscv._zz_49_[0]
.sym 83892 VexRiscv._zz_49_[1]
.sym 83895 $abc$38792$n6038_1
.sym 83896 VexRiscv._zz_36_[22]
.sym 83898 $abc$38792$n5952_1
.sym 83899 $abc$38792$n2423_$glb_ce
.sym 83900 clk12_$glb_clk
.sym 83902 $abc$38792$n5677
.sym 83903 cas_switches_status[2]
.sym 83904 VexRiscv.externalInterruptArray_regNext[0]
.sym 83905 VexRiscv.CsrPlugin_mepc[18]
.sym 83906 $abc$38792$n5695
.sym 83907 $abc$38792$n5694_1
.sym 83908 $abc$38792$n5698
.sym 83909 $abc$38792$n5696_1
.sym 83912 $abc$38792$n5874_1
.sym 83913 $abc$38792$n5822
.sym 83914 basesoc_uart_eventmanager_status_w[0]
.sym 83916 VexRiscv.decode_to_execute_RS2[20]
.sym 83917 $abc$38792$n3873
.sym 83919 VexRiscv.CsrPlugin_mepc[26]
.sym 83921 VexRiscv._zz_49_[1]
.sym 83922 $abc$38792$n7851
.sym 83923 $abc$38792$n5666_1
.sym 83924 $abc$38792$n6038_1
.sym 83925 $abc$38792$n5839_1
.sym 83926 $abc$38792$n3935
.sym 83927 $abc$38792$n5619
.sym 83928 VexRiscv.execute_LightShifterPlugin_isActive
.sym 83929 VexRiscv._zz_36_[1]
.sym 83931 $abc$38792$n5642_1
.sym 83932 VexRiscv._zz_152_[20]
.sym 83933 VexRiscv._zz_152_[29]
.sym 83934 $abc$38792$n5719
.sym 83935 $abc$38792$n5618_1
.sym 83937 basesoc_uart_tx_fifo_produce[3]
.sym 83944 $abc$38792$n5876_1
.sym 83945 VexRiscv._zz_161_
.sym 83946 VexRiscv.execute_LightShifterPlugin_isActive
.sym 83947 VexRiscv._zz_152_[25]
.sym 83948 VexRiscv._zz_49_[1]
.sym 83949 $abc$38792$n5641
.sym 83952 VexRiscv._zz_79_[27]
.sym 83954 $abc$38792$n3432
.sym 83955 $abc$38792$n5875_1
.sym 83956 $abc$38792$n5597_1
.sym 83958 VexRiscv._zz_152_[4]
.sym 83959 VexRiscv._zz_79_[8]
.sym 83960 $abc$38792$n3863
.sym 83963 $abc$38792$n5617
.sym 83966 $abc$38792$n5666_1
.sym 83968 VexRiscv._zz_49_[0]
.sym 83969 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 83972 VexRiscv._zz_79_[18]
.sym 83974 VexRiscv._zz_79_[10]
.sym 83978 VexRiscv._zz_79_[27]
.sym 83983 $abc$38792$n5597_1
.sym 83984 $abc$38792$n5666_1
.sym 83985 $abc$38792$n5641
.sym 83988 VexRiscv._zz_79_[10]
.sym 83994 $abc$38792$n5876_1
.sym 83995 $abc$38792$n5617
.sym 83996 $abc$38792$n5875_1
.sym 83997 $abc$38792$n3432
.sym 84000 VexRiscv._zz_152_[25]
.sym 84001 $abc$38792$n3863
.sym 84002 VexRiscv._zz_49_[0]
.sym 84003 VexRiscv._zz_49_[1]
.sym 84009 VexRiscv._zz_79_[18]
.sym 84012 VexRiscv._zz_152_[4]
.sym 84013 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84015 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 84019 VexRiscv._zz_79_[8]
.sym 84022 VexRiscv._zz_161_
.sym 84023 clk12_$glb_clk
.sym 84025 $abc$38792$n4041
.sym 84026 $abc$38792$n4274_1
.sym 84027 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 84028 VexRiscv._zz_313_
.sym 84029 $abc$38792$n4027_1
.sym 84030 $abc$38792$n5699_1
.sym 84031 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 84032 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 84036 basesoc_timer0_load_storage[23]
.sym 84037 VexRiscv.CsrPlugin_mepc[26]
.sym 84039 VexRiscv._zz_161_
.sym 84043 VexRiscv._zz_164_[10]
.sym 84046 VexRiscv._zz_152_[4]
.sym 84047 VexRiscv._zz_152_[1]
.sym 84049 VexRiscv._zz_171_[1]
.sym 84050 $abc$38792$n5721_1
.sym 84051 VexRiscv.lastStagePc[29]
.sym 84052 VexRiscv._zz_152_[17]
.sym 84053 VexRiscv._zz_171_[1]
.sym 84054 VexRiscv.decode_to_execute_RS2[16]
.sym 84055 $abc$38792$n5709_1
.sym 84056 VexRiscv._zz_152_[15]
.sym 84057 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 84058 $abc$38792$n3884
.sym 84059 VexRiscv.decode_to_execute_RS2[8]
.sym 84060 VexRiscv._zz_79_[10]
.sym 84068 $abc$38792$n2270
.sym 84069 basesoc_uart_tx_fifo_produce[1]
.sym 84077 $abc$38792$n5710
.sym 84079 sys_rst
.sym 84082 VexRiscv._zz_49_[0]
.sym 84084 basesoc_uart_tx_fifo_produce[2]
.sym 84085 basesoc_uart_tx_fifo_produce[3]
.sym 84087 basesoc_uart_tx_fifo_wrport_we
.sym 84090 VexRiscv._zz_49_[1]
.sym 84091 $PACKER_VCC_NET
.sym 84093 $abc$38792$n5597_1
.sym 84095 basesoc_uart_tx_fifo_produce[0]
.sym 84096 $abc$38792$n5688_1
.sym 84098 $nextpnr_ICESTORM_LC_14$O
.sym 84101 basesoc_uart_tx_fifo_produce[0]
.sym 84104 $auto$alumacc.cc:474:replace_alu$3906.C[2]
.sym 84107 basesoc_uart_tx_fifo_produce[1]
.sym 84110 $auto$alumacc.cc:474:replace_alu$3906.C[3]
.sym 84113 basesoc_uart_tx_fifo_produce[2]
.sym 84114 $auto$alumacc.cc:474:replace_alu$3906.C[2]
.sym 84119 basesoc_uart_tx_fifo_produce[3]
.sym 84120 $auto$alumacc.cc:474:replace_alu$3906.C[3]
.sym 84123 sys_rst
.sym 84124 basesoc_uart_tx_fifo_wrport_we
.sym 84130 basesoc_uart_tx_fifo_produce[0]
.sym 84132 $PACKER_VCC_NET
.sym 84135 VexRiscv._zz_49_[0]
.sym 84138 VexRiscv._zz_49_[1]
.sym 84141 $abc$38792$n5688_1
.sym 84142 $abc$38792$n5710
.sym 84144 $abc$38792$n5597_1
.sym 84145 $abc$38792$n2270
.sym 84146 clk12_$glb_clk
.sym 84147 sys_rst_$glb_sr
.sym 84148 $abc$38792$n4402_1
.sym 84149 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 84150 $abc$38792$n5720_1
.sym 84151 $abc$38792$n5717_1
.sym 84152 $abc$38792$n5716
.sym 84153 $abc$38792$n5718_1
.sym 84154 $abc$38792$n5688_1
.sym 84155 basesoc_uart_eventmanager_storage[1]
.sym 84158 basesoc_timer0_load_storage[22]
.sym 84159 $abc$38792$n3430_1
.sym 84161 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 84164 $abc$38792$n2270
.sym 84167 VexRiscv._zz_171_[0]
.sym 84168 VexRiscv.decode_to_execute_RS2[9]
.sym 84170 $abc$38792$n2270
.sym 84172 VexRiscv._zz_152_[19]
.sym 84173 VexRiscv._zz_152_[24]
.sym 84174 VexRiscv._zz_313_
.sym 84175 $abc$38792$n3388_1
.sym 84176 VexRiscv._zz_152_[9]
.sym 84177 multiregimpl1_regs0[2]
.sym 84178 $abc$38792$n149
.sym 84179 $abc$38792$n5597_1
.sym 84180 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 84181 array_muxed1[18]
.sym 84182 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 84183 VexRiscv._zz_152_[1]
.sym 84189 $abc$38792$n6294
.sym 84190 VexRiscv._zz_152_[1]
.sym 84191 $abc$38792$n151
.sym 84197 $abc$38792$n4438
.sym 84200 VexRiscv._zz_193_
.sym 84202 $abc$38792$n5617
.sym 84203 $abc$38792$n5619
.sym 84204 $abc$38792$n5616_1
.sym 84206 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 84207 $abc$38792$n4439_1
.sym 84209 $abc$38792$n5824
.sym 84210 VexRiscv._zz_152_[10]
.sym 84211 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84212 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84213 $abc$38792$n4459_1
.sym 84214 $abc$38792$n4460
.sym 84215 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 84216 $abc$38792$n2472
.sym 84217 $abc$38792$n5618_1
.sym 84219 VexRiscv._zz_152_[20]
.sym 84220 $abc$38792$n3865_1
.sym 84223 $abc$38792$n4438
.sym 84224 $abc$38792$n4439_1
.sym 84228 $abc$38792$n4459_1
.sym 84229 $abc$38792$n4460
.sym 84234 VexRiscv._zz_193_
.sym 84235 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 84236 $abc$38792$n151
.sym 84237 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 84240 VexRiscv._zz_152_[10]
.sym 84241 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84242 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84246 $abc$38792$n5617
.sym 84247 VexRiscv._zz_152_[20]
.sym 84248 $abc$38792$n3865_1
.sym 84249 $abc$38792$n5618_1
.sym 84252 $abc$38792$n5619
.sym 84253 $abc$38792$n5824
.sym 84254 VexRiscv._zz_152_[20]
.sym 84255 $abc$38792$n3865_1
.sym 84258 $abc$38792$n5616_1
.sym 84259 VexRiscv._zz_152_[1]
.sym 84260 $abc$38792$n6294
.sym 84261 $abc$38792$n5619
.sym 84264 $abc$38792$n5618_1
.sym 84265 $abc$38792$n6294
.sym 84266 VexRiscv._zz_152_[1]
.sym 84267 $abc$38792$n5617
.sym 84268 $abc$38792$n2472
.sym 84269 clk12_$glb_clk
.sym 84271 $abc$38792$n4289_1
.sym 84272 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 84273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 84274 $abc$38792$n4390_1
.sym 84275 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 84276 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 84277 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84278 VexRiscv._zz_36_[10]
.sym 84281 VexRiscv._zz_36_[24]
.sym 84282 VexRiscv._zz_130_[5]
.sym 84283 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 84286 $abc$38792$n4064
.sym 84287 VexRiscv.CsrPlugin_mepc[24]
.sym 84288 basesoc_uart_eventmanager_storage[1]
.sym 84295 VexRiscv._zz_171_[1]
.sym 84296 $abc$38792$n5843_1
.sym 84297 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 84298 VexRiscv._zz_152_[8]
.sym 84299 basesoc_dat_w[7]
.sym 84300 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84301 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 84302 VexRiscv.decode_to_execute_RS2[25]
.sym 84303 $abc$38792$n3814_1
.sym 84304 $abc$38792$n5615
.sym 84305 $abc$38792$n3430_1
.sym 84306 basesoc_timer0_load_storage[18]
.sym 84315 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 84317 $abc$38792$n5826_1
.sym 84323 $abc$38792$n7852
.sym 84325 $abc$38792$n5823
.sym 84328 $abc$38792$n5825
.sym 84329 $abc$38792$n3432
.sym 84330 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 84331 $abc$38792$n5863_1
.sym 84332 $abc$38792$n3430_1
.sym 84333 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 84336 $abc$38792$n4289_1
.sym 84339 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 84340 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 84345 $abc$38792$n5823
.sym 84346 $abc$38792$n3432
.sym 84347 $abc$38792$n5825
.sym 84348 $abc$38792$n5826_1
.sym 84351 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 84359 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 84363 $abc$38792$n4289_1
.sym 84365 $abc$38792$n5863_1
.sym 84366 $abc$38792$n3430_1
.sym 84369 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 84377 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 84389 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 84391 $abc$38792$n7852
.sym 84392 clk12_$glb_clk
.sym 84394 $abc$38792$n3980
.sym 84395 $abc$38792$n4244_1
.sym 84396 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 84397 $abc$38792$n4290_1
.sym 84398 $abc$38792$n4280_1
.sym 84399 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 84400 VexRiscv._zz_36_[8]
.sym 84401 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 84405 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 84408 VexRiscv.lastStagePc[11]
.sym 84414 VexRiscv._zz_171_[0]
.sym 84415 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 84418 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 84419 $abc$38792$n5784_1
.sym 84420 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84421 VexRiscv._zz_36_[1]
.sym 84422 $abc$38792$n3935
.sym 84423 $abc$38792$n5642_1
.sym 84424 VexRiscv._zz_152_[20]
.sym 84425 VexRiscv.lastStagePc[24]
.sym 84426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84427 $abc$38792$n4207_1
.sym 84428 $abc$38792$n5803_1
.sym 84429 VexRiscv._zz_41_[17]
.sym 84436 $abc$38792$n5803_1
.sym 84438 $abc$38792$n5827_1
.sym 84439 $abc$38792$n3432
.sym 84444 $abc$38792$n5597_1
.sym 84446 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84447 $abc$38792$n5982_1
.sym 84451 VexRiscv._zz_152_[19]
.sym 84452 VexRiscv._zz_200_[5]
.sym 84454 $abc$38792$n5844_1
.sym 84456 VexRiscv._zz_152_[21]
.sym 84457 VexRiscv._zz_36_[8]
.sym 84459 VexRiscv._zz_200_[8]
.sym 84460 $abc$38792$n3790
.sym 84461 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 84462 VexRiscv._zz_200_[9]
.sym 84464 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 84465 $abc$38792$n5952_1
.sym 84469 $abc$38792$n5982_1
.sym 84470 VexRiscv._zz_36_[8]
.sym 84471 $abc$38792$n5952_1
.sym 84474 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 84475 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84477 VexRiscv._zz_152_[19]
.sym 84480 $abc$38792$n3790
.sym 84482 VexRiscv._zz_200_[9]
.sym 84486 VexRiscv._zz_152_[21]
.sym 84487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 84489 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84492 $abc$38792$n3790
.sym 84495 VexRiscv._zz_200_[5]
.sym 84498 $abc$38792$n5827_1
.sym 84499 $abc$38792$n5597_1
.sym 84500 $abc$38792$n5803_1
.sym 84504 $abc$38792$n5597_1
.sym 84505 $abc$38792$n5827_1
.sym 84506 $abc$38792$n3432
.sym 84507 $abc$38792$n5844_1
.sym 84510 VexRiscv._zz_200_[8]
.sym 84511 $abc$38792$n3790
.sym 84514 $abc$38792$n2423_$glb_ce
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$38792$n3360_1
.sym 84518 $abc$38792$n4272_1
.sym 84519 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 84520 $abc$38792$n2377
.sym 84521 $abc$38792$n3359_1
.sym 84522 count[1]
.sym 84523 $abc$38792$n3351_1
.sym 84524 count[6]
.sym 84527 VexRiscv._zz_130_[2]
.sym 84529 VexRiscv._zz_200_[8]
.sym 84533 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 84535 $abc$38792$n5982_1
.sym 84538 VexRiscv.decode_to_execute_RS2[26]
.sym 84541 VexRiscv._zz_171_[1]
.sym 84542 $abc$38792$n5721_1
.sym 84543 VexRiscv.decode_to_execute_RS2[8]
.sym 84545 $abc$38792$n4280_1
.sym 84546 VexRiscv.decode_to_execute_RS2[16]
.sym 84547 VexRiscv._zz_36_[1]
.sym 84548 VexRiscv._zz_152_[17]
.sym 84549 VexRiscv._zz_36_[8]
.sym 84550 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 84551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 84552 VexRiscv.decode_to_execute_RS2[29]
.sym 84559 $abc$38792$n3430_1
.sym 84562 $abc$38792$n5614_1
.sym 84563 $abc$38792$n3360_1
.sym 84564 $abc$38792$n3352_1
.sym 84565 $abc$38792$n5620_1
.sym 84566 $abc$38792$n5573
.sym 84567 $abc$38792$n3432
.sym 84568 $abc$38792$n5571
.sym 84570 $abc$38792$n5569
.sym 84572 $abc$38792$n5579
.sym 84574 $abc$38792$n5615
.sym 84578 $abc$38792$n3359_1
.sym 84579 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 84581 $abc$38792$n5594
.sym 84585 $PACKER_VCC_NET
.sym 84586 $abc$38792$n3358_1
.sym 84587 $abc$38792$n4207_1
.sym 84588 $abc$38792$n5623
.sym 84592 $abc$38792$n5573
.sym 84593 $abc$38792$n3352_1
.sym 84597 $abc$38792$n3358_1
.sym 84599 $abc$38792$n3360_1
.sym 84600 $abc$38792$n3359_1
.sym 84605 $abc$38792$n3352_1
.sym 84606 $abc$38792$n5571
.sym 84609 $abc$38792$n5579
.sym 84610 $abc$38792$n3352_1
.sym 84615 $abc$38792$n3432
.sym 84616 $abc$38792$n5623
.sym 84617 $abc$38792$n5615
.sym 84618 $abc$38792$n5620_1
.sym 84621 $abc$38792$n5569
.sym 84624 $abc$38792$n3352_1
.sym 84628 $abc$38792$n5594
.sym 84630 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 84634 $abc$38792$n5614_1
.sym 84635 $abc$38792$n3430_1
.sym 84636 $abc$38792$n4207_1
.sym 84637 $PACKER_VCC_NET
.sym 84638 clk12_$glb_clk
.sym 84639 sys_rst_$glb_sr
.sym 84640 count[11]
.sym 84641 count[13]
.sym 84642 count[15]
.sym 84643 count[8]
.sym 84644 $abc$38792$n3358_1
.sym 84645 count[5]
.sym 84646 count[12]
.sym 84647 count[10]
.sym 84650 VexRiscv._zz_164_[18]
.sym 84651 $abc$38792$n4311
.sym 84652 count[4]
.sym 84654 count[2]
.sym 84656 VexRiscv._zz_152_[18]
.sym 84658 count[3]
.sym 84659 $abc$38792$n2482
.sym 84660 count[7]
.sym 84663 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 84664 multiregimpl1_regs0[2]
.sym 84665 VexRiscv._zz_152_[24]
.sym 84666 $abc$38792$n5597_1
.sym 84667 $abc$38792$n4203_1
.sym 84668 array_muxed1[18]
.sym 84670 VexRiscv.CsrPlugin_mtval[21]
.sym 84671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 84672 $abc$38792$n5597_1
.sym 84673 $abc$38792$n5952_1
.sym 84674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 84675 $abc$38792$n4222_1
.sym 84682 $abc$38792$n4892_1
.sym 84683 $abc$38792$n5621
.sym 84684 $abc$38792$n5597_1
.sym 84685 $abc$38792$n5783_1
.sym 84686 VexRiscv.decode_to_execute_RS2[18]
.sym 84690 $abc$38792$n4272_1
.sym 84691 $abc$38792$n4203_1
.sym 84692 VexRiscv._zz_171_[0]
.sym 84694 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 84695 VexRiscv._zz_152_[17]
.sym 84696 VexRiscv.CsrPlugin_mtval[18]
.sym 84698 VexRiscv.decode_to_execute_RS2[13]
.sym 84699 $abc$38792$n7851
.sym 84700 $abc$38792$n5803_1
.sym 84701 VexRiscv._zz_171_[1]
.sym 84703 $abc$38792$n3432
.sym 84704 $abc$38792$n108
.sym 84707 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84709 $abc$38792$n5622_1
.sym 84710 VexRiscv._zz_130_[2]
.sym 84711 VexRiscv._zz_130_[5]
.sym 84712 VexRiscv.decode_to_execute_RS2[29]
.sym 84717 $abc$38792$n108
.sym 84720 VexRiscv._zz_130_[5]
.sym 84721 VexRiscv._zz_171_[0]
.sym 84722 VexRiscv.decode_to_execute_RS2[13]
.sym 84723 VexRiscv._zz_171_[1]
.sym 84726 VexRiscv._zz_171_[1]
.sym 84727 $abc$38792$n4892_1
.sym 84728 VexRiscv.decode_to_execute_RS2[29]
.sym 84732 $abc$38792$n5597_1
.sym 84733 $abc$38792$n3432
.sym 84734 $abc$38792$n5803_1
.sym 84735 $abc$38792$n5783_1
.sym 84739 VexRiscv._zz_152_[17]
.sym 84740 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 84741 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84745 VexRiscv.CsrPlugin_mtval[18]
.sym 84746 $abc$38792$n4203_1
.sym 84747 $abc$38792$n4272_1
.sym 84750 VexRiscv._zz_171_[1]
.sym 84751 VexRiscv.decode_to_execute_RS2[18]
.sym 84752 VexRiscv._zz_130_[2]
.sym 84756 $abc$38792$n5597_1
.sym 84757 $abc$38792$n5621
.sym 84758 $abc$38792$n5622_1
.sym 84760 $abc$38792$n7851
.sym 84761 clk12_$glb_clk
.sym 84763 VexRiscv.CsrPlugin_mtval[14]
.sym 84764 VexRiscv.CsrPlugin_mtval[21]
.sym 84765 $abc$38792$n4260_1
.sym 84766 $abc$38792$n4259_1
.sym 84767 count[18]
.sym 84768 $abc$38792$n4307
.sym 84769 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 84770 VexRiscv.CsrPlugin_mtval[27]
.sym 84773 $abc$38792$n5951_1
.sym 84775 count[9]
.sym 84776 basesoc_timer0_load_storage[27]
.sym 84777 $abc$38792$n5583
.sym 84780 $abc$38792$n2486
.sym 84781 $abc$38792$n5593
.sym 84784 $abc$38792$n110
.sym 84787 VexRiscv._zz_44_[0]
.sym 84788 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 84789 $abc$38792$n5640
.sym 84790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 84792 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84793 $PACKER_VCC_NET
.sym 84794 VexRiscv.decode_to_execute_RS2[25]
.sym 84795 VexRiscv._zz_41_[10]
.sym 84796 basesoc_dat_w[7]
.sym 84797 $abc$38792$n5808_1
.sym 84798 basesoc_timer0_load_storage[18]
.sym 84804 $abc$38792$n5808_1
.sym 84807 $abc$38792$n5760_1
.sym 84808 $abc$38792$n5783_1
.sym 84809 $abc$38792$n6018_1
.sym 84811 VexRiscv._zz_36_[19]
.sym 84812 VexRiscv._zz_36_[5]
.sym 84816 $abc$38792$n5622_1
.sym 84817 $abc$38792$n5641
.sym 84819 $abc$38792$n5740_1
.sym 84821 VexRiscv._zz_36_[8]
.sym 84822 $abc$38792$n5700_1
.sym 84823 $abc$38792$n5721_1
.sym 84824 VexRiscv._zz_36_[17]
.sym 84825 $abc$38792$n5788_1
.sym 84827 $abc$38792$n5970_1
.sym 84829 $abc$38792$n3432
.sym 84831 $abc$38792$n5611
.sym 84832 $abc$38792$n5597_1
.sym 84833 $abc$38792$n5952_1
.sym 84835 $abc$38792$n3432
.sym 84837 VexRiscv._zz_36_[17]
.sym 84838 $abc$38792$n6018_1
.sym 84839 $abc$38792$n5952_1
.sym 84843 VexRiscv._zz_36_[8]
.sym 84844 $abc$38792$n5611
.sym 84846 $abc$38792$n5700_1
.sym 84849 $abc$38792$n5952_1
.sym 84850 VexRiscv._zz_36_[5]
.sym 84852 $abc$38792$n5970_1
.sym 84856 $abc$38792$n5808_1
.sym 84857 VexRiscv._zz_36_[19]
.sym 84858 $abc$38792$n5611
.sym 84861 $abc$38792$n5740_1
.sym 84862 $abc$38792$n5597_1
.sym 84863 $abc$38792$n3432
.sym 84864 $abc$38792$n5721_1
.sym 84867 $abc$38792$n5622_1
.sym 84868 $abc$38792$n3432
.sym 84869 $abc$38792$n5597_1
.sym 84870 $abc$38792$n5641
.sym 84873 VexRiscv._zz_36_[17]
.sym 84874 $abc$38792$n5788_1
.sym 84875 $abc$38792$n5611
.sym 84879 $abc$38792$n5597_1
.sym 84880 $abc$38792$n5783_1
.sym 84881 $abc$38792$n5760_1
.sym 84882 $abc$38792$n3432
.sym 84883 $abc$38792$n2423_$glb_ce
.sym 84884 clk12_$glb_clk
.sym 84886 VexRiscv._zz_201_[27]
.sym 84887 VexRiscv._zz_201_[14]
.sym 84888 $abc$38792$n4266_1
.sym 84889 $abc$38792$n4299_1
.sym 84890 VexRiscv._zz_201_[31]
.sym 84891 VexRiscv._zz_201_[16]
.sym 84892 VexRiscv._zz_201_[26]
.sym 84893 $abc$38792$n4296_1
.sym 84896 VexRiscv._zz_164_[8]
.sym 84897 VexRiscv._zz_164_[4]
.sym 84898 VexRiscv._zz_200_[17]
.sym 84899 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 84900 VexRiscv._zz_200_[5]
.sym 84901 $abc$38792$n4259_1
.sym 84902 VexRiscv.decode_to_execute_RS2[20]
.sym 84905 $abc$38792$n6018_1
.sym 84908 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 84910 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84911 VexRiscv.CsrPlugin_mepc[14]
.sym 84912 $abc$38792$n5784_1
.sym 84913 $abc$38792$n5970_1
.sym 84914 VexRiscv._zz_200_[16]
.sym 84915 VexRiscv._zz_152_[20]
.sym 84916 $abc$38792$n5642_1
.sym 84918 VexRiscv._zz_130_[5]
.sym 84919 $abc$38792$n4207_1
.sym 84920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 84921 VexRiscv.lastStagePc[24]
.sym 84928 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84929 $abc$38792$n2472
.sym 84930 $abc$38792$n4310
.sym 84931 $abc$38792$n5739_1
.sym 84932 VexRiscv._zz_171_[1]
.sym 84933 $abc$38792$n4201_1
.sym 84934 VexRiscv.CsrPlugin_mepc[27]
.sym 84936 VexRiscv.CsrPlugin_mtval[16]
.sym 84937 $abc$38792$n4252_1
.sym 84938 $abc$38792$n4292_1
.sym 84939 $abc$38792$n4203_1
.sym 84940 VexRiscv._zz_152_[25]
.sym 84942 VexRiscv._zz_152_[31]
.sym 84943 VexRiscv._zz_171_[0]
.sym 84944 $abc$38792$n5741_1
.sym 84945 $abc$38792$n4266_1
.sym 84946 $abc$38792$n4299_1
.sym 84948 VexRiscv._zz_152_[16]
.sym 84950 $abc$38792$n5877_1
.sym 84952 VexRiscv._zz_193_
.sym 84954 $abc$38792$n3430_1
.sym 84955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 84956 $abc$38792$n151
.sym 84957 $abc$38792$n5874_1
.sym 84958 $abc$38792$n4265_1
.sym 84960 $abc$38792$n4201_1
.sym 84961 $abc$38792$n4299_1
.sym 84963 VexRiscv.CsrPlugin_mepc[27]
.sym 84969 VexRiscv._zz_193_
.sym 84972 VexRiscv._zz_171_[0]
.sym 84973 VexRiscv._zz_171_[1]
.sym 84974 $abc$38792$n4265_1
.sym 84975 VexRiscv._zz_152_[16]
.sym 84978 $abc$38792$n5741_1
.sym 84979 $abc$38792$n3430_1
.sym 84980 $abc$38792$n4252_1
.sym 84981 $abc$38792$n5739_1
.sym 84984 $abc$38792$n3430_1
.sym 84985 $abc$38792$n5874_1
.sym 84986 $abc$38792$n4292_1
.sym 84987 $abc$38792$n5877_1
.sym 84990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 84992 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84993 VexRiscv._zz_152_[25]
.sym 84996 VexRiscv._zz_171_[0]
.sym 84997 VexRiscv._zz_171_[1]
.sym 84998 VexRiscv._zz_152_[31]
.sym 84999 $abc$38792$n4310
.sym 85003 VexRiscv.CsrPlugin_mtval[16]
.sym 85004 $abc$38792$n4203_1
.sym 85005 $abc$38792$n4266_1
.sym 85006 $abc$38792$n2472
.sym 85007 clk12_$glb_clk
.sym 85008 $abc$38792$n151
.sym 85009 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 85010 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85011 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 85012 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85014 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 85015 $abc$38792$n4312_1
.sym 85016 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 85020 $abc$38792$n6046_1
.sym 85021 $abc$38792$n3713_1
.sym 85023 $abc$38792$n4252_1
.sym 85025 $abc$38792$n2472
.sym 85026 $abc$38792$n4292_1
.sym 85027 $abc$38792$n2472
.sym 85028 VexRiscv._zz_171_[1]
.sym 85029 $abc$38792$n4201_1
.sym 85030 VexRiscv._zz_152_[31]
.sym 85031 VexRiscv.CsrPlugin_mepc[26]
.sym 85033 $abc$38792$n6014_1
.sym 85036 VexRiscv._zz_152_[2]
.sym 85037 $abc$38792$n4198_1
.sym 85038 VexRiscv.decode_to_execute_RS2[16]
.sym 85039 VexRiscv._zz_36_[1]
.sym 85040 $abc$38792$n4205_1
.sym 85041 VexRiscv._zz_171_[1]
.sym 85042 VexRiscv.CsrPlugin_mcause_interrupt
.sym 85043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 85044 VexRiscv.decode_to_execute_RS2[29]
.sym 85050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 85051 VexRiscv._zz_44_[1]
.sym 85053 $abc$38792$n151
.sym 85055 VexRiscv._zz_171_[1]
.sym 85056 VexRiscv._zz_152_[3]
.sym 85057 $abc$38792$n4265_1
.sym 85059 VexRiscv._zz_44_[0]
.sym 85060 basesoc_dat_w[3]
.sym 85061 $abc$38792$n5640
.sym 85064 $abc$38792$n5782_1
.sym 85066 basesoc_dat_w[7]
.sym 85067 $abc$38792$n4216_1
.sym 85068 $abc$38792$n3430_1
.sym 85070 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 85072 $abc$38792$n5784_1
.sym 85073 VexRiscv._zz_200_[20]
.sym 85074 $abc$38792$n4311
.sym 85075 VexRiscv._zz_171_[0]
.sym 85076 $abc$38792$n5642_1
.sym 85077 $abc$38792$n2314
.sym 85078 VexRiscv._zz_193_
.sym 85079 VexRiscv._zz_288_[0]
.sym 85080 $abc$38792$n4312_1
.sym 85083 VexRiscv._zz_288_[0]
.sym 85084 VexRiscv._zz_44_[1]
.sym 85085 VexRiscv._zz_44_[0]
.sym 85086 VexRiscv._zz_200_[20]
.sym 85090 basesoc_dat_w[7]
.sym 85095 VexRiscv._zz_171_[0]
.sym 85096 VexRiscv._zz_171_[1]
.sym 85097 VexRiscv._zz_152_[3]
.sym 85098 $abc$38792$n4216_1
.sym 85101 $abc$38792$n4312_1
.sym 85103 $abc$38792$n4311
.sym 85107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 85108 VexRiscv._zz_193_
.sym 85109 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 85110 $abc$38792$n151
.sym 85113 $abc$38792$n5782_1
.sym 85114 $abc$38792$n5784_1
.sym 85115 $abc$38792$n4265_1
.sym 85116 $abc$38792$n3430_1
.sym 85122 basesoc_dat_w[3]
.sym 85125 $abc$38792$n5642_1
.sym 85126 $abc$38792$n3430_1
.sym 85127 $abc$38792$n4216_1
.sym 85128 $abc$38792$n5640
.sym 85129 $abc$38792$n2314
.sym 85130 clk12_$glb_clk
.sym 85131 sys_rst_$glb_sr
.sym 85132 $abc$38792$n4212_1
.sym 85133 VexRiscv.lastStagePc[26]
.sym 85134 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 85135 VexRiscv.lastStagePc[15]
.sym 85136 $abc$38792$n4207_1
.sym 85137 VexRiscv.lastStagePc[18]
.sym 85138 $abc$38792$n4213_1
.sym 85139 $abc$38792$n4286_1
.sym 85142 $abc$38792$n5788_1
.sym 85143 $abc$38792$n5778_1
.sym 85147 $abc$38792$n151
.sym 85148 basesoc_timer0_load_storage[31]
.sym 85150 VexRiscv._zz_337_
.sym 85152 $abc$38792$n2403
.sym 85153 $abc$38792$n3432
.sym 85154 $abc$38792$n4442
.sym 85155 VexRiscv._zz_171_[0]
.sym 85156 multiregimpl1_regs0[2]
.sym 85157 VexRiscv._zz_152_[24]
.sym 85158 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85159 VexRiscv._zz_200_[20]
.sym 85160 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85162 $abc$38792$n6026_1
.sym 85163 $abc$38792$n5859_1
.sym 85165 $abc$38792$n4212_1
.sym 85166 basesoc_timer0_load_storage[18]
.sym 85167 $abc$38792$n4222_1
.sym 85173 VexRiscv._zz_152_[20]
.sym 85174 $abc$38792$n3430_1
.sym 85177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85178 VexRiscv._zz_36_[16]
.sym 85179 $abc$38792$n5859_1
.sym 85180 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 85181 $abc$38792$n151
.sym 85182 VexRiscv._zz_193_
.sym 85185 VexRiscv._zz_171_[0]
.sym 85187 VexRiscv._zz_36_[5]
.sym 85188 $abc$38792$n6026_1
.sym 85189 $abc$38792$n4277_1
.sym 85190 VexRiscv._zz_36_[24]
.sym 85192 $abc$38792$n5822
.sym 85193 $abc$38792$n6014_1
.sym 85194 VexRiscv._zz_36_[19]
.sym 85197 $abc$38792$n5952_1
.sym 85200 $abc$38792$n5667_1
.sym 85201 VexRiscv._zz_171_[1]
.sym 85202 $abc$38792$n5611
.sym 85204 $abc$38792$n5778_1
.sym 85206 $abc$38792$n5778_1
.sym 85207 VexRiscv._zz_36_[16]
.sym 85208 $abc$38792$n5611
.sym 85212 $abc$38792$n5952_1
.sym 85213 $abc$38792$n6026_1
.sym 85214 VexRiscv._zz_36_[19]
.sym 85219 $abc$38792$n5952_1
.sym 85220 $abc$38792$n6014_1
.sym 85221 VexRiscv._zz_36_[16]
.sym 85224 VexRiscv._zz_171_[0]
.sym 85225 VexRiscv._zz_152_[20]
.sym 85226 VexRiscv._zz_171_[1]
.sym 85227 $abc$38792$n4277_1
.sym 85230 $abc$38792$n5667_1
.sym 85232 $abc$38792$n5611
.sym 85233 VexRiscv._zz_36_[5]
.sym 85236 $abc$38792$n5822
.sym 85238 $abc$38792$n3430_1
.sym 85239 $abc$38792$n4277_1
.sym 85242 $abc$38792$n5859_1
.sym 85244 $abc$38792$n5611
.sym 85245 VexRiscv._zz_36_[24]
.sym 85248 $abc$38792$n151
.sym 85249 VexRiscv._zz_193_
.sym 85250 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 85251 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85252 $abc$38792$n2423_$glb_ce
.sym 85253 clk12_$glb_clk
.sym 85255 $abc$38792$n4277_1
.sym 85256 VexRiscv.lastStagePc[10]
.sym 85257 VexRiscv.lastStagePc[23]
.sym 85258 $abc$38792$n4205_1
.sym 85259 $abc$38792$n4374
.sym 85260 VexRiscv.lastStagePc[24]
.sym 85261 VexRiscv.lastStagePc[8]
.sym 85262 $abc$38792$n4204_1
.sym 85266 $abc$38792$n6030_1
.sym 85267 VexRiscv.decode_to_execute_RS2[16]
.sym 85268 $abc$38792$n2486
.sym 85271 VexRiscv._zz_200_[19]
.sym 85272 $abc$38792$n4286_1
.sym 85276 $abc$38792$n4441_1
.sym 85277 $abc$38792$n4492
.sym 85278 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 85280 VexRiscv._zz_288_[10]
.sym 85281 VexRiscv.CsrPlugin_mtval[20]
.sym 85282 basesoc_timer0_load_storage[18]
.sym 85283 VexRiscv.CsrPlugin_mtval[23]
.sym 85284 basesoc_dat_w[7]
.sym 85285 $PACKER_VCC_NET
.sym 85286 $abc$38792$n4204_1
.sym 85288 $abc$38792$n4214_1
.sym 85289 $abc$38792$n5808_1
.sym 85296 VexRiscv._zz_288_[10]
.sym 85301 $abc$38792$n5952_1
.sym 85303 VexRiscv.CsrPlugin_mepc[20]
.sym 85304 VexRiscv._zz_153_
.sym 85306 $abc$38792$n6054_1
.sym 85307 VexRiscv.CsrPlugin_mtval[20]
.sym 85309 VexRiscv._zz_36_[20]
.sym 85311 VexRiscv._zz_288_[8]
.sym 85312 VexRiscv._zz_288_[4]
.sym 85313 VexRiscv._zz_44_[1]
.sym 85314 $abc$38792$n5880_1
.sym 85315 $abc$38792$n4201_1
.sym 85316 VexRiscv._zz_200_[24]
.sym 85317 VexRiscv._zz_44_[0]
.sym 85318 VexRiscv._zz_36_[26]
.sym 85319 $abc$38792$n6030_1
.sym 85320 $abc$38792$n5611
.sym 85321 $abc$38792$n4203_1
.sym 85323 $abc$38792$n6046_1
.sym 85324 VexRiscv._zz_288_[9]
.sym 85326 VexRiscv._zz_36_[24]
.sym 85327 $abc$38792$n5818_1
.sym 85329 VexRiscv._zz_288_[8]
.sym 85330 VexRiscv._zz_153_
.sym 85331 VexRiscv._zz_288_[10]
.sym 85332 VexRiscv._zz_288_[9]
.sym 85335 $abc$38792$n5611
.sym 85336 $abc$38792$n5818_1
.sym 85338 VexRiscv._zz_36_[20]
.sym 85341 $abc$38792$n4203_1
.sym 85342 $abc$38792$n4201_1
.sym 85343 VexRiscv.CsrPlugin_mtval[20]
.sym 85344 VexRiscv.CsrPlugin_mepc[20]
.sym 85348 $abc$38792$n5880_1
.sym 85349 $abc$38792$n5611
.sym 85350 VexRiscv._zz_36_[26]
.sym 85354 VexRiscv._zz_36_[24]
.sym 85355 $abc$38792$n6046_1
.sym 85356 $abc$38792$n5952_1
.sym 85359 $abc$38792$n6054_1
.sym 85361 $abc$38792$n5952_1
.sym 85362 VexRiscv._zz_36_[26]
.sym 85365 VexRiscv._zz_200_[24]
.sym 85366 VexRiscv._zz_44_[0]
.sym 85367 VexRiscv._zz_288_[4]
.sym 85368 VexRiscv._zz_44_[1]
.sym 85371 $abc$38792$n5952_1
.sym 85373 $abc$38792$n6030_1
.sym 85374 VexRiscv._zz_36_[20]
.sym 85375 $abc$38792$n2423_$glb_ce
.sym 85376 clk12_$glb_clk
.sym 85378 $abc$38792$n3714
.sym 85379 $abc$38792$n3398_1
.sym 85380 $abc$38792$n3396_1
.sym 85381 $abc$38792$n3715_1
.sym 85382 $abc$38792$n3400_1
.sym 85383 $abc$38792$n4222_1
.sym 85384 $abc$38792$n4218_1
.sym 85385 $abc$38792$n4202_1
.sym 85389 $abc$38792$n5880_1
.sym 85390 VexRiscv._zz_153_
.sym 85391 VexRiscv.lastStagePc[8]
.sym 85393 $abc$38792$n4353
.sym 85394 $abc$38792$n6054_1
.sym 85402 $abc$38792$n5951_1
.sym 85403 VexRiscv.CsrPlugin_mepc[14]
.sym 85404 $abc$38792$n4205_1
.sym 85405 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 85406 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85407 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 85408 VexRiscv.lastStagePc[24]
.sym 85409 $abc$38792$n5970_1
.sym 85411 $abc$38792$n5610
.sym 85420 VexRiscv._zz_288_[6]
.sym 85423 basesoc_dat_w[6]
.sym 85430 VexRiscv._zz_288_[9]
.sym 85431 $abc$38792$n5983_1
.sym 85432 VexRiscv._zz_288_[4]
.sym 85435 VexRiscv._zz_35_[17]
.sym 85437 VexRiscv._zz_288_[5]
.sym 85438 VexRiscv._zz_288_[7]
.sym 85439 VexRiscv._zz_35_[8]
.sym 85440 $abc$38792$n6019_1
.sym 85442 basesoc_dat_w[2]
.sym 85444 basesoc_dat_w[7]
.sym 85445 $abc$38792$n3717_1
.sym 85446 $abc$38792$n2312
.sym 85447 VexRiscv._zz_288_[8]
.sym 85448 $abc$38792$n5951_1
.sym 85454 basesoc_dat_w[7]
.sym 85459 basesoc_dat_w[6]
.sym 85464 VexRiscv._zz_35_[8]
.sym 85465 $abc$38792$n5983_1
.sym 85466 $abc$38792$n5951_1
.sym 85470 VexRiscv._zz_288_[7]
.sym 85471 VexRiscv._zz_288_[5]
.sym 85472 VexRiscv._zz_288_[6]
.sym 85473 VexRiscv._zz_288_[4]
.sym 85476 $abc$38792$n5951_1
.sym 85477 $abc$38792$n6019_1
.sym 85478 VexRiscv._zz_35_[17]
.sym 85482 $abc$38792$n3717_1
.sym 85483 VexRiscv._zz_288_[9]
.sym 85484 VexRiscv._zz_288_[8]
.sym 85488 VexRiscv._zz_288_[4]
.sym 85489 VexRiscv._zz_288_[6]
.sym 85490 VexRiscv._zz_288_[5]
.sym 85494 basesoc_dat_w[2]
.sym 85498 $abc$38792$n2312
.sym 85499 clk12_$glb_clk
.sym 85500 sys_rst_$glb_sr
.sym 85501 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 85502 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 85503 $abc$38792$n3717_1
.sym 85504 $abc$38792$n4216_1
.sym 85505 $abc$38792$n4200_1
.sym 85506 $abc$38792$n4198_1
.sym 85507 $abc$38792$n4199_1
.sym 85508 $abc$38792$n4217_1
.sym 85516 VexRiscv._zz_288_[9]
.sym 85518 $abc$38792$n4310
.sym 85519 VexRiscv._zz_164_[10]
.sym 85521 $abc$38792$n3721_1
.sym 85527 $abc$38792$n5943_1
.sym 85528 $abc$38792$n4198_1
.sym 85529 VexRiscv.CsrPlugin_mcause_interrupt
.sym 85531 VexRiscv._zz_36_[1]
.sym 85532 $abc$38792$n5668
.sym 85533 VexRiscv._zz_217_[8]
.sym 85534 VexRiscv._zz_41_[12]
.sym 85536 $abc$38792$n6014_1
.sym 85544 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 85546 VexRiscv._zz_79_[8]
.sym 85551 VexRiscv._zz_35_[8]
.sym 85555 $abc$38792$n5968_1
.sym 85556 $abc$38792$n5701
.sym 85557 VexRiscv._zz_216_[4]
.sym 85558 $abc$38792$n5943_1
.sym 85560 VexRiscv.CsrPlugin_hadException
.sym 85561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 85563 VexRiscv._zz_164_[8]
.sym 85564 VexRiscv._zz_216_[8]
.sym 85566 $abc$38792$n5984_1
.sym 85567 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 85570 VexRiscv._zz_164_[4]
.sym 85571 $abc$38792$n5610
.sym 85572 $abc$38792$n5947_1
.sym 85573 VexRiscv._zz_79_[4]
.sym 85575 VexRiscv._zz_216_[8]
.sym 85576 VexRiscv._zz_164_[8]
.sym 85577 $abc$38792$n5943_1
.sym 85583 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 85587 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 85593 $abc$38792$n5701
.sym 85594 $abc$38792$n5610
.sym 85596 VexRiscv._zz_35_[8]
.sym 85600 $abc$38792$n5947_1
.sym 85601 VexRiscv._zz_79_[8]
.sym 85602 $abc$38792$n5984_1
.sym 85605 VexRiscv._zz_164_[4]
.sym 85606 VexRiscv._zz_216_[4]
.sym 85608 $abc$38792$n5943_1
.sym 85613 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 85617 $abc$38792$n5947_1
.sym 85618 $abc$38792$n5968_1
.sym 85620 VexRiscv._zz_79_[4]
.sym 85621 VexRiscv.CsrPlugin_hadException
.sym 85622 clk12_$glb_clk
.sym 85624 VexRiscv.CsrPlugin_mcause_interrupt
.sym 85625 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 85626 $abc$38792$n5971_1
.sym 85627 $abc$38792$n5970_1
.sym 85628 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 85629 $abc$38792$n5667_1
.sym 85630 $abc$38792$n5972_1
.sym 85631 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 85644 $abc$38792$n2471
.sym 85648 $abc$38792$n6070_1
.sym 85650 $abc$38792$n5859_1
.sym 85651 VexRiscv.CsrPlugin_mepc[0]
.sym 85652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85653 $abc$38792$n6026_1
.sym 85654 VexRiscv._zz_216_[22]
.sym 85656 VexRiscv._zz_79_[22]
.sym 85657 VexRiscv._zz_288_[3]
.sym 85658 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85659 multiregimpl1_regs0[2]
.sym 85667 $abc$38792$n2251
.sym 85668 basesoc_uart_tx_fifo_consume[3]
.sym 85670 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85671 $abc$38792$n5789_1
.sym 85674 $abc$38792$n6429_1
.sym 85675 VexRiscv._zz_35_[17]
.sym 85676 basesoc_uart_tx_fifo_consume[1]
.sym 85678 $abc$38792$n5483_1
.sym 85680 VexRiscv._zz_79_[8]
.sym 85681 $abc$38792$n5610
.sym 85683 VexRiscv._zz_164_[8]
.sym 85684 $abc$38792$n3388_1
.sym 85686 $abc$38792$n5702_1
.sym 85690 basesoc_uart_tx_fifo_consume[0]
.sym 85691 basesoc_uart_tx_fifo_consume[2]
.sym 85693 VexRiscv._zz_217_[8]
.sym 85694 $abc$38792$n5606
.sym 85697 $nextpnr_ICESTORM_LC_13$O
.sym 85700 basesoc_uart_tx_fifo_consume[0]
.sym 85703 $auto$alumacc.cc:474:replace_alu$3903.C[2]
.sym 85705 basesoc_uart_tx_fifo_consume[1]
.sym 85709 $auto$alumacc.cc:474:replace_alu$3903.C[3]
.sym 85711 basesoc_uart_tx_fifo_consume[2]
.sym 85713 $auto$alumacc.cc:474:replace_alu$3903.C[2]
.sym 85718 basesoc_uart_tx_fifo_consume[3]
.sym 85719 $auto$alumacc.cc:474:replace_alu$3903.C[3]
.sym 85723 $abc$38792$n3388_1
.sym 85724 $abc$38792$n5483_1
.sym 85725 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 85728 VexRiscv._zz_217_[8]
.sym 85729 VexRiscv._zz_164_[8]
.sym 85731 $abc$38792$n5606
.sym 85734 $abc$38792$n6429_1
.sym 85735 $abc$38792$n5702_1
.sym 85736 VexRiscv._zz_79_[8]
.sym 85741 $abc$38792$n5610
.sym 85742 VexRiscv._zz_35_[17]
.sym 85743 $abc$38792$n5789_1
.sym 85744 $abc$38792$n2251
.sym 85745 clk12_$glb_clk
.sym 85746 sys_rst_$glb_sr
.sym 85747 VexRiscv.lastStagePc[12]
.sym 85748 $abc$38792$n5564
.sym 85749 VexRiscv._zz_79_[22]
.sym 85750 $abc$38792$n6039_1
.sym 85751 $abc$38792$n5586_1
.sym 85752 VexRiscv.lastStagePc[4]
.sym 85753 $abc$38792$n6040_1
.sym 85754 $abc$38792$n5839_1
.sym 85755 $abc$38792$n3812
.sym 85758 $abc$38792$n3812
.sym 85762 basesoc_uart_tx_fifo_consume[1]
.sym 85763 VexRiscv._zz_35_[17]
.sym 85766 $abc$38792$n5483_1
.sym 85768 VexRiscv._zz_79_[8]
.sym 85771 VexRiscv._zz_79_[5]
.sym 85775 $PACKER_VCC_NET
.sym 85778 VexRiscv._zz_255_[1]
.sym 85780 $abc$38792$n5808_1
.sym 85781 $PACKER_VCC_NET
.sym 85782 VexRiscv._zz_35_[5]
.sym 85789 $abc$38792$n5790_1
.sym 85790 $abc$38792$n2482
.sym 85791 $abc$38792$n4353
.sym 85792 VexRiscv.lastStagePc[0]
.sym 85794 $abc$38792$n5943_1
.sym 85795 VexRiscv.CsrPlugin_mepc[0]
.sym 85796 $abc$38792$n5947_1
.sym 85797 $abc$38792$n4354_1
.sym 85801 VexRiscv._zz_216_[17]
.sym 85802 VexRiscv._zz_35_[22]
.sym 85803 VexRiscv._zz_79_[17]
.sym 85807 $abc$38792$n5606
.sym 85808 $abc$38792$n5800_1
.sym 85809 VexRiscv._zz_217_[18]
.sym 85811 VexRiscv._zz_164_[17]
.sym 85813 VexRiscv._zz_79_[18]
.sym 85814 $abc$38792$n6020_1
.sym 85815 $abc$38792$n6039_1
.sym 85816 $abc$38792$n6429_1
.sym 85817 VexRiscv._zz_164_[18]
.sym 85818 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85819 $abc$38792$n5951_1
.sym 85821 VexRiscv._zz_79_[17]
.sym 85822 $abc$38792$n6020_1
.sym 85823 $abc$38792$n5951_1
.sym 85824 $abc$38792$n5947_1
.sym 85827 VexRiscv.CsrPlugin_mepc[0]
.sym 85828 $abc$38792$n2482
.sym 85830 VexRiscv.lastStagePc[0]
.sym 85833 VexRiscv._zz_216_[17]
.sym 85835 $abc$38792$n5943_1
.sym 85836 VexRiscv._zz_164_[17]
.sym 85840 $abc$38792$n5800_1
.sym 85841 $abc$38792$n6429_1
.sym 85842 VexRiscv._zz_79_[18]
.sym 85846 $abc$38792$n5606
.sym 85847 VexRiscv._zz_164_[18]
.sym 85848 VexRiscv._zz_217_[18]
.sym 85851 VexRiscv._zz_35_[22]
.sym 85852 $abc$38792$n5951_1
.sym 85854 $abc$38792$n6039_1
.sym 85858 $abc$38792$n5790_1
.sym 85859 VexRiscv._zz_79_[17]
.sym 85860 $abc$38792$n6429_1
.sym 85863 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 85864 $abc$38792$n4354_1
.sym 85865 $abc$38792$n4353
.sym 85868 clk12_$glb_clk
.sym 85870 $abc$38792$n6027_1
.sym 85871 $abc$38792$n5566_1
.sym 85872 $abc$38792$n6026_1
.sym 85873 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 85874 $abc$38792$n5840_1
.sym 85875 VexRiscv._zz_79_[30]
.sym 85876 $abc$38792$n6028_1
.sym 85877 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 85882 $abc$38792$n5947_1
.sym 85884 $abc$38792$n6038_1
.sym 85886 VexRiscv._zz_35_[22]
.sym 85887 $abc$38792$n5839_1
.sym 85890 VexRiscv._zz_35_[22]
.sym 85891 $abc$38792$n5556
.sym 85893 $abc$38792$n5570_1
.sym 85894 $abc$38792$n5506_1
.sym 85895 $abc$38792$n5610
.sym 85896 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 85897 VexRiscv._zz_164_[17]
.sym 85900 $abc$38792$n5506_1
.sym 85901 $abc$38792$n5610
.sym 85903 $abc$38792$n6429_1
.sym 85905 $abc$38792$n5951_1
.sym 85911 VexRiscv._zz_164_[16]
.sym 85913 $abc$38792$n6071_1
.sym 85914 VexRiscv._zz_164_[30]
.sym 85918 $abc$38792$n5606
.sym 85919 VexRiscv._zz_217_[17]
.sym 85920 VexRiscv._zz_35_[30]
.sym 85922 $abc$38792$n2471
.sym 85923 $abc$38792$n6016_1
.sym 85925 $abc$38792$n6072_1
.sym 85926 VexRiscv._zz_164_[17]
.sym 85927 $abc$38792$n5943_1
.sym 85929 VexRiscv._zz_79_[16]
.sym 85932 VexRiscv._zz_79_[30]
.sym 85933 VexRiscv._zz_35_[16]
.sym 85934 $abc$38792$n5951_1
.sym 85935 $PACKER_VCC_NET
.sym 85936 VexRiscv._zz_216_[30]
.sym 85938 $abc$38792$n5947_1
.sym 85939 $abc$38792$n5947_1
.sym 85940 $abc$38792$n5947_1
.sym 85941 VexRiscv._zz_216_[16]
.sym 85942 $abc$38792$n6015_1
.sym 85944 VexRiscv._zz_35_[30]
.sym 85945 $abc$38792$n6072_1
.sym 85946 $abc$38792$n6071_1
.sym 85947 $abc$38792$n5951_1
.sym 85950 VexRiscv._zz_217_[17]
.sym 85952 $abc$38792$n5606
.sym 85953 VexRiscv._zz_164_[17]
.sym 85958 $abc$38792$n5947_1
.sym 85959 VexRiscv._zz_79_[30]
.sym 85962 $abc$38792$n5951_1
.sym 85963 VexRiscv._zz_35_[16]
.sym 85964 $abc$38792$n6016_1
.sym 85965 $abc$38792$n6015_1
.sym 85968 $abc$38792$n5943_1
.sym 85969 $abc$38792$n5947_1
.sym 85970 VexRiscv._zz_164_[16]
.sym 85971 VexRiscv._zz_216_[16]
.sym 85974 $PACKER_VCC_NET
.sym 85980 $abc$38792$n5943_1
.sym 85981 VexRiscv._zz_164_[30]
.sym 85982 VexRiscv._zz_216_[30]
.sym 85983 $abc$38792$n5947_1
.sym 85987 $abc$38792$n5947_1
.sym 85989 VexRiscv._zz_79_[16]
.sym 85990 $abc$38792$n2471
.sym 85991 clk12_$glb_clk
.sym 85993 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85994 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 85995 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 85996 VexRiscv._zz_79_[20]
.sym 85997 $abc$38792$n5808_1
.sym 85998 VexRiscv._zz_79_[19]
.sym 85999 $abc$38792$n5841_1
.sym 86000 $abc$38792$n5922_1
.sym 86006 basesoc_uart_tx_fifo_consume[0]
.sym 86007 basesoc_uart_phy_sink_ready
.sym 86014 $abc$38792$n5606
.sym 86015 $abc$38792$n5943_1
.sym 86020 $abc$38792$n6014_1
.sym 86022 VexRiscv._zz_35_[20]
.sym 86023 VexRiscv._zz_79_[30]
.sym 86024 $abc$38792$n5668
.sym 86025 VexRiscv._zz_217_[8]
.sym 86026 VexRiscv._zz_41_[12]
.sym 86036 VexRiscv._zz_79_[16]
.sym 86037 VexRiscv._zz_164_[30]
.sym 86038 VexRiscv._zz_35_[30]
.sym 86039 VexRiscv._zz_79_[30]
.sym 86040 $abc$38792$n6429_1
.sym 86041 VexRiscv._zz_217_[16]
.sym 86042 VexRiscv._zz_164_[16]
.sym 86044 $abc$38792$n5780_1
.sym 86045 VexRiscv._zz_161_
.sym 86047 $abc$38792$n5779_1
.sym 86048 $abc$38792$n5923_1
.sym 86049 $abc$38792$n5606
.sym 86055 $abc$38792$n5610
.sym 86058 VexRiscv._zz_79_[17]
.sym 86059 VexRiscv._zz_35_[16]
.sym 86060 VexRiscv._zz_217_[30]
.sym 86065 $abc$38792$n5922_1
.sym 86069 VexRiscv._zz_79_[16]
.sym 86073 $abc$38792$n5610
.sym 86074 $abc$38792$n5922_1
.sym 86075 $abc$38792$n5923_1
.sym 86076 VexRiscv._zz_35_[30]
.sym 86079 $abc$38792$n5606
.sym 86080 VexRiscv._zz_217_[16]
.sym 86081 $abc$38792$n6429_1
.sym 86082 VexRiscv._zz_164_[16]
.sym 86087 VexRiscv._zz_79_[30]
.sym 86091 $abc$38792$n5779_1
.sym 86092 $abc$38792$n5780_1
.sym 86093 VexRiscv._zz_35_[16]
.sym 86094 $abc$38792$n5610
.sym 86098 VexRiscv._zz_79_[16]
.sym 86100 $abc$38792$n6429_1
.sym 86103 $abc$38792$n5606
.sym 86104 VexRiscv._zz_164_[30]
.sym 86105 $abc$38792$n6429_1
.sym 86106 VexRiscv._zz_217_[30]
.sym 86111 VexRiscv._zz_79_[17]
.sym 86113 VexRiscv._zz_161_
.sym 86114 clk12_$glb_clk
.sym 86116 VexRiscv._zz_164_[5]
.sym 86117 $abc$38792$n5809_1
.sym 86118 $abc$38792$n5820_1
.sym 86119 $abc$38792$n6031_1
.sym 86120 $abc$38792$n5810_1
.sym 86121 VexRiscv._zz_164_[20]
.sym 86122 $abc$38792$n5819_1
.sym 86123 $abc$38792$n6032_1
.sym 86130 $abc$38792$n5556
.sym 86132 $abc$38792$n6429_1
.sym 86137 $abc$38792$n5606
.sym 86144 VexRiscv._zz_35_[30]
.sym 86145 VexRiscv._zz_35_[16]
.sym 86146 $abc$38792$n5859_1
.sym 86159 $abc$38792$n6055_1
.sym 86161 VexRiscv._zz_79_[24]
.sym 86162 $abc$38792$n5947_1
.sym 86164 VexRiscv._zz_35_[24]
.sym 86165 $abc$38792$n5861_1
.sym 86168 $abc$38792$n6429_1
.sym 86170 $abc$38792$n6048_1
.sym 86173 $abc$38792$n5860_1
.sym 86174 VexRiscv._zz_35_[26]
.sym 86176 $abc$38792$n6031_1
.sym 86177 $abc$38792$n5951_1
.sym 86178 $abc$38792$n5610
.sym 86179 $abc$38792$n5819_1
.sym 86182 VexRiscv._zz_35_[20]
.sym 86184 $abc$38792$n6047_1
.sym 86190 VexRiscv._zz_79_[24]
.sym 86191 $abc$38792$n5610
.sym 86192 $abc$38792$n6429_1
.sym 86193 $abc$38792$n5861_1
.sym 86197 VexRiscv._zz_35_[20]
.sym 86198 $abc$38792$n5610
.sym 86199 $abc$38792$n5819_1
.sym 86202 $abc$38792$n6047_1
.sym 86203 VexRiscv._zz_35_[24]
.sym 86204 $abc$38792$n5951_1
.sym 86208 $abc$38792$n5947_1
.sym 86209 VexRiscv._zz_79_[24]
.sym 86211 $abc$38792$n6048_1
.sym 86214 $abc$38792$n5951_1
.sym 86216 VexRiscv._zz_35_[20]
.sym 86217 $abc$38792$n6031_1
.sym 86222 VexRiscv._zz_35_[24]
.sym 86226 $abc$38792$n5951_1
.sym 86227 VexRiscv._zz_35_[26]
.sym 86228 $abc$38792$n6055_1
.sym 86232 $abc$38792$n5610
.sym 86233 $abc$38792$n5860_1
.sym 86234 VexRiscv._zz_35_[24]
.sym 86237 clk12_$glb_clk
.sym 86238 VexRiscv.reset_$glb_sr
.sym 86239 $abc$38792$n5669_1
.sym 86240 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 86241 $abc$38792$n4320
.sym 86242 $abc$38792$n5668
.sym 86243 $abc$38792$n3741_1
.sym 86244 $abc$38792$n3740
.sym 86245 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 86246 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 86259 VexRiscv._zz_161_
.sym 86260 VexRiscv._zz_35_[24]
.sym 86263 VexRiscv._zz_79_[5]
.sym 86268 VexRiscv._zz_79_[5]
.sym 86280 VexRiscv._zz_79_[4]
.sym 86281 VexRiscv._zz_164_[26]
.sym 86282 $abc$38792$n5947_1
.sym 86286 $abc$38792$n6429_1
.sym 86287 VexRiscv._zz_217_[4]
.sym 86290 VexRiscv._zz_216_[26]
.sym 86292 VexRiscv._zz_35_[26]
.sym 86293 $abc$38792$n6056_1
.sym 86295 $abc$38792$n5882_1
.sym 86297 $abc$38792$n5943_1
.sym 86298 VexRiscv._zz_161_
.sym 86299 VexRiscv._zz_79_[26]
.sym 86302 $abc$38792$n5881_1
.sym 86304 VexRiscv._zz_164_[4]
.sym 86305 VexRiscv._zz_164_[26]
.sym 86307 $abc$38792$n5606
.sym 86308 $abc$38792$n5951_1
.sym 86310 $abc$38792$n5610
.sym 86311 VexRiscv._zz_217_[26]
.sym 86313 VexRiscv._zz_79_[4]
.sym 86321 VexRiscv._zz_79_[26]
.sym 86325 $abc$38792$n5947_1
.sym 86326 $abc$38792$n5951_1
.sym 86327 $abc$38792$n6056_1
.sym 86328 VexRiscv._zz_79_[26]
.sym 86331 VexRiscv._zz_164_[4]
.sym 86332 $abc$38792$n5606
.sym 86333 VexRiscv._zz_217_[4]
.sym 86337 $abc$38792$n5881_1
.sym 86338 VexRiscv._zz_35_[26]
.sym 86340 $abc$38792$n5610
.sym 86343 VexRiscv._zz_216_[26]
.sym 86345 $abc$38792$n5943_1
.sym 86346 VexRiscv._zz_164_[26]
.sym 86349 $abc$38792$n6429_1
.sym 86350 VexRiscv._zz_79_[26]
.sym 86351 $abc$38792$n5882_1
.sym 86352 $abc$38792$n5610
.sym 86355 VexRiscv._zz_164_[26]
.sym 86356 VexRiscv._zz_217_[26]
.sym 86358 $abc$38792$n5606
.sym 86359 VexRiscv._zz_161_
.sym 86360 clk12_$glb_clk
.sym 86363 $abc$38792$n3785
.sym 86364 $abc$38792$n3787
.sym 86365 $abc$38792$n3789
.sym 86366 $abc$38792$n3791
.sym 86367 $abc$38792$n3793
.sym 86368 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 86369 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 86378 $abc$38792$n5947_1
.sym 86387 $abc$38792$n149
.sym 86394 $abc$38792$n5951_1
.sym 86397 $abc$38792$n6429_1
.sym 86516 $abc$38792$n149
.sym 86585 $abc$38792$n6160_1
.sym 86586 spram_datain01[0]
.sym 86587 $abc$38792$n6158_1
.sym 86588 $abc$38792$n6176_1
.sym 86589 spram_datain11[0]
.sym 86590 $abc$38792$n6174_1
.sym 86591 $abc$38792$n6148_1
.sym 86592 $abc$38792$n6154_1
.sym 86602 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 86608 VexRiscv.CsrPlugin_mtval[19]
.sym 86617 array_muxed0[11]
.sym 86618 spram_dataout01[10]
.sym 86619 array_muxed0[8]
.sym 86620 array_muxed0[9]
.sym 86629 $abc$38792$n4898_1
.sym 86632 array_muxed1[24]
.sym 86635 $abc$38792$n4898_1
.sym 86637 array_muxed1[18]
.sym 86644 array_muxed1[19]
.sym 86656 array_muxed1[21]
.sym 86661 array_muxed1[18]
.sym 86662 $abc$38792$n4898_1
.sym 86667 $abc$38792$n4898_1
.sym 86668 array_muxed1[19]
.sym 86673 $abc$38792$n4898_1
.sym 86675 array_muxed1[18]
.sym 86678 $abc$38792$n4898_1
.sym 86679 array_muxed1[21]
.sym 86684 $abc$38792$n4898_1
.sym 86685 array_muxed1[24]
.sym 86691 array_muxed1[21]
.sym 86693 $abc$38792$n4898_1
.sym 86697 array_muxed1[19]
.sym 86698 $abc$38792$n4898_1
.sym 86702 $abc$38792$n4898_1
.sym 86704 array_muxed1[24]
.sym 86711 spiflash_miso
.sym 86713 spram_maskwren01[0]
.sym 86714 spram_datain01[11]
.sym 86715 spram_datain11[7]
.sym 86716 spram_datain01[13]
.sym 86717 spram_datain11[13]
.sym 86718 spram_datain11[11]
.sym 86719 spram_datain01[7]
.sym 86720 spram_maskwren11[0]
.sym 86724 VexRiscv._zz_36_[7]
.sym 86725 $abc$38792$n4898_1
.sym 86727 $abc$38792$n4898_1
.sym 86728 spram_dataout11[7]
.sym 86730 spram_dataout11[3]
.sym 86731 spram_datain11[2]
.sym 86732 array_muxed1[24]
.sym 86734 spram_datain01[0]
.sym 86736 spram_dataout11[6]
.sym 86741 array_muxed1[20]
.sym 86748 spram_dataout11[15]
.sym 86754 spram_dataout01[4]
.sym 86755 spram_datain01[8]
.sym 86757 spram_maskwren11[0]
.sym 86758 $abc$38792$n6148_1
.sym 86764 array_muxed1[16]
.sym 86765 spram_dataout01[1]
.sym 86769 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 86772 spiflash_mosi
.sym 86773 spram_dataout01[14]
.sym 86775 spram_dataout01[15]
.sym 86792 $abc$38792$n7851
.sym 86799 array_muxed1[20]
.sym 86800 VexRiscv.decode_to_execute_RS2[22]
.sym 86806 VexRiscv._zz_130_[6]
.sym 86812 VexRiscv._zz_171_[1]
.sym 86813 $abc$38792$n4898_1
.sym 86830 VexRiscv._zz_130_[6]
.sym 86831 VexRiscv.decode_to_execute_RS2[22]
.sym 86832 VexRiscv._zz_171_[1]
.sym 86848 $abc$38792$n4898_1
.sym 86849 array_muxed1[20]
.sym 86865 $abc$38792$n4898_1
.sym 86866 array_muxed1[20]
.sym 86869 $abc$38792$n7851
.sym 86870 clk12_$glb_clk
.sym 86885 array_muxed0[5]
.sym 86886 VexRiscv.decode_to_execute_RS2[22]
.sym 86887 array_muxed0[4]
.sym 86888 array_muxed1[22]
.sym 86889 spram_datain01[15]
.sym 86891 spram_dataout11[12]
.sym 86893 array_muxed1[23]
.sym 86894 array_muxed0[8]
.sym 86896 spram_datain11[7]
.sym 86901 spram_datain01[4]
.sym 86924 $abc$38792$n2486
.sym 86934 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 86935 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 86946 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 86988 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 86992 $abc$38792$n2486
.sym 86993 clk12_$glb_clk
.sym 86997 basesoc_uart_eventmanager_pending_w[0]
.sym 86998 $abc$38792$n2236
.sym 87019 $abc$38792$n4203_1
.sym 87023 basesoc_dat_w[2]
.sym 87024 $abc$38792$n3713_1
.sym 87025 $abc$38792$n3713_1
.sym 87029 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 87030 array_muxed1[20]
.sym 87038 basesoc_ctrl_reset_reset_r
.sym 87043 sys_rst
.sym 87047 $abc$38792$n3619_1
.sym 87054 $abc$38792$n2320
.sym 87055 $abc$38792$n2236
.sym 87064 basesoc_dat_w[7]
.sym 87067 basesoc_dat_w[2]
.sym 87081 basesoc_ctrl_reset_reset_r
.sym 87082 sys_rst
.sym 87083 $abc$38792$n3619_1
.sym 87084 $abc$38792$n2236
.sym 87100 basesoc_dat_w[2]
.sym 87111 basesoc_dat_w[7]
.sym 87115 $abc$38792$n2320
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87120 VexRiscv.CsrPlugin_mepc[29]
.sym 87121 VexRiscv.CsrPlugin_mepc[15]
.sym 87124 VexRiscv.CsrPlugin_mepc[9]
.sym 87128 $abc$38792$n4390_1
.sym 87142 basesoc_uart_eventmanager_pending_w[0]
.sym 87143 array_muxed1[26]
.sym 87145 $abc$38792$n2482
.sym 87146 $abc$38792$n4201_1
.sym 87149 array_muxed1[16]
.sym 87150 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 87151 $abc$38792$n2482
.sym 87153 $abc$38792$n4201_1
.sym 87159 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 87160 VexRiscv._zz_201_[15]
.sym 87162 $abc$38792$n2482
.sym 87164 $abc$38792$n4201_1
.sym 87169 $abc$38792$n2482
.sym 87170 VexRiscv.lastStagePc[29]
.sym 87172 $abc$38792$n4201_1
.sym 87174 VexRiscv.lastStagePc[9]
.sym 87175 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 87176 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 87177 VexRiscv.CsrPlugin_mepc[29]
.sym 87178 VexRiscv.CsrPlugin_mepc[15]
.sym 87179 $abc$38792$n4203_1
.sym 87182 VexRiscv._zz_201_[29]
.sym 87183 $abc$38792$n4263_1
.sym 87184 $abc$38792$n3713_1
.sym 87186 $abc$38792$n2403
.sym 87188 VexRiscv.CsrPlugin_mtval[15]
.sym 87189 VexRiscv.CsrPlugin_mepc[9]
.sym 87192 $abc$38792$n3713_1
.sym 87193 VexRiscv._zz_201_[15]
.sym 87194 $abc$38792$n4201_1
.sym 87195 VexRiscv.CsrPlugin_mepc[15]
.sym 87198 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 87204 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 87211 $abc$38792$n4203_1
.sym 87212 $abc$38792$n4263_1
.sym 87213 VexRiscv.CsrPlugin_mtval[15]
.sym 87216 VexRiscv.lastStagePc[29]
.sym 87217 $abc$38792$n2482
.sym 87218 VexRiscv.CsrPlugin_mepc[29]
.sym 87222 VexRiscv._zz_201_[29]
.sym 87223 $abc$38792$n3713_1
.sym 87224 $abc$38792$n4201_1
.sym 87225 VexRiscv.CsrPlugin_mepc[29]
.sym 87228 VexRiscv.lastStagePc[9]
.sym 87229 $abc$38792$n2482
.sym 87231 VexRiscv.CsrPlugin_mepc[9]
.sym 87235 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 87238 $abc$38792$n2403
.sym 87239 clk12_$glb_clk
.sym 87240 VexRiscv.reset_$glb_sr
.sym 87242 $abc$38792$n4087_1
.sym 87244 $abc$38792$n4384_1
.sym 87245 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 87246 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 87251 $abc$38792$n2243
.sym 87252 VexRiscv.CsrPlugin_mtval[10]
.sym 87258 VexRiscv.lastStagePc[29]
.sym 87267 $abc$38792$n4304_1
.sym 87268 $abc$38792$n4262_1
.sym 87272 $abc$38792$n2403
.sym 87273 $abc$38792$n2403
.sym 87275 sys_rst
.sym 87284 $abc$38792$n4304_1
.sym 87287 $abc$38792$n4305_1
.sym 87288 VexRiscv._zz_130_[0]
.sym 87289 VexRiscv.decode_to_execute_RS2[26]
.sym 87292 VexRiscv._zz_201_[9]
.sym 87293 $abc$38792$n7851
.sym 87295 VexRiscv.CsrPlugin_mtval[29]
.sym 87296 VexRiscv.CsrPlugin_mepc[9]
.sym 87297 $abc$38792$n3713_1
.sym 87298 VexRiscv._zz_171_[1]
.sym 87300 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 87302 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 87303 VexRiscv._zz_171_[0]
.sym 87305 VexRiscv.decode_to_execute_RS2[8]
.sym 87306 VexRiscv._zz_171_[1]
.sym 87307 $abc$38792$n3935
.sym 87308 VexRiscv._zz_152_[29]
.sym 87309 $abc$38792$n4203_1
.sym 87311 VexRiscv.decode_to_execute_RS2[16]
.sym 87312 $abc$38792$n4886_1
.sym 87313 $abc$38792$n4201_1
.sym 87315 $abc$38792$n4304_1
.sym 87316 VexRiscv._zz_171_[0]
.sym 87317 VexRiscv._zz_171_[1]
.sym 87318 VexRiscv._zz_152_[29]
.sym 87322 VexRiscv._zz_130_[0]
.sym 87323 VexRiscv._zz_171_[1]
.sym 87324 VexRiscv.decode_to_execute_RS2[16]
.sym 87327 VexRiscv._zz_171_[1]
.sym 87328 VexRiscv._zz_171_[0]
.sym 87329 VexRiscv._zz_130_[0]
.sym 87330 VexRiscv.decode_to_execute_RS2[8]
.sym 87334 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 87335 VexRiscv.CsrPlugin_mepc[9]
.sym 87336 $abc$38792$n3935
.sym 87339 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 87345 $abc$38792$n4305_1
.sym 87346 $abc$38792$n4203_1
.sym 87348 VexRiscv.CsrPlugin_mtval[29]
.sym 87352 $abc$38792$n4886_1
.sym 87353 VexRiscv._zz_171_[1]
.sym 87354 VexRiscv.decode_to_execute_RS2[26]
.sym 87357 VexRiscv.CsrPlugin_mepc[9]
.sym 87358 $abc$38792$n4201_1
.sym 87359 VexRiscv._zz_201_[9]
.sym 87360 $abc$38792$n3713_1
.sym 87361 $abc$38792$n7851
.sym 87362 clk12_$glb_clk
.sym 87365 VexRiscv._zz_201_[17]
.sym 87367 $abc$38792$n4225_1
.sym 87369 $abc$38792$n4007_1
.sym 87371 VexRiscv._zz_201_[4]
.sym 87374 VexRiscv.CsrPlugin_mtval[30]
.sym 87378 $abc$38792$n4304_1
.sym 87386 basesoc_timer0_reload_storage[18]
.sym 87388 VexRiscv._zz_152_[7]
.sym 87390 VexRiscv.externalInterruptArray_regNext[1]
.sym 87392 VexRiscv._zz_152_[7]
.sym 87393 VexRiscv.lastStagePc[15]
.sym 87395 $abc$38792$n4201_1
.sym 87398 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 87410 VexRiscv.CsrPlugin_mtval[9]
.sym 87411 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 87412 $abc$38792$n4242_1
.sym 87417 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 87418 VexRiscv._zz_152_[4]
.sym 87419 $abc$38792$n4241_1
.sym 87420 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 87424 $abc$38792$n4225_1
.sym 87425 VexRiscv._zz_152_[9]
.sym 87428 $abc$38792$n4224_1
.sym 87429 VexRiscv._zz_171_[0]
.sym 87430 VexRiscv._zz_171_[1]
.sym 87431 VexRiscv.CsrPlugin_mtval[4]
.sym 87432 VexRiscv.CsrPlugin_hadException
.sym 87435 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 87436 $abc$38792$n4203_1
.sym 87440 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 87444 VexRiscv._zz_171_[0]
.sym 87445 VexRiscv._zz_171_[1]
.sym 87446 $abc$38792$n4224_1
.sym 87447 VexRiscv._zz_152_[4]
.sym 87451 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 87458 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 87462 VexRiscv._zz_171_[1]
.sym 87463 $abc$38792$n4241_1
.sym 87464 VexRiscv._zz_152_[9]
.sym 87465 VexRiscv._zz_171_[0]
.sym 87471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 87475 VexRiscv.CsrPlugin_mtval[9]
.sym 87476 $abc$38792$n4203_1
.sym 87477 $abc$38792$n4242_1
.sym 87480 $abc$38792$n4225_1
.sym 87481 $abc$38792$n4203_1
.sym 87482 VexRiscv.CsrPlugin_mtval[4]
.sym 87484 VexRiscv.CsrPlugin_hadException
.sym 87485 clk12_$glb_clk
.sym 87488 $abc$38792$n3992_1
.sym 87489 VexRiscv.CsrPlugin_mepc[7]
.sym 87490 $abc$38792$n4269_1
.sym 87492 VexRiscv.CsrPlugin_mepc[24]
.sym 87493 VexRiscv.CsrPlugin_mepc[17]
.sym 87494 $abc$38792$n3946_1
.sym 87497 basesoc_uart_eventmanager_storage[1]
.sym 87511 $abc$38792$n5688_1
.sym 87512 $abc$38792$n4402_1
.sym 87513 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 87514 array_muxed1[20]
.sym 87515 VexRiscv._zz_171_[0]
.sym 87516 $abc$38792$n3713_1
.sym 87517 $abc$38792$n3713_1
.sym 87518 VexRiscv._zz_171_[0]
.sym 87519 basesoc_uart_eventmanager_storage[0]
.sym 87520 basesoc_dat_w[2]
.sym 87521 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 87522 $abc$38792$n4203_1
.sym 87528 $abc$38792$n5619
.sym 87529 $abc$38792$n3935
.sym 87530 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 87532 VexRiscv._zz_152_[15]
.sym 87534 VexRiscv._zz_171_[1]
.sym 87535 $abc$38792$n5684_1
.sym 87536 VexRiscv.CsrPlugin_mtval[17]
.sym 87537 basesoc_ctrl_reset_reset_r
.sym 87538 $abc$38792$n4262_1
.sym 87539 $abc$38792$n2243
.sym 87541 $abc$38792$n5687_1
.sym 87542 VexRiscv._zz_171_[0]
.sym 87543 VexRiscv._zz_152_[17]
.sym 87544 VexRiscv._zz_171_[1]
.sym 87545 $abc$38792$n3432
.sym 87546 $abc$38792$n4203_1
.sym 87547 $abc$38792$n5617
.sym 87548 VexRiscv._zz_152_[7]
.sym 87549 $abc$38792$n3856_1
.sym 87550 $abc$38792$n5618_1
.sym 87552 VexRiscv._zz_152_[7]
.sym 87553 $abc$38792$n5686
.sym 87554 $abc$38792$n4268_1
.sym 87555 $abc$38792$n4269_1
.sym 87556 $abc$38792$n5685_1
.sym 87557 $abc$38792$n3856_1
.sym 87559 VexRiscv.CsrPlugin_mepc[18]
.sym 87561 basesoc_ctrl_reset_reset_r
.sym 87567 $abc$38792$n4262_1
.sym 87568 VexRiscv._zz_171_[1]
.sym 87569 VexRiscv._zz_171_[0]
.sym 87570 VexRiscv._zz_152_[15]
.sym 87573 $abc$38792$n4203_1
.sym 87574 VexRiscv.CsrPlugin_mtval[17]
.sym 87575 $abc$38792$n4269_1
.sym 87579 $abc$38792$n5684_1
.sym 87580 $abc$38792$n5686
.sym 87581 $abc$38792$n3432
.sym 87582 $abc$38792$n5687_1
.sym 87585 $abc$38792$n5618_1
.sym 87586 $abc$38792$n5617
.sym 87587 $abc$38792$n3856_1
.sym 87588 VexRiscv._zz_152_[7]
.sym 87591 $abc$38792$n4268_1
.sym 87592 VexRiscv._zz_152_[17]
.sym 87593 VexRiscv._zz_171_[0]
.sym 87594 VexRiscv._zz_171_[1]
.sym 87597 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 87598 $abc$38792$n3935
.sym 87599 VexRiscv.CsrPlugin_mepc[18]
.sym 87603 $abc$38792$n5685_1
.sym 87604 $abc$38792$n5619
.sym 87605 $abc$38792$n3856_1
.sym 87606 VexRiscv._zz_152_[7]
.sym 87607 $abc$38792$n2243
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87611 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 87612 $abc$38792$n4017_1
.sym 87613 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 87614 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 87615 $abc$38792$n4388
.sym 87616 $abc$38792$n4368
.sym 87617 $abc$38792$n3964
.sym 87622 $abc$38792$n5619
.sym 87623 $abc$38792$n3935
.sym 87624 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 87626 basesoc_timer0_load_storage[2]
.sym 87630 $abc$38792$n3935
.sym 87634 VexRiscv._zz_36_[7]
.sym 87636 $abc$38792$n4353
.sym 87637 $abc$38792$n4201_1
.sym 87638 $abc$38792$n2482
.sym 87639 basesoc_uart_eventmanager_pending_w[0]
.sym 87640 VexRiscv.CsrPlugin_mepc[24]
.sym 87641 $abc$38792$n2482
.sym 87642 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 87643 $abc$38792$n4022
.sym 87645 VexRiscv.CsrPlugin_mepc[18]
.sym 87652 VexRiscv.lastStagePc[26]
.sym 87653 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 87654 $abc$38792$n5683
.sym 87655 $abc$38792$n5597_1
.sym 87656 VexRiscv.CsrPlugin_mepc[24]
.sym 87657 $abc$38792$n2482
.sym 87658 VexRiscv.decode_to_execute_RS2[20]
.sym 87660 VexRiscv._zz_171_[1]
.sym 87661 $abc$38792$n5666_1
.sym 87662 $abc$38792$n7851
.sym 87663 VexRiscv.decode_to_execute_RS2[8]
.sym 87665 VexRiscv.CsrPlugin_mepc[26]
.sym 87668 $abc$38792$n3430_1
.sym 87669 $abc$38792$n4233_1
.sym 87670 $abc$38792$n4882_1
.sym 87671 $abc$38792$n5688_1
.sym 87672 VexRiscv.decode_to_execute_RS2[24]
.sym 87674 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 87677 VexRiscv._zz_130_[0]
.sym 87678 VexRiscv._zz_171_[0]
.sym 87679 VexRiscv._zz_130_[4]
.sym 87680 $abc$38792$n3935
.sym 87682 $abc$38792$n5594
.sym 87684 $abc$38792$n3935
.sym 87685 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 87687 VexRiscv.CsrPlugin_mepc[24]
.sym 87691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 87693 $abc$38792$n5594
.sym 87697 $abc$38792$n4882_1
.sym 87698 VexRiscv._zz_171_[1]
.sym 87699 VexRiscv.decode_to_execute_RS2[24]
.sym 87702 VexRiscv._zz_130_[0]
.sym 87703 VexRiscv._zz_171_[0]
.sym 87704 VexRiscv.decode_to_execute_RS2[8]
.sym 87705 VexRiscv._zz_171_[1]
.sym 87708 $abc$38792$n4233_1
.sym 87709 $abc$38792$n3430_1
.sym 87711 $abc$38792$n5683
.sym 87714 $abc$38792$n5666_1
.sym 87715 $abc$38792$n5597_1
.sym 87717 $abc$38792$n5688_1
.sym 87721 VexRiscv.lastStagePc[26]
.sym 87722 $abc$38792$n2482
.sym 87723 VexRiscv.CsrPlugin_mepc[26]
.sym 87726 VexRiscv.decode_to_execute_RS2[20]
.sym 87728 VexRiscv._zz_130_[4]
.sym 87729 VexRiscv._zz_171_[1]
.sym 87730 $abc$38792$n7851
.sym 87731 clk12_$glb_clk
.sym 87734 $abc$38792$n3766
.sym 87735 $abc$38792$n3768
.sym 87736 $abc$38792$n3770
.sym 87737 $abc$38792$n3772
.sym 87738 $abc$38792$n3774
.sym 87739 $abc$38792$n3389_1
.sym 87740 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 87742 VexRiscv.lastStagePc[26]
.sym 87743 VexRiscv.lastStagePc[26]
.sym 87746 VexRiscv._zz_171_[1]
.sym 87748 $abc$38792$n149
.sym 87751 VexRiscv.decode_to_execute_RS2[8]
.sym 87757 VexRiscv.CsrPlugin_mepc[19]
.sym 87758 VexRiscv.decode_to_execute_RS2[24]
.sym 87759 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 87760 sys_rst
.sym 87762 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 87763 $abc$38792$n3432
.sym 87764 $abc$38792$n2403
.sym 87765 VexRiscv._zz_130_[4]
.sym 87766 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 87767 $abc$38792$n4304_1
.sym 87768 $abc$38792$n5594
.sym 87774 $abc$38792$n5677
.sym 87775 multiregimpl1_regs0[2]
.sym 87779 $abc$38792$n5699_1
.sym 87780 $abc$38792$n5597_1
.sym 87781 $abc$38792$n3432
.sym 87783 $abc$38792$n5697_1
.sym 87785 $abc$38792$n5617
.sym 87786 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 87787 basesoc_uart_eventmanager_pending_w[1]
.sym 87788 $abc$38792$n5698
.sym 87789 VexRiscv._zz_152_[8]
.sym 87790 $abc$38792$n5619
.sym 87791 basesoc_uart_eventmanager_storage[0]
.sym 87794 $abc$38792$n5695
.sym 87795 $abc$38792$n3884
.sym 87796 $abc$38792$n4353
.sym 87797 $abc$38792$n5696_1
.sym 87798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 87799 basesoc_uart_eventmanager_pending_w[0]
.sym 87800 basesoc_uart_eventmanager_storage[1]
.sym 87801 VexRiscv.execute_LightShifterPlugin_isActive
.sym 87802 VexRiscv._zz_152_[7]
.sym 87803 $abc$38792$n4390_1
.sym 87804 $abc$38792$n5618_1
.sym 87807 VexRiscv.execute_LightShifterPlugin_isActive
.sym 87808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 87810 VexRiscv._zz_152_[7]
.sym 87813 multiregimpl1_regs0[2]
.sym 87819 basesoc_uart_eventmanager_pending_w[1]
.sym 87820 basesoc_uart_eventmanager_storage[0]
.sym 87821 basesoc_uart_eventmanager_pending_w[0]
.sym 87822 basesoc_uart_eventmanager_storage[1]
.sym 87825 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 87826 $abc$38792$n4353
.sym 87828 $abc$38792$n4390_1
.sym 87831 VexRiscv._zz_152_[8]
.sym 87832 $abc$38792$n5696_1
.sym 87833 $abc$38792$n5619
.sym 87834 $abc$38792$n3884
.sym 87837 $abc$38792$n5698
.sym 87838 $abc$38792$n5695
.sym 87839 $abc$38792$n3432
.sym 87840 $abc$38792$n5697_1
.sym 87843 $abc$38792$n5677
.sym 87844 $abc$38792$n5699_1
.sym 87845 $abc$38792$n5597_1
.sym 87849 $abc$38792$n5618_1
.sym 87850 $abc$38792$n5617
.sym 87851 $abc$38792$n3884
.sym 87852 VexRiscv._zz_152_[8]
.sym 87854 clk12_$glb_clk
.sym 87856 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 87858 $abc$38792$n4235_1
.sym 87859 $abc$38792$n3764
.sym 87861 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 87862 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 87866 VexRiscv._zz_313_
.sym 87867 $abc$38792$n3980
.sym 87876 $abc$38792$n5597_1
.sym 87879 multiregimpl1_regs0[2]
.sym 87880 $abc$38792$n5689
.sym 87881 VexRiscv.externalInterruptArray_regNext[0]
.sym 87883 VexRiscv.CsrPlugin_mepc[18]
.sym 87884 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 87885 VexRiscv.lastStagePc[15]
.sym 87886 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 87887 VexRiscv.externalInterruptArray_regNext[1]
.sym 87888 VexRiscv._zz_152_[7]
.sym 87889 basesoc_dat_w[1]
.sym 87890 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 87891 $abc$38792$n4201_1
.sym 87897 VexRiscv._zz_171_[0]
.sym 87899 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 87901 $abc$38792$n3935
.sym 87902 VexRiscv._zz_171_[1]
.sym 87903 VexRiscv.execute_LightShifterPlugin_isActive
.sym 87904 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 87906 $abc$38792$n4274_1
.sym 87909 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 87911 $abc$38792$n3389_1
.sym 87913 VexRiscv._zz_152_[9]
.sym 87915 VexRiscv.CsrPlugin_mtval[19]
.sym 87916 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 87917 VexRiscv.CsrPlugin_mepc[19]
.sym 87918 $abc$38792$n4203_1
.sym 87919 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 87920 VexRiscv.CsrPlugin_mepc[21]
.sym 87921 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 87924 $abc$38792$n2486
.sym 87925 VexRiscv._zz_152_[19]
.sym 87926 $abc$38792$n4275_1
.sym 87927 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 87928 $abc$38792$n3388_1
.sym 87931 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 87932 $abc$38792$n3935
.sym 87933 VexRiscv.CsrPlugin_mepc[21]
.sym 87936 $abc$38792$n4203_1
.sym 87937 $abc$38792$n4275_1
.sym 87939 VexRiscv.CsrPlugin_mtval[19]
.sym 87942 $abc$38792$n4274_1
.sym 87943 VexRiscv._zz_152_[19]
.sym 87944 VexRiscv._zz_171_[0]
.sym 87945 VexRiscv._zz_171_[1]
.sym 87948 $abc$38792$n3389_1
.sym 87949 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 87950 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 87951 $abc$38792$n3388_1
.sym 87954 $abc$38792$n3935
.sym 87956 VexRiscv.CsrPlugin_mepc[19]
.sym 87957 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 87961 VexRiscv._zz_152_[9]
.sym 87962 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 87963 VexRiscv.execute_LightShifterPlugin_isActive
.sym 87969 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 87975 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 87976 $abc$38792$n2486
.sym 87977 clk12_$glb_clk
.sym 87979 VexRiscv._zz_201_[21]
.sym 87980 VexRiscv._zz_336_
.sym 87981 VexRiscv._zz_201_[19]
.sym 87982 VexRiscv._zz_201_[22]
.sym 87983 VexRiscv._zz_201_[24]
.sym 87984 $abc$38792$n4275_1
.sym 87985 $abc$38792$n4234_1
.sym 87986 $abc$38792$n4233_1
.sym 87990 VexRiscv._zz_79_[10]
.sym 87998 $PACKER_VCC_NET
.sym 88003 VexRiscv._zz_152_[10]
.sym 88004 $abc$38792$n4203_1
.sym 88005 VexRiscv._zz_171_[0]
.sym 88006 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 88007 $abc$38792$n5688_1
.sym 88008 basesoc_dat_w[2]
.sym 88009 $abc$38792$n5694_1
.sym 88010 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 88011 $abc$38792$n4402_1
.sym 88012 $abc$38792$n3713_1
.sym 88013 $abc$38792$n3713_1
.sym 88014 VexRiscv._zz_339_
.sym 88020 $abc$38792$n4289_1
.sym 88021 $abc$38792$n5719
.sym 88022 $abc$38792$n5720_1
.sym 88023 VexRiscv._zz_171_[0]
.sym 88024 VexRiscv._zz_171_[1]
.sym 88025 $abc$38792$n5721_1
.sym 88027 VexRiscv.CsrPlugin_mepc[24]
.sym 88028 $abc$38792$n5618_1
.sym 88029 VexRiscv._zz_152_[10]
.sym 88030 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88031 $abc$38792$n5717_1
.sym 88033 $abc$38792$n5699_1
.sym 88034 VexRiscv.lastStagePc[24]
.sym 88036 $abc$38792$n5617
.sym 88038 $abc$38792$n2243
.sym 88039 $abc$38792$n3432
.sym 88040 $abc$38792$n3814_1
.sym 88041 $abc$38792$n5718_1
.sym 88042 $abc$38792$n5597_1
.sym 88043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88044 VexRiscv._zz_152_[24]
.sym 88045 $abc$38792$n2482
.sym 88048 $abc$38792$n3814_1
.sym 88049 basesoc_dat_w[1]
.sym 88050 $abc$38792$n5619
.sym 88051 VexRiscv._zz_152_[8]
.sym 88053 $abc$38792$n2482
.sym 88054 VexRiscv.CsrPlugin_mepc[24]
.sym 88056 VexRiscv.lastStagePc[24]
.sym 88059 VexRiscv._zz_152_[24]
.sym 88060 $abc$38792$n4289_1
.sym 88061 VexRiscv._zz_171_[0]
.sym 88062 VexRiscv._zz_171_[1]
.sym 88065 $abc$38792$n5699_1
.sym 88066 $abc$38792$n5721_1
.sym 88067 $abc$38792$n5597_1
.sym 88071 $abc$38792$n5718_1
.sym 88072 $abc$38792$n3814_1
.sym 88073 $abc$38792$n5619
.sym 88074 VexRiscv._zz_152_[10]
.sym 88077 $abc$38792$n5717_1
.sym 88078 $abc$38792$n5719
.sym 88079 $abc$38792$n5720_1
.sym 88080 $abc$38792$n3432
.sym 88083 $abc$38792$n3814_1
.sym 88084 VexRiscv._zz_152_[10]
.sym 88085 $abc$38792$n5618_1
.sym 88086 $abc$38792$n5617
.sym 88089 VexRiscv._zz_152_[8]
.sym 88090 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88092 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88096 basesoc_dat_w[1]
.sym 88099 $abc$38792$n2243
.sym 88100 clk12_$glb_clk
.sym 88101 sys_rst_$glb_sr
.sym 88102 VexRiscv.CsrPlugin_mepc[11]
.sym 88103 $abc$38792$n4281_1
.sym 88104 $abc$38792$n4396_1
.sym 88105 VexRiscv.CsrPlugin_mepc[1]
.sym 88106 VexRiscv.CsrPlugin_mepc[21]
.sym 88107 $abc$38792$n3987_1
.sym 88108 $abc$38792$n4376
.sym 88109 $abc$38792$n4356
.sym 88112 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 88118 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88122 VexRiscv.lastStagePc[24]
.sym 88126 VexRiscv.CsrPlugin_mepc[18]
.sym 88128 VexRiscv.CsrPlugin_mepc[24]
.sym 88129 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88130 VexRiscv._zz_201_[24]
.sym 88131 $abc$38792$n2482
.sym 88132 $abc$38792$n4353
.sym 88133 VexRiscv._zz_41_[21]
.sym 88134 $abc$38792$n2482
.sym 88135 $abc$38792$n4236_1
.sym 88136 $abc$38792$n4201_1
.sym 88137 $abc$38792$n2482
.sym 88143 $abc$38792$n4201_1
.sym 88145 $abc$38792$n149
.sym 88146 $abc$38792$n4290_1
.sym 88147 $abc$38792$n4280_1
.sym 88148 VexRiscv._zz_171_[1]
.sym 88149 VexRiscv._zz_41_[21]
.sym 88150 VexRiscv._zz_36_[10]
.sym 88152 $abc$38792$n4244_1
.sym 88153 VexRiscv.CsrPlugin_mepc[18]
.sym 88154 VexRiscv.CsrPlugin_mepc[24]
.sym 88155 $abc$38792$n5716
.sym 88159 VexRiscv._zz_36_[7]
.sym 88161 $abc$38792$n2482
.sym 88162 $abc$38792$n3430_1
.sym 88165 VexRiscv._zz_171_[0]
.sym 88166 VexRiscv.lastStagePc[18]
.sym 88169 VexRiscv._zz_152_[21]
.sym 88174 VexRiscv._zz_41_[17]
.sym 88176 $abc$38792$n4201_1
.sym 88178 VexRiscv.CsrPlugin_mepc[24]
.sym 88179 $abc$38792$n4290_1
.sym 88185 VexRiscv._zz_41_[21]
.sym 88188 VexRiscv._zz_36_[7]
.sym 88194 VexRiscv.CsrPlugin_mepc[18]
.sym 88195 $abc$38792$n2482
.sym 88196 VexRiscv.lastStagePc[18]
.sym 88202 VexRiscv._zz_41_[17]
.sym 88206 VexRiscv._zz_152_[21]
.sym 88207 VexRiscv._zz_171_[0]
.sym 88208 VexRiscv._zz_171_[1]
.sym 88209 $abc$38792$n4280_1
.sym 88213 VexRiscv._zz_36_[10]
.sym 88218 $abc$38792$n5716
.sym 88220 $abc$38792$n3430_1
.sym 88221 $abc$38792$n4244_1
.sym 88222 $abc$38792$n149
.sym 88223 clk12_$glb_clk
.sym 88225 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 88226 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 88227 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 88228 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 88229 $abc$38792$n4245_1
.sym 88230 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 88231 $abc$38792$n3970
.sym 88232 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 88235 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 88241 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 88242 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 88247 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 88249 VexRiscv.CsrPlugin_mepc[19]
.sym 88250 VexRiscv.decode_to_execute_RS2[24]
.sym 88252 VexRiscv.lastStagePc[18]
.sym 88253 sys_rst
.sym 88254 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 88255 $abc$38792$n4304_1
.sym 88256 $abc$38792$n2403
.sym 88257 VexRiscv._zz_130_[4]
.sym 88258 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 88259 VexRiscv.CsrPlugin_mtval[24]
.sym 88260 VexRiscv._zz_36_[10]
.sym 88266 VexRiscv.CsrPlugin_mtval[21]
.sym 88267 $abc$38792$n4244_1
.sym 88268 $abc$38792$n4203_1
.sym 88270 VexRiscv._zz_171_[1]
.sym 88272 $abc$38792$n4238_1
.sym 88273 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 88274 $abc$38792$n4203_1
.sym 88275 $abc$38792$n4281_1
.sym 88276 VexRiscv._zz_152_[1]
.sym 88277 $abc$38792$n4222_1
.sym 88280 $abc$38792$n3430_1
.sym 88281 $abc$38792$n5694_1
.sym 88282 $abc$38792$n4207_1
.sym 88283 $abc$38792$n4203_1
.sym 88284 VexRiscv.CsrPlugin_mepc[10]
.sym 88285 VexRiscv.CsrPlugin_mtval[24]
.sym 88286 VexRiscv._zz_152_[10]
.sym 88288 VexRiscv._zz_36_[8]
.sym 88290 VexRiscv._zz_201_[24]
.sym 88293 $abc$38792$n149
.sym 88294 $abc$38792$n4245_1
.sym 88295 $abc$38792$n3935
.sym 88296 VexRiscv._zz_171_[0]
.sym 88297 VexRiscv.CsrPlugin_mtval[10]
.sym 88299 $abc$38792$n3935
.sym 88300 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 88301 VexRiscv.CsrPlugin_mepc[10]
.sym 88305 $abc$38792$n4203_1
.sym 88306 VexRiscv.CsrPlugin_mtval[10]
.sym 88307 $abc$38792$n4245_1
.sym 88311 VexRiscv._zz_171_[1]
.sym 88312 VexRiscv._zz_171_[0]
.sym 88313 $abc$38792$n4207_1
.sym 88314 VexRiscv._zz_152_[1]
.sym 88317 VexRiscv.CsrPlugin_mtval[24]
.sym 88318 $abc$38792$n4222_1
.sym 88319 VexRiscv._zz_201_[24]
.sym 88320 $abc$38792$n4203_1
.sym 88323 $abc$38792$n4281_1
.sym 88325 VexRiscv.CsrPlugin_mtval[21]
.sym 88326 $abc$38792$n4203_1
.sym 88329 $abc$38792$n4244_1
.sym 88330 VexRiscv._zz_152_[10]
.sym 88331 VexRiscv._zz_171_[0]
.sym 88332 VexRiscv._zz_171_[1]
.sym 88335 $abc$38792$n4238_1
.sym 88336 $abc$38792$n3430_1
.sym 88337 $abc$38792$n5694_1
.sym 88342 VexRiscv._zz_36_[8]
.sym 88345 $abc$38792$n149
.sym 88346 clk12_$glb_clk
.sym 88350 $abc$38792$n5569
.sym 88351 $abc$38792$n5571
.sym 88352 $abc$38792$n5573
.sym 88353 $abc$38792$n5575
.sym 88354 $abc$38792$n5577
.sym 88355 $abc$38792$n5579
.sym 88360 VexRiscv.CsrPlugin_mtval[21]
.sym 88364 $abc$38792$n4203_1
.sym 88365 $abc$38792$n4222_1
.sym 88370 VexRiscv._zz_152_[19]
.sym 88372 VexRiscv.lastStagePc[15]
.sym 88373 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 88374 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 88376 VexRiscv.lastStagePc[25]
.sym 88378 $abc$38792$n4201_1
.sym 88379 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 88380 VexRiscv.externalInterruptArray_regNext[1]
.sym 88381 VexRiscv.externalInterruptArray_regNext[0]
.sym 88382 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 88389 count[4]
.sym 88392 count[7]
.sym 88394 count[5]
.sym 88395 $abc$38792$n3351_1
.sym 88396 VexRiscv._zz_152_[18]
.sym 88397 VexRiscv._zz_201_[18]
.sym 88398 VexRiscv.CsrPlugin_mepc[18]
.sym 88399 count[3]
.sym 88400 count[8]
.sym 88402 count[1]
.sym 88404 count[10]
.sym 88406 count[0]
.sym 88408 $abc$38792$n4201_1
.sym 88409 $abc$38792$n3352_1
.sym 88410 $abc$38792$n4271_1
.sym 88411 VexRiscv._zz_171_[0]
.sym 88412 count[2]
.sym 88413 sys_rst
.sym 88414 VexRiscv._zz_171_[1]
.sym 88416 $abc$38792$n2377
.sym 88418 $abc$38792$n3713_1
.sym 88420 $abc$38792$n106
.sym 88422 count[4]
.sym 88423 count[2]
.sym 88424 count[1]
.sym 88425 count[3]
.sym 88428 $abc$38792$n4201_1
.sym 88429 VexRiscv.CsrPlugin_mepc[18]
.sym 88430 VexRiscv._zz_201_[18]
.sym 88431 $abc$38792$n3713_1
.sym 88434 VexRiscv._zz_171_[1]
.sym 88435 $abc$38792$n4271_1
.sym 88436 VexRiscv._zz_171_[0]
.sym 88437 VexRiscv._zz_152_[18]
.sym 88442 count[0]
.sym 88443 $abc$38792$n3351_1
.sym 88446 count[10]
.sym 88447 count[5]
.sym 88448 count[8]
.sym 88449 count[7]
.sym 88453 count[1]
.sym 88455 $abc$38792$n3352_1
.sym 88458 $abc$38792$n3352_1
.sym 88459 sys_rst
.sym 88465 $abc$38792$n106
.sym 88468 $abc$38792$n2377
.sym 88469 clk12_$glb_clk
.sym 88470 sys_rst_$glb_sr
.sym 88471 $abc$38792$n5581
.sym 88472 $abc$38792$n5583
.sym 88473 $abc$38792$n5585
.sym 88474 $abc$38792$n5587
.sym 88475 $abc$38792$n5589
.sym 88476 $abc$38792$n5591
.sym 88477 $abc$38792$n5593
.sym 88478 $abc$38792$n5595
.sym 88485 $abc$38792$n4092
.sym 88487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 88489 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 88493 VexRiscv._zz_201_[18]
.sym 88496 VexRiscv._zz_171_[0]
.sym 88497 VexRiscv._zz_171_[0]
.sym 88498 VexRiscv._zz_171_[0]
.sym 88500 $abc$38792$n4203_1
.sym 88501 basesoc_dat_w[2]
.sym 88502 VexRiscv._zz_152_[11]
.sym 88504 $abc$38792$n3713_1
.sym 88505 VexRiscv._zz_171_[0]
.sym 88506 VexRiscv._zz_339_
.sym 88514 count[15]
.sym 88520 count[11]
.sym 88521 count[13]
.sym 88525 $abc$38792$n5575
.sym 88526 count[12]
.sym 88530 $PACKER_VCC_NET
.sym 88531 $abc$38792$n5587
.sym 88533 $abc$38792$n5591
.sym 88535 $abc$38792$n5595
.sym 88536 $abc$38792$n5581
.sym 88538 $abc$38792$n5585
.sym 88540 $abc$38792$n5589
.sym 88543 $abc$38792$n3352_1
.sym 88547 $abc$38792$n3352_1
.sym 88548 $abc$38792$n5587
.sym 88551 $abc$38792$n5591
.sym 88552 $abc$38792$n3352_1
.sym 88557 $abc$38792$n3352_1
.sym 88558 $abc$38792$n5595
.sym 88564 $abc$38792$n3352_1
.sym 88565 $abc$38792$n5581
.sym 88569 count[15]
.sym 88570 count[11]
.sym 88571 count[13]
.sym 88572 count[12]
.sym 88576 $abc$38792$n3352_1
.sym 88578 $abc$38792$n5575
.sym 88582 $abc$38792$n5589
.sym 88583 $abc$38792$n3352_1
.sym 88588 $abc$38792$n3352_1
.sym 88589 $abc$38792$n5585
.sym 88591 $PACKER_VCC_NET
.sym 88592 clk12_$glb_clk
.sym 88593 sys_rst_$glb_sr
.sym 88594 $abc$38792$n5597
.sym 88595 $abc$38792$n5599
.sym 88596 $abc$38792$n5601
.sym 88597 $abc$38792$n5603
.sym 88598 count[19]
.sym 88599 VexRiscv._zz_201_[1]
.sym 88600 count[17]
.sym 88601 count[16]
.sym 88604 $abc$38792$n4198_1
.sym 88605 VexRiscv._zz_164_[5]
.sym 88618 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 88619 VexRiscv._zz_171_[1]
.sym 88620 $abc$38792$n4201_1
.sym 88621 VexRiscv._zz_288_[10]
.sym 88622 $abc$38792$n4236_1
.sym 88623 VexRiscv._zz_288_[1]
.sym 88624 $abc$38792$n4353
.sym 88625 $abc$38792$n2482
.sym 88626 $abc$38792$n4203_1
.sym 88627 $PACKER_VCC_NET
.sym 88628 $abc$38792$n4308
.sym 88629 $abc$38792$n3352_1
.sym 88635 VexRiscv._zz_171_[1]
.sym 88636 VexRiscv._zz_201_[14]
.sym 88640 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 88645 $abc$38792$n4260_1
.sym 88647 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 88648 $abc$38792$n4307
.sym 88649 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 88653 $abc$38792$n4203_1
.sym 88654 $abc$38792$n4308
.sym 88655 $abc$38792$n3713_1
.sym 88656 $abc$38792$n116
.sym 88658 $abc$38792$n4201_1
.sym 88659 VexRiscv.CsrPlugin_mtval[14]
.sym 88661 VexRiscv.CsrPlugin_mtval[30]
.sym 88662 VexRiscv.CsrPlugin_hadException
.sym 88663 VexRiscv._zz_152_[30]
.sym 88664 VexRiscv.CsrPlugin_mepc[14]
.sym 88665 VexRiscv._zz_171_[0]
.sym 88669 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 88674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 88680 VexRiscv.CsrPlugin_mepc[14]
.sym 88681 VexRiscv._zz_201_[14]
.sym 88682 $abc$38792$n3713_1
.sym 88683 $abc$38792$n4201_1
.sym 88686 VexRiscv.CsrPlugin_mtval[14]
.sym 88688 $abc$38792$n4260_1
.sym 88689 $abc$38792$n4203_1
.sym 88695 $abc$38792$n116
.sym 88698 $abc$38792$n4308
.sym 88700 VexRiscv.CsrPlugin_mtval[30]
.sym 88701 $abc$38792$n4203_1
.sym 88704 $abc$38792$n4307
.sym 88705 VexRiscv._zz_171_[0]
.sym 88706 VexRiscv._zz_171_[1]
.sym 88707 VexRiscv._zz_152_[30]
.sym 88712 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 88714 VexRiscv.CsrPlugin_hadException
.sym 88715 clk12_$glb_clk
.sym 88717 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 88718 $abc$38792$n4252_1
.sym 88719 $abc$38792$n4203_1
.sym 88720 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 88721 $abc$38792$n3713_1
.sym 88722 VexRiscv._zz_339_
.sym 88723 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 88724 $abc$38792$n4201_1
.sym 88732 $abc$38792$n5603
.sym 88736 $abc$38792$n5597
.sym 88741 VexRiscv._zz_152_[0]
.sym 88742 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 88743 $abc$38792$n2403
.sym 88745 sys_rst
.sym 88746 VexRiscv.decode_to_execute_RS2[24]
.sym 88747 $abc$38792$n4296_1
.sym 88748 VexRiscv._zz_130_[4]
.sym 88749 VexRiscv._zz_152_[30]
.sym 88750 $abc$38792$n118
.sym 88751 VexRiscv.lastStagePc[18]
.sym 88752 VexRiscv.CsrPlugin_mepc[19]
.sym 88760 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 88761 $abc$38792$n4222_1
.sym 88763 VexRiscv.CsrPlugin_mepc[26]
.sym 88764 VexRiscv._zz_201_[26]
.sym 88765 VexRiscv.CsrPlugin_mtval[27]
.sym 88769 $abc$38792$n2403
.sym 88771 VexRiscv._zz_201_[16]
.sym 88772 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 88774 VexRiscv._zz_201_[27]
.sym 88776 $abc$38792$n4203_1
.sym 88780 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 88781 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 88782 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 88784 VexRiscv.CsrPlugin_mepc[16]
.sym 88786 $abc$38792$n3713_1
.sym 88789 $abc$38792$n4201_1
.sym 88791 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 88797 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 88803 VexRiscv._zz_201_[16]
.sym 88804 VexRiscv.CsrPlugin_mepc[16]
.sym 88805 $abc$38792$n4201_1
.sym 88806 $abc$38792$n3713_1
.sym 88809 VexRiscv.CsrPlugin_mtval[27]
.sym 88810 $abc$38792$n4203_1
.sym 88811 $abc$38792$n4222_1
.sym 88812 VexRiscv._zz_201_[27]
.sym 88816 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 88822 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 88830 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 88833 VexRiscv.CsrPlugin_mepc[26]
.sym 88834 $abc$38792$n4201_1
.sym 88835 $abc$38792$n3713_1
.sym 88836 VexRiscv._zz_201_[26]
.sym 88837 $abc$38792$n2403
.sym 88838 clk12_$glb_clk
.sym 88839 VexRiscv.reset_$glb_sr
.sym 88840 $abc$38792$n4209_1
.sym 88841 VexRiscv._zz_201_[20]
.sym 88842 $abc$38792$n4404
.sym 88843 VexRiscv._zz_201_[0]
.sym 88844 VexRiscv._zz_201_[3]
.sym 88845 $abc$38792$n4287_1
.sym 88846 VexRiscv._zz_201_[23]
.sym 88847 $abc$38792$n2403
.sym 88857 $abc$38792$n4222_1
.sym 88863 $abc$38792$n4203_1
.sym 88864 $abc$38792$n4203_1
.sym 88865 VexRiscv.externalInterruptArray_regNext[1]
.sym 88866 $abc$38792$n4202_1
.sym 88867 VexRiscv._zz_152_[23]
.sym 88868 VexRiscv.lastStagePc[25]
.sym 88869 VexRiscv.externalInterruptArray_regNext[0]
.sym 88870 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 88871 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 88872 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 88873 VexRiscv.externalInterruptArray_regNext[0]
.sym 88874 $abc$38792$n4201_1
.sym 88875 VexRiscv.lastStagePc[15]
.sym 88881 $abc$38792$n4212_1
.sym 88883 $abc$38792$n149
.sym 88885 VexRiscv._zz_201_[31]
.sym 88889 VexRiscv._zz_171_[1]
.sym 88890 VexRiscv._zz_41_[10]
.sym 88893 VexRiscv._zz_171_[0]
.sym 88894 VexRiscv._zz_36_[16]
.sym 88901 VexRiscv._zz_152_[0]
.sym 88902 VexRiscv._zz_41_[15]
.sym 88903 $abc$38792$n4205_1
.sym 88904 $abc$38792$n4222_1
.sym 88905 VexRiscv.CsrPlugin_mcause_interrupt
.sym 88906 VexRiscv._zz_171_[0]
.sym 88907 VexRiscv._zz_152_[2]
.sym 88908 VexRiscv._zz_36_[12]
.sym 88909 VexRiscv._zz_36_[25]
.sym 88910 $abc$38792$n4198_1
.sym 88917 VexRiscv._zz_41_[15]
.sym 88923 VexRiscv._zz_36_[16]
.sym 88928 VexRiscv._zz_41_[10]
.sym 88932 VexRiscv._zz_171_[0]
.sym 88933 VexRiscv._zz_152_[0]
.sym 88934 VexRiscv._zz_171_[1]
.sym 88935 $abc$38792$n4198_1
.sym 88939 VexRiscv._zz_36_[25]
.sym 88947 VexRiscv._zz_36_[12]
.sym 88950 VexRiscv._zz_201_[31]
.sym 88951 VexRiscv.CsrPlugin_mcause_interrupt
.sym 88952 $abc$38792$n4205_1
.sym 88953 $abc$38792$n4222_1
.sym 88956 VexRiscv._zz_171_[1]
.sym 88957 $abc$38792$n4212_1
.sym 88958 VexRiscv._zz_152_[2]
.sym 88959 VexRiscv._zz_171_[0]
.sym 88960 $abc$38792$n149
.sym 88961 clk12_$glb_clk
.sym 88963 VexRiscv.CsrPlugin_mepc[25]
.sym 88964 $abc$38792$n4362
.sym 88965 VexRiscv.CsrPlugin_mip_MEIP
.sym 88966 VexRiscv.CsrPlugin_mepc[4]
.sym 88967 $abc$38792$n4210_1
.sym 88968 VexRiscv.CsrPlugin_mepc[19]
.sym 88969 $abc$38792$n4208_1
.sym 88970 $abc$38792$n4392
.sym 88977 $abc$38792$n149
.sym 88979 $abc$38792$n4214_1
.sym 88980 $abc$38792$n2403
.sym 88983 $abc$38792$n2403
.sym 88987 $abc$38792$n3714
.sym 88988 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 88989 VexRiscv._zz_201_[0]
.sym 88991 VexRiscv._zz_171_[0]
.sym 88992 VexRiscv._zz_171_[0]
.sym 88993 basesoc_dat_w[2]
.sym 88994 $abc$38792$n7852
.sym 88995 $abc$38792$n7852
.sym 88996 VexRiscv.CsrPlugin_mtval[1]
.sym 88997 VexRiscv._zz_288_[0]
.sym 88998 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 89004 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 89006 $abc$38792$n7852
.sym 89007 $abc$38792$n4205_1
.sym 89008 VexRiscv._zz_171_[1]
.sym 89009 $abc$38792$n4287_1
.sym 89011 $abc$38792$n4286_1
.sym 89012 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 89016 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 89017 VexRiscv._zz_171_[0]
.sym 89018 $abc$38792$n4213_1
.sym 89020 VexRiscv.CsrPlugin_mtval[2]
.sym 89024 $abc$38792$n4203_1
.sym 89026 $abc$38792$n4208_1
.sym 89027 VexRiscv._zz_152_[23]
.sym 89028 VexRiscv.CsrPlugin_mtval[23]
.sym 89030 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89033 $abc$38792$n4214_1
.sym 89034 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89037 VexRiscv.CsrPlugin_mtval[2]
.sym 89038 $abc$38792$n4213_1
.sym 89039 $abc$38792$n4203_1
.sym 89043 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 89049 VexRiscv._zz_171_[1]
.sym 89050 VexRiscv._zz_152_[23]
.sym 89051 VexRiscv._zz_171_[0]
.sym 89052 $abc$38792$n4286_1
.sym 89056 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 89062 $abc$38792$n4205_1
.sym 89063 $abc$38792$n4208_1
.sym 89064 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89069 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 89074 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89075 $abc$38792$n4214_1
.sym 89076 $abc$38792$n4205_1
.sym 89079 VexRiscv.CsrPlugin_mtval[23]
.sym 89080 $abc$38792$n4203_1
.sym 89081 $abc$38792$n4287_1
.sym 89083 $abc$38792$n7852
.sym 89084 clk12_$glb_clk
.sym 89086 VexRiscv.CsrPlugin_mepc[12]
.sym 89087 $abc$38792$n4358
.sym 89088 VexRiscv.CsrPlugin_mepc[10]
.sym 89089 $abc$38792$n4249_1
.sym 89090 VexRiscv.CsrPlugin_mepc[23]
.sym 89091 $abc$38792$n4378_1
.sym 89092 VexRiscv.CsrPlugin_mepc[2]
.sym 89093 $abc$38792$n4400
.sym 89098 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 89100 $abc$38792$n3935
.sym 89110 $abc$38792$n2482
.sym 89111 VexRiscv.CsrPlugin_mepc[23]
.sym 89112 $abc$38792$n4201_1
.sym 89113 $abc$38792$n4236_1
.sym 89114 $abc$38792$n4203_1
.sym 89115 VexRiscv._zz_288_[1]
.sym 89116 $abc$38792$n4216_1
.sym 89117 VexRiscv._zz_288_[10]
.sym 89118 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 89119 VexRiscv._zz_201_[20]
.sym 89120 $abc$38792$n2482
.sym 89121 VexRiscv._zz_153_
.sym 89127 $abc$38792$n3714
.sym 89129 $abc$38792$n4278_1
.sym 89130 VexRiscv._zz_201_[20]
.sym 89131 VexRiscv._zz_288_[1]
.sym 89134 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 89136 VexRiscv.lastStagePc[10]
.sym 89139 VexRiscv.externalInterruptArray_regNext[0]
.sym 89140 $abc$38792$n4222_1
.sym 89141 VexRiscv._zz_288_[10]
.sym 89142 $abc$38792$n4202_1
.sym 89145 VexRiscv.CsrPlugin_mepc[10]
.sym 89146 $abc$38792$n2482
.sym 89148 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 89149 VexRiscv._zz_201_[0]
.sym 89152 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 89153 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 89154 $abc$38792$n7852
.sym 89157 VexRiscv._zz_288_[0]
.sym 89160 $abc$38792$n4278_1
.sym 89162 $abc$38792$n4222_1
.sym 89163 VexRiscv._zz_201_[20]
.sym 89166 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 89173 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 89179 VexRiscv._zz_288_[1]
.sym 89180 VexRiscv._zz_288_[0]
.sym 89181 $abc$38792$n4202_1
.sym 89184 VexRiscv.lastStagePc[10]
.sym 89186 VexRiscv.CsrPlugin_mepc[10]
.sym 89187 $abc$38792$n2482
.sym 89190 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 89198 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 89202 VexRiscv.externalInterruptArray_regNext[0]
.sym 89203 $abc$38792$n3714
.sym 89204 VexRiscv._zz_288_[10]
.sym 89205 VexRiscv._zz_201_[0]
.sym 89206 $abc$38792$n7852
.sym 89207 clk12_$glb_clk
.sym 89209 $abc$38792$n3720
.sym 89210 $abc$38792$n213
.sym 89211 $abc$38792$n4248_1
.sym 89212 VexRiscv._zz_189_
.sym 89213 $abc$38792$n4247_1
.sym 89214 $abc$38792$n3750
.sym 89215 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 89216 $abc$38792$n4253_1
.sym 89230 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 89233 $PACKER_GND_NET
.sym 89234 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89235 $abc$38792$n2471
.sym 89236 VexRiscv.lastStagePc[4]
.sym 89237 sys_rst
.sym 89241 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89242 $abc$38792$n2408
.sym 89243 $abc$38792$n5667_1
.sym 89244 VexRiscv.CsrPlugin_mie_MEIE
.sym 89252 VexRiscv._zz_288_[7]
.sym 89253 $abc$38792$n3721_1
.sym 89255 $abc$38792$n3716
.sym 89259 VexRiscv._zz_288_[3]
.sym 89260 $abc$38792$n3717_1
.sym 89261 $abc$38792$n3715_1
.sym 89262 $abc$38792$n3400_1
.sym 89264 $abc$38792$n3397_1
.sym 89266 $abc$38792$n3399_1
.sym 89270 $abc$38792$n3400_1
.sym 89271 VexRiscv._zz_288_[2]
.sym 89275 VexRiscv._zz_288_[1]
.sym 89276 $abc$38792$n3396_1
.sym 89277 VexRiscv._zz_288_[10]
.sym 89278 VexRiscv._zz_288_[0]
.sym 89281 VexRiscv._zz_153_
.sym 89283 $abc$38792$n3715_1
.sym 89284 $abc$38792$n3397_1
.sym 89286 $abc$38792$n3716
.sym 89289 VexRiscv._zz_288_[2]
.sym 89290 $abc$38792$n3399_1
.sym 89292 VexRiscv._zz_288_[3]
.sym 89295 VexRiscv._zz_288_[7]
.sym 89298 $abc$38792$n3397_1
.sym 89302 VexRiscv._zz_288_[7]
.sym 89303 $abc$38792$n3400_1
.sym 89304 VexRiscv._zz_153_
.sym 89308 VexRiscv._zz_288_[0]
.sym 89309 VexRiscv._zz_288_[1]
.sym 89313 $abc$38792$n3716
.sym 89314 $abc$38792$n3715_1
.sym 89315 $abc$38792$n3397_1
.sym 89316 VexRiscv._zz_288_[10]
.sym 89319 $abc$38792$n3400_1
.sym 89320 $abc$38792$n3721_1
.sym 89321 $abc$38792$n3399_1
.sym 89322 $abc$38792$n3717_1
.sym 89325 $abc$38792$n3717_1
.sym 89327 $abc$38792$n3396_1
.sym 89328 $abc$38792$n3399_1
.sym 89332 $abc$38792$n4220_1
.sym 89333 $abc$38792$n4236_1
.sym 89334 $abc$38792$n4250_1
.sym 89335 $abc$38792$n4219_1
.sym 89336 $abc$38792$n4254_1
.sym 89337 $abc$38792$n4221_1
.sym 89338 VexRiscv.CsrPlugin_mip_MSIP
.sym 89339 $abc$38792$n2471
.sym 89345 VexRiscv._zz_288_[3]
.sym 89348 VexRiscv._zz_288_[7]
.sym 89352 $abc$38792$n2486
.sym 89356 VexRiscv.lastStagePc[12]
.sym 89358 VexRiscv.CsrPlugin_hadException
.sym 89360 VexRiscv.CsrPlugin_hadException
.sym 89361 $abc$38792$n5947_1
.sym 89362 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 89364 $abc$38792$n4203_1
.sym 89365 $abc$38792$n4218_1
.sym 89366 VexRiscv.CsrPlugin_mtval[11]
.sym 89367 $abc$38792$n4202_1
.sym 89377 $PACKER_VCC_NET
.sym 89379 $abc$38792$n4205_1
.sym 89380 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89384 $abc$38792$n4201_1
.sym 89385 $abc$38792$n4200_1
.sym 89386 $abc$38792$n4203_1
.sym 89387 $abc$38792$n4204_1
.sym 89388 VexRiscv._zz_288_[2]
.sym 89389 $abc$38792$n4218_1
.sym 89390 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 89392 $abc$38792$n4219_1
.sym 89393 $PACKER_GND_NET
.sym 89396 VexRiscv.CsrPlugin_mepc[0]
.sym 89397 VexRiscv.CsrPlugin_mepc[3]
.sym 89398 VexRiscv.CsrPlugin_mtval[0]
.sym 89400 $abc$38792$n2471
.sym 89401 VexRiscv.CsrPlugin_mstatus_MIE
.sym 89402 VexRiscv._zz_288_[3]
.sym 89403 $abc$38792$n4199_1
.sym 89404 $abc$38792$n4217_1
.sym 89408 $PACKER_VCC_NET
.sym 89415 $PACKER_GND_NET
.sym 89418 VexRiscv._zz_288_[3]
.sym 89420 VexRiscv._zz_288_[2]
.sym 89424 VexRiscv.CsrPlugin_mepc[3]
.sym 89425 $abc$38792$n4201_1
.sym 89426 $abc$38792$n4219_1
.sym 89427 $abc$38792$n4217_1
.sym 89432 $abc$38792$n4201_1
.sym 89433 VexRiscv.CsrPlugin_mepc[0]
.sym 89436 $abc$38792$n4199_1
.sym 89438 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89439 $abc$38792$n4205_1
.sym 89442 $abc$38792$n4203_1
.sym 89443 $abc$38792$n4200_1
.sym 89444 VexRiscv.CsrPlugin_mtval[0]
.sym 89445 $abc$38792$n4204_1
.sym 89448 VexRiscv.CsrPlugin_mstatus_MIE
.sym 89449 $abc$38792$n4205_1
.sym 89450 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 89451 $abc$38792$n4218_1
.sym 89452 $abc$38792$n2471
.sym 89453 clk12_$glb_clk
.sym 89455 VexRiscv.CsrPlugin_mie_MSIE
.sym 89456 $abc$38792$n4336_1
.sym 89457 $abc$38792$n2251
.sym 89458 $abc$38792$n4335
.sym 89459 $abc$38792$n2408
.sym 89460 VexRiscv.CsrPlugin_mie_MEIE
.sym 89461 VexRiscv.CsrPlugin_mie_MTIE
.sym 89473 $PACKER_VCC_NET
.sym 89476 VexRiscv._zz_288_[10]
.sym 89480 VexRiscv.CsrPlugin_mtval[1]
.sym 89483 VexRiscv.CsrPlugin_mepc[3]
.sym 89485 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 89486 $abc$38792$n7852
.sym 89487 VexRiscv.CsrPlugin_mstatus_MIE
.sym 89488 $abc$38792$n213
.sym 89490 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 89497 $abc$38792$n5951_1
.sym 89498 $abc$38792$n5971_1
.sym 89499 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 89501 $abc$38792$n5610
.sym 89502 $abc$38792$n5943_1
.sym 89505 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 89506 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 89507 $abc$38792$n5668
.sym 89512 VexRiscv._zz_164_[5]
.sym 89513 VexRiscv._zz_216_[5]
.sym 89514 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 89516 VexRiscv._zz_79_[5]
.sym 89518 VexRiscv.CsrPlugin_hadException
.sym 89519 VexRiscv._zz_35_[5]
.sym 89520 VexRiscv.CsrPlugin_hadException
.sym 89521 $abc$38792$n5947_1
.sym 89522 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 89523 $abc$38792$n2482
.sym 89524 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 89526 $abc$38792$n5972_1
.sym 89532 VexRiscv.CsrPlugin_hadException
.sym 89535 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 89537 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 89538 VexRiscv.CsrPlugin_hadException
.sym 89541 $abc$38792$n5947_1
.sym 89543 VexRiscv._zz_79_[5]
.sym 89544 $abc$38792$n5972_1
.sym 89547 VexRiscv._zz_35_[5]
.sym 89548 $abc$38792$n5971_1
.sym 89549 $abc$38792$n5951_1
.sym 89554 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 89555 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 89556 VexRiscv.CsrPlugin_hadException
.sym 89559 $abc$38792$n5610
.sym 89561 VexRiscv._zz_35_[5]
.sym 89562 $abc$38792$n5668
.sym 89565 $abc$38792$n5943_1
.sym 89566 VexRiscv._zz_216_[5]
.sym 89567 VexRiscv._zz_164_[5]
.sym 89571 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 89572 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 89573 VexRiscv.CsrPlugin_hadException
.sym 89575 $abc$38792$n2482
.sym 89576 clk12_$glb_clk
.sym 89578 $abc$38792$n4343
.sym 89579 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 89580 VexRiscv.CsrPlugin_mstatus_MIE
.sym 89581 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89582 $abc$38792$n4341
.sym 89583 $abc$38792$n4339_1
.sym 89584 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89585 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 89595 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 89597 $abc$38792$n5610
.sym 89604 VexRiscv.CsrPlugin_mtval[3]
.sym 89607 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 89609 $abc$38792$n2482
.sym 89610 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 89611 VexRiscv._zz_164_[22]
.sym 89612 $abc$38792$n5564
.sym 89621 VexRiscv._zz_216_[22]
.sym 89622 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 89623 $abc$38792$n5570_1
.sym 89624 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 89625 $abc$38792$n6040_1
.sym 89626 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 89627 $abc$38792$n5943_1
.sym 89629 $abc$38792$n5556
.sym 89630 VexRiscv._zz_35_[22]
.sym 89631 $abc$38792$n5840_1
.sym 89632 $abc$38792$n5947_1
.sym 89634 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 89635 VexRiscv._zz_164_[22]
.sym 89639 $abc$38792$n5506_1
.sym 89642 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 89645 VexRiscv._zz_79_[22]
.sym 89646 $abc$38792$n7852
.sym 89648 $abc$38792$n5610
.sym 89649 VexRiscv._zz_255_[1]
.sym 89655 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 89658 VexRiscv._zz_255_[1]
.sym 89659 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 89664 $abc$38792$n5570_1
.sym 89665 $abc$38792$n5556
.sym 89666 $abc$38792$n5506_1
.sym 89667 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 89670 VexRiscv._zz_79_[22]
.sym 89671 $abc$38792$n6040_1
.sym 89673 $abc$38792$n5947_1
.sym 89677 VexRiscv._zz_255_[1]
.sym 89679 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 89682 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 89688 VexRiscv._zz_164_[22]
.sym 89689 $abc$38792$n5943_1
.sym 89690 VexRiscv._zz_216_[22]
.sym 89694 $abc$38792$n5840_1
.sym 89695 VexRiscv._zz_35_[22]
.sym 89697 $abc$38792$n5610
.sym 89698 $abc$38792$n7852
.sym 89699 clk12_$glb_clk
.sym 89701 VexRiscv.CsrPlugin_mtval[1]
.sym 89708 VexRiscv.CsrPlugin_mtval[3]
.sym 89713 $abc$38792$n5943_1
.sym 89726 VexRiscv._zz_79_[22]
.sym 89732 VexRiscv.lastStagePc[4]
.sym 89733 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89734 VexRiscv._zz_217_[22]
.sym 89735 $abc$38792$n2471
.sym 89736 VexRiscv._zz_79_[20]
.sym 89742 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89745 VexRiscv._zz_255_[1]
.sym 89746 $abc$38792$n5586_1
.sym 89747 $abc$38792$n5943_1
.sym 89748 $abc$38792$n5841_1
.sym 89750 $abc$38792$n6027_1
.sym 89752 VexRiscv._zz_79_[22]
.sym 89755 VexRiscv._zz_79_[19]
.sym 89758 $abc$38792$n5610
.sym 89759 $abc$38792$n5556
.sym 89760 VexRiscv._zz_164_[19]
.sym 89762 VexRiscv._zz_41_[4]
.sym 89763 VexRiscv._zz_41_[12]
.sym 89764 $abc$38792$n6028_1
.sym 89765 $abc$38792$n5506_1
.sym 89766 $abc$38792$n6429_1
.sym 89767 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 89768 $abc$38792$n5951_1
.sym 89769 $abc$38792$n149
.sym 89771 VexRiscv._zz_216_[19]
.sym 89772 $abc$38792$n5947_1
.sym 89773 VexRiscv._zz_35_[19]
.sym 89775 $abc$38792$n6028_1
.sym 89776 $abc$38792$n5947_1
.sym 89777 VexRiscv._zz_79_[19]
.sym 89778 $abc$38792$n5951_1
.sym 89782 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 89783 VexRiscv._zz_255_[1]
.sym 89788 $abc$38792$n6027_1
.sym 89789 VexRiscv._zz_35_[19]
.sym 89790 $abc$38792$n5951_1
.sym 89796 VexRiscv._zz_41_[4]
.sym 89799 $abc$38792$n5841_1
.sym 89800 VexRiscv._zz_79_[22]
.sym 89801 $abc$38792$n5610
.sym 89802 $abc$38792$n6429_1
.sym 89805 $abc$38792$n5556
.sym 89806 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89807 $abc$38792$n5506_1
.sym 89808 $abc$38792$n5586_1
.sym 89811 VexRiscv._zz_216_[19]
.sym 89813 VexRiscv._zz_164_[19]
.sym 89814 $abc$38792$n5943_1
.sym 89817 VexRiscv._zz_41_[12]
.sym 89821 $abc$38792$n149
.sym 89822 clk12_$glb_clk
.sym 89826 VexRiscv._zz_164_[19]
.sym 89828 VexRiscv._zz_164_[22]
.sym 89848 VexRiscv._zz_41_[4]
.sym 89850 $abc$38792$n5606
.sym 89851 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 89853 $abc$38792$n5947_1
.sym 89854 $abc$38792$n5943_1
.sym 89855 VexRiscv.CsrPlugin_hadException
.sym 89866 $abc$38792$n5566_1
.sym 89867 $abc$38792$n5506_1
.sym 89868 $abc$38792$n5610
.sym 89870 VexRiscv._zz_79_[30]
.sym 89872 $abc$38792$n6429_1
.sym 89874 $abc$38792$n5809_1
.sym 89875 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 89876 $abc$38792$n5606
.sym 89880 $abc$38792$n5556
.sym 89881 VexRiscv._zz_35_[30]
.sym 89882 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 89884 $abc$38792$n5564
.sym 89885 VexRiscv._zz_35_[20]
.sym 89893 VexRiscv._zz_164_[22]
.sym 89894 VexRiscv._zz_217_[22]
.sym 89896 VexRiscv._zz_35_[19]
.sym 89900 VexRiscv._zz_35_[30]
.sym 89905 VexRiscv._zz_35_[19]
.sym 89912 VexRiscv._zz_35_[20]
.sym 89916 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 89917 $abc$38792$n5506_1
.sym 89918 $abc$38792$n5566_1
.sym 89919 $abc$38792$n5556
.sym 89922 VexRiscv._zz_35_[19]
.sym 89924 $abc$38792$n5809_1
.sym 89925 $abc$38792$n5610
.sym 89928 $abc$38792$n5564
.sym 89929 $abc$38792$n5506_1
.sym 89930 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 89931 $abc$38792$n5556
.sym 89934 VexRiscv._zz_217_[22]
.sym 89936 $abc$38792$n5606
.sym 89937 VexRiscv._zz_164_[22]
.sym 89940 VexRiscv._zz_79_[30]
.sym 89942 $abc$38792$n6429_1
.sym 89945 clk12_$glb_clk
.sym 89946 VexRiscv.reset_$glb_sr
.sym 89953 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 89971 basesoc_uart_phy_tx_reg[0]
.sym 89976 VexRiscv._zz_217_[5]
.sym 89978 VexRiscv._zz_216_[20]
.sym 89982 VexRiscv._zz_35_[19]
.sym 89988 $abc$38792$n5951_1
.sym 89990 $abc$38792$n5820_1
.sym 89991 VexRiscv._zz_79_[20]
.sym 89992 $abc$38792$n5810_1
.sym 89994 VexRiscv._zz_216_[20]
.sym 89997 $abc$38792$n5610
.sym 89998 VexRiscv._zz_164_[19]
.sym 89999 VexRiscv._zz_161_
.sym 90001 VexRiscv._zz_79_[19]
.sym 90003 VexRiscv._zz_217_[19]
.sym 90007 VexRiscv._zz_217_[20]
.sym 90009 VexRiscv._zz_164_[20]
.sym 90010 $abc$38792$n5606
.sym 90011 $abc$38792$n6032_1
.sym 90013 $abc$38792$n5947_1
.sym 90014 $abc$38792$n5943_1
.sym 90016 VexRiscv._zz_79_[5]
.sym 90018 $abc$38792$n6429_1
.sym 90024 VexRiscv._zz_79_[5]
.sym 90028 $abc$38792$n5810_1
.sym 90029 $abc$38792$n6429_1
.sym 90030 VexRiscv._zz_79_[19]
.sym 90034 VexRiscv._zz_217_[20]
.sym 90035 $abc$38792$n5606
.sym 90036 VexRiscv._zz_164_[20]
.sym 90039 $abc$38792$n6032_1
.sym 90040 $abc$38792$n5951_1
.sym 90041 VexRiscv._zz_79_[20]
.sym 90042 $abc$38792$n5947_1
.sym 90045 VexRiscv._zz_217_[19]
.sym 90047 $abc$38792$n5606
.sym 90048 VexRiscv._zz_164_[19]
.sym 90051 VexRiscv._zz_79_[20]
.sym 90057 $abc$38792$n5610
.sym 90058 VexRiscv._zz_79_[20]
.sym 90059 $abc$38792$n5820_1
.sym 90060 $abc$38792$n6429_1
.sym 90063 VexRiscv._zz_164_[20]
.sym 90064 VexRiscv._zz_216_[20]
.sym 90065 $abc$38792$n5943_1
.sym 90067 VexRiscv._zz_161_
.sym 90068 clk12_$glb_clk
.sym 90072 $abc$38792$n3783
.sym 90075 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90082 $abc$38792$n5951_1
.sym 90093 $abc$38792$n5610
.sym 90102 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 90111 VexRiscv._zz_164_[5]
.sym 90113 $abc$38792$n4320
.sym 90115 $abc$38792$n3741_1
.sym 90116 $abc$38792$n3740
.sym 90118 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 90120 $abc$38792$n3785
.sym 90122 $abc$38792$n3789
.sym 90124 $abc$38792$n3793
.sym 90125 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 90126 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 90127 $abc$38792$n5669_1
.sym 90128 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 90131 VexRiscv._zz_321_
.sym 90132 $abc$38792$n149
.sym 90133 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 90134 $abc$38792$n6429_1
.sym 90136 VexRiscv._zz_217_[5]
.sym 90139 VexRiscv._zz_79_[5]
.sym 90140 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90141 $abc$38792$n5606
.sym 90144 VexRiscv._zz_217_[5]
.sym 90146 VexRiscv._zz_164_[5]
.sym 90147 $abc$38792$n5606
.sym 90151 $abc$38792$n4320
.sym 90152 $abc$38792$n149
.sym 90153 $abc$38792$n3785
.sym 90156 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90157 $abc$38792$n3740
.sym 90158 VexRiscv._zz_321_
.sym 90162 $abc$38792$n6429_1
.sym 90164 VexRiscv._zz_79_[5]
.sym 90165 $abc$38792$n5669_1
.sym 90168 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 90170 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 90171 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 90174 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 90175 $abc$38792$n3741_1
.sym 90176 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 90180 $abc$38792$n4320
.sym 90181 $abc$38792$n149
.sym 90182 $abc$38792$n3789
.sym 90187 $abc$38792$n3793
.sym 90188 $abc$38792$n149
.sym 90189 $abc$38792$n4320
.sym 90191 clk12_$glb_clk
.sym 90192 VexRiscv.reset_$glb_sr
.sym 90206 $abc$38792$n149
.sym 90217 VexRiscv._zz_321_
.sym 90235 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 90236 $abc$38792$n4320
.sym 90239 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90240 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 90241 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 90246 $abc$38792$n3791
.sym 90250 $abc$38792$n149
.sym 90256 VexRiscv._zz_321_
.sym 90257 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 90260 $abc$38792$n3787
.sym 90264 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 90265 $abc$38792$n149
.sym 90266 $auto$alumacc.cc:474:replace_alu$3882.C[1]
.sym 90268 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 90269 VexRiscv._zz_321_
.sym 90272 $auto$alumacc.cc:474:replace_alu$3882.C[2]
.sym 90275 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 90276 $auto$alumacc.cc:474:replace_alu$3882.C[1]
.sym 90278 $auto$alumacc.cc:474:replace_alu$3882.C[3]
.sym 90280 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 90282 $auto$alumacc.cc:474:replace_alu$3882.C[2]
.sym 90284 $auto$alumacc.cc:474:replace_alu$3882.C[4]
.sym 90286 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 90288 $auto$alumacc.cc:474:replace_alu$3882.C[3]
.sym 90290 $auto$alumacc.cc:474:replace_alu$3882.C[5]
.sym 90292 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 90294 $auto$alumacc.cc:474:replace_alu$3882.C[4]
.sym 90299 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 90300 $auto$alumacc.cc:474:replace_alu$3882.C[5]
.sym 90303 $abc$38792$n4320
.sym 90305 $abc$38792$n149
.sym 90306 $abc$38792$n3787
.sym 90310 $abc$38792$n4320
.sym 90311 $abc$38792$n3791
.sym 90312 $abc$38792$n149
.sym 90314 clk12_$glb_clk
.sym 90315 VexRiscv.reset_$glb_sr
.sym 90391 spiflash_mosi
.sym 90400 spiflash_mosi
.sym 90416 $abc$38792$n6164_1
.sym 90417 $abc$38792$n6146_1
.sym 90418 $abc$38792$n6152_1
.sym 90419 $abc$38792$n6166_1
.sym 90420 $abc$38792$n6172_1
.sym 90421 $abc$38792$n6150_1
.sym 90422 $abc$38792$n6162_1
.sym 90423 $abc$38792$n6156_1
.sym 90438 VexRiscv.CsrPlugin_mepc[4]
.sym 90448 spram_datain01[8]
.sym 90449 array_muxed1[28]
.sym 90450 array_muxed1[25]
.sym 90451 spram_dataout01[9]
.sym 90461 spram_dataout11[15]
.sym 90463 $abc$38792$n4898_1
.sym 90464 spram_dataout11[7]
.sym 90466 spram_dataout11[4]
.sym 90468 spram_dataout11[1]
.sym 90470 spram_dataout11[6]
.sym 90471 $abc$38792$n4898_1
.sym 90472 spram_dataout01[6]
.sym 90473 $abc$38792$n4898_1
.sym 90475 spram_dataout01[14]
.sym 90476 spram_dataout01[1]
.sym 90477 spram_dataout01[15]
.sym 90478 slave_sel_r[2]
.sym 90482 spram_dataout01[4]
.sym 90483 array_muxed1[16]
.sym 90485 spram_dataout11[14]
.sym 90486 slave_sel_r[2]
.sym 90488 spram_dataout01[7]
.sym 90491 $abc$38792$n4898_1
.sym 90492 slave_sel_r[2]
.sym 90493 spram_dataout11[7]
.sym 90494 spram_dataout01[7]
.sym 90498 array_muxed1[16]
.sym 90500 $abc$38792$n4898_1
.sym 90503 $abc$38792$n4898_1
.sym 90504 spram_dataout01[6]
.sym 90505 slave_sel_r[2]
.sym 90506 spram_dataout11[6]
.sym 90509 spram_dataout11[15]
.sym 90510 slave_sel_r[2]
.sym 90511 spram_dataout01[15]
.sym 90512 $abc$38792$n4898_1
.sym 90515 $abc$38792$n4898_1
.sym 90517 array_muxed1[16]
.sym 90521 $abc$38792$n4898_1
.sym 90522 spram_dataout11[14]
.sym 90523 spram_dataout01[14]
.sym 90524 slave_sel_r[2]
.sym 90527 spram_dataout01[1]
.sym 90528 slave_sel_r[2]
.sym 90529 $abc$38792$n4898_1
.sym 90530 spram_dataout11[1]
.sym 90533 spram_dataout11[4]
.sym 90534 slave_sel_r[2]
.sym 90535 spram_dataout01[4]
.sym 90536 $abc$38792$n4898_1
.sym 90544 spram_datain01[14]
.sym 90545 spram_maskwren11[2]
.sym 90546 spram_datain11[14]
.sym 90547 $abc$38792$n6170_1
.sym 90548 spram_datain11[6]
.sym 90549 spram_maskwren01[2]
.sym 90550 $abc$38792$n6168_1
.sym 90551 spram_datain01[6]
.sym 90554 VexRiscv._zz_336_
.sym 90556 spram_dataout11[4]
.sym 90558 spram_dataout11[1]
.sym 90560 spram_dataout11[5]
.sym 90561 $abc$38792$n6156_1
.sym 90562 spram_datain01[4]
.sym 90563 spram_datain01[3]
.sym 90564 spram_datain11[7]
.sym 90565 $abc$38792$n6146_1
.sym 90566 spram_datain11[0]
.sym 90567 $abc$38792$n6152_1
.sym 90577 spiflash_clk
.sym 90578 spram_datain01[13]
.sym 90579 spram_dataout11[14]
.sym 90585 $abc$38792$n6172_1
.sym 90589 spram_maskwren01[0]
.sym 90591 slave_sel_r[2]
.sym 90592 spram_dataout01[6]
.sym 90595 array_muxed1[30]
.sym 90597 $abc$38792$n6170_1
.sym 90599 $abc$38792$n6158_1
.sym 90610 array_muxed1[29]
.sym 90614 spiflash_cs_n
.sym 90629 array_muxed1[27]
.sym 90631 array_muxed1[23]
.sym 90639 array_muxed1[29]
.sym 90644 $abc$38792$n4898_1
.sym 90645 $abc$38792$n5343
.sym 90655 $abc$38792$n5343
.sym 90657 $abc$38792$n4898_1
.sym 90660 array_muxed1[27]
.sym 90662 $abc$38792$n4898_1
.sym 90667 array_muxed1[23]
.sym 90669 $abc$38792$n4898_1
.sym 90672 $abc$38792$n4898_1
.sym 90675 array_muxed1[29]
.sym 90679 $abc$38792$n4898_1
.sym 90680 array_muxed1[29]
.sym 90684 $abc$38792$n4898_1
.sym 90686 array_muxed1[27]
.sym 90691 $abc$38792$n4898_1
.sym 90693 array_muxed1[23]
.sym 90696 $abc$38792$n5343
.sym 90698 $abc$38792$n4898_1
.sym 90703 spram_datain11[9]
.sym 90704 spram_datain11[12]
.sym 90705 spram_datain01[12]
.sym 90706 spram_datain11[10]
.sym 90707 spram_datain11[1]
.sym 90708 spram_datain01[10]
.sym 90709 spram_datain01[1]
.sym 90710 spram_datain01[9]
.sym 90714 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 90715 array_muxed0[9]
.sym 90719 spram_datain01[11]
.sym 90720 array_muxed0[0]
.sym 90721 array_muxed0[13]
.sym 90723 spram_dataout11[15]
.sym 90725 array_muxed1[27]
.sym 90727 basesoc_uart_eventmanager_status_w[0]
.sym 90730 $abc$38792$n4898_1
.sym 90736 spram_datain01[7]
.sym 90828 basesoc_uart_tx_old_trigger
.sym 90838 spram_dataout01[4]
.sym 90840 spram_dataout01[1]
.sym 90843 spram_maskwren11[0]
.sym 90844 array_muxed0[13]
.sym 90845 array_muxed1[26]
.sym 90869 $abc$38792$n2237
.sym 90886 $abc$38792$n2236
.sym 90887 basesoc_uart_eventmanager_status_w[0]
.sym 90893 basesoc_uart_tx_old_trigger
.sym 90915 $abc$38792$n2236
.sym 90920 basesoc_uart_tx_old_trigger
.sym 90921 basesoc_uart_eventmanager_status_w[0]
.sym 90946 $abc$38792$n2237
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90967 spram_dataout01[14]
.sym 90969 spram_dataout01[15]
.sym 90973 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 90974 basesoc_uart_eventmanager_pending_w[0]
.sym 90980 $abc$38792$n4087_1
.sym 90982 $abc$38792$n2261
.sym 90983 $abc$38792$n4353
.sym 90993 $abc$38792$n4384_1
.sym 90994 $abc$38792$n4412
.sym 90996 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 91004 $abc$38792$n4372_1
.sym 91009 $abc$38792$n4353
.sym 91014 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 91015 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 91036 $abc$38792$n4353
.sym 91037 $abc$38792$n4412
.sym 91038 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 91041 $abc$38792$n4384_1
.sym 91043 $abc$38792$n4353
.sym 91044 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 91059 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 91060 $abc$38792$n4353
.sym 91062 $abc$38792$n4372_1
.sym 91070 clk12_$glb_clk
.sym 91078 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 91082 basesoc_uart_phy_tx_reg[0]
.sym 91083 basesoc_uart_rx_fifo_wrport_we
.sym 91097 $abc$38792$n3713_1
.sym 91098 $abc$38792$n3713_1
.sym 91099 VexRiscv.CsrPlugin_mepc[15]
.sym 91102 array_muxed1[29]
.sym 91103 $abc$38792$n4201_1
.sym 91104 $PACKER_GND_NET
.sym 91106 VexRiscv._zz_336_
.sym 91107 $abc$38792$n2486
.sym 91113 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 91115 VexRiscv.CsrPlugin_mepc[29]
.sym 91116 VexRiscv.CsrPlugin_mepc[15]
.sym 91118 $abc$38792$n2482
.sym 91126 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 91131 $abc$38792$n2486
.sym 91133 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 91138 VexRiscv.lastStagePc[15]
.sym 91141 $abc$38792$n3935
.sym 91153 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 91154 $abc$38792$n3935
.sym 91155 VexRiscv.CsrPlugin_mepc[29]
.sym 91164 $abc$38792$n2482
.sym 91166 VexRiscv.CsrPlugin_mepc[15]
.sym 91167 VexRiscv.lastStagePc[15]
.sym 91172 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 91177 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 91192 $abc$38792$n2486
.sym 91193 clk12_$glb_clk
.sym 91199 $abc$38792$n2261
.sym 91200 basesoc_uart_tx_fifo_level0[1]
.sym 91206 VexRiscv.CsrPlugin_mie_MTIE
.sym 91219 basesoc_uart_eventmanager_status_w[0]
.sym 91220 $abc$38792$n4203_1
.sym 91222 VexRiscv._zz_336_
.sym 91223 basesoc_uart_tx_fifo_wrport_we
.sym 91224 VexRiscv.CsrPlugin_mepc[12]
.sym 91226 $abc$38792$n2403
.sym 91227 $abc$38792$n3935
.sym 91230 $abc$38792$n2486
.sym 91238 $abc$38792$n3935
.sym 91243 VexRiscv._zz_201_[4]
.sym 91245 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 91247 $abc$38792$n2403
.sym 91251 $abc$38792$n4201_1
.sym 91253 $abc$38792$n3713_1
.sym 91259 VexRiscv.CsrPlugin_mepc[15]
.sym 91261 VexRiscv.CsrPlugin_mepc[4]
.sym 91262 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 91265 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 91278 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 91287 $abc$38792$n3713_1
.sym 91288 $abc$38792$n4201_1
.sym 91289 VexRiscv._zz_201_[4]
.sym 91290 VexRiscv.CsrPlugin_mepc[4]
.sym 91299 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 91301 VexRiscv.CsrPlugin_mepc[15]
.sym 91302 $abc$38792$n3935
.sym 91312 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 91315 $abc$38792$n2403
.sym 91316 clk12_$glb_clk
.sym 91317 VexRiscv.reset_$glb_sr
.sym 91319 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 91320 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 91321 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 91323 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 91329 VexRiscv._zz_171_[1]
.sym 91339 $abc$38792$n4201_1
.sym 91343 VexRiscv.lastStagePc[17]
.sym 91344 VexRiscv.lastStagePc[7]
.sym 91345 $abc$38792$n3964
.sym 91348 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 91349 $abc$38792$n3812
.sym 91352 $abc$38792$n4203_1
.sym 91360 VexRiscv._zz_201_[17]
.sym 91362 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91364 $abc$38792$n4388
.sym 91365 VexRiscv.CsrPlugin_mepc[17]
.sym 91370 $abc$38792$n3935
.sym 91372 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 91373 $abc$38792$n4368
.sym 91377 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 91378 VexRiscv._zz_336_
.sym 91380 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 91382 $abc$38792$n4201_1
.sym 91383 $abc$38792$n4402_1
.sym 91384 VexRiscv.CsrPlugin_mepc[12]
.sym 91388 $abc$38792$n4353
.sym 91389 VexRiscv.CsrPlugin_mepc[4]
.sym 91390 $abc$38792$n3713_1
.sym 91399 VexRiscv.CsrPlugin_mepc[12]
.sym 91400 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 91401 $abc$38792$n3935
.sym 91405 VexRiscv._zz_336_
.sym 91406 $abc$38792$n4353
.sym 91407 $abc$38792$n4368
.sym 91410 VexRiscv._zz_201_[17]
.sym 91411 VexRiscv.CsrPlugin_mepc[17]
.sym 91412 $abc$38792$n4201_1
.sym 91413 $abc$38792$n3713_1
.sym 91422 $abc$38792$n4402_1
.sym 91424 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91425 $abc$38792$n4353
.sym 91428 $abc$38792$n4353
.sym 91429 $abc$38792$n4388
.sym 91430 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 91434 VexRiscv.CsrPlugin_mepc[4]
.sym 91435 $abc$38792$n3935
.sym 91437 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 91439 clk12_$glb_clk
.sym 91442 $abc$38792$n5811
.sym 91444 $abc$38792$n5810
.sym 91445 basesoc_uart_tx_fifo_level0[0]
.sym 91452 $abc$38792$n4203_1
.sym 91458 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91465 VexRiscv._zz_171_[1]
.sym 91466 VexRiscv.CsrPlugin_mepc[7]
.sym 91467 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 91468 VexRiscv._zz_201_[22]
.sym 91469 $abc$38792$n4353
.sym 91470 $abc$38792$n4203_1
.sym 91472 $abc$38792$n3987_1
.sym 91473 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 91474 $abc$38792$n4353
.sym 91484 $abc$38792$n3768
.sym 91485 $abc$38792$n3770
.sym 91487 $abc$38792$n3774
.sym 91488 VexRiscv.CsrPlugin_mepc[17]
.sym 91492 VexRiscv.CsrPlugin_mepc[7]
.sym 91493 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 91496 $abc$38792$n149
.sym 91499 $abc$38792$n3935
.sym 91501 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 91503 VexRiscv.lastStagePc[17]
.sym 91504 VexRiscv.lastStagePc[7]
.sym 91512 $abc$38792$n2482
.sym 91521 $abc$38792$n149
.sym 91522 $abc$38792$n3768
.sym 91528 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 91529 VexRiscv.CsrPlugin_mepc[17]
.sym 91530 $abc$38792$n3935
.sym 91533 $abc$38792$n149
.sym 91535 $abc$38792$n3774
.sym 91540 $abc$38792$n149
.sym 91542 $abc$38792$n3770
.sym 91545 $abc$38792$n2482
.sym 91547 VexRiscv.lastStagePc[17]
.sym 91548 VexRiscv.CsrPlugin_mepc[17]
.sym 91552 $abc$38792$n2482
.sym 91553 VexRiscv.lastStagePc[7]
.sym 91554 VexRiscv.CsrPlugin_mepc[7]
.sym 91557 VexRiscv.CsrPlugin_mepc[7]
.sym 91559 $abc$38792$n3935
.sym 91560 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 91562 clk12_$glb_clk
.sym 91563 VexRiscv.reset_$glb_sr
.sym 91566 VexRiscv.CsrPlugin_mtval[9]
.sym 91567 $abc$38792$n2260
.sym 91569 VexRiscv.CsrPlugin_mtval[7]
.sym 91571 VexRiscv.CsrPlugin_mtval[8]
.sym 91575 VexRiscv.CsrPlugin_mepc[11]
.sym 91588 basesoc_uart_tx_fifo_level0[4]
.sym 91589 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 91590 VexRiscv._zz_336_
.sym 91591 $abc$38792$n2486
.sym 91593 $abc$38792$n3713_1
.sym 91594 $abc$38792$n3713_1
.sym 91595 basesoc_uart_tx_fifo_consume[2]
.sym 91596 basesoc_uart_tx_fifo_consume[3]
.sym 91597 $abc$38792$n3970
.sym 91598 array_muxed1[29]
.sym 91599 $abc$38792$n4201_1
.sym 91607 $abc$38792$n2486
.sym 91608 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 91613 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 91614 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 91617 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 91618 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 91619 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 91624 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91632 VexRiscv._zz_313_
.sym 91637 $auto$alumacc.cc:474:replace_alu$3879.C[1]
.sym 91639 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 91640 VexRiscv._zz_313_
.sym 91643 $auto$alumacc.cc:474:replace_alu$3879.C[2]
.sym 91646 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 91647 $auto$alumacc.cc:474:replace_alu$3879.C[1]
.sym 91649 $auto$alumacc.cc:474:replace_alu$3879.C[3]
.sym 91652 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 91653 $auto$alumacc.cc:474:replace_alu$3879.C[2]
.sym 91655 $auto$alumacc.cc:474:replace_alu$3879.C[4]
.sym 91658 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 91659 $auto$alumacc.cc:474:replace_alu$3879.C[3]
.sym 91661 $auto$alumacc.cc:474:replace_alu$3879.C[5]
.sym 91664 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 91665 $auto$alumacc.cc:474:replace_alu$3879.C[4]
.sym 91668 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 91671 $auto$alumacc.cc:474:replace_alu$3879.C[5]
.sym 91674 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 91675 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 91676 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 91677 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 91682 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91684 $abc$38792$n2486
.sym 91685 clk12_$glb_clk
.sym 91689 $abc$38792$n5813
.sym 91690 $abc$38792$n5816
.sym 91691 $abc$38792$n5819
.sym 91692 basesoc_uart_tx_fifo_level0[2]
.sym 91693 basesoc_uart_tx_fifo_level0[4]
.sym 91694 basesoc_uart_tx_fifo_level0[3]
.sym 91698 $abc$38792$n3720
.sym 91704 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 91708 VexRiscv.CsrPlugin_hadException
.sym 91711 basesoc_uart_eventmanager_status_w[0]
.sym 91712 $abc$38792$n4203_1
.sym 91713 $abc$38792$n2403
.sym 91714 $abc$38792$n4233_1
.sym 91715 VexRiscv._zz_152_[7]
.sym 91716 VexRiscv.CsrPlugin_mepc[12]
.sym 91717 VexRiscv.CsrPlugin_mtval[7]
.sym 91718 VexRiscv._zz_336_
.sym 91719 $abc$38792$n3935
.sym 91720 basesoc_uart_tx_fifo_wrport_we
.sym 91722 $abc$38792$n2486
.sym 91731 $abc$38792$n3764
.sym 91732 $abc$38792$n3772
.sym 91736 VexRiscv.CsrPlugin_mepc[7]
.sym 91737 $abc$38792$n3766
.sym 91739 VexRiscv._zz_313_
.sym 91740 $abc$38792$n4201_1
.sym 91744 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 91758 $abc$38792$n149
.sym 91762 $abc$38792$n149
.sym 91764 $abc$38792$n3764
.sym 91774 VexRiscv.CsrPlugin_mepc[7]
.sym 91776 $abc$38792$n4201_1
.sym 91780 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 91782 VexRiscv._zz_313_
.sym 91793 $abc$38792$n149
.sym 91794 $abc$38792$n3772
.sym 91798 $abc$38792$n149
.sym 91799 $abc$38792$n3766
.sym 91808 clk12_$glb_clk
.sym 91809 VexRiscv.reset_$glb_sr
.sym 91812 $abc$38792$n5814
.sym 91813 $abc$38792$n5817
.sym 91814 $abc$38792$n5820
.sym 91816 basesoc_uart_eventmanager_status_w[0]
.sym 91817 $abc$38792$n3617_1
.sym 91820 VexRiscv.CsrPlugin_mepc[4]
.sym 91821 VexRiscv._zz_201_[3]
.sym 91828 $abc$38792$n4201_1
.sym 91831 VexRiscv._zz_36_[7]
.sym 91834 basesoc_uart_tx_fifo_consume[0]
.sym 91835 $abc$38792$n3713_1
.sym 91836 VexRiscv.lastStagePc[7]
.sym 91837 $abc$38792$n3812
.sym 91838 VexRiscv._zz_164_[27]
.sym 91840 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 91841 $abc$38792$n7852
.sym 91842 VexRiscv.lastStagePc[17]
.sym 91843 $abc$38792$n4203_1
.sym 91844 $abc$38792$n149
.sym 91851 $abc$38792$n3713_1
.sym 91852 VexRiscv.CsrPlugin_mepc[19]
.sym 91853 $abc$38792$n4235_1
.sym 91854 $abc$38792$n4203_1
.sym 91857 $abc$38792$n4234_1
.sym 91858 $abc$38792$n4233_1
.sym 91859 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 91860 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91861 VexRiscv._zz_201_[19]
.sym 91862 $abc$38792$n2403
.sym 91869 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 91871 VexRiscv.CsrPlugin_mie_MTIE
.sym 91872 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 91873 $abc$38792$n4201_1
.sym 91875 VexRiscv._zz_152_[7]
.sym 91877 VexRiscv.CsrPlugin_mtval[7]
.sym 91878 VexRiscv._zz_171_[0]
.sym 91879 $abc$38792$n3720
.sym 91880 $abc$38792$n4236_1
.sym 91882 VexRiscv._zz_171_[1]
.sym 91885 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 91890 $abc$38792$n4233_1
.sym 91891 VexRiscv._zz_171_[0]
.sym 91892 VexRiscv._zz_152_[7]
.sym 91893 VexRiscv._zz_171_[1]
.sym 91898 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 91904 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 91910 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 91914 VexRiscv.CsrPlugin_mepc[19]
.sym 91915 $abc$38792$n3713_1
.sym 91916 VexRiscv._zz_201_[19]
.sym 91917 $abc$38792$n4201_1
.sym 91920 $abc$38792$n4235_1
.sym 91921 VexRiscv.CsrPlugin_mtval[7]
.sym 91922 $abc$38792$n4236_1
.sym 91923 $abc$38792$n4203_1
.sym 91926 $abc$38792$n3720
.sym 91927 VexRiscv.CsrPlugin_mie_MTIE
.sym 91929 $abc$38792$n4234_1
.sym 91930 $abc$38792$n2403
.sym 91931 clk12_$glb_clk
.sym 91932 VexRiscv.reset_$glb_sr
.sym 91935 VexRiscv.lastStagePc[17]
.sym 91936 VexRiscv.lastStagePc[21]
.sym 91940 VexRiscv.lastStagePc[7]
.sym 91943 VexRiscv.CsrPlugin_mepc[1]
.sym 91946 VexRiscv.CsrPlugin_mepc[19]
.sym 91948 $abc$38792$n2403
.sym 91957 VexRiscv.CsrPlugin_mepc[21]
.sym 91958 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 91959 $abc$38792$n3987_1
.sym 91960 VexRiscv._zz_201_[22]
.sym 91961 $abc$38792$n4353
.sym 91962 VexRiscv._zz_171_[1]
.sym 91963 $abc$38792$n3935
.sym 91964 $abc$38792$n2486
.sym 91965 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 91966 $abc$38792$n4203_1
.sym 91967 $abc$38792$n2486
.sym 91968 $abc$38792$n4353
.sym 91975 $abc$38792$n4353
.sym 91976 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 91977 VexRiscv.CsrPlugin_mepc[1]
.sym 91978 VexRiscv.CsrPlugin_mepc[21]
.sym 91979 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 91980 $abc$38792$n3713_1
.sym 91982 VexRiscv._zz_201_[21]
.sym 91984 $abc$38792$n4396_1
.sym 91986 VexRiscv.CsrPlugin_mepc[21]
.sym 91987 $abc$38792$n4353
.sym 91988 $abc$38792$n4376
.sym 91989 VexRiscv._zz_339_
.sym 91991 $abc$38792$n3935
.sym 91992 VexRiscv.lastStagePc[11]
.sym 91993 VexRiscv.lastStagePc[21]
.sym 91994 $abc$38792$n2482
.sym 91998 VexRiscv.CsrPlugin_mepc[11]
.sym 92000 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 92001 $abc$38792$n4201_1
.sym 92004 VexRiscv.lastStagePc[1]
.sym 92005 $abc$38792$n4356
.sym 92007 VexRiscv._zz_339_
.sym 92008 $abc$38792$n4353
.sym 92010 $abc$38792$n4376
.sym 92013 VexRiscv._zz_201_[21]
.sym 92014 $abc$38792$n3713_1
.sym 92015 VexRiscv.CsrPlugin_mepc[21]
.sym 92016 $abc$38792$n4201_1
.sym 92019 VexRiscv.CsrPlugin_mepc[21]
.sym 92021 $abc$38792$n2482
.sym 92022 VexRiscv.lastStagePc[21]
.sym 92025 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 92026 $abc$38792$n4356
.sym 92027 $abc$38792$n4353
.sym 92032 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 92033 $abc$38792$n4353
.sym 92034 $abc$38792$n4396_1
.sym 92037 VexRiscv.CsrPlugin_mepc[11]
.sym 92039 $abc$38792$n3935
.sym 92040 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 92043 VexRiscv.lastStagePc[11]
.sym 92044 VexRiscv.CsrPlugin_mepc[11]
.sym 92045 $abc$38792$n2482
.sym 92049 VexRiscv.CsrPlugin_mepc[1]
.sym 92050 $abc$38792$n2482
.sym 92051 VexRiscv.lastStagePc[1]
.sym 92054 clk12_$glb_clk
.sym 92056 VexRiscv.CsrPlugin_mepc[30]
.sym 92057 $abc$38792$n4238_1
.sym 92058 $abc$38792$n4370
.sym 92060 VexRiscv.CsrPlugin_mepc[8]
.sym 92062 $abc$38792$n4414
.sym 92063 $abc$38792$n4239_1
.sym 92066 VexRiscv._zz_336_
.sym 92080 basesoc_uart_tx_fifo_consume[3]
.sym 92081 $abc$38792$n5577
.sym 92082 array_muxed1[29]
.sym 92083 $abc$38792$n2486
.sym 92084 $abc$38792$n3970
.sym 92085 $abc$38792$n3713_1
.sym 92087 basesoc_uart_tx_fifo_consume[2]
.sym 92088 basesoc_uart_tx_fifo_level0[4]
.sym 92089 $abc$38792$n3934_1
.sym 92091 $abc$38792$n4201_1
.sym 92099 VexRiscv._zz_171_[0]
.sym 92103 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 92105 $abc$38792$n3713_1
.sym 92107 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 92108 VexRiscv._zz_339_
.sym 92110 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 92114 $abc$38792$n4238_1
.sym 92115 $abc$38792$n4201_1
.sym 92116 VexRiscv._zz_171_[1]
.sym 92117 VexRiscv.CsrPlugin_mepc[8]
.sym 92119 VexRiscv._zz_152_[8]
.sym 92120 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 92121 VexRiscv.CsrPlugin_mepc[10]
.sym 92122 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 92123 $abc$38792$n3935
.sym 92124 $abc$38792$n2486
.sym 92128 VexRiscv._zz_201_[10]
.sym 92132 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 92136 $abc$38792$n4238_1
.sym 92137 VexRiscv._zz_152_[8]
.sym 92138 VexRiscv._zz_171_[1]
.sym 92139 VexRiscv._zz_171_[0]
.sym 92144 VexRiscv._zz_339_
.sym 92148 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 92154 VexRiscv._zz_201_[10]
.sym 92155 $abc$38792$n3713_1
.sym 92156 $abc$38792$n4201_1
.sym 92157 VexRiscv.CsrPlugin_mepc[10]
.sym 92161 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 92166 VexRiscv.CsrPlugin_mepc[8]
.sym 92167 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 92169 $abc$38792$n3935
.sym 92173 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 92176 $abc$38792$n2486
.sym 92177 clk12_$glb_clk
.sym 92179 VexRiscv._zz_201_[18]
.sym 92180 $abc$38792$n4092
.sym 92182 $abc$38792$n4308
.sym 92183 VexRiscv._zz_201_[30]
.sym 92184 VexRiscv._zz_201_[8]
.sym 92186 VexRiscv._zz_201_[10]
.sym 92190 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 92195 VexRiscv._zz_171_[0]
.sym 92196 VexRiscv._zz_339_
.sym 92201 $abc$38792$n3713_1
.sym 92203 VexRiscv.CsrPlugin_mepc[12]
.sym 92204 $abc$38792$n4203_1
.sym 92205 $abc$38792$n2403
.sym 92206 VexRiscv.lastStagePc[30]
.sym 92207 VexRiscv.CsrPlugin_mepc[10]
.sym 92208 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92209 $abc$38792$n2486
.sym 92210 VexRiscv._zz_336_
.sym 92223 $PACKER_VCC_NET
.sym 92225 count[1]
.sym 92231 $PACKER_VCC_NET
.sym 92235 count[6]
.sym 92240 count[3]
.sym 92241 count[5]
.sym 92244 count[4]
.sym 92246 count[2]
.sym 92248 count[0]
.sym 92250 count[7]
.sym 92252 $nextpnr_ICESTORM_LC_7$O
.sym 92254 count[0]
.sym 92258 $auto$alumacc.cc:474:replace_alu$3858.C[2]
.sym 92260 $PACKER_VCC_NET
.sym 92261 count[1]
.sym 92264 $auto$alumacc.cc:474:replace_alu$3858.C[3]
.sym 92266 count[2]
.sym 92267 $PACKER_VCC_NET
.sym 92268 $auto$alumacc.cc:474:replace_alu$3858.C[2]
.sym 92270 $auto$alumacc.cc:474:replace_alu$3858.C[4]
.sym 92272 count[3]
.sym 92273 $PACKER_VCC_NET
.sym 92274 $auto$alumacc.cc:474:replace_alu$3858.C[3]
.sym 92276 $auto$alumacc.cc:474:replace_alu$3858.C[5]
.sym 92278 count[4]
.sym 92279 $PACKER_VCC_NET
.sym 92280 $auto$alumacc.cc:474:replace_alu$3858.C[4]
.sym 92282 $auto$alumacc.cc:474:replace_alu$3858.C[6]
.sym 92284 $PACKER_VCC_NET
.sym 92285 count[5]
.sym 92286 $auto$alumacc.cc:474:replace_alu$3858.C[5]
.sym 92288 $auto$alumacc.cc:474:replace_alu$3858.C[7]
.sym 92290 $PACKER_VCC_NET
.sym 92291 count[6]
.sym 92292 $auto$alumacc.cc:474:replace_alu$3858.C[6]
.sym 92294 $auto$alumacc.cc:474:replace_alu$3858.C[8]
.sym 92296 $PACKER_VCC_NET
.sym 92297 count[7]
.sym 92298 $auto$alumacc.cc:474:replace_alu$3858.C[7]
.sym 92306 count[14]
.sym 92317 $abc$38792$n4308
.sym 92319 $PACKER_VCC_NET
.sym 92320 $abc$38792$n3352_1
.sym 92326 basesoc_dat_w[6]
.sym 92327 $abc$38792$n4247_1
.sym 92329 $abc$38792$n3812
.sym 92330 $abc$38792$n4203_1
.sym 92331 VexRiscv.CsrPlugin_mepc[10]
.sym 92332 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 92333 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92334 $abc$38792$n3713_1
.sym 92335 VexRiscv._zz_164_[27]
.sym 92336 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92337 basesoc_uart_tx_fifo_consume[0]
.sym 92338 $auto$alumacc.cc:474:replace_alu$3858.C[8]
.sym 92344 count[13]
.sym 92345 count[15]
.sym 92349 count[12]
.sym 92351 count[11]
.sym 92354 count[8]
.sym 92358 count[10]
.sym 92363 count[14]
.sym 92364 $PACKER_VCC_NET
.sym 92367 count[9]
.sym 92372 $PACKER_VCC_NET
.sym 92375 $auto$alumacc.cc:474:replace_alu$3858.C[9]
.sym 92377 $PACKER_VCC_NET
.sym 92378 count[8]
.sym 92379 $auto$alumacc.cc:474:replace_alu$3858.C[8]
.sym 92381 $auto$alumacc.cc:474:replace_alu$3858.C[10]
.sym 92383 $PACKER_VCC_NET
.sym 92384 count[9]
.sym 92385 $auto$alumacc.cc:474:replace_alu$3858.C[9]
.sym 92387 $auto$alumacc.cc:474:replace_alu$3858.C[11]
.sym 92389 $PACKER_VCC_NET
.sym 92390 count[10]
.sym 92391 $auto$alumacc.cc:474:replace_alu$3858.C[10]
.sym 92393 $auto$alumacc.cc:474:replace_alu$3858.C[12]
.sym 92395 $PACKER_VCC_NET
.sym 92396 count[11]
.sym 92397 $auto$alumacc.cc:474:replace_alu$3858.C[11]
.sym 92399 $auto$alumacc.cc:474:replace_alu$3858.C[13]
.sym 92401 $PACKER_VCC_NET
.sym 92402 count[12]
.sym 92403 $auto$alumacc.cc:474:replace_alu$3858.C[12]
.sym 92405 $auto$alumacc.cc:474:replace_alu$3858.C[14]
.sym 92407 $PACKER_VCC_NET
.sym 92408 count[13]
.sym 92409 $auto$alumacc.cc:474:replace_alu$3858.C[13]
.sym 92411 $auto$alumacc.cc:474:replace_alu$3858.C[15]
.sym 92413 $PACKER_VCC_NET
.sym 92414 count[14]
.sym 92415 $auto$alumacc.cc:474:replace_alu$3858.C[14]
.sym 92417 $auto$alumacc.cc:474:replace_alu$3858.C[16]
.sym 92419 count[15]
.sym 92420 $PACKER_VCC_NET
.sym 92421 $auto$alumacc.cc:474:replace_alu$3858.C[15]
.sym 92449 $PACKER_VCC_NET
.sym 92450 VexRiscv._zz_171_[1]
.sym 92451 $abc$38792$n2486
.sym 92452 $abc$38792$n4353
.sym 92453 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 92454 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 92455 VexRiscv.CsrPlugin_hadException
.sym 92458 $abc$38792$n4203_1
.sym 92459 $abc$38792$n2486
.sym 92460 $abc$38792$n4253_1
.sym 92461 $auto$alumacc.cc:474:replace_alu$3858.C[16]
.sym 92466 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 92467 $PACKER_VCC_NET
.sym 92470 $abc$38792$n112
.sym 92472 count[17]
.sym 92473 count[16]
.sym 92475 $PACKER_VCC_NET
.sym 92478 count[18]
.sym 92484 $abc$38792$n2403
.sym 92486 count[19]
.sym 92487 $abc$38792$n118
.sym 92497 $abc$38792$n114
.sym 92498 $auto$alumacc.cc:474:replace_alu$3858.C[17]
.sym 92500 count[16]
.sym 92501 $PACKER_VCC_NET
.sym 92502 $auto$alumacc.cc:474:replace_alu$3858.C[16]
.sym 92504 $auto$alumacc.cc:474:replace_alu$3858.C[18]
.sym 92506 count[17]
.sym 92507 $PACKER_VCC_NET
.sym 92508 $auto$alumacc.cc:474:replace_alu$3858.C[17]
.sym 92510 $auto$alumacc.cc:474:replace_alu$3858.C[19]
.sym 92512 count[18]
.sym 92513 $PACKER_VCC_NET
.sym 92514 $auto$alumacc.cc:474:replace_alu$3858.C[18]
.sym 92518 count[19]
.sym 92519 $PACKER_VCC_NET
.sym 92520 $auto$alumacc.cc:474:replace_alu$3858.C[19]
.sym 92526 $abc$38792$n118
.sym 92530 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 92537 $abc$38792$n114
.sym 92544 $abc$38792$n112
.sym 92545 $abc$38792$n2403
.sym 92546 clk12_$glb_clk
.sym 92547 VexRiscv.reset_$glb_sr
.sym 92551 $abc$38792$n4292_1
.sym 92552 VexRiscv.CsrPlugin_mtval[25]
.sym 92558 basesoc_uart_phy_tx_reg[0]
.sym 92566 $abc$38792$n112
.sym 92572 $abc$38792$n3713_1
.sym 92573 $abc$38792$n5601
.sym 92574 basesoc_uart_tx_fifo_consume[2]
.sym 92575 $abc$38792$n2486
.sym 92576 basesoc_uart_tx_fifo_consume[3]
.sym 92578 $abc$38792$n4201_1
.sym 92579 VexRiscv._zz_201_[1]
.sym 92580 basesoc_uart_tx_fifo_level0[4]
.sym 92581 $abc$38792$n3934_1
.sym 92582 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 92583 $abc$38792$n114
.sym 92589 VexRiscv._zz_171_[0]
.sym 92590 $abc$38792$n3714
.sym 92592 VexRiscv._zz_288_[0]
.sym 92593 VexRiscv._zz_152_[12]
.sym 92595 VexRiscv._zz_152_[11]
.sym 92596 $abc$38792$n4201_1
.sym 92597 $abc$38792$n4247_1
.sym 92598 VexRiscv._zz_288_[1]
.sym 92600 $abc$38792$n2482
.sym 92604 VexRiscv._zz_288_[10]
.sym 92606 $abc$38792$n4252_1
.sym 92608 VexRiscv._zz_171_[1]
.sym 92609 VexRiscv.CsrPlugin_mepc[12]
.sym 92610 VexRiscv._zz_171_[1]
.sym 92611 $abc$38792$n4202_1
.sym 92612 VexRiscv._zz_152_[25]
.sym 92613 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 92614 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 92615 VexRiscv.CsrPlugin_hadException
.sym 92616 $abc$38792$n4292_1
.sym 92620 $abc$38792$n4253_1
.sym 92622 VexRiscv._zz_171_[0]
.sym 92623 $abc$38792$n4252_1
.sym 92624 VexRiscv._zz_152_[12]
.sym 92625 VexRiscv._zz_171_[1]
.sym 92628 $abc$38792$n4201_1
.sym 92629 $abc$38792$n4253_1
.sym 92631 VexRiscv.CsrPlugin_mepc[12]
.sym 92634 $abc$38792$n4202_1
.sym 92636 VexRiscv._zz_288_[1]
.sym 92637 VexRiscv._zz_288_[0]
.sym 92640 VexRiscv._zz_152_[25]
.sym 92641 VexRiscv._zz_171_[0]
.sym 92642 VexRiscv._zz_171_[1]
.sym 92643 $abc$38792$n4292_1
.sym 92646 VexRiscv._zz_288_[10]
.sym 92647 $abc$38792$n3714
.sym 92652 $abc$38792$n4247_1
.sym 92653 VexRiscv._zz_171_[0]
.sym 92654 VexRiscv._zz_171_[1]
.sym 92655 VexRiscv._zz_152_[11]
.sym 92659 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 92660 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 92661 VexRiscv.CsrPlugin_hadException
.sym 92664 VexRiscv._zz_288_[0]
.sym 92665 $abc$38792$n4202_1
.sym 92667 VexRiscv._zz_288_[1]
.sym 92668 $abc$38792$n2482
.sym 92669 clk12_$glb_clk
.sym 92671 VexRiscv._zz_201_[25]
.sym 92672 $abc$38792$n4353
.sym 92674 VexRiscv._zz_201_[2]
.sym 92675 $abc$38792$n4293_1
.sym 92676 $abc$38792$n4214_1
.sym 92682 VexRiscv.CsrPlugin_mie_MTIE
.sym 92684 $abc$38792$n3714
.sym 92686 VexRiscv._zz_288_[0]
.sym 92689 VexRiscv._zz_152_[12]
.sym 92695 VexRiscv.CsrPlugin_mepc[12]
.sym 92696 $abc$38792$n4203_1
.sym 92698 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 92699 VexRiscv.CsrPlugin_mepc[10]
.sym 92700 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 92701 $abc$38792$n2403
.sym 92702 VexRiscv._zz_339_
.sym 92703 VexRiscv._zz_336_
.sym 92704 VexRiscv.lastStagePc[19]
.sym 92705 $abc$38792$n2486
.sym 92706 $abc$38792$n4353
.sym 92715 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 92716 $abc$38792$n3713_1
.sym 92717 VexRiscv.CsrPlugin_mepc[23]
.sym 92719 $abc$38792$n4201_1
.sym 92720 VexRiscv.CsrPlugin_mepc[25]
.sym 92723 $abc$38792$n2403
.sym 92724 $abc$38792$n2482
.sym 92730 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92734 VexRiscv._zz_201_[23]
.sym 92735 $abc$38792$n3812
.sym 92737 $abc$38792$n3718
.sym 92738 VexRiscv.CsrPlugin_mepc[1]
.sym 92740 VexRiscv._zz_337_
.sym 92741 VexRiscv.lastStagePc[25]
.sym 92742 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 92746 $abc$38792$n4201_1
.sym 92748 VexRiscv.CsrPlugin_mepc[1]
.sym 92753 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 92758 VexRiscv.CsrPlugin_mepc[25]
.sym 92759 VexRiscv.lastStagePc[25]
.sym 92760 $abc$38792$n2482
.sym 92763 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 92772 VexRiscv._zz_337_
.sym 92775 VexRiscv.CsrPlugin_mepc[23]
.sym 92776 $abc$38792$n3713_1
.sym 92777 $abc$38792$n4201_1
.sym 92778 VexRiscv._zz_201_[23]
.sym 92783 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92787 $abc$38792$n3812
.sym 92788 $abc$38792$n3718
.sym 92790 $abc$38792$n3713_1
.sym 92791 $abc$38792$n2403
.sym 92792 clk12_$glb_clk
.sym 92793 VexRiscv.reset_$glb_sr
.sym 92795 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 92798 $abc$38792$n3934_1
.sym 92799 $abc$38792$n4064
.sym 92801 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 92807 $abc$38792$n2482
.sym 92810 VexRiscv._zz_201_[20]
.sym 92812 $abc$38792$n2482
.sym 92813 VexRiscv.CsrPlugin_mepc[23]
.sym 92815 $abc$38792$n4353
.sym 92818 basesoc_dat_w[6]
.sym 92819 VexRiscv.CsrPlugin_mepc[2]
.sym 92820 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92821 $abc$38792$n3812
.sym 92823 $abc$38792$n3718
.sym 92824 basesoc_uart_tx_fifo_consume[0]
.sym 92825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92826 $abc$38792$n4247_1
.sym 92827 VexRiscv.CsrPlugin_mepc[10]
.sym 92828 VexRiscv._zz_164_[27]
.sym 92835 $abc$38792$n4209_1
.sym 92836 $abc$38792$n4362
.sym 92837 VexRiscv.lastStagePc[4]
.sym 92838 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 92839 $abc$38792$n4203_1
.sym 92840 VexRiscv.externalInterruptArray_regNext[0]
.sym 92842 $abc$38792$n4392
.sym 92843 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 92844 $abc$38792$n4353
.sym 92845 $abc$38792$n4404
.sym 92846 VexRiscv._zz_201_[0]
.sym 92848 VexRiscv.externalInterruptArray_regNext[1]
.sym 92849 VexRiscv._zz_201_[1]
.sym 92852 $abc$38792$n3714
.sym 92854 VexRiscv.CsrPlugin_mepc[4]
.sym 92856 VexRiscv.CsrPlugin_mepc[19]
.sym 92857 $abc$38792$n2482
.sym 92858 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 92859 VexRiscv.CsrPlugin_mtval[1]
.sym 92862 VexRiscv._zz_288_[10]
.sym 92863 $abc$38792$n4210_1
.sym 92864 VexRiscv.lastStagePc[19]
.sym 92869 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 92870 $abc$38792$n4353
.sym 92871 $abc$38792$n4404
.sym 92874 VexRiscv.CsrPlugin_mepc[4]
.sym 92875 $abc$38792$n2482
.sym 92877 VexRiscv.lastStagePc[4]
.sym 92880 VexRiscv._zz_201_[0]
.sym 92881 VexRiscv.externalInterruptArray_regNext[0]
.sym 92882 VexRiscv.externalInterruptArray_regNext[1]
.sym 92883 VexRiscv._zz_201_[1]
.sym 92886 $abc$38792$n4362
.sym 92887 $abc$38792$n4353
.sym 92888 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 92892 VexRiscv._zz_288_[10]
.sym 92893 $abc$38792$n3714
.sym 92894 VexRiscv.externalInterruptArray_regNext[1]
.sym 92895 VexRiscv._zz_201_[1]
.sym 92898 $abc$38792$n4392
.sym 92900 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 92901 $abc$38792$n4353
.sym 92904 $abc$38792$n4203_1
.sym 92905 VexRiscv.CsrPlugin_mtval[1]
.sym 92906 $abc$38792$n4209_1
.sym 92907 $abc$38792$n4210_1
.sym 92911 VexRiscv.lastStagePc[19]
.sym 92912 VexRiscv.CsrPlugin_mepc[19]
.sym 92913 $abc$38792$n2482
.sym 92915 clk12_$glb_clk
.sym 92917 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 92923 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 92924 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92933 VexRiscv.lastStagePc[4]
.sym 92940 $abc$38792$n4493_1
.sym 92942 VexRiscv.CsrPlugin_mip_MEIP
.sym 92943 $abc$38792$n2486
.sym 92944 $abc$38792$n4253_1
.sym 92945 $abc$38792$n4353
.sym 92947 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 92948 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 92949 VexRiscv._zz_337_
.sym 92950 $abc$38792$n4203_1
.sym 92951 $abc$38792$n2403
.sym 92952 $PACKER_VCC_NET
.sym 92959 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 92962 $abc$38792$n4374
.sym 92964 VexRiscv.lastStagePc[12]
.sym 92966 VexRiscv.CsrPlugin_mepc[12]
.sym 92968 VexRiscv.lastStagePc[23]
.sym 92969 $abc$38792$n4201_1
.sym 92973 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 92975 $abc$38792$n4358
.sym 92976 $abc$38792$n4353
.sym 92977 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 92978 VexRiscv._zz_201_[11]
.sym 92979 $abc$38792$n4222_1
.sym 92981 $abc$38792$n4400
.sym 92982 VexRiscv.CsrPlugin_mepc[11]
.sym 92983 VexRiscv.lastStagePc[2]
.sym 92984 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92985 $abc$38792$n2482
.sym 92986 VexRiscv.CsrPlugin_mepc[23]
.sym 92987 $abc$38792$n4378_1
.sym 92988 VexRiscv.CsrPlugin_mepc[2]
.sym 92991 $abc$38792$n4353
.sym 92993 $abc$38792$n4378_1
.sym 92994 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 92997 VexRiscv.CsrPlugin_mepc[2]
.sym 92998 VexRiscv.lastStagePc[2]
.sym 93000 $abc$38792$n2482
.sym 93003 $abc$38792$n4353
.sym 93004 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 93005 $abc$38792$n4374
.sym 93009 VexRiscv.CsrPlugin_mepc[11]
.sym 93010 VexRiscv._zz_201_[11]
.sym 93011 $abc$38792$n4222_1
.sym 93012 $abc$38792$n4201_1
.sym 93016 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 93017 $abc$38792$n4353
.sym 93018 $abc$38792$n4400
.sym 93021 VexRiscv.CsrPlugin_mepc[12]
.sym 93022 VexRiscv.lastStagePc[12]
.sym 93024 $abc$38792$n2482
.sym 93027 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 93029 $abc$38792$n4353
.sym 93030 $abc$38792$n4358
.sym 93033 VexRiscv.CsrPlugin_mepc[23]
.sym 93034 $abc$38792$n2482
.sym 93035 VexRiscv.lastStagePc[23]
.sym 93038 clk12_$glb_clk
.sym 93041 VexRiscv.lastStagePc[2]
.sym 93047 $abc$38792$n2486
.sym 93054 $abc$38792$n4202_1
.sym 93060 VexRiscv.lastStagePc[12]
.sym 93064 VexRiscv._zz_201_[11]
.sym 93065 basesoc_uart_tx_fifo_level0[4]
.sym 93066 basesoc_uart_tx_fifo_consume[2]
.sym 93068 basesoc_uart_tx_fifo_consume[3]
.sym 93071 $abc$38792$n2486
.sym 93072 $abc$38792$n3720
.sym 93073 $abc$38792$n3935
.sym 93082 $abc$38792$n3398_1
.sym 93083 $abc$38792$n3396_1
.sym 93084 $abc$38792$n4249_1
.sym 93085 $abc$38792$n4254_1
.sym 93086 VexRiscv._zz_288_[0]
.sym 93089 VexRiscv.CsrPlugin_mtval[12]
.sym 93090 VexRiscv._zz_288_[1]
.sym 93091 $abc$38792$n4250_1
.sym 93092 VexRiscv._zz_189_
.sym 93093 $abc$38792$n3400_1
.sym 93095 $abc$38792$n4218_1
.sym 93097 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 93099 $abc$38792$n4248_1
.sym 93102 VexRiscv.CsrPlugin_mip_MEIP
.sym 93103 $abc$38792$n3721_1
.sym 93106 $abc$38792$n213
.sym 93107 VexRiscv.CsrPlugin_mie_MEIE
.sym 93108 $abc$38792$n2471
.sym 93110 $abc$38792$n4203_1
.sym 93115 $abc$38792$n3398_1
.sym 93116 $abc$38792$n3721_1
.sym 93117 $abc$38792$n3400_1
.sym 93120 $abc$38792$n3400_1
.sym 93122 $abc$38792$n3398_1
.sym 93123 $abc$38792$n3396_1
.sym 93127 $abc$38792$n4249_1
.sym 93128 $abc$38792$n213
.sym 93129 VexRiscv.CsrPlugin_mip_MEIP
.sym 93132 VexRiscv.CsrPlugin_mip_MEIP
.sym 93134 VexRiscv.CsrPlugin_mie_MEIE
.sym 93138 $abc$38792$n4248_1
.sym 93139 $abc$38792$n4218_1
.sym 93140 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 93141 $abc$38792$n4250_1
.sym 93144 VexRiscv._zz_288_[0]
.sym 93145 VexRiscv._zz_288_[1]
.sym 93146 $abc$38792$n3398_1
.sym 93147 $abc$38792$n3721_1
.sym 93150 VexRiscv._zz_189_
.sym 93157 $abc$38792$n4203_1
.sym 93158 VexRiscv.CsrPlugin_mtval[12]
.sym 93159 $abc$38792$n4254_1
.sym 93160 $abc$38792$n2471
.sym 93161 clk12_$glb_clk
.sym 93166 basesoc_uart_tx_fifo_do_read
.sym 93167 VexRiscv._zz_201_[7]
.sym 93169 VexRiscv._zz_201_[11]
.sym 93170 VexRiscv._zz_201_[12]
.sym 93175 VexRiscv.CsrPlugin_mtval[12]
.sym 93179 $abc$38792$n213
.sym 93180 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 93182 VexRiscv._zz_288_[0]
.sym 93183 $abc$38792$n7852
.sym 93188 VexRiscv._zz_336_
.sym 93190 VexRiscv._zz_339_
.sym 93191 VexRiscv._zz_336_
.sym 93193 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 93194 $abc$38792$n4353
.sym 93195 $abc$38792$n3935
.sym 93196 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 93197 $abc$38792$n2486
.sym 93204 $abc$38792$n3720
.sym 93207 VexRiscv.CsrPlugin_mtval[3]
.sym 93209 VexRiscv.CsrPlugin_mie_MEIE
.sym 93210 VexRiscv.CsrPlugin_mip_MSIP
.sym 93212 VexRiscv.CsrPlugin_mie_MSIE
.sym 93213 $abc$38792$n213
.sym 93215 VexRiscv._zz_189_
.sym 93217 $abc$38792$n4221_1
.sym 93219 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 93220 VexRiscv._zz_201_[3]
.sym 93221 VexRiscv._zz_337_
.sym 93223 VexRiscv.CsrPlugin_mtval[11]
.sym 93224 VexRiscv._zz_201_[7]
.sym 93225 $abc$38792$n4222_1
.sym 93226 $abc$38792$n4218_1
.sym 93227 VexRiscv._zz_201_[12]
.sym 93228 $abc$38792$n4220_1
.sym 93229 $abc$38792$n4203_1
.sym 93230 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93232 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93233 $abc$38792$n213
.sym 93234 VexRiscv.CsrPlugin_mip_MSIP
.sym 93235 $abc$38792$n3718
.sym 93238 VexRiscv.CsrPlugin_mie_MSIE
.sym 93239 $abc$38792$n3720
.sym 93243 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93244 VexRiscv._zz_201_[7]
.sym 93245 $abc$38792$n4222_1
.sym 93246 $abc$38792$n4218_1
.sym 93249 $abc$38792$n3720
.sym 93250 VexRiscv.CsrPlugin_mtval[11]
.sym 93251 $abc$38792$n4203_1
.sym 93252 VexRiscv.CsrPlugin_mie_MEIE
.sym 93255 VexRiscv.CsrPlugin_mtval[3]
.sym 93256 $abc$38792$n4221_1
.sym 93257 $abc$38792$n4220_1
.sym 93258 $abc$38792$n4203_1
.sym 93261 $abc$38792$n4218_1
.sym 93262 VexRiscv._zz_201_[12]
.sym 93263 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 93264 $abc$38792$n4222_1
.sym 93267 VexRiscv.CsrPlugin_mip_MSIP
.sym 93268 $abc$38792$n213
.sym 93269 $abc$38792$n4222_1
.sym 93270 VexRiscv._zz_201_[3]
.sym 93273 $abc$38792$n3718
.sym 93276 VexRiscv._zz_337_
.sym 93279 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93280 VexRiscv.CsrPlugin_mip_MSIP
.sym 93281 VexRiscv.CsrPlugin_mie_MSIE
.sym 93282 VexRiscv._zz_189_
.sym 93284 clk12_$glb_clk
.sym 93285 $abc$38792$n213
.sym 93286 $abc$38792$n2275
.sym 93293 basesoc_uart_tx_fifo_consume[1]
.sym 93303 VexRiscv.CsrPlugin_mtval[3]
.sym 93310 basesoc_uart_phy_sink_valid
.sym 93312 basesoc_uart_tx_fifo_do_read
.sym 93315 basesoc_uart_tx_fifo_consume[0]
.sym 93321 $abc$38792$n3718
.sym 93328 $abc$38792$n3718
.sym 93329 $abc$38792$n2408
.sym 93330 basesoc_uart_tx_fifo_do_read
.sym 93332 sys_rst
.sym 93336 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93337 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93339 $abc$38792$n3812
.sym 93340 $abc$38792$n4218_1
.sym 93343 $abc$38792$n3935
.sym 93344 $abc$38792$n3720
.sym 93345 $abc$38792$n3718
.sym 93346 $abc$38792$n2482
.sym 93348 VexRiscv._zz_337_
.sym 93350 VexRiscv._zz_339_
.sym 93353 VexRiscv._zz_336_
.sym 93363 VexRiscv._zz_337_
.sym 93368 $abc$38792$n3718
.sym 93369 $abc$38792$n4218_1
.sym 93373 sys_rst
.sym 93375 basesoc_uart_tx_fifo_do_read
.sym 93378 $abc$38792$n2482
.sym 93379 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93380 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93381 $abc$38792$n3935
.sym 93385 $abc$38792$n3720
.sym 93386 $abc$38792$n3718
.sym 93387 $abc$38792$n3812
.sym 93392 VexRiscv._zz_339_
.sym 93397 VexRiscv._zz_336_
.sym 93406 $abc$38792$n2408
.sym 93407 clk12_$glb_clk
.sym 93408 VexRiscv.reset_$glb_sr
.sym 93409 $abc$38792$n2247
.sym 93415 basesoc_uart_phy_sink_valid
.sym 93425 $abc$38792$n2408
.sym 93434 VexRiscv._zz_337_
.sym 93435 $PACKER_VCC_NET
.sym 93437 $abc$38792$n4353
.sym 93441 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 93450 VexRiscv._zz_337_
.sym 93451 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93452 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93453 $abc$38792$n4335
.sym 93454 $abc$38792$n4341
.sym 93456 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 93458 VexRiscv._zz_336_
.sym 93459 $abc$38792$n4336_1
.sym 93460 VexRiscv._zz_339_
.sym 93461 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 93463 $abc$38792$n4339_1
.sym 93467 $abc$38792$n3935
.sym 93472 $abc$38792$n2482
.sym 93474 $abc$38792$n4343
.sym 93476 VexRiscv._zz_35_[22]
.sym 93477 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 93483 $abc$38792$n2482
.sym 93485 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 93489 VexRiscv._zz_336_
.sym 93490 $abc$38792$n4336_1
.sym 93491 $abc$38792$n3935
.sym 93492 $abc$38792$n4339_1
.sym 93495 $abc$38792$n4336_1
.sym 93497 VexRiscv._zz_337_
.sym 93498 $abc$38792$n4335
.sym 93501 $abc$38792$n3935
.sym 93502 $abc$38792$n4336_1
.sym 93503 $abc$38792$n4343
.sym 93504 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 93507 $abc$38792$n2482
.sym 93509 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 93514 $abc$38792$n2482
.sym 93515 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 93516 VexRiscv.CsrPlugin_mstatus_MIE
.sym 93519 $abc$38792$n4341
.sym 93520 VexRiscv._zz_339_
.sym 93521 $abc$38792$n4336_1
.sym 93522 $abc$38792$n3935
.sym 93527 VexRiscv._zz_35_[22]
.sym 93530 clk12_$glb_clk
.sym 93531 VexRiscv.reset_$glb_sr
.sym 93534 basesoc_uart_tx_fifo_consume[0]
.sym 93545 basesoc_uart_phy_sink_valid
.sym 93547 VexRiscv.CsrPlugin_mtval[11]
.sym 93558 $abc$38792$n2251
.sym 93563 VexRiscv._zz_161_
.sym 93600 VexRiscv.CsrPlugin_hadException
.sym 93601 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 93604 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 93606 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 93650 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 93652 VexRiscv.CsrPlugin_hadException
.sym 93653 clk12_$glb_clk
.sym 93701 VexRiscv._zz_79_[22]
.sym 93709 VexRiscv._zz_79_[19]
.sym 93723 VexRiscv._zz_161_
.sym 93743 VexRiscv._zz_79_[19]
.sym 93756 VexRiscv._zz_79_[22]
.sym 93775 VexRiscv._zz_161_
.sym 93776 clk12_$glb_clk
.sym 93830 $abc$38792$n2471
.sym 93841 $PACKER_VCC_NET
.sym 93890 $PACKER_VCC_NET
.sym 93898 $abc$38792$n2471
.sym 93899 clk12_$glb_clk
.sym 93911 VexRiscv._zz_321_
.sym 93927 $PACKER_VCC_NET
.sym 93944 $abc$38792$n4320
.sym 93946 $abc$38792$n149
.sym 93952 $abc$38792$n3783
.sym 93963 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 93964 VexRiscv._zz_321_
.sym 93987 VexRiscv._zz_321_
.sym 93990 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 94005 $abc$38792$n3783
.sym 94006 $abc$38792$n149
.sym 94008 $abc$38792$n4320
.sym 94022 clk12_$glb_clk
.sym 94023 VexRiscv.reset_$glb_sr
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94239 spiflash_cs_n
.sym 94240 spiflash_clk
.sym 94262 basesoc_uart_tx_fifo_level0[1]
.sym 94271 array_muxed0[2]
.sym 94272 spram_dataout11[10]
.sym 94273 spram_dataout01[5]
.sym 94274 spram_datain01[10]
.sym 94281 spram_dataout01[0]
.sym 94283 spram_dataout11[10]
.sym 94284 slave_sel_r[2]
.sym 94285 spram_dataout01[2]
.sym 94286 spram_dataout11[8]
.sym 94287 spram_dataout01[3]
.sym 94288 spram_dataout11[9]
.sym 94290 spram_dataout11[2]
.sym 94292 slave_sel_r[2]
.sym 94294 spram_dataout11[0]
.sym 94296 spram_dataout11[5]
.sym 94297 $abc$38792$n4898_1
.sym 94299 spram_dataout01[5]
.sym 94301 spram_dataout11[13]
.sym 94304 spram_dataout01[9]
.sym 94305 $abc$38792$n4898_1
.sym 94306 spram_dataout01[10]
.sym 94307 $abc$38792$n4898_1
.sym 94308 spram_dataout11[3]
.sym 94310 spram_dataout01[8]
.sym 94312 spram_dataout01[13]
.sym 94314 slave_sel_r[2]
.sym 94315 spram_dataout01[9]
.sym 94316 $abc$38792$n4898_1
.sym 94317 spram_dataout11[9]
.sym 94320 $abc$38792$n4898_1
.sym 94321 spram_dataout01[0]
.sym 94322 slave_sel_r[2]
.sym 94323 spram_dataout11[0]
.sym 94326 spram_dataout11[3]
.sym 94327 slave_sel_r[2]
.sym 94328 spram_dataout01[3]
.sym 94329 $abc$38792$n4898_1
.sym 94332 slave_sel_r[2]
.sym 94333 spram_dataout11[10]
.sym 94334 $abc$38792$n4898_1
.sym 94335 spram_dataout01[10]
.sym 94338 spram_dataout01[13]
.sym 94339 $abc$38792$n4898_1
.sym 94340 spram_dataout11[13]
.sym 94341 slave_sel_r[2]
.sym 94344 $abc$38792$n4898_1
.sym 94345 spram_dataout11[2]
.sym 94346 slave_sel_r[2]
.sym 94347 spram_dataout01[2]
.sym 94350 slave_sel_r[2]
.sym 94351 $abc$38792$n4898_1
.sym 94352 spram_dataout01[8]
.sym 94353 spram_dataout11[8]
.sym 94356 $abc$38792$n4898_1
.sym 94357 spram_dataout11[5]
.sym 94358 slave_sel_r[2]
.sym 94359 spram_dataout01[5]
.sym 94391 $abc$38792$n6164_1
.sym 94395 spram_datain11[8]
.sym 94398 spram_dataout11[0]
.sym 94399 spram_datain11[3]
.sym 94400 spram_datain11[15]
.sym 94401 spram_datain01[7]
.sym 94402 spram_dataout11[2]
.sym 94408 spram_datain11[13]
.sym 94409 spram_datain11[4]
.sym 94410 spram_datain11[11]
.sym 94411 spram_datain11[10]
.sym 94416 spram_datain11[6]
.sym 94417 spram_dataout01[8]
.sym 94420 spram_dataout01[0]
.sym 94421 spram_datain11[9]
.sym 94423 spram_datain11[12]
.sym 94424 spram_dataout01[2]
.sym 94425 spram_dataout11[8]
.sym 94427 spram_dataout01[3]
.sym 94428 spram_dataout11[9]
.sym 94440 $abc$38792$n5346
.sym 94444 array_muxed1[30]
.sym 94451 spram_dataout11[11]
.sym 94452 slave_sel_r[2]
.sym 94458 array_muxed1[22]
.sym 94463 $abc$38792$n4898_1
.sym 94467 spram_dataout01[12]
.sym 94469 spram_dataout11[12]
.sym 94470 spram_dataout01[11]
.sym 94471 $abc$38792$n4898_1
.sym 94473 array_muxed1[30]
.sym 94475 $abc$38792$n4898_1
.sym 94480 $abc$38792$n5346
.sym 94482 $abc$38792$n4898_1
.sym 94485 $abc$38792$n4898_1
.sym 94487 array_muxed1[30]
.sym 94491 slave_sel_r[2]
.sym 94492 spram_dataout11[12]
.sym 94493 $abc$38792$n4898_1
.sym 94494 spram_dataout01[12]
.sym 94497 array_muxed1[22]
.sym 94499 $abc$38792$n4898_1
.sym 94504 $abc$38792$n5346
.sym 94506 $abc$38792$n4898_1
.sym 94509 spram_dataout11[11]
.sym 94510 slave_sel_r[2]
.sym 94511 $abc$38792$n4898_1
.sym 94512 spram_dataout01[11]
.sym 94516 array_muxed1[22]
.sym 94518 $abc$38792$n4898_1
.sym 94551 spram_dataout11[14]
.sym 94553 spram_dataout11[11]
.sym 94558 array_muxed0[10]
.sym 94559 spram_datain01[13]
.sym 94561 array_muxed0[7]
.sym 94562 spram_datain11[1]
.sym 94563 array_muxed0[5]
.sym 94566 spram_datain01[1]
.sym 94567 array_muxed0[12]
.sym 94568 spram_dataout11[13]
.sym 94569 spram_dataout01[7]
.sym 94572 spram_dataout01[11]
.sym 94573 array_muxed0[6]
.sym 94579 array_muxed1[26]
.sym 94599 array_muxed1[26]
.sym 94600 array_muxed1[28]
.sym 94601 array_muxed1[25]
.sym 94605 $abc$38792$n4898_1
.sym 94610 array_muxed1[17]
.sym 94612 array_muxed1[25]
.sym 94613 $abc$38792$n4898_1
.sym 94618 array_muxed1[28]
.sym 94620 $abc$38792$n4898_1
.sym 94625 $abc$38792$n4898_1
.sym 94627 array_muxed1[28]
.sym 94631 array_muxed1[26]
.sym 94632 $abc$38792$n4898_1
.sym 94636 array_muxed1[17]
.sym 94639 $abc$38792$n4898_1
.sym 94643 array_muxed1[26]
.sym 94644 $abc$38792$n4898_1
.sym 94650 array_muxed1[17]
.sym 94651 $abc$38792$n4898_1
.sym 94656 $abc$38792$n4898_1
.sym 94657 array_muxed1[25]
.sym 94689 array_muxed0[4]
.sym 94690 spram_dataout01[6]
.sym 94692 array_muxed0[2]
.sym 94695 spram_maskwren01[0]
.sym 94696 array_muxed0[10]
.sym 94700 array_muxed1[30]
.sym 94701 array_muxed1[26]
.sym 94702 spram_dataout01[12]
.sym 94704 spram_datain11[10]
.sym 94710 spram_dataout01[8]
.sym 94711 spram_wren0
.sym 94712 array_muxed1[17]
.sym 94722 basesoc_uart_eventmanager_status_w[0]
.sym 94765 basesoc_uart_eventmanager_status_w[0]
.sym 94798 clk12_$glb_clk
.sym 94799 sys_rst_$glb_sr
.sym 94840 basesoc_uart_tx_fifo_do_read
.sym 94847 $abc$38792$n2486
.sym 94848 $PACKER_VCC_NET
.sym 94965 basesoc_dat_w[6]
.sym 94980 array_muxed1[25]
.sym 94987 array_muxed1[28]
.sym 94990 sys_rst
.sym 95013 $PACKER_GND_NET
.sym 95023 $abc$38792$n2472
.sym 95068 $PACKER_GND_NET
.sym 95075 $abc$38792$n2472
.sym 95076 clk12_$glb_clk
.sym 95122 basesoc_uart_tx_fifo_wrport_we
.sym 95126 basesoc_uart_tx_fifo_level0[0]
.sym 95137 $abc$38792$n2261
.sym 95140 basesoc_uart_tx_fifo_level0[1]
.sym 95144 basesoc_uart_tx_fifo_do_read
.sym 95152 basesoc_uart_tx_fifo_level0[0]
.sym 95156 basesoc_uart_tx_fifo_wrport_we
.sym 95166 sys_rst
.sym 95192 basesoc_uart_tx_fifo_do_read
.sym 95193 basesoc_uart_tx_fifo_wrport_we
.sym 95194 sys_rst
.sym 95195 basesoc_uart_tx_fifo_level0[0]
.sym 95200 basesoc_uart_tx_fifo_level0[1]
.sym 95214 $abc$38792$n2261
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95243 basesoc_uart_tx_fifo_consume[1]
.sym 95249 $abc$38792$n2261
.sym 95262 VexRiscv.decode_to_execute_RS2[26]
.sym 95289 VexRiscv._zz_336_
.sym 95298 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 95300 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 95301 $abc$38792$n2486
.sym 95304 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 95313 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 95322 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 95326 VexRiscv._zz_336_
.sym 95339 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 95353 $abc$38792$n2486
.sym 95354 clk12_$glb_clk
.sym 95382 $abc$38792$n3935
.sym 95397 VexRiscv.decode_to_execute_RS2[9]
.sym 95398 basesoc_uart_tx_fifo_do_read
.sym 95399 VexRiscv.CsrPlugin_mtval[8]
.sym 95400 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 95402 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 95403 $abc$38792$n2486
.sym 95404 $PACKER_VCC_NET
.sym 95405 VexRiscv.CsrPlugin_mtval[9]
.sym 95407 basesoc_uart_tx_fifo_do_read
.sym 95415 $PACKER_VCC_NET
.sym 95416 $abc$38792$n5810
.sym 95424 $abc$38792$n2260
.sym 95426 basesoc_uart_tx_fifo_wrport_we
.sym 95430 $abc$38792$n5811
.sym 95433 basesoc_uart_tx_fifo_level0[0]
.sym 95453 basesoc_uart_tx_fifo_level0[0]
.sym 95455 $PACKER_VCC_NET
.sym 95465 $PACKER_VCC_NET
.sym 95467 basesoc_uart_tx_fifo_level0[0]
.sym 95470 basesoc_uart_tx_fifo_wrport_we
.sym 95471 $abc$38792$n5810
.sym 95473 $abc$38792$n5811
.sym 95492 $abc$38792$n2260
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95521 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 95532 $abc$38792$n4233_1
.sym 95536 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 95537 basesoc_timer0_load_storage[27]
.sym 95538 VexRiscv.CsrPlugin_mepc[24]
.sym 95540 basesoc_uart_tx_fifo_level0[0]
.sym 95544 sys_rst
.sym 95554 VexRiscv.CsrPlugin_hadException
.sym 95555 sys_rst
.sym 95558 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 95560 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 95581 basesoc_uart_tx_fifo_wrport_we
.sym 95582 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 95583 basesoc_uart_tx_fifo_do_read
.sym 95599 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 95604 basesoc_uart_tx_fifo_do_read
.sym 95605 sys_rst
.sym 95606 basesoc_uart_tx_fifo_wrport_we
.sym 95615 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 95629 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 95631 VexRiscv.CsrPlugin_hadException
.sym 95632 clk12_$glb_clk
.sym 95675 basesoc_uart_eventmanager_status_w[0]
.sym 95682 $abc$38792$n5839_1
.sym 95683 $abc$38792$n6038_1
.sym 95685 VexRiscv.decode_to_execute_RS2[20]
.sym 95694 $abc$38792$n5817
.sym 95696 basesoc_uart_tx_fifo_level0[2]
.sym 95701 $abc$38792$n5814
.sym 95702 $abc$38792$n2260
.sym 95703 $abc$38792$n5820
.sym 95705 basesoc_uart_tx_fifo_level0[4]
.sym 95706 basesoc_uart_tx_fifo_level0[3]
.sym 95707 basesoc_uart_tx_fifo_wrport_we
.sym 95709 basesoc_uart_tx_fifo_level0[1]
.sym 95712 $PACKER_VCC_NET
.sym 95716 basesoc_uart_tx_fifo_level0[0]
.sym 95717 $abc$38792$n5813
.sym 95718 $abc$38792$n5816
.sym 95719 $abc$38792$n5819
.sym 95720 $PACKER_VCC_NET
.sym 95723 $nextpnr_ICESTORM_LC_4$O
.sym 95726 basesoc_uart_tx_fifo_level0[0]
.sym 95729 $auto$alumacc.cc:474:replace_alu$3849.C[2]
.sym 95731 basesoc_uart_tx_fifo_level0[1]
.sym 95732 $PACKER_VCC_NET
.sym 95735 $auto$alumacc.cc:474:replace_alu$3849.C[3]
.sym 95737 basesoc_uart_tx_fifo_level0[2]
.sym 95738 $PACKER_VCC_NET
.sym 95739 $auto$alumacc.cc:474:replace_alu$3849.C[2]
.sym 95741 $auto$alumacc.cc:474:replace_alu$3849.C[4]
.sym 95743 basesoc_uart_tx_fifo_level0[3]
.sym 95744 $PACKER_VCC_NET
.sym 95745 $auto$alumacc.cc:474:replace_alu$3849.C[3]
.sym 95749 basesoc_uart_tx_fifo_level0[4]
.sym 95750 $PACKER_VCC_NET
.sym 95751 $auto$alumacc.cc:474:replace_alu$3849.C[4]
.sym 95754 $abc$38792$n5813
.sym 95756 $abc$38792$n5814
.sym 95757 basesoc_uart_tx_fifo_wrport_we
.sym 95761 $abc$38792$n5820
.sym 95762 basesoc_uart_tx_fifo_wrport_we
.sym 95763 $abc$38792$n5819
.sym 95767 basesoc_uart_tx_fifo_wrport_we
.sym 95768 $abc$38792$n5817
.sym 95769 $abc$38792$n5816
.sym 95770 $abc$38792$n2260
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95813 VexRiscv.decode_to_execute_RS2[26]
.sym 95814 VexRiscv.CsrPlugin_mepc[26]
.sym 95818 VexRiscv._zz_164_[10]
.sym 95824 VexRiscv._zz_161_
.sym 95836 basesoc_uart_tx_fifo_level0[4]
.sym 95837 basesoc_uart_tx_fifo_level0[3]
.sym 95842 basesoc_uart_tx_fifo_level0[0]
.sym 95843 basesoc_uart_tx_fifo_level0[2]
.sym 95853 $abc$38792$n3617_1
.sym 95855 basesoc_uart_tx_fifo_level0[1]
.sym 95862 $nextpnr_ICESTORM_LC_12$O
.sym 95864 basesoc_uart_tx_fifo_level0[0]
.sym 95868 $auto$alumacc.cc:474:replace_alu$3900.C[2]
.sym 95870 basesoc_uart_tx_fifo_level0[1]
.sym 95874 $auto$alumacc.cc:474:replace_alu$3900.C[3]
.sym 95877 basesoc_uart_tx_fifo_level0[2]
.sym 95878 $auto$alumacc.cc:474:replace_alu$3900.C[2]
.sym 95880 $auto$alumacc.cc:474:replace_alu$3900.C[4]
.sym 95883 basesoc_uart_tx_fifo_level0[3]
.sym 95884 $auto$alumacc.cc:474:replace_alu$3900.C[3]
.sym 95889 basesoc_uart_tx_fifo_level0[4]
.sym 95890 $auto$alumacc.cc:474:replace_alu$3900.C[4]
.sym 95900 $abc$38792$n3617_1
.sym 95901 basesoc_uart_tx_fifo_level0[4]
.sym 95905 basesoc_uart_tx_fifo_level0[0]
.sym 95906 basesoc_uart_tx_fifo_level0[2]
.sym 95907 basesoc_uart_tx_fifo_level0[3]
.sym 95908 basesoc_uart_tx_fifo_level0[1]
.sym 95955 VexRiscv.CsrPlugin_mtval[8]
.sym 95958 basesoc_uart_tx_fifo_do_read
.sym 95959 $abc$38792$n2486
.sym 95960 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 95961 $abc$38792$n2270
.sym 95962 $abc$38792$n2482
.sym 95963 $abc$38792$n3617_1
.sym 95980 $abc$38792$n7852
.sym 95985 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 95987 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 95995 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 96014 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 96021 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 96044 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 96048 $abc$38792$n7852
.sym 96049 clk12_$glb_clk
.sym 96097 basesoc_timer0_load_storage[27]
.sym 96100 sys_rst
.sym 96101 $abc$38792$n4064
.sym 96109 $abc$38792$n3713_1
.sym 96113 VexRiscv._zz_201_[8]
.sym 96114 $abc$38792$n4414
.sym 96115 $abc$38792$n4353
.sym 96117 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 96121 $abc$38792$n4203_1
.sym 96123 $abc$38792$n4239_1
.sym 96126 $abc$38792$n4201_1
.sym 96128 VexRiscv.CsrPlugin_mepc[8]
.sym 96131 VexRiscv.CsrPlugin_mtval[8]
.sym 96132 VexRiscv.CsrPlugin_mepc[30]
.sym 96133 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96134 $abc$38792$n4370
.sym 96136 VexRiscv.lastStagePc[8]
.sym 96138 $abc$38792$n2482
.sym 96139 VexRiscv.lastStagePc[30]
.sym 96141 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96142 $abc$38792$n4353
.sym 96143 $abc$38792$n4414
.sym 96147 VexRiscv.CsrPlugin_mtval[8]
.sym 96148 $abc$38792$n4203_1
.sym 96150 $abc$38792$n4239_1
.sym 96154 $abc$38792$n2482
.sym 96155 VexRiscv.CsrPlugin_mepc[8]
.sym 96156 VexRiscv.lastStagePc[8]
.sym 96165 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 96166 $abc$38792$n4353
.sym 96168 $abc$38792$n4370
.sym 96178 VexRiscv.CsrPlugin_mepc[30]
.sym 96179 VexRiscv.lastStagePc[30]
.sym 96180 $abc$38792$n2482
.sym 96183 $abc$38792$n3713_1
.sym 96184 VexRiscv.CsrPlugin_mepc[8]
.sym 96185 VexRiscv._zz_201_[8]
.sym 96186 $abc$38792$n4201_1
.sym 96188 clk12_$glb_clk
.sym 96229 $abc$38792$n3713_1
.sym 96230 $abc$38792$n5839_1
.sym 96231 $abc$38792$n6038_1
.sym 96233 VexRiscv.decode_to_execute_RS2[20]
.sym 96236 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96238 VexRiscv.lastStagePc[8]
.sym 96254 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96255 VexRiscv.CsrPlugin_mepc[30]
.sym 96259 VexRiscv._zz_201_[30]
.sym 96262 $abc$38792$n4201_1
.sym 96265 $abc$38792$n3935
.sym 96267 $abc$38792$n3713_1
.sym 96269 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 96272 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 96273 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 96274 $abc$38792$n2403
.sym 96275 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 96283 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 96286 VexRiscv.CsrPlugin_mepc[30]
.sym 96287 $abc$38792$n3935
.sym 96289 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 96298 VexRiscv.CsrPlugin_mepc[30]
.sym 96299 $abc$38792$n4201_1
.sym 96300 VexRiscv._zz_201_[30]
.sym 96301 $abc$38792$n3713_1
.sym 96307 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96313 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 96324 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 96326 $abc$38792$n2403
.sym 96327 clk12_$glb_clk
.sym 96328 VexRiscv.reset_$glb_sr
.sym 96371 VexRiscv.CsrPlugin_mepc[26]
.sym 96374 VexRiscv._zz_164_[10]
.sym 96380 VexRiscv._zz_161_
.sym 96404 $abc$38792$n110
.sym 96443 $abc$38792$n110
.sym 96508 $abc$38792$n3617_1
.sym 96514 basesoc_uart_tx_fifo_do_read
.sym 96519 $abc$38792$n2486
.sym 96649 $abc$38792$n2486
.sym 96656 sys_rst
.sym 96657 $abc$38792$n4064
.sym 96666 VexRiscv.CsrPlugin_hadException
.sym 96668 $abc$38792$n4293_1
.sym 96674 $abc$38792$n4203_1
.sym 96676 VexRiscv.CsrPlugin_mtval[25]
.sym 96687 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 96715 VexRiscv.CsrPlugin_mtval[25]
.sym 96716 $abc$38792$n4293_1
.sym 96717 $abc$38792$n4203_1
.sym 96722 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 96743 VexRiscv.CsrPlugin_hadException
.sym 96744 clk12_$glb_clk
.sym 96786 VexRiscv.lastStagePc[8]
.sym 96787 $abc$38792$n6038_1
.sym 96789 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 96790 $abc$38792$n5839_1
.sym 96793 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96796 $abc$38792$n4353
.sym 96813 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 96814 VexRiscv._zz_201_[2]
.sym 96819 VexRiscv.CsrPlugin_mepc[25]
.sym 96822 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 96823 $abc$38792$n3713_1
.sym 96824 VexRiscv.CsrPlugin_mepc[2]
.sym 96826 $abc$38792$n4201_1
.sym 96827 VexRiscv._zz_201_[25]
.sym 96828 $abc$38792$n3718
.sym 96830 $abc$38792$n2403
.sym 96837 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 96842 $abc$38792$n4201_1
.sym 96845 $abc$38792$n3718
.sym 96854 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 96860 VexRiscv.CsrPlugin_mepc[25]
.sym 96861 $abc$38792$n4201_1
.sym 96862 $abc$38792$n3713_1
.sym 96863 VexRiscv._zz_201_[25]
.sym 96866 $abc$38792$n4201_1
.sym 96867 VexRiscv._zz_201_[2]
.sym 96868 VexRiscv.CsrPlugin_mepc[2]
.sym 96869 $abc$38792$n3713_1
.sym 96882 $abc$38792$n2403
.sym 96883 clk12_$glb_clk
.sym 96884 VexRiscv.reset_$glb_sr
.sym 96911 basesoc_uart_tx_fifo_consume[1]
.sym 96917 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 96930 VexRiscv._zz_164_[10]
.sym 96933 $abc$38792$n2472
.sym 96942 VexRiscv.CsrPlugin_mepc[25]
.sym 96944 $abc$38792$n2472
.sym 96948 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 96950 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 96954 $abc$38792$n4493_1
.sym 96960 $abc$38792$n4441_1
.sym 96962 $abc$38792$n4442
.sym 96963 $abc$38792$n4492
.sym 96967 $abc$38792$n3935
.sym 96968 $abc$38792$n3935
.sym 96972 VexRiscv.CsrPlugin_mepc[2]
.sym 96982 $abc$38792$n4442
.sym 96984 $abc$38792$n4441_1
.sym 96999 $abc$38792$n3935
.sym 97000 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 97002 VexRiscv.CsrPlugin_mepc[2]
.sym 97006 VexRiscv.CsrPlugin_mepc[25]
.sym 97007 $abc$38792$n3935
.sym 97008 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 97017 $abc$38792$n4493_1
.sym 97019 $abc$38792$n4492
.sym 97021 $abc$38792$n2472
.sym 97022 clk12_$glb_clk
.sym 97050 $abc$38792$n3935
.sym 97064 $abc$38792$n4442
.sym 97067 $abc$38792$n2486
.sym 97069 $abc$38792$n3617_1
.sym 97070 basesoc_uart_tx_fifo_do_read
.sym 97091 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 97095 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 97108 $abc$38792$n2486
.sym 97111 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 97117 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 97151 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 97158 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 97160 $abc$38792$n2486
.sym 97161 clk12_$glb_clk
.sym 97209 $abc$38792$n2486
.sym 97212 sys_rst
.sym 97225 $abc$38792$n3750
.sym 97226 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 97229 $abc$38792$n3718
.sym 97231 $abc$38792$n7852
.sym 97262 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 97295 $abc$38792$n3750
.sym 97296 $abc$38792$n3718
.sym 97299 $abc$38792$n7852
.sym 97300 clk12_$glb_clk
.sym 97331 $abc$38792$n3718
.sym 97347 $abc$38792$n6038_1
.sym 97350 $abc$38792$n5839_1
.sym 97364 basesoc_uart_tx_fifo_level0[4]
.sym 97370 $abc$38792$n2403
.sym 97371 $abc$38792$n3617_1
.sym 97374 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 97377 VexRiscv._zz_339_
.sym 97379 basesoc_uart_phy_sink_valid
.sym 97388 VexRiscv._zz_336_
.sym 97390 basesoc_uart_phy_sink_ready
.sym 97410 basesoc_uart_tx_fifo_level0[4]
.sym 97411 basesoc_uart_phy_sink_valid
.sym 97412 $abc$38792$n3617_1
.sym 97413 basesoc_uart_phy_sink_ready
.sym 97418 VexRiscv._zz_336_
.sym 97430 VexRiscv._zz_339_
.sym 97437 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 97438 $abc$38792$n2403
.sym 97439 clk12_$glb_clk
.sym 97440 VexRiscv.reset_$glb_sr
.sym 97489 $abc$38792$n2275
.sym 97492 basesoc_uart_phy_sink_ready
.sym 97500 $abc$38792$n2275
.sym 97501 basesoc_uart_tx_fifo_do_read
.sym 97513 basesoc_uart_tx_fifo_consume[1]
.sym 97514 sys_rst
.sym 97518 basesoc_uart_tx_fifo_consume[0]
.sym 97531 basesoc_uart_tx_fifo_consume[0]
.sym 97533 sys_rst
.sym 97534 basesoc_uart_tx_fifo_do_read
.sym 97574 basesoc_uart_tx_fifo_consume[1]
.sym 97577 $abc$38792$n2275
.sym 97578 clk12_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97614 $abc$38792$n2251
.sym 97619 $abc$38792$n2251
.sym 97628 $abc$38792$n2247
.sym 97639 $abc$38792$n2247
.sym 97651 basesoc_uart_tx_fifo_do_read
.sym 97655 $abc$38792$n2251
.sym 97668 basesoc_uart_phy_sink_ready
.sym 97670 basesoc_uart_phy_sink_ready
.sym 97672 $abc$38792$n2251
.sym 97707 basesoc_uart_tx_fifo_do_read
.sym 97716 $abc$38792$n2247
.sym 97717 clk12_$glb_clk
.sym 97718 sys_rst_$glb_sr
.sym 97786 basesoc_uart_tx_fifo_consume[0]
.sym 97790 $PACKER_VCC_NET
.sym 97803 $abc$38792$n2251
.sym 97822 basesoc_uart_tx_fifo_consume[0]
.sym 97824 $PACKER_VCC_NET
.sym 97855 $abc$38792$n2251
.sym 97856 clk12_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain01[2]
.sym 98499 spram_datain11[15]
.sym 98500 spram_datain01[5]
.sym 98502 spram_datain01[7]
.sym 98503 spram_datain11[1]
.sym 98504 spram_datain11[8]
.sym 98505 spram_datain11[10]
.sym 98506 spram_datain11[5]
.sym 98507 spram_datain01[1]
.sym 98508 spram_datain11[3]
.sym 98509 spram_datain11[6]
.sym 98510 spram_datain11[13]
.sym 98511 spram_datain11[4]
.sym 98512 spram_datain11[11]
.sym 98514 spram_datain11[2]
.sym 98515 spram_datain01[0]
.sym 98516 spram_datain11[12]
.sym 98517 spram_datain01[4]
.sym 98518 spram_datain01[3]
.sym 98519 spram_datain11[7]
.sym 98521 spram_datain11[0]
.sym 98522 spram_datain11[9]
.sym 98523 spram_datain11[14]
.sym 98528 spram_datain01[6]
.sym 98529 spram_datain01[0]
.sym 98530 spram_datain11[8]
.sym 98531 spram_datain11[0]
.sym 98532 spram_datain01[1]
.sym 98533 spram_datain11[9]
.sym 98534 spram_datain11[1]
.sym 98535 spram_datain01[2]
.sym 98536 spram_datain11[10]
.sym 98537 spram_datain11[2]
.sym 98538 spram_datain01[3]
.sym 98539 spram_datain11[11]
.sym 98540 spram_datain11[3]
.sym 98541 spram_datain01[4]
.sym 98542 spram_datain11[12]
.sym 98543 spram_datain11[4]
.sym 98544 spram_datain01[5]
.sym 98545 spram_datain11[13]
.sym 98546 spram_datain11[5]
.sym 98547 spram_datain01[6]
.sym 98548 spram_datain11[14]
.sym 98549 spram_datain11[6]
.sym 98550 spram_datain01[7]
.sym 98551 spram_datain11[15]
.sym 98552 spram_datain11[7]
.sym 98600 spram_dataout11[0]
.sym 98601 spram_dataout11[1]
.sym 98602 spram_dataout11[2]
.sym 98603 spram_dataout11[3]
.sym 98604 spram_dataout11[4]
.sym 98605 spram_dataout11[5]
.sym 98606 spram_dataout11[6]
.sym 98607 spram_dataout11[7]
.sym 98617 $PACKER_GND_NET
.sym 98638 spram_datain01[1]
.sym 98639 spram_datain01[5]
.sym 98644 spram_datain11[1]
.sym 98646 spram_datain01[2]
.sym 98696 clk12_$glb_clk
.sym 98703 spram_datain01[13]
.sym 98705 array_muxed0[7]
.sym 98706 array_muxed0[2]
.sym 98707 array_muxed0[1]
.sym 98709 spram_datain01[14]
.sym 98711 array_muxed0[1]
.sym 98712 array_muxed0[10]
.sym 98715 spram_datain01[10]
.sym 98717 array_muxed0[3]
.sym 98718 spram_datain01[8]
.sym 98719 spram_datain01[11]
.sym 98720 array_muxed0[0]
.sym 98721 array_muxed0[5]
.sym 98722 array_muxed0[11]
.sym 98723 spram_datain01[15]
.sym 98724 array_muxed0[6]
.sym 98725 array_muxed0[9]
.sym 98726 array_muxed0[12]
.sym 98727 spram_datain01[12]
.sym 98728 array_muxed0[0]
.sym 98729 array_muxed0[13]
.sym 98730 array_muxed0[8]
.sym 98731 array_muxed0[4]
.sym 98732 spram_datain01[9]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain01[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain01[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain01[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain01[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain01[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain01[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain01[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain01[15]
.sym 98796 spram_dataout11[8]
.sym 98797 spram_dataout11[9]
.sym 98798 spram_dataout11[10]
.sym 98799 spram_dataout11[11]
.sym 98800 spram_dataout11[12]
.sym 98801 spram_dataout11[13]
.sym 98802 spram_dataout11[14]
.sym 98803 spram_dataout11[15]
.sym 98810 array_muxed0[1]
.sym 98816 array_muxed0[1]
.sym 98873 array_muxed0[11]
.sym 98874 spram_maskwren01[0]
.sym 98877 array_muxed0[7]
.sym 98878 array_muxed0[4]
.sym 98880 $PACKER_VCC_NET
.sym 98881 array_muxed0[10]
.sym 98882 spram_maskwren01[0]
.sym 98883 array_muxed0[8]
.sym 98884 array_muxed0[9]
.sym 98886 array_muxed0[3]
.sym 98887 array_muxed0[2]
.sym 98888 $PACKER_VCC_NET
.sym 98889 array_muxed0[5]
.sym 98890 spram_maskwren11[2]
.sym 98892 spram_maskwren11[0]
.sym 98893 array_muxed0[13]
.sym 98894 spram_maskwren01[2]
.sym 98895 spram_wren0
.sym 98898 spram_maskwren11[2]
.sym 98899 array_muxed0[6]
.sym 98900 spram_maskwren11[0]
.sym 98901 array_muxed0[12]
.sym 98902 spram_maskwren01[2]
.sym 98903 spram_wren0
.sym 98905 spram_maskwren11[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren11[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren11[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren11[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren01[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren01[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren01[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren01[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout01[0]
.sym 98969 spram_dataout01[1]
.sym 98970 spram_dataout01[2]
.sym 98971 spram_dataout01[3]
.sym 98972 spram_dataout01[4]
.sym 98973 spram_dataout01[5]
.sym 98974 spram_dataout01[6]
.sym 98975 spram_dataout01[7]
.sym 99061 $PACKER_GND_NET
.sym 99065 $PACKER_VCC_NET
.sym 99069 $PACKER_GND_NET
.sym 99073 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout01[8]
.sym 99141 spram_dataout01[9]
.sym 99142 spram_dataout01[10]
.sym 99143 spram_dataout01[11]
.sym 99144 spram_dataout01[12]
.sym 99145 spram_dataout01[13]
.sym 99146 spram_dataout01[14]
.sym 99147 spram_dataout01[15]
.sym 101015 VexRiscv._zz_161_
.sym 103399 spram_dataout10[1]
.sym 103400 spram_dataout00[1]
.sym 103401 $abc$38792$n4898_1
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout10[14]
.sym 103404 spram_dataout00[14]
.sym 103405 $abc$38792$n4898_1
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout10[8]
.sym 103408 spram_dataout00[8]
.sym 103409 $abc$38792$n4898_1
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout10[4]
.sym 103412 spram_dataout00[4]
.sym 103413 $abc$38792$n4898_1
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout10[9]
.sym 103416 spram_dataout00[9]
.sym 103417 $abc$38792$n4898_1
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout10[12]
.sym 103420 spram_dataout00[12]
.sym 103421 $abc$38792$n4898_1
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout10[11]
.sym 103424 spram_dataout00[11]
.sym 103425 $abc$38792$n4898_1
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout10[13]
.sym 103428 spram_dataout00[13]
.sym 103429 $abc$38792$n4898_1
.sym 103430 slave_sel_r[2]
.sym 103431 spram_dataout10[0]
.sym 103432 spram_dataout00[0]
.sym 103433 $abc$38792$n4898_1
.sym 103434 slave_sel_r[2]
.sym 103435 $abc$38792$n4898_1
.sym 103436 array_muxed1[11]
.sym 103439 spram_dataout10[6]
.sym 103440 spram_dataout00[6]
.sym 103441 $abc$38792$n4898_1
.sym 103442 slave_sel_r[2]
.sym 103443 $abc$38792$n4898_1
.sym 103444 array_muxed1[11]
.sym 103447 $abc$38792$n4898_1
.sym 103448 array_muxed1[1]
.sym 103451 spram_dataout10[15]
.sym 103452 spram_dataout00[15]
.sym 103453 $abc$38792$n4898_1
.sym 103454 slave_sel_r[2]
.sym 103455 $abc$38792$n4898_1
.sym 103456 array_muxed1[1]
.sym 103459 spram_dataout10[5]
.sym 103460 spram_dataout00[5]
.sym 103461 $abc$38792$n4898_1
.sym 103462 slave_sel_r[2]
.sym 103463 $abc$38792$n4898_1
.sym 103464 array_muxed1[12]
.sym 103467 $abc$38792$n4898_1
.sym 103468 array_muxed1[6]
.sym 103471 $abc$38792$n4898_1
.sym 103472 array_muxed1[6]
.sym 103475 $abc$38792$n4898_1
.sym 103476 array_muxed1[5]
.sym 103479 $abc$38792$n4898_1
.sym 103480 array_muxed1[7]
.sym 103483 $abc$38792$n4898_1
.sym 103484 array_muxed1[7]
.sym 103487 $abc$38792$n4898_1
.sym 103488 array_muxed1[12]
.sym 103491 $abc$38792$n4898_1
.sym 103492 array_muxed1[5]
.sym 103627 $abc$38792$n11
.sym 103639 $abc$38792$n7
.sym 103667 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 103688 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 103693 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 103697 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 103698 $auto$alumacc.cc:474:replace_alu$3930.C[2]
.sym 103701 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 103702 $auto$alumacc.cc:474:replace_alu$3930.C[3]
.sym 103705 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 103706 $auto$alumacc.cc:474:replace_alu$3930.C[4]
.sym 103709 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 103710 $auto$alumacc.cc:474:replace_alu$3930.C[5]
.sym 103713 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 103714 $auto$alumacc.cc:474:replace_alu$3930.C[6]
.sym 103716 $PACKER_VCC_NET
.sym 103717 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 103719 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 103747 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 103748 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 103749 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 103755 $abc$38792$n9
.sym 103759 $abc$38792$n3
.sym 103783 $abc$38792$n13
.sym 103819 $abc$38792$n3
.sym 103823 $abc$38792$n9
.sym 103867 basesoc_dat_w[6]
.sym 103883 basesoc_dat_w[1]
.sym 103911 $abc$38792$n11
.sym 103919 $abc$38792$n7
.sym 103931 $abc$38792$n5
.sym 103947 basesoc_dat_w[1]
.sym 103975 basesoc_dat_w[1]
.sym 104032 $PACKER_VCC_NET
.sym 104033 basesoc_ctrl_bus_errors[0]
.sym 104051 $abc$38792$n7
.sym 104063 $abc$38792$n5
.sym 104099 basesoc_ctrl_bus_errors[1]
.sym 104359 $abc$38792$n4898_1
.sym 104360 array_muxed1[2]
.sym 104363 $abc$38792$n4898_1
.sym 104364 array_muxed1[4]
.sym 104367 spram_dataout10[10]
.sym 104368 spram_dataout00[10]
.sym 104369 $abc$38792$n4898_1
.sym 104370 slave_sel_r[2]
.sym 104371 $abc$38792$n4898_1
.sym 104372 array_muxed1[2]
.sym 104375 spram_dataout10[3]
.sym 104376 spram_dataout00[3]
.sym 104377 $abc$38792$n4898_1
.sym 104378 slave_sel_r[2]
.sym 104379 spram_dataout10[2]
.sym 104380 spram_dataout00[2]
.sym 104381 $abc$38792$n4898_1
.sym 104382 slave_sel_r[2]
.sym 104383 $abc$38792$n4898_1
.sym 104384 array_muxed1[4]
.sym 104387 spram_dataout10[7]
.sym 104388 spram_dataout00[7]
.sym 104389 $abc$38792$n4898_1
.sym 104390 slave_sel_r[2]
.sym 104391 $abc$38792$n4898_1
.sym 104392 array_muxed1[13]
.sym 104395 $abc$38792$n4898_1
.sym 104396 array_muxed1[8]
.sym 104399 $abc$38792$n4898_1
.sym 104400 array_muxed1[9]
.sym 104403 $abc$38792$n4898_1
.sym 104404 array_muxed1[9]
.sym 104407 $abc$38792$n4898_1
.sym 104408 array_muxed1[8]
.sym 104411 $abc$38792$n4898_1
.sym 104412 array_muxed1[13]
.sym 104415 $abc$38792$n4898_1
.sym 104416 array_muxed1[10]
.sym 104419 $abc$38792$n4898_1
.sym 104420 array_muxed1[10]
.sym 104423 array_muxed1[5]
.sym 104475 spiflash_miso
.sym 104487 $abc$38792$n6124_1
.sym 104488 $abc$38792$n6125_1
.sym 104491 $abc$38792$n6112
.sym 104492 $abc$38792$n6113_1
.sym 104503 $abc$38792$n6106
.sym 104504 $abc$38792$n6107_1
.sym 104519 $abc$38792$n6118
.sym 104520 $abc$38792$n6119
.sym 104523 slave_sel_r[1]
.sym 104524 spiflash_bus_dat_r[2]
.sym 104525 slave_sel_r[0]
.sym 104526 basesoc_bus_wishbone_dat_r[2]
.sym 104527 slave_sel_r[1]
.sym 104528 spiflash_bus_dat_r[1]
.sym 104529 slave_sel_r[0]
.sym 104530 basesoc_bus_wishbone_dat_r[1]
.sym 104531 slave_sel_r[1]
.sym 104532 spiflash_bus_dat_r[0]
.sym 104533 slave_sel_r[0]
.sym 104534 basesoc_bus_wishbone_dat_r[0]
.sym 104535 $abc$38792$n6109
.sym 104536 $abc$38792$n6110_1
.sym 104539 $abc$38792$n6115
.sym 104540 $abc$38792$n6116
.sym 104543 slave_sel_r[1]
.sym 104544 spiflash_bus_dat_r[3]
.sym 104545 slave_sel_r[0]
.sym 104546 basesoc_bus_wishbone_dat_r[3]
.sym 104547 $abc$38792$n6121
.sym 104548 $abc$38792$n6122
.sym 104563 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104583 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 104615 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 104616 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 104617 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104618 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 104619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 104620 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 104621 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 104627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 104643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 104647 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104648 $abc$38792$n5170
.sym 104667 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 104668 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104687 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 104688 basesoc_vexriscv_ibus_adr[8]
.sym 104689 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104699 $abc$38792$n3822
.sym 104707 basesoc_vexriscv_ibus_adr[3]
.sym 104708 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 104709 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 104735 basesoc_ctrl_reset_reset_r
.sym 104739 basesoc_dat_w[3]
.sym 104743 spiflash_bus_dat_r[4]
.sym 104747 spiflash_bus_dat_r[1]
.sym 104751 $abc$38792$n92
.sym 104755 spiflash_bus_dat_r[0]
.sym 104759 sys_rst
.sym 104760 basesoc_ctrl_reset_reset_r
.sym 104763 spiflash_bus_dat_r[2]
.sym 104767 spiflash_bus_dat_r[3]
.sym 104771 spiflash_miso1
.sym 104775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 104779 sys_rst
.sym 104780 basesoc_dat_w[6]
.sym 104783 sys_rst
.sym 104784 basesoc_dat_w[1]
.sym 104787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 104811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 104815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 104819 sys_rst
.sym 104820 basesoc_dat_w[5]
.sym 104823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 104839 basesoc_dat_w[6]
.sym 104863 basesoc_dat_w[1]
.sym 104871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 104875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 104879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 104883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 104887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 104911 basesoc_dat_w[6]
.sym 104919 basesoc_dat_w[7]
.sym 104947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 104975 basesoc_dat_w[5]
.sym 104983 basesoc_ctrl_reset_reset_r
.sym 105003 $abc$38792$n3573_1
.sym 105004 basesoc_ctrl_bus_errors[0]
.sym 105005 sys_rst
.sym 105011 basesoc_ctrl_reset_reset_r
.sym 105019 basesoc_dat_w[7]
.sym 105023 basesoc_dat_w[5]
.sym 105027 $abc$38792$n3573_1
.sym 105028 sys_rst
.sym 105031 VexRiscv._zz_35_[10]
.sym 105035 $abc$38792$n2423
.sym 105036 $abc$38792$n4347
.sym 105037 $abc$38792$n4349
.sym 105043 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105044 $abc$38792$n151
.sym 105045 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105046 $abc$38792$n149
.sym 105047 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 105051 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105052 $abc$38792$n151
.sym 105053 $abc$38792$n149
.sym 105054 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105055 $abc$38792$n2471
.sym 105067 $abc$38792$n13
.sym 105103 $abc$38792$n3516_1
.sym 105104 $abc$38792$n3515_1
.sym 105105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105106 $abc$38792$n3517_1
.sym 105107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105111 $abc$38792$n3518_1
.sym 105112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105123 VexRiscv._zz_136_[15]
.sym 105127 $abc$38792$n3498_1
.sym 105128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 105129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 105139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 105143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 105151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105157 $abc$38792$n3509
.sym 105158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105159 VexRiscv._zz_136_[15]
.sym 105160 $abc$38792$n3501
.sym 105161 $abc$38792$n6300
.sym 105162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105319 $abc$38792$n4898_1
.sym 105320 array_muxed1[0]
.sym 105323 $abc$38792$n4898_1
.sym 105324 array_muxed1[15]
.sym 105327 $abc$38792$n4898_1
.sym 105328 array_muxed1[14]
.sym 105331 $abc$38792$n4898_1
.sym 105332 array_muxed1[15]
.sym 105335 $abc$38792$n4898_1
.sym 105336 array_muxed1[3]
.sym 105339 $abc$38792$n4898_1
.sym 105340 array_muxed1[14]
.sym 105343 $abc$38792$n4898_1
.sym 105344 array_muxed1[3]
.sym 105347 $abc$38792$n4898_1
.sym 105348 array_muxed1[0]
.sym 105351 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 105352 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 105353 $abc$38792$n5113_1
.sym 105354 $abc$38792$n4898_1
.sym 105355 $abc$38792$n5347
.sym 105356 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 105357 $abc$38792$n5113_1
.sym 105358 $abc$38792$n4898_1
.sym 105359 $abc$38792$n5347
.sym 105360 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 105361 $abc$38792$n5113_1
.sym 105362 $abc$38792$n4898_1
.sym 105375 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 105376 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 105377 $abc$38792$n5113_1
.sym 105378 $abc$38792$n4898_1
.sym 105383 array_muxed1[7]
.sym 105387 array_muxed0[3]
.sym 105407 array_muxed1[4]
.sym 105411 array_muxed1[1]
.sym 105419 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 105439 sys_rst
.sym 105440 spiflash_i
.sym 105447 $PACKER_GND_NET
.sym 105459 VexRiscv._zz_41_[13]
.sym 105483 basesoc_adr[3]
.sym 105484 $abc$38792$n3565_1
.sym 105485 basesoc_adr[2]
.sym 105487 basesoc_adr[3]
.sym 105488 basesoc_adr[2]
.sym 105489 $abc$38792$n3565_1
.sym 105491 slave_sel_r[1]
.sym 105492 spiflash_bus_dat_r[5]
.sym 105493 slave_sel_r[0]
.sym 105494 basesoc_bus_wishbone_dat_r[5]
.sym 105503 basesoc_dat_w[6]
.sym 105507 slave_sel_r[1]
.sym 105508 spiflash_bus_dat_r[4]
.sym 105509 slave_sel_r[0]
.sym 105510 basesoc_bus_wishbone_dat_r[4]
.sym 105519 basesoc_dat_w[6]
.sym 105539 basesoc_ctrl_reset_reset_r
.sym 105543 $abc$38792$n3557_1
.sym 105544 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 105545 $abc$38792$n3812
.sym 105547 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 105548 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 105551 $abc$38792$n3356_1
.sym 105552 grant
.sym 105553 $abc$38792$n3355_1
.sym 105554 $abc$38792$n2119
.sym 105555 $abc$38792$n2119
.sym 105556 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 105567 $abc$38792$n5169
.sym 105571 $abc$38792$n3812
.sym 105572 $abc$38792$n5169
.sym 105575 $abc$38792$n3255
.sym 105576 $abc$38792$n3822
.sym 105577 $abc$38792$n4011_1
.sym 105578 $abc$38792$n4013_1
.sym 105591 $abc$38792$n3276
.sym 105592 $abc$38792$n3822
.sym 105593 $abc$38792$n4052
.sym 105594 $abc$38792$n4054_1
.sym 105595 sys_rst
.sym 105596 basesoc_dat_w[2]
.sym 105611 $abc$38792$n6299_1
.sym 105612 $abc$38792$n3520_1
.sym 105613 $abc$38792$n3725_1
.sym 105614 $abc$38792$n3524_1
.sym 105615 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 105616 basesoc_vexriscv_ibus_adr[7]
.sym 105617 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105627 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 105628 basesoc_vexriscv_ibus_adr[5]
.sym 105629 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105631 $abc$38792$n3822
.sym 105632 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 105635 $abc$38792$n2423
.sym 105636 $abc$38792$n3725_1
.sym 105639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 105643 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 105644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 105645 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 105646 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 105647 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 105648 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 105649 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 105651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 105655 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 105656 basesoc_vexriscv_ibus_adr[6]
.sym 105657 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 105659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 105663 basesoc_we
.sym 105664 $abc$38792$n3548_1
.sym 105665 $abc$38792$n3564_1
.sym 105666 sys_rst
.sym 105667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 105671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 105675 $abc$38792$n3545_1
.sym 105676 basesoc_timer0_load_storage[30]
.sym 105677 basesoc_timer0_reload_storage[6]
.sym 105678 $abc$38792$n3655
.sym 105679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 105683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 105687 basesoc_adr[3]
.sym 105688 $abc$38792$n3571_1
.sym 105689 basesoc_adr[2]
.sym 105691 $abc$38792$n90
.sym 105695 $abc$38792$n86
.sym 105699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 105703 $abc$38792$n6460
.sym 105704 basesoc_adr[3]
.sym 105705 basesoc_adr[2]
.sym 105706 $abc$38792$n6461
.sym 105707 $PACKER_GND_NET
.sym 105711 basesoc_we
.sym 105712 $abc$38792$n3593_1
.sym 105713 $abc$38792$n3571_1
.sym 105714 sys_rst
.sym 105715 $abc$38792$n98
.sym 105719 $abc$38792$n96
.sym 105723 basesoc_adr[4]
.sym 105724 basesoc_adr[2]
.sym 105725 basesoc_adr[3]
.sym 105726 $abc$38792$n3571_1
.sym 105727 basesoc_timer0_reload_storage[6]
.sym 105728 $abc$38792$n5655
.sym 105729 basesoc_timer0_eventmanager_status_w
.sym 105731 $abc$38792$n3646
.sym 105732 $abc$38792$n3667
.sym 105733 sys_rst
.sym 105735 $abc$38792$n3570_1
.sym 105736 basesoc_ctrl_storage[24]
.sym 105737 $abc$38792$n3567_1
.sym 105738 basesoc_ctrl_storage[16]
.sym 105739 basesoc_ctrl_storage[29]
.sym 105740 basesoc_ctrl_bus_errors[29]
.sym 105741 basesoc_adr[2]
.sym 105742 $abc$38792$n3571_1
.sym 105743 basesoc_ctrl_reset_reset_r
.sym 105747 basesoc_adr[3]
.sym 105748 basesoc_adr[2]
.sym 105749 $abc$38792$n3571_1
.sym 105751 basesoc_dat_w[6]
.sym 105755 basesoc_dat_w[3]
.sym 105759 basesoc_dat_w[7]
.sym 105763 basesoc_ctrl_storage[31]
.sym 105764 basesoc_ctrl_bus_errors[31]
.sym 105765 $abc$38792$n3571_1
.sym 105766 basesoc_adr[2]
.sym 105767 basesoc_we
.sym 105768 $abc$38792$n3548_1
.sym 105769 $abc$38792$n3570_1
.sym 105770 sys_rst
.sym 105771 basesoc_dat_w[4]
.sym 105775 basesoc_ctrl_reset_reset_r
.sym 105779 basesoc_dat_w[3]
.sym 105783 basesoc_dat_w[6]
.sym 105787 basesoc_adr[4]
.sym 105788 $abc$38792$n3655
.sym 105789 $abc$38792$n3646
.sym 105790 sys_rst
.sym 105791 basesoc_we
.sym 105792 $abc$38792$n3548_1
.sym 105793 $abc$38792$n3567_1
.sym 105794 sys_rst
.sym 105795 basesoc_dat_w[7]
.sym 105799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 105803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 105807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 105811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 105815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 105819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 105823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 105827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 105831 basesoc_timer0_load_storage[1]
.sym 105832 $abc$38792$n5141
.sym 105833 basesoc_timer0_en_storage
.sym 105835 sys_rst
.sym 105836 basesoc_dat_w[4]
.sym 105843 sys_rst
.sym 105844 basesoc_timer0_value[0]
.sym 105845 basesoc_timer0_en_storage
.sym 105847 $abc$38792$n3570_1
.sym 105848 basesoc_ctrl_storage[30]
.sym 105849 $abc$38792$n3567_1
.sym 105850 basesoc_ctrl_storage[22]
.sym 105851 basesoc_timer0_reload_storage[1]
.sym 105852 basesoc_timer0_value[1]
.sym 105853 basesoc_timer0_eventmanager_status_w
.sym 105855 $abc$38792$n3564_1
.sym 105856 basesoc_timer0_load_storage[1]
.sym 105857 basesoc_timer0_reload_storage[1]
.sym 105858 $abc$38792$n3655
.sym 105863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 105867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 105875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 105879 $abc$38792$n3356_1
.sym 105880 grant
.sym 105881 $abc$38792$n4351_1
.sym 105882 basesoc_vexriscv_dbus_cyc
.sym 105883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 105887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 105891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 105895 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105896 $abc$38792$n3522_1
.sym 105899 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 105907 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 105908 VexRiscv.CsrPlugin_mepc[16]
.sym 105909 $abc$38792$n3935
.sym 105911 $abc$38792$n3855
.sym 105915 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 105916 VexRiscv.CsrPlugin_mepc[23]
.sym 105917 $abc$38792$n3935
.sym 105919 $abc$38792$n3855
.sym 105923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105939 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 105943 basesoc_ctrl_bus_errors[8]
.sym 105944 $abc$38792$n3655
.sym 105945 $abc$38792$n3564_1
.sym 105946 basesoc_ctrl_storage[8]
.sym 105947 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 105951 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 105955 VexRiscv.lastStageIsFiring
.sym 105956 VexRiscv._zz_29_
.sym 105957 VexRiscv._zz_238_[1]
.sym 105958 VexRiscv._zz_238_[0]
.sym 105959 VexRiscv.CsrPlugin_exception
.sym 105963 $abc$38792$n4345_1
.sym 105964 $abc$38792$n3426_1
.sym 105965 $abc$38792$n2423
.sym 105966 $abc$38792$n4347
.sym 105967 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 105968 $abc$38792$n3520_1
.sym 105969 $abc$38792$n6299_1
.sym 105970 $abc$38792$n3524_1
.sym 105971 $abc$38792$n3570_1
.sym 105972 basesoc_ctrl_storage[26]
.sym 105973 $abc$38792$n70
.sym 105974 $abc$38792$n3567_1
.sym 105975 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105976 $abc$38792$n149
.sym 105977 $abc$38792$n151
.sym 105978 VexRiscv.memory_arbitration_isValid
.sym 105979 basesoc_ctrl_bus_errors[13]
.sym 105980 $abc$38792$n3655
.sym 105981 $abc$38792$n3564_1
.sym 105982 basesoc_ctrl_storage[13]
.sym 105983 $abc$38792$n3426_1
.sym 105984 $abc$38792$n4345_1
.sym 105987 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 105991 VexRiscv.CsrPlugin_exception
.sym 105995 basesoc_dat_w[2]
.sym 105999 $abc$38792$n3524_1
.sym 106000 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106003 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106004 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106005 VexRiscv.CsrPlugin_exception
.sym 106006 VexRiscv.CsrPlugin_interrupt_valid
.sym 106011 basesoc_dat_w[5]
.sym 106015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106016 $abc$38792$n3481
.sym 106017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106019 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106020 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106021 VexRiscv.CsrPlugin_exception
.sym 106022 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 106027 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 106031 VexRiscv.execute_arbitration_isValid
.sym 106032 VexRiscv.decode_to_execute_IS_CSR
.sym 106051 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 106052 VexRiscv._zz_204_
.sym 106053 $abc$38792$n3812
.sym 106055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 106066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 106071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106075 $abc$38792$n3514_1
.sym 106076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 106077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 106078 $abc$38792$n3481
.sym 106079 $PACKER_VCC_NET
.sym 106083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 106091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 106095 $abc$38792$n6298_1
.sym 106096 $abc$38792$n6297
.sym 106097 $abc$38792$n3519_1
.sym 106098 $abc$38792$n3513
.sym 106099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 106103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 106107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106108 $abc$38792$n6296_1
.sym 106109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106110 $abc$38792$n3489
.sym 106111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 106119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106127 $abc$38792$n3494
.sym 106128 $abc$38792$n3498_1
.sym 106129 $abc$38792$n3499
.sym 106130 $abc$38792$n6301_1
.sym 106131 $abc$38792$n3492
.sym 106132 $abc$38792$n6296_1
.sym 106133 $abc$38792$n6302_1
.sym 106134 $abc$38792$n3503
.sym 106135 $abc$38792$n3509
.sym 106136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 106144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106151 VexRiscv._zz_16_
.sym 106303 basesoc_ctrl_reset_reset_r
.sym 106315 VexRiscv._zz_171_[1]
.sym 106319 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 106320 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 106321 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 106327 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 106328 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 106329 $abc$38792$n5347
.sym 106330 $abc$38792$n5113_1
.sym 106335 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 106336 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 106337 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 106347 VexRiscv._zz_171_[0]
.sym 106351 VexRiscv._zz_130_[4]
.sym 106352 VexRiscv.decode_to_execute_RS2[12]
.sym 106353 VexRiscv._zz_171_[0]
.sym 106354 VexRiscv._zz_171_[1]
.sym 106355 VexRiscv._zz_130_[4]
.sym 106359 VexRiscv._zz_130_[5]
.sym 106363 VexRiscv._zz_130_[1]
.sym 106367 basesoc_vexriscv_dbus_we
.sym 106368 grant
.sym 106371 VexRiscv._zz_130_[7]
.sym 106387 spiflash_bus_dat_r[5]
.sym 106399 spiflash_bus_dat_r[6]
.sym 106407 basesoc_adr[0]
.sym 106408 basesoc_adr[1]
.sym 106411 basesoc_adr[4]
.sym 106412 $abc$38792$n3646
.sym 106413 $abc$38792$n3545_1
.sym 106414 sys_rst
.sym 106419 basesoc_we
.sym 106420 $abc$38792$n3593_1
.sym 106421 $abc$38792$n3565_1
.sym 106422 sys_rst
.sym 106423 slave_sel_r[1]
.sym 106424 spiflash_bus_dat_r[6]
.sym 106425 slave_sel_r[0]
.sym 106426 basesoc_bus_wishbone_dat_r[6]
.sym 106435 basesoc_ctrl_reset_reset_r
.sym 106439 csrbankarray_sel_r
.sym 106440 $abc$38792$n3692
.sym 106441 $abc$38792$n6084_1
.sym 106442 $abc$38792$n6100_1
.sym 106443 $abc$38792$n3685
.sym 106444 $abc$38792$n3309
.sym 106445 csrbankarray_sel_r
.sym 106447 $abc$38792$n3692
.sym 106448 $abc$38792$n3309
.sym 106449 $abc$38792$n6084_1
.sym 106451 $abc$38792$n3685
.sym 106452 $abc$38792$n3309
.sym 106453 $abc$38792$n3692
.sym 106454 csrbankarray_sel_r
.sym 106455 $abc$38792$n6084_1
.sym 106456 $abc$38792$n3692
.sym 106457 $abc$38792$n6081_1
.sym 106459 basesoc_timer0_reload_storage[8]
.sym 106460 basesoc_timer0_eventmanager_status_w
.sym 106461 basesoc_adr[3]
.sym 106462 $abc$38792$n3568_1
.sym 106463 $abc$38792$n6082_1
.sym 106464 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 106465 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 106466 $abc$38792$n6083_1
.sym 106467 $abc$38792$n6082_1
.sym 106468 $abc$38792$n6092_1
.sym 106469 $abc$38792$n6098_1
.sym 106471 $abc$38792$n3407_1
.sym 106472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106475 basesoc_dat_w[4]
.sym 106487 basesoc_dat_w[3]
.sym 106491 basesoc_vexriscv_dbus_cyc
.sym 106495 basesoc_adr[1]
.sym 106496 basesoc_adr[0]
.sym 106499 basesoc_dat_w[1]
.sym 106503 $abc$38792$n3931_1
.sym 106504 $abc$38792$n3932
.sym 106505 $abc$38792$n3933
.sym 106506 $abc$38792$n4053
.sym 106507 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 106508 $abc$38792$n3931_1
.sym 106509 $abc$38792$n3822
.sym 106510 $abc$38792$n4055
.sym 106511 basesoc_dat_w[5]
.sym 106515 $abc$38792$n3931_1
.sym 106516 $abc$38792$n3932
.sym 106517 $abc$38792$n3933
.sym 106518 $abc$38792$n4012_1
.sym 106519 basesoc_we
.sym 106520 $abc$38792$n3593_1
.sym 106521 $abc$38792$n3568_1
.sym 106522 sys_rst
.sym 106523 basesoc_dat_w[6]
.sym 106531 $abc$38792$n96
.sym 106532 $abc$38792$n82
.sym 106533 basesoc_adr[1]
.sym 106534 basesoc_adr[0]
.sym 106535 basesoc_adr[3]
.sym 106536 basesoc_adr[2]
.sym 106537 $abc$38792$n3568_1
.sym 106539 $abc$38792$n3557_1
.sym 106540 $abc$38792$n3521_1
.sym 106541 $abc$38792$n3735_1
.sym 106542 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 106543 basesoc_timer0_reload_storage[0]
.sym 106544 $abc$38792$n5637
.sym 106545 basesoc_timer0_eventmanager_status_w
.sym 106547 $abc$38792$n3822
.sym 106548 $abc$38792$n3812
.sym 106552 basesoc_timer0_value[0]
.sym 106554 $PACKER_VCC_NET
.sym 106555 basesoc_timer0_reload_storage[0]
.sym 106556 $abc$38792$n3655
.sym 106557 $abc$38792$n6375_1
.sym 106558 basesoc_adr[4]
.sym 106559 $abc$38792$n3822
.sym 106560 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 106563 $abc$38792$n149
.sym 106564 $abc$38792$n3725_1
.sym 106567 $abc$38792$n3567_1
.sym 106568 basesoc_timer0_load_storage[8]
.sym 106569 basesoc_timer0_en_storage
.sym 106570 $abc$38792$n3665
.sym 106571 $abc$38792$n3546_1
.sym 106572 basesoc_adr[3]
.sym 106575 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 106576 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 106577 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 106578 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 106579 basesoc_uart_phy_storage[24]
.sym 106580 $abc$38792$n86
.sym 106581 basesoc_adr[0]
.sym 106582 basesoc_adr[1]
.sym 106583 basesoc_adr[4]
.sym 106584 $abc$38792$n3545_1
.sym 106585 $abc$38792$n3646
.sym 106586 sys_rst
.sym 106587 basesoc_dat_w[5]
.sym 106591 basesoc_adr[3]
.sym 106592 $abc$38792$n3568_1
.sym 106593 basesoc_adr[2]
.sym 106595 basesoc_ctrl_reset_reset_r
.sym 106599 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 106603 $abc$38792$n6464
.sym 106604 $abc$38792$n6466
.sym 106605 $abc$38792$n3910_1
.sym 106607 $abc$38792$n3658
.sym 106608 basesoc_timer0_reload_storage[14]
.sym 106609 $abc$38792$n6398_1
.sym 106610 $abc$38792$n6401_1
.sym 106611 basesoc_timer0_load_storage[6]
.sym 106612 $abc$38792$n3564_1
.sym 106613 basesoc_timer0_reload_storage[30]
.sym 106614 $abc$38792$n3562_1
.sym 106615 $abc$38792$n80
.sym 106619 basesoc_uart_phy_storage[17]
.sym 106620 $abc$38792$n80
.sym 106621 basesoc_adr[1]
.sym 106622 basesoc_adr[0]
.sym 106623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 106631 basesoc_uart_phy_storage[5]
.sym 106632 $abc$38792$n98
.sym 106633 basesoc_adr[1]
.sym 106634 basesoc_adr[0]
.sym 106635 basesoc_timer0_load_storage[8]
.sym 106636 $abc$38792$n5155_1
.sym 106637 basesoc_timer0_en_storage
.sym 106639 basesoc_timer0_reload_storage[8]
.sym 106640 $abc$38792$n5661
.sym 106641 basesoc_timer0_eventmanager_status_w
.sym 106643 basesoc_timer0_reload_storage[30]
.sym 106644 $abc$38792$n5727
.sym 106645 basesoc_timer0_eventmanager_status_w
.sym 106647 $abc$38792$n6408_1
.sym 106648 $abc$38792$n6407_1
.sym 106649 $abc$38792$n3548_1
.sym 106651 basesoc_uart_phy_storage[29]
.sym 106652 $abc$38792$n90
.sym 106653 basesoc_adr[0]
.sym 106654 basesoc_adr[1]
.sym 106655 basesoc_timer0_load_storage[30]
.sym 106656 $abc$38792$n5199_1
.sym 106657 basesoc_timer0_en_storage
.sym 106659 $abc$38792$n4930
.sym 106660 $abc$38792$n4929_1
.sym 106661 $abc$38792$n3593_1
.sym 106663 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 106664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106667 $abc$38792$n6462_1
.sym 106668 $abc$38792$n5104_1
.sym 106669 $abc$38792$n6412_1
.sym 106670 $abc$38792$n3548_1
.sym 106671 $abc$38792$n5086_1
.sym 106672 $abc$38792$n5082
.sym 106673 $abc$38792$n3548_1
.sym 106675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106676 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 106677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106678 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 106679 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 106680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106683 basesoc_timer0_load_storage[6]
.sym 106684 $abc$38792$n5151
.sym 106685 basesoc_timer0_en_storage
.sym 106687 $abc$38792$n3912
.sym 106688 $abc$38792$n3913_1
.sym 106689 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 106690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 106691 $abc$38792$n5060_1
.sym 106692 $abc$38792$n5061_1
.sym 106693 $abc$38792$n5057_1
.sym 106694 $abc$38792$n3548_1
.sym 106695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106696 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 106697 $abc$38792$n6433_1
.sym 106698 $abc$38792$n3906
.sym 106699 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 106700 $abc$38792$n6437
.sym 106701 $abc$38792$n3909
.sym 106702 $abc$38792$n6309_1
.sym 106703 basesoc_adr[4]
.sym 106704 $abc$38792$n3570_1
.sym 106707 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 106708 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106709 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 106710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 106711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 106712 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 106713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106714 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 106715 $abc$38792$n6465_1
.sym 106716 $abc$38792$n3925_1
.sym 106717 $abc$38792$n6434
.sym 106718 $abc$38792$n6438_1
.sym 106719 basesoc_ctrl_bus_errors[5]
.sym 106720 $abc$38792$n3546_1
.sym 106721 $abc$38792$n6406_1
.sym 106722 basesoc_adr[3]
.sym 106723 $abc$38792$n13
.sym 106727 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 106728 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 106729 $abc$38792$n3911
.sym 106730 $abc$38792$n3914
.sym 106731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106732 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 106733 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 106734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106739 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 106743 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 106744 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 106745 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 106746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 106751 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 106752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106753 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 106754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106755 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106759 VexRiscv._zz_323_[5]
.sym 106760 $abc$38792$n4130
.sym 106761 $abc$38792$n149
.sym 106763 VexRiscv._zz_198_
.sym 106764 VexRiscv.decode_to_execute_RS2[13]
.sym 106767 VexRiscv._zz_323_[4]
.sym 106768 $abc$38792$n4127
.sym 106769 $abc$38792$n149
.sym 106771 VexRiscv._zz_323_[15]
.sym 106772 $abc$38792$n4160
.sym 106773 $abc$38792$n149
.sym 106775 VexRiscv._zz_323_[12]
.sym 106776 $abc$38792$n4151
.sym 106777 $abc$38792$n149
.sym 106779 VexRiscv._zz_198_
.sym 106780 VexRiscv.decode_to_execute_RS2[12]
.sym 106783 VexRiscv._zz_323_[13]
.sym 106784 $abc$38792$n4154
.sym 106785 $abc$38792$n149
.sym 106787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 106790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 106795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 106803 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 106811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106823 $abc$38792$n149
.sym 106824 $abc$38792$n3428_1
.sym 106825 $abc$38792$n3524_1
.sym 106827 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 106828 VexRiscv.decode_to_execute_RS2[31]
.sym 106831 $abc$38792$n3356_1
.sym 106832 basesoc_vexriscv_dbus_we
.sym 106833 basesoc_vexriscv_dbus_cyc
.sym 106834 grant
.sym 106835 basesoc_ctrl_bus_errors[15]
.sym 106836 $abc$38792$n3655
.sym 106837 $abc$38792$n3567_1
.sym 106838 basesoc_ctrl_storage[23]
.sym 106839 $abc$38792$n3403_1
.sym 106840 $abc$38792$n3430_1
.sym 106841 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 106842 $abc$38792$n3428_1
.sym 106843 $abc$38792$n2984
.sym 106847 $abc$38792$n3661
.sym 106848 basesoc_ctrl_bus_errors[24]
.sym 106851 $abc$38792$n3822
.sym 106852 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 106855 VexRiscv._zz_323_[2]
.sym 106856 $abc$38792$n4121
.sym 106857 $abc$38792$n149
.sym 106859 VexRiscv._zz_323_[14]
.sym 106860 $abc$38792$n4157
.sym 106861 $abc$38792$n149
.sym 106863 VexRiscv._zz_323_[2]
.sym 106867 VexRiscv._zz_323_[3]
.sym 106868 $abc$38792$n4124
.sym 106869 $abc$38792$n149
.sym 106871 VexRiscv._zz_323_[4]
.sym 106875 VexRiscv._zz_323_[5]
.sym 106879 VexRiscv._zz_323_[6]
.sym 106880 $abc$38792$n4133
.sym 106881 $abc$38792$n149
.sym 106883 VexRiscv._zz_323_[16]
.sym 106884 $abc$38792$n4163
.sym 106885 $abc$38792$n149
.sym 106887 VexRiscv.decode_to_execute_RS2[31]
.sym 106888 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 106891 $abc$38792$n3564_1
.sym 106892 basesoc_ctrl_storage[15]
.sym 106893 basesoc_ctrl_bus_errors[7]
.sym 106894 $abc$38792$n3665
.sym 106895 VexRiscv._zz_130_[5]
.sym 106896 VexRiscv.decode_to_execute_RS2[13]
.sym 106897 VexRiscv._zz_171_[0]
.sym 106898 VexRiscv._zz_171_[1]
.sym 106899 VexRiscv.dBus_cmd_payload_wr
.sym 106903 $abc$38792$n6299_1
.sym 106904 $abc$38792$n3524_1
.sym 106905 $abc$38792$n3481
.sym 106907 $abc$38792$n3658
.sym 106908 basesoc_ctrl_bus_errors[16]
.sym 106909 $abc$38792$n3665
.sym 106910 basesoc_ctrl_bus_errors[0]
.sym 106911 basesoc_ctrl_storage[0]
.sym 106912 $abc$38792$n3562_1
.sym 106913 $abc$38792$n5058_1
.sym 106914 $abc$38792$n5059_1
.sym 106915 VexRiscv._zz_29_
.sym 106916 VexRiscv.lastStageIsFiring
.sym 106917 VexRiscv.CsrPlugin_hadException
.sym 106918 $abc$38792$n3402_1
.sym 106919 VexRiscv._zz_136_[2]
.sym 106923 VexRiscv.execute_arbitration_isValid
.sym 106924 $abc$38792$n3404_1
.sym 106925 $abc$38792$n3403_1
.sym 106926 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 106927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 106931 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 106935 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 106939 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 106943 $abc$38792$n3658
.sym 106944 basesoc_ctrl_bus_errors[21]
.sym 106945 $abc$38792$n5091
.sym 106946 $abc$38792$n5092_1
.sym 106947 VexRiscv._zz_136_[22]
.sym 106948 VexRiscv._zz_136_[2]
.sym 106951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 106955 VexRiscv.memory_arbitration_isValid
.sym 106956 VexRiscv.lastStageIsFiring
.sym 106959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106963 basesoc_ctrl_bus_errors[28]
.sym 106964 $abc$38792$n3661
.sym 106965 $abc$38792$n5083_1
.sym 106966 $abc$38792$n5085
.sym 106967 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106971 $abc$38792$n149
.sym 106972 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106973 $abc$38792$n3812
.sym 106974 $abc$38792$n151
.sym 106975 $abc$38792$n76
.sym 106976 $abc$38792$n3570_1
.sym 106977 $abc$38792$n72
.sym 106978 $abc$38792$n3567_1
.sym 106979 basesoc_ctrl_bus_errors[12]
.sym 106980 $abc$38792$n3655
.sym 106981 $abc$38792$n5084
.sym 106983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106988 $abc$38792$n3414_1
.sym 106989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106990 $abc$38792$n3416
.sym 106991 VexRiscv._zz_323_[13]
.sym 106995 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 106996 $abc$38792$n3402_1
.sym 106997 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 106998 VexRiscv.CsrPlugin_hadException
.sym 106999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107003 VexRiscv._zz_323_[11]
.sym 107007 VexRiscv._zz_323_[14]
.sym 107011 VexRiscv._zz_136_[5]
.sym 107012 VexRiscv._zz_136_[6]
.sym 107015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 107019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 107027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 107031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 107032 $abc$38792$n3417_1
.sym 107033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 107035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 107039 VexRiscv._zz_323_[3]
.sym 107043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 107047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107048 $abc$38792$n3488
.sym 107049 $abc$38792$n3505
.sym 107050 $abc$38792$n3487
.sym 107051 VexRiscv._zz_323_[12]
.sym 107055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 107057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 107058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107059 VexRiscv._zz_323_[15]
.sym 107063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 107067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 107068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107072 $abc$38792$n6295_1
.sym 107073 $abc$38792$n3488
.sym 107075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 107076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 107077 $abc$38792$n3417_1
.sym 107078 $abc$38792$n3495
.sym 107079 $abc$38792$n2423
.sym 107080 $abc$38792$n3524_1
.sym 107081 VexRiscv.execute_arbitration_isValid
.sym 107083 $abc$38792$n3410
.sym 107084 $abc$38792$n3492
.sym 107085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 107086 $abc$38792$n3487
.sym 107087 VexRiscv._zz_323_[16]
.sym 107091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 107092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 107097 VexRiscv._zz_136_[25]
.sym 107099 $abc$38792$n3495
.sym 107100 $abc$38792$n3507
.sym 107101 $abc$38792$n3508
.sym 107102 $abc$38792$n3509
.sym 107103 $abc$38792$n3510
.sym 107104 $abc$38792$n145
.sym 107105 $abc$38792$n3506
.sym 107106 $abc$38792$n3504
.sym 107107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 107108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 107109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 107110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 107112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107113 $abc$38792$n3467
.sym 107114 $abc$38792$n3458
.sym 107115 VexRiscv.lastStageIsFiring
.sym 107116 VexRiscv._zz_29_
.sym 107117 VexRiscv.memory_arbitration_isValid
.sym 107118 VexRiscv._zz_16_
.sym 107123 $abc$38792$n3457
.sym 107124 $abc$38792$n3469
.sym 107125 $abc$38792$n3481
.sym 107126 $abc$38792$n3479
.sym 107127 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 107139 VexRiscv._zz_18_
.sym 107140 VexRiscv.execute_arbitration_isValid
.sym 107141 $abc$38792$n3480
.sym 107167 VexRiscv._zz_18_
.sym 107239 spiflash_bus_dat_r[11]
.sym 107240 slave_sel_r[1]
.sym 107241 $abc$38792$n6136_1
.sym 107243 spiflash_bus_dat_r[12]
.sym 107244 slave_sel_r[1]
.sym 107245 $abc$38792$n6138_1
.sym 107247 spiflash_bus_dat_r[10]
.sym 107248 slave_sel_r[1]
.sym 107249 $abc$38792$n6134_1
.sym 107263 spiflash_bus_dat_r[9]
.sym 107264 slave_sel_r[1]
.sym 107265 $abc$38792$n6132_1
.sym 107275 basesoc_we
.sym 107276 $abc$38792$n3692_1
.sym 107277 $abc$38792$n3568_1
.sym 107278 sys_rst
.sym 107283 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 107284 $abc$38792$n5344_1
.sym 107285 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 107286 $abc$38792$n5113_1
.sym 107287 basesoc_dat_w[1]
.sym 107299 basesoc_dat_w[2]
.sym 107311 VexRiscv._zz_130_[6]
.sym 107315 basesoc_we
.sym 107316 $abc$38792$n3692_1
.sym 107317 $abc$38792$n3547_1
.sym 107318 sys_rst
.sym 107323 VexRiscv._zz_130_[3]
.sym 107324 VexRiscv.decode_to_execute_RS2[11]
.sym 107325 VexRiscv._zz_171_[0]
.sym 107326 VexRiscv._zz_171_[1]
.sym 107331 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 107339 basesoc_dat_w[3]
.sym 107343 sys_rst
.sym 107344 spiflash_i
.sym 107351 basesoc_adr[2]
.sym 107352 $abc$38792$n3547_1
.sym 107359 $abc$38792$n5052_1
.sym 107360 csrbankarray_csrbank2_bitbang0_w[1]
.sym 107361 $abc$38792$n3568_1
.sym 107362 csrbankarray_csrbank2_bitbang_en0_w
.sym 107363 $abc$38792$n3571_1
.sym 107364 spiflash_miso
.sym 107367 basesoc_adr[3]
.sym 107368 $abc$38792$n3546_1
.sym 107371 array_muxed1[6]
.sym 107375 basesoc_vexriscv_ibus_adr[14]
.sym 107376 basesoc_vexriscv_dbus_adr[14]
.sym 107377 grant
.sym 107379 $abc$38792$n3353_1
.sym 107380 slave_sel[1]
.sym 107381 spiflash_i
.sym 107383 array_muxed0[4]
.sym 107387 $abc$38792$n3692_1
.sym 107388 $abc$38792$n3547_1
.sym 107389 csrbankarray_csrbank2_bitbang0_w[3]
.sym 107391 $abc$38792$n3692_1
.sym 107392 $abc$38792$n3547_1
.sym 107393 csrbankarray_csrbank2_bitbang0_w[1]
.sym 107395 slave_sel[1]
.sym 107399 basesoc_timer0_value[9]
.sym 107403 $abc$38792$n3589_1
.sym 107404 $abc$38792$n3590_1
.sym 107407 basesoc_timer0_value_status[9]
.sym 107408 $abc$38792$n4965_1
.sym 107409 $abc$38792$n4962
.sym 107410 basesoc_timer0_value_status[1]
.sym 107411 basesoc_vexriscv_ibus_adr[28]
.sym 107412 basesoc_vexriscv_dbus_adr[28]
.sym 107413 grant
.sym 107415 $abc$38792$n3591_1
.sym 107416 $abc$38792$n3588_1
.sym 107419 $abc$38792$n3588_1
.sym 107420 $abc$38792$n3591_1
.sym 107423 basesoc_timer0_value[1]
.sym 107427 $abc$38792$n3590_1
.sym 107428 $abc$38792$n3589_1
.sym 107429 $abc$38792$n3591_1
.sym 107431 $abc$38792$n6379_1
.sym 107432 $abc$38792$n6382_1
.sym 107433 $abc$38792$n4984
.sym 107434 $abc$38792$n3647_1
.sym 107435 basesoc_timer0_load_storage[17]
.sym 107436 $abc$38792$n3652
.sym 107437 $abc$38792$n4985_1
.sym 107439 $abc$38792$n4921_1
.sym 107440 $abc$38792$n4920
.sym 107441 $abc$38792$n3593_1
.sym 107443 basesoc_timer0_load_storage[0]
.sym 107444 $abc$38792$n5139
.sym 107445 basesoc_timer0_en_storage
.sym 107447 $abc$38792$n4915_1
.sym 107448 $abc$38792$n4914
.sym 107449 $abc$38792$n3593_1
.sym 107451 basesoc_vexriscv_dbus_cyc
.sym 107452 $abc$38792$n3354_1
.sym 107453 grant
.sym 107455 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 107456 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 107457 $abc$38792$n6086_1
.sym 107458 $abc$38792$n6087_1
.sym 107459 $abc$38792$n3354_1
.sym 107460 basesoc_vexriscv_dbus_cyc
.sym 107461 grant
.sym 107463 $abc$38792$n3647_1
.sym 107464 basesoc_we
.sym 107467 basesoc_adr[4]
.sym 107468 $abc$38792$n3567_1
.sym 107471 basesoc_we
.sym 107472 $abc$38792$n3548_1
.sym 107473 $abc$38792$n3562_1
.sym 107474 sys_rst
.sym 107475 basesoc_uart_phy_storage[26]
.sym 107476 $abc$38792$n88
.sym 107477 basesoc_adr[0]
.sym 107478 basesoc_adr[1]
.sym 107479 basesoc_adr[4]
.sym 107480 $abc$38792$n3571_1
.sym 107481 basesoc_adr[3]
.sym 107482 basesoc_adr[2]
.sym 107483 VexRiscv._zz_239_
.sym 107487 $abc$38792$n3356_1
.sym 107488 $abc$38792$n3354_1
.sym 107489 grant
.sym 107491 basesoc_uart_phy_storage[0]
.sym 107492 $abc$38792$n92
.sym 107493 basesoc_adr[1]
.sym 107494 basesoc_adr[0]
.sym 107495 cas_b_n
.sym 107496 cas_switches_status[2]
.sym 107497 basesoc_adr[0]
.sym 107498 $abc$38792$n3686
.sym 107499 basesoc_adr[4]
.sym 107500 $abc$38792$n3658
.sym 107503 cas_leds[0]
.sym 107504 cas_switches_status[0]
.sym 107505 basesoc_adr[0]
.sym 107506 $abc$38792$n3686
.sym 107507 VexRiscv.CsrPlugin_mepc[13]
.sym 107508 VexRiscv.lastStagePc[13]
.sym 107509 $abc$38792$n2482
.sym 107511 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 107512 VexRiscv._zz_204_
.sym 107513 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 107514 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 107515 $abc$38792$n5169
.sym 107516 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107519 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 107520 $abc$38792$n3734
.sym 107523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 107524 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 107525 VexRiscv._zz_239_
.sym 107526 $abc$38792$n3725_1
.sym 107527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 107535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 107539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 107543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 107547 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 107548 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 107551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107552 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107553 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107554 $abc$38792$n3426_1
.sym 107555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 107559 basesoc_timer0_reload_storage[9]
.sym 107560 $abc$38792$n3657
.sym 107561 basesoc_adr[4]
.sym 107562 $abc$38792$n6378_1
.sym 107563 cas_g_n
.sym 107564 cas_switches_status[1]
.sym 107565 basesoc_adr[0]
.sym 107566 $abc$38792$n3686
.sym 107567 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107568 basesoc_vexriscv_ibus_adr[4]
.sym 107569 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107571 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 107572 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 107573 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 107574 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 107575 basesoc_adr[4]
.sym 107576 $abc$38792$n6456_1
.sym 107577 $abc$38792$n6458
.sym 107578 $abc$38792$n3647_1
.sym 107579 basesoc_uart_phy_tx_busy
.sym 107580 $abc$38792$n5935
.sym 107583 $abc$38792$n4918
.sym 107584 $abc$38792$n4917_1
.sym 107585 $abc$38792$n3593_1
.sym 107587 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107588 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 107595 basesoc_adr[4]
.sym 107596 $abc$38792$n3661
.sym 107599 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107607 basesoc_uart_phy_storage[9]
.sym 107608 $abc$38792$n102
.sym 107609 basesoc_adr[0]
.sym 107610 basesoc_adr[1]
.sym 107611 $abc$38792$n88
.sym 107615 $abc$38792$n3547_1
.sym 107616 basesoc_ctrl_storage[7]
.sym 107617 basesoc_ctrl_bus_errors[23]
.sym 107618 $abc$38792$n3568_1
.sym 107619 $abc$38792$n3349_1
.sym 107620 $abc$38792$n3347_1
.sym 107621 sys_rst
.sym 107623 spiflash_counter[5]
.sym 107624 spiflash_counter[6]
.sym 107625 spiflash_counter[4]
.sym 107626 spiflash_counter[7]
.sym 107627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 107628 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 107629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 107630 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 107631 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 107632 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107633 $abc$38792$n3926
.sym 107634 $abc$38792$n3927
.sym 107635 $abc$38792$n7
.sym 107639 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 107640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 107641 $abc$38792$n3908
.sym 107642 $abc$38792$n6313_1
.sym 107643 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 107644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 107645 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 107646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107647 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 107648 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 107649 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 107650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 107651 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107652 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 107653 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 107654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107655 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 107656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107657 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 107658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 107659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 107663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 107667 spiflash_counter[5]
.sym 107668 $abc$38792$n3699
.sym 107669 spiflash_counter[4]
.sym 107671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 107675 spiflash_counter[6]
.sym 107676 spiflash_counter[7]
.sym 107677 $abc$38792$n3347_1
.sym 107679 spiflash_counter[5]
.sym 107680 spiflash_counter[4]
.sym 107681 $abc$38792$n3699
.sym 107683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 107687 VexRiscv.decode_to_execute_RS2[30]
.sym 107688 VexRiscv._zz_171_[1]
.sym 107689 $abc$38792$n4894_1
.sym 107691 VexRiscv._zz_198_
.sym 107692 VexRiscv._zz_130_[7]
.sym 107695 $abc$38792$n7490
.sym 107699 VexRiscv._zz_198_
.sym 107700 VexRiscv._zz_130_[6]
.sym 107703 VexRiscv._zz_198_
.sym 107704 VexRiscv._zz_130_[3]
.sym 107707 VexRiscv.decode_to_execute_RS2[14]
.sym 107708 VexRiscv._zz_130_[6]
.sym 107709 VexRiscv._zz_171_[1]
.sym 107710 VexRiscv._zz_171_[0]
.sym 107711 VexRiscv._zz_198_
.sym 107712 VexRiscv._zz_130_[1]
.sym 107715 VexRiscv._zz_198_
.sym 107716 VexRiscv._zz_130_[5]
.sym 107719 basesoc_vexriscv_ibus_adr[26]
.sym 107720 basesoc_vexriscv_dbus_adr[26]
.sym 107721 grant
.sym 107723 $abc$38792$n56
.sym 107724 $abc$38792$n3562_1
.sym 107725 $abc$38792$n5098_1
.sym 107726 $abc$38792$n5099
.sym 107727 VexRiscv._zz_198_
.sym 107728 VexRiscv.decode_to_execute_RS2[11]
.sym 107731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 107732 $abc$38792$n3932
.sym 107733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 107734 $abc$38792$n3933
.sym 107735 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 107736 VexRiscv.CsrPlugin_mepc[27]
.sym 107737 $abc$38792$n3935
.sym 107739 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 107743 cas_leds[0]
.sym 107747 VexRiscv._zz_198_
.sym 107748 VexRiscv.decode_to_execute_RS2[14]
.sym 107751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 107755 VexRiscv._zz_198_
.sym 107756 VexRiscv.decode_to_execute_RS2[20]
.sym 107759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 107763 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 107767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 107771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 107779 VexRiscv._zz_90_
.sym 107780 VexRiscv.execute_arbitration_isValid
.sym 107781 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 107784 VexRiscv._zz_198_
.sym 107785 $abc$38792$n4501
.sym 107787 VexRiscv.decode_to_execute_RS2[30]
.sym 107788 VexRiscv.decode_to_execute_RS2[31]
.sym 107789 VexRiscv._zz_171_[1]
.sym 107790 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 107791 $abc$38792$n3390_1
.sym 107792 $abc$38792$n3386_1
.sym 107793 VexRiscv._zz_313_
.sym 107794 VexRiscv._zz_321_
.sym 107795 VexRiscv._zz_198_
.sym 107796 VexRiscv.decode_to_execute_RS2[26]
.sym 107799 VexRiscv._zz_36_[11]
.sym 107803 $abc$38792$n3386_1
.sym 107804 $abc$38792$n3390_1
.sym 107805 VexRiscv._zz_313_
.sym 107806 VexRiscv._zz_321_
.sym 107807 VexRiscv._zz_171_[0]
.sym 107811 VexRiscv._zz_41_[14]
.sym 107815 VexRiscv._zz_323_[10]
.sym 107816 $abc$38792$n4145
.sym 107817 $abc$38792$n149
.sym 107819 VexRiscv._zz_323_[11]
.sym 107820 $abc$38792$n4148
.sym 107821 $abc$38792$n149
.sym 107823 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 107824 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 107825 $abc$38792$n151
.sym 107827 $abc$38792$n3431
.sym 107828 $abc$38792$n3427_1
.sym 107829 $abc$38792$n149
.sym 107831 VexRiscv._zz_323_[1]
.sym 107832 $abc$38792$n4118
.sym 107833 $abc$38792$n149
.sym 107835 VexRiscv._zz_323_[17]
.sym 107836 $abc$38792$n4166
.sym 107837 $abc$38792$n149
.sym 107839 $abc$38792$n3431
.sym 107840 $abc$38792$n3427_1
.sym 107841 $abc$38792$n149
.sym 107842 $abc$38792$n3456
.sym 107843 VexRiscv._zz_323_[8]
.sym 107848 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 107852 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 107853 $PACKER_VCC_NET
.sym 107856 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 107857 $PACKER_VCC_NET
.sym 107858 $auto$alumacc.cc:474:replace_alu$3912.C[3]
.sym 107860 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 107861 $PACKER_VCC_NET
.sym 107862 $auto$alumacc.cc:474:replace_alu$3912.C[4]
.sym 107863 $abc$38792$n3426_1
.sym 107864 $abc$38792$n3482
.sym 107867 $abc$38792$n3809
.sym 107868 $abc$38792$n3525_1
.sym 107871 $abc$38792$n3809
.sym 107875 $abc$38792$n2423
.sym 107876 $abc$38792$n3524_1
.sym 107877 $abc$38792$n3812
.sym 107879 VexRiscv._zz_323_[17]
.sym 107883 basesoc_timer0_value[14]
.sym 107887 basesoc_ctrl_bus_errors[2]
.sym 107888 $abc$38792$n3665
.sym 107889 $abc$38792$n5071_1
.sym 107891 basesoc_ctrl_bus_errors[26]
.sym 107892 $abc$38792$n3661
.sym 107893 $abc$38792$n5070_1
.sym 107894 $abc$38792$n5072_1
.sym 107895 cas_g_n
.sym 107899 basesoc_timer0_value[13]
.sym 107903 $abc$38792$n3579_1
.sym 107904 $abc$38792$n3574_1
.sym 107905 $abc$38792$n147
.sym 107907 basesoc_timer0_value[30]
.sym 107911 $abc$38792$n3661
.sym 107912 basesoc_ctrl_bus_errors[25]
.sym 107913 $abc$38792$n66
.sym 107914 $abc$38792$n3564_1
.sym 107915 $abc$38792$n3661
.sym 107916 basesoc_ctrl_bus_errors[30]
.sym 107917 $abc$38792$n3658
.sym 107918 basesoc_ctrl_bus_errors[22]
.sym 107919 $abc$38792$n3575_1
.sym 107920 $abc$38792$n3576_1
.sym 107921 $abc$38792$n3577_1
.sym 107922 $abc$38792$n3578_1
.sym 107923 $abc$38792$n3658
.sym 107924 basesoc_ctrl_bus_errors[20]
.sym 107925 $abc$38792$n64
.sym 107926 $abc$38792$n3564_1
.sym 107927 basesoc_ctrl_bus_errors[20]
.sym 107928 basesoc_ctrl_bus_errors[21]
.sym 107929 basesoc_ctrl_bus_errors[22]
.sym 107930 basesoc_ctrl_bus_errors[23]
.sym 107931 basesoc_ctrl_bus_errors[28]
.sym 107932 basesoc_ctrl_bus_errors[29]
.sym 107933 basesoc_ctrl_bus_errors[30]
.sym 107934 basesoc_ctrl_bus_errors[31]
.sym 107935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 107939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 107944 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 107949 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 107953 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 107954 $auto$alumacc.cc:474:replace_alu$3927.C[2]
.sym 107956 $PACKER_VCC_NET
.sym 107957 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 107959 VexRiscv._zz_204_
.sym 107960 $abc$38792$n3812
.sym 107963 VexRiscv._zz_323_[10]
.sym 107967 VexRiscv._zz_323_[1]
.sym 107971 VexRiscv._zz_323_[6]
.sym 107975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 107979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 107983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 107987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 107991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 107995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 107999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 108003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 108007 VexRiscv._zz_196_[14]
.sym 108008 VexRiscv._zz_195_[14]
.sym 108009 VexRiscv._zz_196_[32]
.sym 108011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 108015 VexRiscv._zz_196_[13]
.sym 108016 VexRiscv._zz_195_[13]
.sym 108017 VexRiscv._zz_196_[32]
.sym 108019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 108023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 108024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 108025 $abc$38792$n3383_1
.sym 108027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 108031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 108032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 108033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 108035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 108036 VexRiscv.memory_arbitration_isValid
.sym 108037 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 108039 VexRiscv._zz_196_[15]
.sym 108040 VexRiscv._zz_195_[15]
.sym 108041 VexRiscv._zz_196_[32]
.sym 108043 $abc$38792$n4617_1
.sym 108044 $abc$38792$n4616
.sym 108045 VexRiscv._zz_321_
.sym 108047 $abc$38792$n4623_1
.sym 108048 $abc$38792$n4622
.sym 108049 VexRiscv._zz_321_
.sym 108051 $abc$38792$n4614
.sym 108052 $abc$38792$n4613_1
.sym 108053 VexRiscv._zz_321_
.sym 108055 VexRiscv._zz_195_[13]
.sym 108056 VexRiscv._zz_195_[14]
.sym 108057 VexRiscv._zz_313_
.sym 108059 VexRiscv._zz_195_[15]
.sym 108060 VexRiscv._zz_195_[16]
.sym 108061 VexRiscv._zz_313_
.sym 108063 $abc$38792$n4620
.sym 108064 $abc$38792$n4619_1
.sym 108065 VexRiscv._zz_321_
.sym 108067 VexRiscv._zz_195_[14]
.sym 108068 VexRiscv._zz_195_[15]
.sym 108069 VexRiscv._zz_313_
.sym 108071 $abc$38792$n3511
.sym 108072 $abc$38792$n3512
.sym 108075 $abc$38792$n4408
.sym 108076 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 108077 $abc$38792$n4353
.sym 108079 VexRiscv._zz_323_[27]
.sym 108083 $abc$38792$n3474
.sym 108084 $abc$38792$n3470
.sym 108085 $abc$38792$n3478
.sym 108086 VexRiscv.CsrPlugin_interrupt_valid
.sym 108087 VexRiscv._zz_195_[16]
.sym 108088 VexRiscv._zz_195_[17]
.sym 108089 VexRiscv._zz_313_
.sym 108091 VexRiscv._zz_323_[29]
.sym 108095 VexRiscv.CsrPlugin_mepc[14]
.sym 108096 VexRiscv.lastStagePc[14]
.sym 108097 $abc$38792$n2482
.sym 108099 $abc$38792$n4382
.sym 108100 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 108101 $abc$38792$n4353
.sym 108103 VexRiscv.lastStageIsFiring
.sym 108104 VexRiscv._zz_51_
.sym 108115 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 108119 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 108123 VexRiscv.lastStageIsFiring
.sym 108124 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 108143 $abc$38792$n2180
.sym 108144 basesoc_uart_phy_tx_bitcount[1]
.sym 108168 basesoc_uart_phy_tx_bitcount[0]
.sym 108173 basesoc_uart_phy_tx_bitcount[1]
.sym 108177 basesoc_uart_phy_tx_bitcount[2]
.sym 108178 $auto$alumacc.cc:474:replace_alu$3837.C[2]
.sym 108181 basesoc_uart_phy_tx_bitcount[3]
.sym 108182 $auto$alumacc.cc:474:replace_alu$3837.C[3]
.sym 108183 basesoc_uart_phy_tx_bitcount[1]
.sym 108184 basesoc_uart_phy_tx_bitcount[2]
.sym 108185 basesoc_uart_phy_tx_bitcount[3]
.sym 108187 $abc$38792$n2180
.sym 108188 $abc$38792$n5908
.sym 108191 cas_b_n
.sym 108195 $abc$38792$n2180
.sym 108196 $abc$38792$n5906
.sym 108239 basesoc_adr[10]
.sym 108240 basesoc_adr[9]
.sym 108241 $abc$38792$n3687
.sym 108255 basesoc_adr[9]
.sym 108256 basesoc_adr[10]
.sym 108257 $abc$38792$n3687
.sym 108259 basesoc_vexriscv_ibus_adr[1]
.sym 108263 $abc$38792$n2984
.sym 108264 basesoc_vexriscv_ibus_adr[0]
.sym 108265 $abc$38792$n3812
.sym 108267 basesoc_adr[13]
.sym 108268 basesoc_adr[12]
.sym 108269 basesoc_adr[11]
.sym 108271 $abc$38792$n3355_1
.sym 108272 basesoc_vexriscv_ibus_adr[0]
.sym 108273 basesoc_vexriscv_ibus_adr[1]
.sym 108274 basesoc_vexriscv_ibus_adr[2]
.sym 108275 array_muxed0[12]
.sym 108279 array_muxed0[11]
.sym 108283 basesoc_adr[12]
.sym 108284 basesoc_adr[11]
.sym 108285 $abc$38792$n3549_1
.sym 108287 basesoc_adr[13]
.sym 108288 basesoc_adr[9]
.sym 108289 basesoc_adr[10]
.sym 108291 basesoc_adr[12]
.sym 108292 basesoc_adr[11]
.sym 108295 basesoc_adr[13]
.sym 108296 basesoc_adr[9]
.sym 108297 basesoc_adr[10]
.sym 108298 $abc$38792$n3594_1
.sym 108299 spiflash_bus_dat_r[8]
.sym 108300 slave_sel_r[1]
.sym 108301 $abc$38792$n6130_1
.sym 108303 spiflash_bus_dat_r[15]
.sym 108304 slave_sel_r[1]
.sym 108305 $abc$38792$n6144_1
.sym 108307 spiflash_bus_dat_r[20]
.sym 108308 slave_sel_r[1]
.sym 108309 $abc$38792$n6154_1
.sym 108311 $abc$38792$n6127_1
.sym 108312 $abc$38792$n6128_1
.sym 108315 spiflash_bus_dat_r[31]
.sym 108316 slave_sel_r[1]
.sym 108317 $abc$38792$n6176_1
.sym 108319 spiflash_bus_dat_r[13]
.sym 108320 slave_sel_r[1]
.sym 108321 $abc$38792$n6140_1
.sym 108323 spiflash_bus_dat_r[14]
.sym 108324 slave_sel_r[1]
.sym 108325 $abc$38792$n6142_1
.sym 108327 slave_sel[0]
.sym 108331 $abc$38792$n3549_1
.sym 108332 $abc$38792$n3594_1
.sym 108335 basesoc_bus_wishbone_dat_r[7]
.sym 108336 slave_sel_r[0]
.sym 108337 spiflash_bus_dat_r[7]
.sym 108338 slave_sel_r[1]
.sym 108339 array_muxed0[10]
.sym 108343 basesoc_adr[4]
.sym 108344 basesoc_adr[2]
.sym 108345 basesoc_adr[3]
.sym 108346 $abc$38792$n3568_1
.sym 108347 basesoc_adr[1]
.sym 108348 basesoc_adr[0]
.sym 108351 $abc$38792$n3692_1
.sym 108352 $abc$38792$n3547_1
.sym 108353 csrbankarray_csrbank2_bitbang0_w[2]
.sym 108355 $abc$38792$n3547_1
.sym 108356 csrbankarray_csrbank2_bitbang0_w[0]
.sym 108357 $abc$38792$n5051_1
.sym 108358 $abc$38792$n3692_1
.sym 108359 $abc$38792$n5073
.sym 108360 $abc$38792$n5069_1
.sym 108361 $abc$38792$n3548_1
.sym 108363 $abc$38792$n6095_1
.sym 108364 $abc$38792$n6096_1
.sym 108367 $abc$38792$n3309
.sym 108368 $abc$38792$n3685
.sym 108369 $abc$38792$n3692
.sym 108370 csrbankarray_sel_r
.sym 108371 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 108372 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 108373 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 108374 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 108375 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 108376 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 108377 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 108378 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 108379 $abc$38792$n3685
.sym 108380 $abc$38792$n3692
.sym 108381 $abc$38792$n3309
.sym 108382 csrbankarray_sel_r
.sym 108383 $abc$38792$n3546_1
.sym 108384 $abc$38792$n3621_1
.sym 108385 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 108387 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 108388 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 108389 $abc$38792$n6089_1
.sym 108390 $abc$38792$n6090_1
.sym 108391 $abc$38792$n3931_1
.sym 108392 $abc$38792$n3932
.sym 108393 $abc$38792$n3933
.sym 108394 $abc$38792$n3975
.sym 108395 $abc$38792$n3931_1
.sym 108396 $abc$38792$n3932
.sym 108397 $abc$38792$n3933
.sym 108398 $abc$38792$n3941
.sym 108399 $abc$38792$n6319_1
.sym 108400 $abc$38792$n6318_1
.sym 108401 $abc$38792$n3931_1
.sym 108403 $abc$38792$n3931_1
.sym 108404 $abc$38792$n3932
.sym 108405 $abc$38792$n3933
.sym 108406 $abc$38792$n4099_1
.sym 108407 $abc$38792$n11
.sym 108411 $abc$38792$n3931_1
.sym 108412 $abc$38792$n3932
.sym 108413 $abc$38792$n3933
.sym 108414 $abc$38792$n3946_1
.sym 108415 $abc$38792$n62
.sym 108416 $abc$38792$n3564_1
.sym 108417 $abc$38792$n3562_1
.sym 108418 basesoc_ctrl_storage[2]
.sym 108419 $abc$38792$n3931_1
.sym 108420 $abc$38792$n3932
.sym 108421 $abc$38792$n3933
.sym 108422 $abc$38792$n3970
.sym 108423 $abc$38792$n6320_1
.sym 108424 $abc$38792$n3225
.sym 108425 $abc$38792$n3822
.sym 108427 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 108428 $abc$38792$n3931_1
.sym 108429 $abc$38792$n3822
.sym 108430 $abc$38792$n3943_1
.sym 108431 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 108432 $abc$38792$n3931_1
.sym 108433 $abc$38792$n3822
.sym 108434 $abc$38792$n3948
.sym 108435 $abc$38792$n3219
.sym 108436 $abc$38792$n3822
.sym 108437 $abc$38792$n3945
.sym 108438 $abc$38792$n3947
.sym 108439 $abc$38792$n3231
.sym 108440 $abc$38792$n3822
.sym 108441 $abc$38792$n3969
.sym 108442 $abc$38792$n3971
.sym 108443 $abc$38792$n3216
.sym 108444 $abc$38792$n3822
.sym 108445 $abc$38792$n3940_1
.sym 108446 $abc$38792$n3942
.sym 108447 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 108448 $abc$38792$n3931_1
.sym 108449 $abc$38792$n3822
.sym 108450 $abc$38792$n3972
.sym 108451 $abc$38792$n3234
.sym 108452 $abc$38792$n3822
.sym 108453 $abc$38792$n3974
.sym 108454 $abc$38792$n3976
.sym 108455 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 108456 $abc$38792$n3931_1
.sym 108457 $abc$38792$n3822
.sym 108458 $abc$38792$n3953_1
.sym 108459 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 108460 $abc$38792$n3931_1
.sym 108461 $abc$38792$n3822
.sym 108462 $abc$38792$n4014_1
.sym 108463 $abc$38792$n6329_1
.sym 108464 $abc$38792$n6328_1
.sym 108465 $abc$38792$n3931_1
.sym 108467 $abc$38792$n3931_1
.sym 108468 $abc$38792$n3932
.sym 108469 $abc$38792$n3933
.sym 108470 $abc$38792$n3934_1
.sym 108471 $abc$38792$n3931_1
.sym 108472 $abc$38792$n3932
.sym 108473 $abc$38792$n3933
.sym 108474 $abc$38792$n4017_1
.sym 108475 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 108476 $abc$38792$n3931_1
.sym 108477 $abc$38792$n3822
.sym 108478 $abc$38792$n3977
.sym 108479 $abc$38792$n3931_1
.sym 108480 $abc$38792$n3932
.sym 108481 $abc$38792$n3933
.sym 108482 $abc$38792$n3951
.sym 108483 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 108484 $abc$38792$n3931_1
.sym 108485 $abc$38792$n3937_1
.sym 108487 $abc$38792$n6325_1
.sym 108488 $abc$38792$n3228
.sym 108489 $abc$38792$n3822
.sym 108491 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 108492 $abc$38792$n3932
.sym 108493 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 108494 $abc$38792$n3933
.sym 108495 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 108496 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 108497 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108498 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108499 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 108503 $abc$38792$n3222
.sym 108504 $abc$38792$n3822
.sym 108505 $abc$38792$n3950
.sym 108506 $abc$38792$n3952_1
.sym 108507 $abc$38792$n6330
.sym 108508 $abc$38792$n3237
.sym 108509 $abc$38792$n3822
.sym 108511 $abc$38792$n3930
.sym 108512 $abc$38792$n3936
.sym 108513 $abc$38792$n3938
.sym 108514 $abc$38792$n3822
.sym 108515 basesoc_vexriscv_ibus_adr[27]
.sym 108516 basesoc_vexriscv_dbus_adr[27]
.sym 108517 grant
.sym 108519 $abc$38792$n4965_1
.sym 108520 basesoc_timer0_value_status[13]
.sym 108523 $abc$38792$n4380
.sym 108524 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 108525 $abc$38792$n4353
.sym 108527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 108528 $abc$38792$n3932
.sym 108529 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 108530 $abc$38792$n3933
.sym 108531 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 108532 $abc$38792$n3725_1
.sym 108535 serial_rx
.sym 108539 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 108543 $abc$38792$n82
.sym 108547 multiregimpl0_regs0
.sym 108551 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 108555 $abc$38792$n4965_1
.sym 108556 basesoc_timer0_value_status[14]
.sym 108559 $abc$38792$n4961_1
.sym 108560 basesoc_timer0_value_status[22]
.sym 108561 $abc$38792$n5035_1
.sym 108562 $abc$38792$n5033_1
.sym 108563 VexRiscv._zz_239_
.sym 108567 $abc$38792$n3822
.sym 108568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 108571 basesoc_timer0_value_status[6]
.sym 108572 $abc$38792$n4962
.sym 108573 $abc$38792$n4970
.sym 108574 basesoc_timer0_value_status[30]
.sym 108575 $abc$38792$n3822
.sym 108576 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 108579 $abc$38792$n3660
.sym 108580 basesoc_timer0_reload_storage[22]
.sym 108581 $abc$38792$n6457
.sym 108582 $abc$38792$n5039_1
.sym 108584 spiflash_counter[0]
.sym 108589 spiflash_counter[1]
.sym 108593 spiflash_counter[2]
.sym 108594 $auto$alumacc.cc:474:replace_alu$3933.C[2]
.sym 108597 spiflash_counter[3]
.sym 108598 $auto$alumacc.cc:474:replace_alu$3933.C[3]
.sym 108601 spiflash_counter[4]
.sym 108602 $auto$alumacc.cc:474:replace_alu$3933.C[4]
.sym 108605 spiflash_counter[5]
.sym 108606 $auto$alumacc.cc:474:replace_alu$3933.C[5]
.sym 108609 spiflash_counter[6]
.sym 108610 $auto$alumacc.cc:474:replace_alu$3933.C[6]
.sym 108613 spiflash_counter[7]
.sym 108614 $auto$alumacc.cc:474:replace_alu$3933.C[7]
.sym 108616 $PACKER_VCC_NET
.sym 108617 spiflash_counter[0]
.sym 108619 $abc$38792$n5131_1
.sym 108620 $abc$38792$n5616
.sym 108623 $abc$38792$n5131_1
.sym 108624 $abc$38792$n5612
.sym 108627 $abc$38792$n5131_1
.sym 108628 $abc$38792$n5620
.sym 108631 $abc$38792$n5131_1
.sym 108632 $abc$38792$n5618
.sym 108635 $abc$38792$n3696
.sym 108636 sys_rst
.sym 108637 $abc$38792$n3698
.sym 108639 $abc$38792$n5131_1
.sym 108640 $abc$38792$n5622
.sym 108643 $abc$38792$n5608
.sym 108644 $abc$38792$n3698
.sym 108645 $abc$38792$n5128_1
.sym 108648 VexRiscv._zz_198_
.sym 108649 $abc$38792$n4501
.sym 108653 $abc$38792$n4503
.sym 108654 $auto$alumacc.cc:474:replace_alu$3891.C[1]
.sym 108657 $abc$38792$n4505
.sym 108658 $auto$alumacc.cc:474:replace_alu$3891.C[2]
.sym 108661 $abc$38792$n4507
.sym 108662 $auto$alumacc.cc:474:replace_alu$3891.C[3]
.sym 108665 $abc$38792$n4509
.sym 108666 $auto$alumacc.cc:474:replace_alu$3891.C[4]
.sym 108669 $abc$38792$n4511
.sym 108670 $auto$alumacc.cc:474:replace_alu$3891.C[5]
.sym 108673 $abc$38792$n4513
.sym 108674 $auto$alumacc.cc:474:replace_alu$3891.C[6]
.sym 108677 $abc$38792$n4515
.sym 108678 $auto$alumacc.cc:474:replace_alu$3891.C[7]
.sym 108681 $abc$38792$n4517
.sym 108682 $auto$alumacc.cc:474:replace_alu$3891.C[8]
.sym 108685 $abc$38792$n4519
.sym 108686 $auto$alumacc.cc:474:replace_alu$3891.C[9]
.sym 108689 $abc$38792$n4521
.sym 108690 $auto$alumacc.cc:474:replace_alu$3891.C[10]
.sym 108693 $abc$38792$n4523
.sym 108694 $auto$alumacc.cc:474:replace_alu$3891.C[11]
.sym 108697 $abc$38792$n4525
.sym 108698 $auto$alumacc.cc:474:replace_alu$3891.C[12]
.sym 108701 $abc$38792$n4527
.sym 108702 $auto$alumacc.cc:474:replace_alu$3891.C[13]
.sym 108705 $abc$38792$n4529
.sym 108706 $auto$alumacc.cc:474:replace_alu$3891.C[14]
.sym 108709 $abc$38792$n4531
.sym 108710 $auto$alumacc.cc:474:replace_alu$3891.C[15]
.sym 108713 $abc$38792$n4533
.sym 108714 $auto$alumacc.cc:474:replace_alu$3891.C[16]
.sym 108717 $abc$38792$n4535
.sym 108718 $auto$alumacc.cc:474:replace_alu$3891.C[17]
.sym 108721 $abc$38792$n4537
.sym 108722 $auto$alumacc.cc:474:replace_alu$3891.C[18]
.sym 108725 $abc$38792$n4539
.sym 108726 $auto$alumacc.cc:474:replace_alu$3891.C[19]
.sym 108729 $abc$38792$n4541
.sym 108730 $auto$alumacc.cc:474:replace_alu$3891.C[20]
.sym 108733 $abc$38792$n4543
.sym 108734 $auto$alumacc.cc:474:replace_alu$3891.C[21]
.sym 108737 $abc$38792$n4545
.sym 108738 $auto$alumacc.cc:474:replace_alu$3891.C[22]
.sym 108741 $abc$38792$n4547
.sym 108742 $auto$alumacc.cc:474:replace_alu$3891.C[23]
.sym 108745 $abc$38792$n4549
.sym 108746 $auto$alumacc.cc:474:replace_alu$3891.C[24]
.sym 108749 $abc$38792$n4551
.sym 108750 $auto$alumacc.cc:474:replace_alu$3891.C[25]
.sym 108753 $abc$38792$n4553
.sym 108754 $auto$alumacc.cc:474:replace_alu$3891.C[26]
.sym 108757 $abc$38792$n4555
.sym 108758 $auto$alumacc.cc:474:replace_alu$3891.C[27]
.sym 108761 $abc$38792$n4557
.sym 108762 $auto$alumacc.cc:474:replace_alu$3891.C[28]
.sym 108765 $abc$38792$n4559
.sym 108766 $auto$alumacc.cc:474:replace_alu$3891.C[29]
.sym 108769 $abc$38792$n4561
.sym 108770 $auto$alumacc.cc:474:replace_alu$3891.C[30]
.sym 108773 $abc$38792$n4563
.sym 108774 $auto$alumacc.cc:474:replace_alu$3891.C[31]
.sym 108775 VexRiscv._zz_323_[18]
.sym 108776 $abc$38792$n4169
.sym 108777 $abc$38792$n149
.sym 108779 VexRiscv._zz_323_[9]
.sym 108780 $abc$38792$n4142
.sym 108781 $abc$38792$n149
.sym 108783 VexRiscv._zz_323_[28]
.sym 108784 $abc$38792$n4199
.sym 108785 $abc$38792$n149
.sym 108787 VexRiscv._zz_323_[30]
.sym 108788 $abc$38792$n4205
.sym 108789 $abc$38792$n149
.sym 108791 VexRiscv._zz_323_[7]
.sym 108792 $abc$38792$n4136
.sym 108793 $abc$38792$n149
.sym 108795 VexRiscv._zz_323_[31]
.sym 108796 $abc$38792$n4208
.sym 108797 $abc$38792$n149
.sym 108799 VexRiscv._zz_323_[29]
.sym 108800 $abc$38792$n4202
.sym 108801 $abc$38792$n149
.sym 108803 VexRiscv._zz_323_[8]
.sym 108804 $abc$38792$n4139
.sym 108805 $abc$38792$n149
.sym 108807 VexRiscv._zz_323_[20]
.sym 108808 $abc$38792$n4175
.sym 108809 $abc$38792$n149
.sym 108811 VexRiscv._zz_323_[19]
.sym 108812 $abc$38792$n4172
.sym 108813 $abc$38792$n149
.sym 108815 basesoc_ctrl_bus_errors[4]
.sym 108816 basesoc_ctrl_bus_errors[5]
.sym 108817 basesoc_ctrl_bus_errors[6]
.sym 108818 basesoc_ctrl_bus_errors[7]
.sym 108819 VexRiscv._zz_323_[21]
.sym 108820 $abc$38792$n4178
.sym 108821 $abc$38792$n149
.sym 108823 VexRiscv._zz_323_[22]
.sym 108824 $abc$38792$n4181
.sym 108825 $abc$38792$n149
.sym 108827 VexRiscv._zz_323_[24]
.sym 108828 $abc$38792$n4187
.sym 108829 $abc$38792$n149
.sym 108831 VexRiscv._zz_323_[23]
.sym 108832 $abc$38792$n4184
.sym 108833 $abc$38792$n149
.sym 108835 basesoc_ctrl_bus_errors[6]
.sym 108836 $abc$38792$n3665
.sym 108837 $abc$38792$n5096
.sym 108839 basesoc_ctrl_bus_errors[9]
.sym 108840 $abc$38792$n3655
.sym 108841 $abc$38792$n5065_1
.sym 108843 $abc$38792$n3580_1
.sym 108844 $abc$38792$n3581_1
.sym 108845 $abc$38792$n3582_1
.sym 108846 $abc$38792$n3583_1
.sym 108847 $abc$38792$n3655
.sym 108848 basesoc_ctrl_bus_errors[14]
.sym 108849 $abc$38792$n68
.sym 108850 $abc$38792$n3564_1
.sym 108851 $abc$38792$n9
.sym 108855 basesoc_ctrl_bus_errors[8]
.sym 108856 basesoc_ctrl_bus_errors[9]
.sym 108857 basesoc_ctrl_bus_errors[10]
.sym 108858 basesoc_ctrl_bus_errors[11]
.sym 108859 basesoc_ctrl_storage[17]
.sym 108860 $abc$38792$n3567_1
.sym 108861 $abc$38792$n5064_1
.sym 108862 $abc$38792$n5066_1
.sym 108863 basesoc_ctrl_bus_errors[12]
.sym 108864 basesoc_ctrl_bus_errors[13]
.sym 108865 basesoc_ctrl_bus_errors[14]
.sym 108866 basesoc_ctrl_bus_errors[15]
.sym 108867 basesoc_ctrl_bus_errors[0]
.sym 108868 basesoc_ctrl_bus_errors[1]
.sym 108869 basesoc_ctrl_bus_errors[2]
.sym 108870 basesoc_ctrl_bus_errors[3]
.sym 108871 VexRiscv._zz_323_[20]
.sym 108875 VexRiscv._zz_323_[9]
.sym 108879 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 108880 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 108881 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108882 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108883 $abc$38792$n13
.sym 108887 $abc$38792$n3658
.sym 108888 basesoc_ctrl_bus_errors[17]
.sym 108889 $abc$38792$n78
.sym 108890 $abc$38792$n3570_1
.sym 108891 basesoc_ctrl_bus_errors[24]
.sym 108892 basesoc_ctrl_bus_errors[25]
.sym 108893 basesoc_ctrl_bus_errors[26]
.sym 108894 basesoc_ctrl_bus_errors[27]
.sym 108895 $abc$38792$n5
.sym 108899 VexRiscv._zz_323_[30]
.sym 108903 VexRiscv._zz_323_[0]
.sym 108907 VexRiscv._zz_323_[19]
.sym 108911 $abc$38792$n11
.sym 108915 VexRiscv._zz_323_[7]
.sym 108919 VexRiscv._zz_323_[22]
.sym 108923 VexRiscv._zz_323_[18]
.sym 108927 VexRiscv._zz_323_[21]
.sym 108931 VexRiscv._zz_323_[23]
.sym 108936 VexRiscv._zz_194_[31]
.sym 108937 $abc$38792$n7425
.sym 108940 VexRiscv._zz_195_[1]
.sym 108941 $abc$38792$n7426
.sym 108942 $auto$alumacc.cc:474:replace_alu$3921.C[1]
.sym 108944 VexRiscv._zz_195_[2]
.sym 108945 $abc$38792$n7427
.sym 108946 $auto$alumacc.cc:474:replace_alu$3921.C[2]
.sym 108948 VexRiscv._zz_195_[3]
.sym 108949 $abc$38792$n7428
.sym 108950 $auto$alumacc.cc:474:replace_alu$3921.C[3]
.sym 108952 VexRiscv._zz_195_[4]
.sym 108953 $abc$38792$n7429
.sym 108954 $auto$alumacc.cc:474:replace_alu$3921.C[4]
.sym 108956 VexRiscv._zz_195_[5]
.sym 108957 $abc$38792$n7430
.sym 108958 $auto$alumacc.cc:474:replace_alu$3921.C[5]
.sym 108960 VexRiscv._zz_195_[6]
.sym 108961 $abc$38792$n7431
.sym 108962 $auto$alumacc.cc:474:replace_alu$3921.C[6]
.sym 108964 VexRiscv._zz_195_[7]
.sym 108965 $abc$38792$n7432
.sym 108966 $auto$alumacc.cc:474:replace_alu$3921.C[7]
.sym 108968 VexRiscv._zz_195_[8]
.sym 108969 $abc$38792$n7433
.sym 108970 $auto$alumacc.cc:474:replace_alu$3921.C[8]
.sym 108972 VexRiscv._zz_195_[9]
.sym 108973 $abc$38792$n7434
.sym 108974 $auto$alumacc.cc:474:replace_alu$3921.C[9]
.sym 108976 VexRiscv._zz_195_[10]
.sym 108977 $abc$38792$n7435
.sym 108978 $auto$alumacc.cc:474:replace_alu$3921.C[10]
.sym 108980 VexRiscv._zz_195_[11]
.sym 108981 $abc$38792$n7436
.sym 108982 $auto$alumacc.cc:474:replace_alu$3921.C[11]
.sym 108984 VexRiscv._zz_195_[12]
.sym 108985 $abc$38792$n7437
.sym 108986 $auto$alumacc.cc:474:replace_alu$3921.C[12]
.sym 108988 VexRiscv._zz_195_[13]
.sym 108989 $abc$38792$n7438
.sym 108990 $auto$alumacc.cc:474:replace_alu$3921.C[13]
.sym 108992 VexRiscv._zz_195_[14]
.sym 108993 $abc$38792$n7439
.sym 108994 $auto$alumacc.cc:474:replace_alu$3921.C[14]
.sym 108996 VexRiscv._zz_195_[15]
.sym 108997 $abc$38792$n7440
.sym 108998 $auto$alumacc.cc:474:replace_alu$3921.C[15]
.sym 109000 VexRiscv._zz_195_[16]
.sym 109001 $abc$38792$n7441
.sym 109002 $auto$alumacc.cc:474:replace_alu$3921.C[16]
.sym 109004 VexRiscv._zz_195_[17]
.sym 109005 $abc$38792$n7442
.sym 109006 $auto$alumacc.cc:474:replace_alu$3921.C[17]
.sym 109008 VexRiscv._zz_195_[18]
.sym 109009 $abc$38792$n7443
.sym 109010 $auto$alumacc.cc:474:replace_alu$3921.C[18]
.sym 109012 VexRiscv._zz_195_[19]
.sym 109013 $abc$38792$n7444
.sym 109014 $auto$alumacc.cc:474:replace_alu$3921.C[19]
.sym 109016 VexRiscv._zz_195_[20]
.sym 109017 $abc$38792$n7445
.sym 109018 $auto$alumacc.cc:474:replace_alu$3921.C[20]
.sym 109020 VexRiscv._zz_195_[21]
.sym 109021 $abc$38792$n7446
.sym 109022 $auto$alumacc.cc:474:replace_alu$3921.C[21]
.sym 109024 VexRiscv._zz_195_[22]
.sym 109025 $abc$38792$n7447
.sym 109026 $auto$alumacc.cc:474:replace_alu$3921.C[22]
.sym 109028 VexRiscv._zz_195_[23]
.sym 109029 $abc$38792$n7448
.sym 109030 $auto$alumacc.cc:474:replace_alu$3921.C[23]
.sym 109032 VexRiscv._zz_195_[24]
.sym 109033 $abc$38792$n7449
.sym 109034 $auto$alumacc.cc:474:replace_alu$3921.C[24]
.sym 109036 VexRiscv._zz_195_[25]
.sym 109037 $abc$38792$n7450
.sym 109038 $auto$alumacc.cc:474:replace_alu$3921.C[25]
.sym 109040 VexRiscv._zz_195_[26]
.sym 109041 $abc$38792$n7451
.sym 109042 $auto$alumacc.cc:474:replace_alu$3921.C[26]
.sym 109044 VexRiscv._zz_195_[27]
.sym 109045 $abc$38792$n7452
.sym 109046 $auto$alumacc.cc:474:replace_alu$3921.C[27]
.sym 109048 VexRiscv._zz_195_[28]
.sym 109049 $abc$38792$n7453
.sym 109050 $auto$alumacc.cc:474:replace_alu$3921.C[28]
.sym 109052 VexRiscv._zz_195_[29]
.sym 109053 $abc$38792$n7454
.sym 109054 $auto$alumacc.cc:474:replace_alu$3921.C[29]
.sym 109056 VexRiscv._zz_195_[30]
.sym 109057 $abc$38792$n7455
.sym 109058 $auto$alumacc.cc:474:replace_alu$3921.C[30]
.sym 109060 VexRiscv._zz_195_[31]
.sym 109061 $abc$38792$n7456
.sym 109062 $auto$alumacc.cc:474:replace_alu$3921.C[31]
.sym 109064 VexRiscv._zz_195_[32]
.sym 109065 $PACKER_VCC_NET
.sym 109066 $auto$alumacc.cc:474:replace_alu$3921.C[32]
.sym 109067 VexRiscv._zz_323_[28]
.sym 109071 VexRiscv._zz_196_[30]
.sym 109072 VexRiscv._zz_195_[30]
.sym 109073 VexRiscv._zz_196_[32]
.sym 109075 VexRiscv._zz_196_[5]
.sym 109076 VexRiscv._zz_195_[5]
.sym 109077 VexRiscv._zz_196_[32]
.sym 109079 VexRiscv._zz_196_[27]
.sym 109080 VexRiscv._zz_195_[27]
.sym 109081 VexRiscv._zz_196_[32]
.sym 109083 VexRiscv._zz_196_[29]
.sym 109084 VexRiscv._zz_195_[29]
.sym 109085 VexRiscv._zz_196_[32]
.sym 109087 $abc$38792$n3509
.sym 109088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 109091 VexRiscv._zz_196_[26]
.sym 109092 VexRiscv._zz_195_[26]
.sym 109093 VexRiscv._zz_196_[32]
.sym 109095 VexRiscv._zz_196_[19]
.sym 109096 VexRiscv._zz_195_[19]
.sym 109097 VexRiscv._zz_196_[32]
.sym 109099 VexRiscv._zz_196_[17]
.sym 109100 VexRiscv._zz_195_[17]
.sym 109101 VexRiscv._zz_196_[32]
.sym 109103 VexRiscv._zz_195_[18]
.sym 109104 VexRiscv._zz_195_[19]
.sym 109105 VexRiscv._zz_313_
.sym 109107 VexRiscv._zz_195_[6]
.sym 109108 VexRiscv._zz_195_[7]
.sym 109109 VexRiscv._zz_313_
.sym 109111 VexRiscv._zz_195_[31]
.sym 109112 VexRiscv._zz_195_[32]
.sym 109113 VexRiscv._zz_313_
.sym 109115 $abc$38792$n4629_1
.sym 109116 $abc$38792$n4628
.sym 109117 VexRiscv._zz_321_
.sym 109119 $abc$38792$n4593_1
.sym 109120 $abc$38792$n4592
.sym 109121 VexRiscv._zz_321_
.sym 109123 $abc$38792$n4668_1
.sym 109124 $abc$38792$n4667_1
.sym 109125 VexRiscv._zz_321_
.sym 109135 $abc$38792$n2180
.sym 109136 $abc$38792$n5902
.sym 109144 $PACKER_VCC_NET
.sym 109145 basesoc_uart_phy_tx_bitcount[0]
.sym 109163 spiflash_bus_dat_r[15]
.sym 109164 array_muxed0[6]
.sym 109165 $abc$38792$n3702
.sym 109171 spiflash_bus_dat_r[11]
.sym 109172 array_muxed0[2]
.sym 109173 $abc$38792$n3702
.sym 109187 $abc$38792$n3702
.sym 109188 spiflash_bus_dat_r[8]
.sym 109191 array_muxed0[13]
.sym 109199 array_muxed0[2]
.sym 109203 array_muxed0[9]
.sym 109207 array_muxed0[1]
.sym 109211 array_muxed1[3]
.sym 109215 slave_sel[2]
.sym 109224 basesoc_uart_phy_rx_bitcount[0]
.sym 109229 basesoc_uart_phy_rx_bitcount[1]
.sym 109233 basesoc_uart_phy_rx_bitcount[2]
.sym 109234 $auto$alumacc.cc:474:replace_alu$3843.C[2]
.sym 109237 basesoc_uart_phy_rx_bitcount[3]
.sym 109238 $auto$alumacc.cc:474:replace_alu$3843.C[3]
.sym 109239 basesoc_uart_phy_rx_busy
.sym 109240 $abc$38792$n5831
.sym 109243 basesoc_uart_phy_rx_busy
.sym 109244 $abc$38792$n5833
.sym 109248 $PACKER_VCC_NET
.sym 109249 basesoc_uart_phy_rx_bitcount[0]
.sym 109251 basesoc_uart_phy_rx_busy
.sym 109252 $abc$38792$n5827
.sym 109255 basesoc_vexriscv_dbus_adr[3]
.sym 109256 basesoc_vexriscv_ibus_adr[3]
.sym 109257 grant
.sym 109259 $abc$38792$n3702
.sym 109260 spiflash_bus_dat_r[7]
.sym 109263 basesoc_adr[13]
.sym 109264 basesoc_adr[10]
.sym 109265 basesoc_adr[9]
.sym 109266 $abc$38792$n3594_1
.sym 109267 $abc$38792$n3702
.sym 109268 $abc$38792$n2352
.sym 109271 spiflash_bus_dat_r[12]
.sym 109272 array_muxed0[3]
.sym 109273 $abc$38792$n3702
.sym 109275 spiflash_bus_dat_r[13]
.sym 109276 array_muxed0[4]
.sym 109277 $abc$38792$n3702
.sym 109279 spiflash_bus_dat_r[14]
.sym 109280 array_muxed0[5]
.sym 109281 $abc$38792$n3702
.sym 109283 basesoc_adr[13]
.sym 109284 $abc$38792$n3594_1
.sym 109285 basesoc_adr[9]
.sym 109286 basesoc_adr[10]
.sym 109287 $abc$38792$n3812
.sym 109291 basesoc_adr[4]
.sym 109292 basesoc_adr[2]
.sym 109293 basesoc_adr[3]
.sym 109294 $abc$38792$n3565_1
.sym 109299 basesoc_vexriscv_dbus_adr[6]
.sym 109300 basesoc_vexriscv_ibus_adr[6]
.sym 109301 grant
.sym 109303 basesoc_vexriscv_ibus_adr[11]
.sym 109304 basesoc_vexriscv_dbus_adr[11]
.sym 109305 grant
.sym 109311 basesoc_adr[4]
.sym 109312 $abc$38792$n3565_1
.sym 109313 basesoc_adr[3]
.sym 109314 basesoc_adr[2]
.sym 109315 basesoc_timer0_eventmanager_pending_w
.sym 109316 basesoc_timer0_eventmanager_storage
.sym 109319 basesoc_adr[3]
.sym 109320 $abc$38792$n3547_1
.sym 109321 basesoc_adr[2]
.sym 109323 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 109324 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 109325 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109326 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 109327 basesoc_adr[4]
.sym 109328 $abc$38792$n3547_1
.sym 109329 basesoc_adr[3]
.sym 109330 basesoc_adr[2]
.sym 109331 basesoc_dat_w[3]
.sym 109335 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 109336 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 109337 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109338 $abc$38792$n6426_1
.sym 109339 basesoc_dat_w[6]
.sym 109343 basesoc_dat_w[2]
.sym 109347 $abc$38792$n3685
.sym 109348 $abc$38792$n3309
.sym 109349 $abc$38792$n3692
.sym 109350 csrbankarray_sel_r
.sym 109351 $abc$38792$n3931_1
.sym 109352 $abc$38792$n3932
.sym 109353 $abc$38792$n3933
.sym 109354 $abc$38792$n3992_1
.sym 109355 $abc$38792$n3931_1
.sym 109356 $abc$38792$n3932
.sym 109357 $abc$38792$n3933
.sym 109358 $abc$38792$n4058
.sym 109359 $abc$38792$n3931_1
.sym 109360 $abc$38792$n3932
.sym 109361 $abc$38792$n3933
.sym 109362 $abc$38792$n4087_1
.sym 109363 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 109364 $abc$38792$n3931_1
.sym 109365 $abc$38792$n3822
.sym 109366 $abc$38792$n4024_1
.sym 109367 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 109368 $abc$38792$n3931_1
.sym 109369 $abc$38792$n3822
.sym 109370 $abc$38792$n4089
.sym 109371 $abc$38792$n7
.sym 109375 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 109376 $abc$38792$n3931_1
.sym 109377 $abc$38792$n3822
.sym 109378 $abc$38792$n3994_1
.sym 109379 $abc$38792$n3931_1
.sym 109380 $abc$38792$n3932
.sym 109381 $abc$38792$n3933
.sym 109382 $abc$38792$n4022
.sym 109383 $abc$38792$n3243
.sym 109384 $abc$38792$n3822
.sym 109385 $abc$38792$n3991_1
.sym 109386 $abc$38792$n3993_1
.sym 109387 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 109391 $abc$38792$n3294
.sym 109392 $abc$38792$n3822
.sym 109393 $abc$38792$n4086
.sym 109394 $abc$38792$n4088
.sym 109395 $abc$38792$n3300
.sym 109396 $abc$38792$n3822
.sym 109397 $abc$38792$n4098
.sym 109398 $abc$38792$n4100
.sym 109399 $abc$38792$n3261
.sym 109400 $abc$38792$n3822
.sym 109401 $abc$38792$n4021_1
.sym 109402 $abc$38792$n4023
.sym 109403 VexRiscv._zz_257_[4]
.sym 109404 $abc$38792$n3482
.sym 109405 $abc$38792$n3525_1
.sym 109406 $abc$38792$n3426_1
.sym 109407 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 109411 $abc$38792$n3279
.sym 109412 $abc$38792$n3822
.sym 109413 $abc$38792$n4057_1
.sym 109414 $abc$38792$n4059
.sym 109415 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 109419 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 109423 $abc$38792$n3258
.sym 109424 $abc$38792$n3822
.sym 109425 $abc$38792$n4016_1
.sym 109426 $abc$38792$n4018_1
.sym 109427 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 109431 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 109435 $abc$38792$n6324_1
.sym 109436 $abc$38792$n6323_1
.sym 109437 $abc$38792$n3931_1
.sym 109439 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 109443 $abc$38792$n3426_1
.sym 109444 $abc$38792$n3482
.sym 109445 $abc$38792$n3525_1
.sym 109446 $abc$38792$n3727_1
.sym 109447 basesoc_ctrl_reset_reset_r
.sym 109451 basesoc_dat_w[1]
.sym 109455 $abc$38792$n3932
.sym 109456 $abc$38792$n6327_1
.sym 109457 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 109458 $abc$38792$n3933
.sym 109459 $abc$38792$n3980
.sym 109460 $abc$38792$n6327_1
.sym 109461 $abc$38792$n3932
.sym 109462 $abc$38792$n3933
.sym 109463 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 109464 $abc$38792$n3932
.sym 109465 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 109466 $abc$38792$n3933
.sym 109467 basesoc_adr[0]
.sym 109468 $abc$38792$n3686
.sym 109469 basesoc_we
.sym 109470 sys_rst
.sym 109471 $abc$38792$n6349
.sym 109472 $abc$38792$n6348
.sym 109473 $abc$38792$n3931_1
.sym 109475 basesoc_dat_w[2]
.sym 109479 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 109480 $abc$38792$n3932
.sym 109481 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 109482 $abc$38792$n3933
.sym 109483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 109487 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 109488 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 109489 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 109490 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 109491 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109492 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109493 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 109495 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 109499 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109500 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 109504 $abc$38792$n3932
.sym 109505 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 109506 $abc$38792$n3933
.sym 109507 $abc$38792$n6350
.sym 109508 $abc$38792$n3282
.sym 109509 $abc$38792$n3822
.sym 109511 $abc$38792$n4933_1
.sym 109512 $abc$38792$n4932
.sym 109513 $abc$38792$n3593_1
.sym 109515 $abc$38792$n5097
.sym 109516 $abc$38792$n5095_1
.sym 109517 $abc$38792$n3548_1
.sym 109519 $abc$38792$n100
.sym 109520 $abc$38792$n84
.sym 109521 basesoc_adr[1]
.sym 109522 basesoc_adr[0]
.sym 109523 basesoc_uart_phy_tx_busy
.sym 109524 $abc$38792$n5959
.sym 109527 $abc$38792$n5067_1
.sym 109528 $abc$38792$n5063_1
.sym 109529 $abc$38792$n3548_1
.sym 109531 basesoc_uart_phy_tx_busy
.sym 109532 $abc$38792$n5939
.sym 109535 basesoc_uart_phy_tx_busy
.sym 109536 $abc$38792$n5937
.sym 109539 basesoc_uart_phy_tx_busy
.sym 109540 $abc$38792$n5951
.sym 109543 $abc$38792$n3349_1
.sym 109544 spiflash_counter[0]
.sym 109547 VexRiscv._zz_79_[15]
.sym 109551 spiflash_counter[1]
.sym 109552 spiflash_counter[2]
.sym 109553 spiflash_counter[3]
.sym 109555 $abc$38792$n3562_1
.sym 109556 basesoc_ctrl_storage[1]
.sym 109557 $abc$38792$n3665
.sym 109558 basesoc_ctrl_bus_errors[1]
.sym 109559 $abc$38792$n3690
.sym 109560 $abc$38792$n3348_1
.sym 109563 spiflash_counter[0]
.sym 109564 $abc$38792$n3348_1
.sym 109567 $abc$38792$n3652
.sym 109568 basesoc_timer0_load_storage[22]
.sym 109569 $abc$38792$n3650
.sym 109570 basesoc_timer0_load_storage[14]
.sym 109571 $abc$38792$n100
.sym 109575 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 109579 $abc$38792$n3698
.sym 109580 $abc$38792$n5128_1
.sym 109583 spiflash_counter[2]
.sym 109584 spiflash_counter[3]
.sym 109585 $abc$38792$n3690
.sym 109586 spiflash_counter[1]
.sym 109587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 109591 basesoc_ctrl_storage[27]
.sym 109592 basesoc_ctrl_bus_errors[27]
.sym 109593 basesoc_adr[2]
.sym 109594 $abc$38792$n3571_1
.sym 109595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109599 $abc$38792$n102
.sym 109603 basesoc_ctrl_bus_errors[3]
.sym 109604 $abc$38792$n3546_1
.sym 109605 $abc$38792$n6403_1
.sym 109606 basesoc_adr[3]
.sym 109608 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 109609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 109613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 109614 $auto$alumacc.cc:474:replace_alu$3870.C[3]
.sym 109617 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 109618 $auto$alumacc.cc:474:replace_alu$3870.C[4]
.sym 109621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 109622 $auto$alumacc.cc:474:replace_alu$3870.C[5]
.sym 109625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 109626 $auto$alumacc.cc:474:replace_alu$3870.C[6]
.sym 109629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 109630 $auto$alumacc.cc:474:replace_alu$3870.C[7]
.sym 109633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 109634 $auto$alumacc.cc:474:replace_alu$3870.C[8]
.sym 109637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 109638 $auto$alumacc.cc:474:replace_alu$3870.C[9]
.sym 109641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 109642 $auto$alumacc.cc:474:replace_alu$3870.C[10]
.sym 109645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 109646 $auto$alumacc.cc:474:replace_alu$3870.C[11]
.sym 109649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 109650 $auto$alumacc.cc:474:replace_alu$3870.C[12]
.sym 109653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 109654 $auto$alumacc.cc:474:replace_alu$3870.C[13]
.sym 109657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 109658 $auto$alumacc.cc:474:replace_alu$3870.C[14]
.sym 109661 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 109662 $auto$alumacc.cc:474:replace_alu$3870.C[15]
.sym 109665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 109666 $auto$alumacc.cc:474:replace_alu$3870.C[16]
.sym 109669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 109670 $auto$alumacc.cc:474:replace_alu$3870.C[17]
.sym 109673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 109674 $auto$alumacc.cc:474:replace_alu$3870.C[18]
.sym 109677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 109678 $auto$alumacc.cc:474:replace_alu$3870.C[19]
.sym 109681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 109682 $auto$alumacc.cc:474:replace_alu$3870.C[20]
.sym 109685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 109686 $auto$alumacc.cc:474:replace_alu$3870.C[21]
.sym 109689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 109690 $auto$alumacc.cc:474:replace_alu$3870.C[22]
.sym 109693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 109694 $auto$alumacc.cc:474:replace_alu$3870.C[23]
.sym 109697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 109698 $auto$alumacc.cc:474:replace_alu$3870.C[24]
.sym 109701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 109702 $auto$alumacc.cc:474:replace_alu$3870.C[25]
.sym 109705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 109706 $auto$alumacc.cc:474:replace_alu$3870.C[26]
.sym 109709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 109710 $auto$alumacc.cc:474:replace_alu$3870.C[27]
.sym 109713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 109714 $auto$alumacc.cc:474:replace_alu$3870.C[28]
.sym 109717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 109718 $auto$alumacc.cc:474:replace_alu$3870.C[29]
.sym 109721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 109722 $auto$alumacc.cc:474:replace_alu$3870.C[30]
.sym 109725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 109726 $auto$alumacc.cc:474:replace_alu$3870.C[31]
.sym 109727 $abc$38792$n5131_1
.sym 109728 $abc$38792$n5614
.sym 109731 VexRiscv._zz_198_
.sym 109732 VexRiscv.decode_to_execute_RS2[24]
.sym 109735 $abc$38792$n54
.sym 109736 $abc$38792$n3562_1
.sym 109737 $abc$38792$n3665
.sym 109738 basesoc_ctrl_bus_errors[4]
.sym 109739 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 109740 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 109741 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 109742 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109743 VexRiscv._zz_198_
.sym 109744 VexRiscv.decode_to_execute_RS2[25]
.sym 109747 VexRiscv._zz_288_[9]
.sym 109751 VexRiscv._zz_198_
.sym 109752 VexRiscv._zz_130_[0]
.sym 109755 VexRiscv._zz_198_
.sym 109756 VexRiscv.decode_to_execute_RS2[30]
.sym 109759 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 109760 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 109761 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 109762 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109763 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 109764 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 109765 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 109766 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109768 basesoc_ctrl_bus_errors[0]
.sym 109773 basesoc_ctrl_bus_errors[1]
.sym 109777 basesoc_ctrl_bus_errors[2]
.sym 109778 $auto$alumacc.cc:474:replace_alu$3831.C[2]
.sym 109781 basesoc_ctrl_bus_errors[3]
.sym 109782 $auto$alumacc.cc:474:replace_alu$3831.C[3]
.sym 109785 basesoc_ctrl_bus_errors[4]
.sym 109786 $auto$alumacc.cc:474:replace_alu$3831.C[4]
.sym 109789 basesoc_ctrl_bus_errors[5]
.sym 109790 $auto$alumacc.cc:474:replace_alu$3831.C[5]
.sym 109793 basesoc_ctrl_bus_errors[6]
.sym 109794 $auto$alumacc.cc:474:replace_alu$3831.C[6]
.sym 109797 basesoc_ctrl_bus_errors[7]
.sym 109798 $auto$alumacc.cc:474:replace_alu$3831.C[7]
.sym 109801 basesoc_ctrl_bus_errors[8]
.sym 109802 $auto$alumacc.cc:474:replace_alu$3831.C[8]
.sym 109805 basesoc_ctrl_bus_errors[9]
.sym 109806 $auto$alumacc.cc:474:replace_alu$3831.C[9]
.sym 109809 basesoc_ctrl_bus_errors[10]
.sym 109810 $auto$alumacc.cc:474:replace_alu$3831.C[10]
.sym 109813 basesoc_ctrl_bus_errors[11]
.sym 109814 $auto$alumacc.cc:474:replace_alu$3831.C[11]
.sym 109817 basesoc_ctrl_bus_errors[12]
.sym 109818 $auto$alumacc.cc:474:replace_alu$3831.C[12]
.sym 109821 basesoc_ctrl_bus_errors[13]
.sym 109822 $auto$alumacc.cc:474:replace_alu$3831.C[13]
.sym 109825 basesoc_ctrl_bus_errors[14]
.sym 109826 $auto$alumacc.cc:474:replace_alu$3831.C[14]
.sym 109829 basesoc_ctrl_bus_errors[15]
.sym 109830 $auto$alumacc.cc:474:replace_alu$3831.C[15]
.sym 109833 basesoc_ctrl_bus_errors[16]
.sym 109834 $auto$alumacc.cc:474:replace_alu$3831.C[16]
.sym 109837 basesoc_ctrl_bus_errors[17]
.sym 109838 $auto$alumacc.cc:474:replace_alu$3831.C[17]
.sym 109841 basesoc_ctrl_bus_errors[18]
.sym 109842 $auto$alumacc.cc:474:replace_alu$3831.C[18]
.sym 109845 basesoc_ctrl_bus_errors[19]
.sym 109846 $auto$alumacc.cc:474:replace_alu$3831.C[19]
.sym 109849 basesoc_ctrl_bus_errors[20]
.sym 109850 $auto$alumacc.cc:474:replace_alu$3831.C[20]
.sym 109853 basesoc_ctrl_bus_errors[21]
.sym 109854 $auto$alumacc.cc:474:replace_alu$3831.C[21]
.sym 109857 basesoc_ctrl_bus_errors[22]
.sym 109858 $auto$alumacc.cc:474:replace_alu$3831.C[22]
.sym 109861 basesoc_ctrl_bus_errors[23]
.sym 109862 $auto$alumacc.cc:474:replace_alu$3831.C[23]
.sym 109865 basesoc_ctrl_bus_errors[24]
.sym 109866 $auto$alumacc.cc:474:replace_alu$3831.C[24]
.sym 109869 basesoc_ctrl_bus_errors[25]
.sym 109870 $auto$alumacc.cc:474:replace_alu$3831.C[25]
.sym 109873 basesoc_ctrl_bus_errors[26]
.sym 109874 $auto$alumacc.cc:474:replace_alu$3831.C[26]
.sym 109877 basesoc_ctrl_bus_errors[27]
.sym 109878 $auto$alumacc.cc:474:replace_alu$3831.C[27]
.sym 109881 basesoc_ctrl_bus_errors[28]
.sym 109882 $auto$alumacc.cc:474:replace_alu$3831.C[28]
.sym 109885 basesoc_ctrl_bus_errors[29]
.sym 109886 $auto$alumacc.cc:474:replace_alu$3831.C[29]
.sym 109889 basesoc_ctrl_bus_errors[30]
.sym 109890 $auto$alumacc.cc:474:replace_alu$3831.C[30]
.sym 109893 basesoc_ctrl_bus_errors[31]
.sym 109894 $auto$alumacc.cc:474:replace_alu$3831.C[31]
.sym 109899 VexRiscv._zz_196_[8]
.sym 109900 VexRiscv._zz_195_[8]
.sym 109901 VexRiscv._zz_196_[32]
.sym 109903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 109904 $abc$38792$n3415_1
.sym 109905 $abc$38792$n3409_1
.sym 109907 VexRiscv._zz_323_[26]
.sym 109911 VexRiscv._zz_323_[25]
.sym 109912 $abc$38792$n4190
.sym 109913 $abc$38792$n149
.sym 109915 VexRiscv._zz_323_[24]
.sym 109919 VexRiscv._zz_323_[27]
.sym 109920 $abc$38792$n4196
.sym 109921 $abc$38792$n149
.sym 109923 VexRiscv._zz_323_[26]
.sym 109924 $abc$38792$n4193
.sym 109925 $abc$38792$n149
.sym 109927 VexRiscv.memory_arbitration_isValid
.sym 109928 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 109929 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 109931 VexRiscv.dBus_cmd_payload_wr
.sym 109935 VexRiscv._zz_196_[7]
.sym 109936 VexRiscv._zz_195_[7]
.sym 109937 VexRiscv._zz_196_[32]
.sym 109939 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 109943 VexRiscv._zz_196_[10]
.sym 109944 VexRiscv._zz_195_[10]
.sym 109945 VexRiscv._zz_196_[32]
.sym 109947 VexRiscv._zz_90_
.sym 109951 VexRiscv._zz_196_[11]
.sym 109952 VexRiscv._zz_195_[11]
.sym 109953 VexRiscv._zz_196_[32]
.sym 109955 VexRiscv._zz_196_[6]
.sym 109956 VexRiscv._zz_195_[6]
.sym 109957 VexRiscv._zz_196_[32]
.sym 109959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 109960 VexRiscv._zz_136_[25]
.sym 109961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 109963 VexRiscv._zz_196_[0]
.sym 109964 VexRiscv._zz_194_[31]
.sym 109965 VexRiscv._zz_196_[32]
.sym 109967 VexRiscv._zz_196_[23]
.sym 109968 VexRiscv._zz_195_[23]
.sym 109969 VexRiscv._zz_196_[32]
.sym 109971 VexRiscv._zz_323_[31]
.sym 109975 VexRiscv._zz_196_[12]
.sym 109976 VexRiscv._zz_195_[12]
.sym 109977 VexRiscv._zz_196_[32]
.sym 109979 $abc$38792$n3509
.sym 109980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 109981 $abc$38792$n3536_1
.sym 109984 VexRiscv._zz_194_[31]
.sym 109985 $abc$38792$n7425
.sym 109986 $PACKER_VCC_NET
.sym 109987 VexRiscv._zz_196_[21]
.sym 109988 VexRiscv._zz_195_[21]
.sym 109989 VexRiscv._zz_196_[32]
.sym 109991 $abc$38792$n4584
.sym 109992 $abc$38792$n4583_1
.sym 109993 VexRiscv._zz_321_
.sym 109995 VexRiscv._zz_196_[2]
.sym 109996 VexRiscv._zz_195_[2]
.sym 109997 VexRiscv._zz_196_[32]
.sym 109999 VexRiscv._zz_196_[20]
.sym 110000 VexRiscv._zz_195_[20]
.sym 110001 VexRiscv._zz_196_[32]
.sym 110003 VexRiscv._zz_196_[22]
.sym 110004 VexRiscv._zz_195_[22]
.sym 110005 VexRiscv._zz_196_[32]
.sym 110007 VexRiscv._zz_195_[3]
.sym 110008 VexRiscv._zz_195_[4]
.sym 110009 VexRiscv._zz_313_
.sym 110011 VexRiscv._zz_196_[4]
.sym 110012 VexRiscv._zz_195_[4]
.sym 110013 VexRiscv._zz_196_[32]
.sym 110015 VexRiscv._zz_196_[16]
.sym 110016 VexRiscv._zz_195_[16]
.sym 110017 VexRiscv._zz_196_[32]
.sym 110019 VexRiscv._zz_323_[25]
.sym 110023 $abc$38792$n4659_1
.sym 110024 $abc$38792$n4658_1
.sym 110025 VexRiscv._zz_321_
.sym 110027 VexRiscv._zz_195_[28]
.sym 110028 VexRiscv._zz_195_[29]
.sym 110029 VexRiscv._zz_313_
.sym 110031 VexRiscv._zz_195_[27]
.sym 110032 VexRiscv._zz_195_[28]
.sym 110033 VexRiscv._zz_313_
.sym 110035 VexRiscv._zz_195_[30]
.sym 110036 VexRiscv._zz_195_[31]
.sym 110037 VexRiscv._zz_313_
.sym 110039 VexRiscv._zz_195_[5]
.sym 110040 VexRiscv._zz_195_[6]
.sym 110041 VexRiscv._zz_313_
.sym 110043 $abc$38792$n4665_1
.sym 110044 $abc$38792$n4664_1
.sym 110045 VexRiscv._zz_321_
.sym 110047 $abc$38792$n4590
.sym 110048 $abc$38792$n4589_1
.sym 110049 VexRiscv._zz_321_
.sym 110051 $abc$38792$n4656_1
.sym 110052 $abc$38792$n4655_1
.sym 110053 VexRiscv._zz_321_
.sym 110055 VexRiscv._zz_195_[17]
.sym 110056 VexRiscv._zz_195_[18]
.sym 110057 VexRiscv._zz_313_
.sym 110059 VexRiscv._zz_195_[1]
.sym 110060 VexRiscv._zz_195_[2]
.sym 110061 VexRiscv._zz_313_
.sym 110063 VexRiscv._zz_195_[20]
.sym 110064 VexRiscv._zz_195_[21]
.sym 110065 VexRiscv._zz_313_
.sym 110067 $abc$38792$n4635_1
.sym 110068 $abc$38792$n4634_1
.sym 110069 VexRiscv._zz_321_
.sym 110071 VexRiscv._zz_196_[31]
.sym 110072 VexRiscv._zz_195_[31]
.sym 110073 VexRiscv._zz_196_[32]
.sym 110075 $abc$38792$n4626
.sym 110076 $abc$38792$n4625_1
.sym 110077 VexRiscv._zz_321_
.sym 110083 $abc$38792$n4578
.sym 110084 $abc$38792$n4577_1
.sym 110085 VexRiscv._zz_321_
.sym 110115 $abc$38792$n2180
.sym 110119 $abc$38792$n3695
.sym 110120 spiflash_bus_dat_r[24]
.sym 110121 $abc$38792$n4900_1
.sym 110122 $abc$38792$n3702
.sym 110139 $abc$38792$n3695
.sym 110140 spiflash_bus_dat_r[25]
.sym 110141 $abc$38792$n4902_1
.sym 110142 $abc$38792$n3702
.sym 110147 $abc$38792$n3695
.sym 110148 spiflash_bus_dat_r[23]
.sym 110149 $abc$38792$n4898_1
.sym 110150 $abc$38792$n3702
.sym 110159 basesoc_vexriscv_ibus_adr[15]
.sym 110160 basesoc_vexriscv_dbus_adr[15]
.sym 110161 grant
.sym 110163 basesoc_vexriscv_dbus_adr[1]
.sym 110164 basesoc_vexriscv_ibus_adr[1]
.sym 110165 grant
.sym 110179 basesoc_uart_phy_rx_bitcount[1]
.sym 110180 basesoc_uart_phy_rx_busy
.sym 110183 sys_rst
.sym 110184 $abc$38792$n3613_1
.sym 110187 $abc$38792$n3695
.sym 110188 spiflash_bus_dat_r[28]
.sym 110189 $abc$38792$n4908_1
.sym 110190 $abc$38792$n3702
.sym 110191 $abc$38792$n3695
.sym 110192 spiflash_bus_dat_r[26]
.sym 110193 $abc$38792$n4904_1
.sym 110194 $abc$38792$n3702
.sym 110195 basesoc_uart_phy_rx_bitcount[1]
.sym 110196 basesoc_uart_phy_rx_bitcount[2]
.sym 110197 basesoc_uart_phy_rx_bitcount[0]
.sym 110198 basesoc_uart_phy_rx_bitcount[3]
.sym 110199 basesoc_uart_phy_rx_bitcount[0]
.sym 110200 basesoc_uart_phy_rx_bitcount[1]
.sym 110201 basesoc_uart_phy_rx_bitcount[2]
.sym 110202 basesoc_uart_phy_rx_bitcount[3]
.sym 110203 $abc$38792$n3695
.sym 110204 spiflash_bus_dat_r[30]
.sym 110205 $abc$38792$n4912
.sym 110206 $abc$38792$n3702
.sym 110207 $abc$38792$n3695
.sym 110208 spiflash_bus_dat_r[27]
.sym 110209 $abc$38792$n4906_1
.sym 110210 $abc$38792$n3702
.sym 110211 basesoc_uart_phy_rx_bitcount[0]
.sym 110212 basesoc_uart_phy_rx_busy
.sym 110213 $abc$38792$n3613_1
.sym 110214 sys_rst
.sym 110219 basesoc_vexriscv_ibus_adr[16]
.sym 110220 basesoc_vexriscv_dbus_adr[16]
.sym 110221 grant
.sym 110223 basesoc_vexriscv_ibus_adr[17]
.sym 110224 basesoc_vexriscv_dbus_adr[17]
.sym 110225 grant
.sym 110227 $abc$38792$n4501_1
.sym 110228 $abc$38792$n4502
.sym 110231 $abc$38792$n4462
.sym 110232 $abc$38792$n4463_1
.sym 110235 spiflash_bus_dat_r[31]
.sym 110236 csrbankarray_csrbank2_bitbang0_w[0]
.sym 110237 csrbankarray_csrbank2_bitbang_en0_w
.sym 110239 basesoc_vexriscv_ibus_adr[18]
.sym 110240 basesoc_vexriscv_dbus_adr[18]
.sym 110241 grant
.sym 110243 basesoc_vexriscv_ibus_adr[21]
.sym 110244 basesoc_vexriscv_dbus_adr[21]
.sym 110245 grant
.sym 110247 $abc$38792$n6443
.sym 110248 $abc$38792$n4969_1
.sym 110249 $abc$38792$n6372_1
.sym 110251 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 110255 basesoc_vexriscv_dbus_adr[5]
.sym 110256 basesoc_vexriscv_ibus_adr[5]
.sym 110257 grant
.sym 110259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 110263 VexRiscv._zz_130_[2]
.sym 110264 VexRiscv.decode_to_execute_RS2[10]
.sym 110265 VexRiscv._zz_171_[0]
.sym 110266 VexRiscv._zz_171_[1]
.sym 110267 basesoc_timer0_load_storage[24]
.sym 110268 basesoc_timer0_eventmanager_storage
.sym 110269 basesoc_adr[4]
.sym 110270 $abc$38792$n3545_1
.sym 110271 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 110275 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 110279 $abc$38792$n6404_1
.sym 110280 $abc$38792$n5077_1
.sym 110281 $abc$38792$n5079_1
.sym 110282 $abc$38792$n3548_1
.sym 110283 $abc$38792$n3650
.sym 110284 $abc$38792$n3646
.sym 110285 sys_rst
.sym 110287 $abc$38792$n6441_1
.sym 110288 basesoc_adr[2]
.sym 110289 $abc$38792$n6442
.sym 110290 basesoc_adr[4]
.sym 110291 $abc$38792$n3686
.sym 110292 basesoc_adr[0]
.sym 110293 cas_switches_status[3]
.sym 110295 $abc$38792$n6446
.sym 110296 $abc$38792$n6445
.sym 110297 $abc$38792$n6444_1
.sym 110298 $abc$38792$n3647_1
.sym 110299 basesoc_timer0_load_storage[0]
.sym 110300 $abc$38792$n3564_1
.sym 110301 basesoc_timer0_reload_storage[24]
.sym 110302 $abc$38792$n3562_1
.sym 110303 basesoc_we
.sym 110304 $abc$38792$n3545_1
.sym 110305 $abc$38792$n3548_1
.sym 110306 sys_rst
.sym 110307 $abc$38792$n6092_1
.sym 110308 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 110309 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 110310 $abc$38792$n6093_1
.sym 110311 $abc$38792$n3931_1
.sym 110312 $abc$38792$n3932
.sym 110313 $abc$38792$n3933
.sym 110314 $abc$38792$n4070
.sym 110315 $abc$38792$n3931_1
.sym 110316 $abc$38792$n3932
.sym 110317 $abc$38792$n3933
.sym 110318 $abc$38792$n4041
.sym 110319 $abc$38792$n3931_1
.sym 110320 $abc$38792$n3932
.sym 110321 $abc$38792$n3933
.sym 110322 $abc$38792$n3997_1
.sym 110323 $abc$38792$n3931_1
.sym 110324 $abc$38792$n3932
.sym 110325 $abc$38792$n3933
.sym 110326 $abc$38792$n4082
.sym 110327 $abc$38792$n3931_1
.sym 110328 $abc$38792$n3932
.sym 110329 $abc$38792$n3933
.sym 110330 $abc$38792$n4007_1
.sym 110331 $abc$38792$n3931_1
.sym 110332 $abc$38792$n3932
.sym 110333 $abc$38792$n3933
.sym 110334 $abc$38792$n3987_1
.sym 110335 $abc$38792$n3931_1
.sym 110336 $abc$38792$n3932
.sym 110337 $abc$38792$n3933
.sym 110338 $abc$38792$n4002_1
.sym 110339 $abc$38792$n6344
.sym 110340 $abc$38792$n6343
.sym 110341 $abc$38792$n3931_1
.sym 110343 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 110344 $abc$38792$n3931_1
.sym 110345 $abc$38792$n3822
.sym 110346 $abc$38792$n4004_1
.sym 110347 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 110348 $abc$38792$n3931_1
.sym 110349 $abc$38792$n3822
.sym 110350 $abc$38792$n3999_1
.sym 110351 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 110352 $abc$38792$n3931_1
.sym 110353 $abc$38792$n3822
.sym 110354 $abc$38792$n4084_1
.sym 110355 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 110356 $abc$38792$n3931_1
.sym 110357 $abc$38792$n3822
.sym 110358 $abc$38792$n4043
.sym 110359 $abc$38792$n6354
.sym 110360 $abc$38792$n6353
.sym 110361 $abc$38792$n3931_1
.sym 110363 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 110364 $abc$38792$n3931_1
.sym 110365 $abc$38792$n3822
.sym 110366 $abc$38792$n4009_1
.sym 110367 $abc$38792$n3285
.sym 110368 $abc$38792$n3822
.sym 110369 $abc$38792$n4069_1
.sym 110370 $abc$38792$n4071
.sym 110371 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 110372 $abc$38792$n3931_1
.sym 110373 $abc$38792$n3822
.sym 110374 $abc$38792$n3989_1
.sym 110375 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 110376 $abc$38792$n3931_1
.sym 110377 $abc$38792$n3822
.sym 110378 $abc$38792$n4060_1
.sym 110379 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 110380 $abc$38792$n3931_1
.sym 110381 $abc$38792$n3822
.sym 110382 $abc$38792$n4019
.sym 110383 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 110384 $abc$38792$n3931_1
.sym 110385 $abc$38792$n3822
.sym 110386 $abc$38792$n4072_1
.sym 110387 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 110388 $abc$38792$n3931_1
.sym 110389 $abc$38792$n3822
.sym 110390 $abc$38792$n4101
.sym 110391 $abc$38792$n6334_1
.sym 110392 $abc$38792$n6333_1
.sym 110393 $abc$38792$n3931_1
.sym 110395 $abc$38792$n6359
.sym 110396 $abc$38792$n6358
.sym 110397 $abc$38792$n3931_1
.sym 110399 $abc$38792$n6339
.sym 110400 $abc$38792$n6338
.sym 110401 $abc$38792$n3931_1
.sym 110403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 110404 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 110405 VexRiscv._zz_239_
.sym 110406 $abc$38792$n3725_1
.sym 110407 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 110408 $abc$38792$n3932
.sym 110409 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 110410 $abc$38792$n3933
.sym 110411 $PACKER_GND_NET
.sym 110415 $PACKER_GND_NET
.sym 110419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 110420 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 110421 $abc$38792$n3933
.sym 110423 $abc$38792$n3932
.sym 110424 $abc$38792$n6322_1
.sym 110425 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 110426 $abc$38792$n3933
.sym 110427 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 110428 $abc$38792$n3932
.sym 110429 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 110430 $abc$38792$n3933
.sym 110431 $abc$38792$n3964
.sym 110432 $abc$38792$n6322_1
.sym 110433 $abc$38792$n3932
.sym 110434 $abc$38792$n3933
.sym 110435 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 110436 $abc$38792$n3932
.sym 110437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 110438 $abc$38792$n3933
.sym 110439 $abc$38792$n3521_1
.sym 110440 $abc$38792$n3523_1
.sym 110441 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 110443 $abc$38792$n84
.sym 110447 VexRiscv._zz_257_[3]
.sym 110448 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 110451 $abc$38792$n3521_1
.sym 110452 $abc$38792$n3523_1
.sym 110453 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 110455 $abc$38792$n151
.sym 110459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 110460 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 110461 $abc$38792$n3933
.sym 110463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110465 $abc$38792$n3527_1
.sym 110467 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 110468 $abc$38792$n3932
.sym 110469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 110470 $abc$38792$n3933
.sym 110471 $abc$38792$n3932
.sym 110472 $abc$38792$n6337
.sym 110473 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 110474 $abc$38792$n3933
.sym 110475 basesoc_vexriscv_ibus_adr[19]
.sym 110476 basesoc_vexriscv_dbus_adr[19]
.sym 110477 grant
.sym 110479 basesoc_uart_phy_storage[30]
.sym 110480 basesoc_uart_phy_storage[14]
.sym 110481 basesoc_adr[0]
.sym 110482 basesoc_adr[1]
.sym 110483 basesoc_dat_w[5]
.sym 110487 $abc$38792$n94
.sym 110491 $abc$38792$n3932
.sym 110492 $abc$38792$n6352
.sym 110493 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 110494 $abc$38792$n3933
.sym 110495 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 110496 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 110497 $abc$38792$n3933
.sym 110499 $abc$38792$n4034
.sym 110500 $abc$38792$n6337
.sym 110501 $abc$38792$n3932
.sym 110502 $abc$38792$n3933
.sym 110503 basesoc_uart_phy_tx_busy
.sym 110504 $abc$38792$n5967
.sym 110507 basesoc_uart_phy_tx_busy
.sym 110508 $abc$38792$n5979
.sym 110511 basesoc_uart_phy_tx_busy
.sym 110512 $abc$38792$n5977
.sym 110515 basesoc_uart_phy_tx_busy
.sym 110516 $abc$38792$n5953
.sym 110519 basesoc_uart_phy_tx_busy
.sym 110520 $abc$38792$n5969
.sym 110523 basesoc_uart_phy_tx_busy
.sym 110524 $abc$38792$n5961
.sym 110527 basesoc_uart_phy_tx_busy
.sym 110528 $abc$38792$n5949
.sym 110531 basesoc_uart_phy_tx_busy
.sym 110532 $abc$38792$n5965
.sym 110535 basesoc_uart_phy_tx_busy
.sym 110536 $abc$38792$n5995
.sym 110539 basesoc_timer0_reload_storage[14]
.sym 110540 $abc$38792$n5679
.sym 110541 basesoc_timer0_eventmanager_status_w
.sym 110543 basesoc_timer0_load_storage[14]
.sym 110544 $abc$38792$n5167
.sym 110545 basesoc_timer0_en_storage
.sym 110547 $abc$38792$n3696
.sym 110548 $abc$38792$n3698
.sym 110551 basesoc_uart_phy_tx_busy
.sym 110552 $abc$38792$n5975
.sym 110555 basesoc_uart_phy_tx_busy
.sym 110556 $abc$38792$n5971
.sym 110559 basesoc_uart_phy_tx_busy
.sym 110560 $abc$38792$n5987
.sym 110563 basesoc_uart_phy_tx_busy
.sym 110564 $abc$38792$n5973
.sym 110568 basesoc_uart_rx_fifo_consume[0]
.sym 110573 basesoc_uart_rx_fifo_consume[1]
.sym 110577 basesoc_uart_rx_fifo_consume[2]
.sym 110578 $auto$alumacc.cc:474:replace_alu$3894.C[2]
.sym 110581 basesoc_uart_rx_fifo_consume[3]
.sym 110582 $auto$alumacc.cc:474:replace_alu$3894.C[3]
.sym 110583 basesoc_adr[4]
.sym 110584 $abc$38792$n3646
.sym 110585 $abc$38792$n3665
.sym 110586 sys_rst
.sym 110587 VexRiscv._zz_198_
.sym 110588 VexRiscv._zz_130_[4]
.sym 110592 $PACKER_VCC_NET
.sym 110593 basesoc_uart_rx_fifo_consume[0]
.sym 110595 $abc$38792$n3695
.sym 110596 sys_rst
.sym 110597 spiflash_counter[0]
.sym 110599 VexRiscv._zz_198_
.sym 110600 VexRiscv.decode_to_execute_RS2[10]
.sym 110603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 110607 $abc$38792$n4076
.sym 110608 $abc$38792$n6352
.sym 110609 $abc$38792$n3932
.sym 110610 $abc$38792$n3933
.sym 110611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 110612 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 110613 $abc$38792$n3933
.sym 110615 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 110616 $abc$38792$n3932
.sym 110617 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 110618 $abc$38792$n3933
.sym 110619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 110623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 110627 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 110628 $abc$38792$n3932
.sym 110629 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 110630 $abc$38792$n3933
.sym 110631 VexRiscv._zz_198_
.sym 110632 VexRiscv.decode_to_execute_RS2[21]
.sym 110635 VexRiscv._zz_198_
.sym 110636 VexRiscv.decode_to_execute_RS2[17]
.sym 110639 VexRiscv._zz_198_
.sym 110640 VexRiscv.decode_to_execute_RS2[22]
.sym 110643 VexRiscv._zz_198_
.sym 110644 VexRiscv.decode_to_execute_RS2[19]
.sym 110647 VexRiscv._zz_198_
.sym 110648 VexRiscv.decode_to_execute_RS2[18]
.sym 110651 VexRiscv._zz_198_
.sym 110652 VexRiscv.decode_to_execute_RS2[23]
.sym 110655 VexRiscv._zz_198_
.sym 110656 VexRiscv._zz_130_[2]
.sym 110659 basesoc_ctrl_reset_reset_r
.sym 110663 VexRiscv._zz_198_
.sym 110664 VexRiscv.decode_to_execute_RS2[29]
.sym 110667 $abc$38792$n3761_1
.sym 110668 $abc$38792$n3768_1
.sym 110669 $abc$38792$n3769
.sym 110670 $abc$38792$n3770_1
.sym 110671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 110675 VexRiscv._zz_198_
.sym 110676 VexRiscv.decode_to_execute_RS2[28]
.sym 110679 VexRiscv.decode_to_execute_RS2[26]
.sym 110680 VexRiscv.decode_to_execute_RS2[27]
.sym 110681 VexRiscv.decode_to_execute_RS2[28]
.sym 110682 VexRiscv.decode_to_execute_RS2[29]
.sym 110683 $abc$38792$n6299_1
.sym 110684 $abc$38792$n3520_1
.sym 110685 $abc$38792$n151
.sym 110687 VexRiscv._zz_198_
.sym 110688 VexRiscv.decode_to_execute_RS2[27]
.sym 110691 VexRiscv.decode_to_execute_RS2[22]
.sym 110692 VexRiscv.decode_to_execute_RS2[23]
.sym 110693 VexRiscv.decode_to_execute_RS2[24]
.sym 110694 VexRiscv.decode_to_execute_RS2[25]
.sym 110699 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 110700 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 110701 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110702 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110703 VexRiscv._zz_194_[9]
.sym 110704 VexRiscv._zz_323_[0]
.sym 110707 VexRiscv._zz_35_[1]
.sym 110711 VexRiscv._zz_35_[0]
.sym 110715 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 110716 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 110717 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110718 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110719 VexRiscv._zz_194_[8]
.sym 110720 VexRiscv._zz_323_[0]
.sym 110723 $abc$38792$n6416_1
.sym 110724 $abc$38792$n5510_1
.sym 110725 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 110726 $abc$38792$n5506_1
.sym 110727 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 110728 VexRiscv.CsrPlugin_mepc[20]
.sym 110729 $abc$38792$n3935
.sym 110731 $abc$38792$n6414_1
.sym 110732 $abc$38792$n5505
.sym 110733 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 110734 $abc$38792$n5506_1
.sym 110735 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 110736 VexRiscv.CsrPlugin_mepc[14]
.sym 110737 $abc$38792$n3935
.sym 110739 VexRiscv._zz_288_[8]
.sym 110743 VexRiscv._zz_124_
.sym 110744 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 110747 VexRiscv._zz_194_[22]
.sym 110748 VexRiscv._zz_323_[0]
.sym 110751 VexRiscv._zz_171_[1]
.sym 110752 VexRiscv._zz_198_
.sym 110753 $abc$38792$n3760
.sym 110754 VexRiscv._zz_199_
.sym 110755 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 110756 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 110757 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110758 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110759 basesoc_ctrl_bus_errors[11]
.sym 110760 $abc$38792$n3655
.sym 110761 $abc$38792$n3567_1
.sym 110762 basesoc_ctrl_storage[19]
.sym 110763 $abc$38792$n3658
.sym 110764 basesoc_ctrl_bus_errors[18]
.sym 110765 $abc$38792$n3655
.sym 110766 basesoc_ctrl_bus_errors[10]
.sym 110767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 110768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 110769 $abc$38792$n3520_1
.sym 110770 $abc$38792$n151
.sym 110771 basesoc_dat_w[1]
.sym 110775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 110777 $abc$38792$n3520_1
.sym 110778 $abc$38792$n151
.sym 110779 basesoc_dat_w[3]
.sym 110783 basesoc_ctrl_bus_errors[19]
.sym 110784 $abc$38792$n3658
.sym 110785 $abc$38792$n5078
.sym 110787 $abc$38792$n74
.sym 110788 $abc$38792$n3567_1
.sym 110789 $abc$38792$n60
.sym 110790 $abc$38792$n3562_1
.sym 110791 $abc$38792$n4602
.sym 110792 $abc$38792$n4601_1
.sym 110793 VexRiscv._zz_321_
.sym 110795 $abc$38792$n4605_1
.sym 110796 $abc$38792$n4604
.sym 110797 VexRiscv._zz_321_
.sym 110799 VexRiscv._zz_195_[10]
.sym 110800 VexRiscv._zz_195_[11]
.sym 110801 VexRiscv._zz_313_
.sym 110803 VexRiscv._zz_195_[24]
.sym 110804 VexRiscv._zz_195_[25]
.sym 110805 VexRiscv._zz_313_
.sym 110807 VexRiscv._zz_124_
.sym 110808 $abc$38792$n3055
.sym 110811 VexRiscv._zz_195_[9]
.sym 110812 VexRiscv._zz_195_[10]
.sym 110813 VexRiscv._zz_313_
.sym 110815 $abc$38792$n4647_1
.sym 110816 $abc$38792$n4646_1
.sym 110817 VexRiscv._zz_321_
.sym 110819 basesoc_ctrl_bus_errors[16]
.sym 110820 basesoc_ctrl_bus_errors[17]
.sym 110821 basesoc_ctrl_bus_errors[18]
.sym 110822 basesoc_ctrl_bus_errors[19]
.sym 110823 VexRiscv._zz_35_[3]
.sym 110827 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 110828 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 110829 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110830 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110831 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 110832 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 110833 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110834 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110836 VexRiscv._zz_136_[6]
.sym 110837 VexRiscv._zz_136_[5]
.sym 110839 $abc$38792$n6420_1
.sym 110840 $abc$38792$n5519_1
.sym 110841 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 110842 $abc$38792$n5506_1
.sym 110843 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 110844 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 110845 $abc$38792$n5538_1
.sym 110846 $abc$38792$n5513_1
.sym 110847 VexRiscv._zz_196_[9]
.sym 110848 VexRiscv._zz_195_[9]
.sym 110849 VexRiscv._zz_196_[32]
.sym 110851 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 110852 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 110853 $abc$38792$n5538_1
.sym 110854 $abc$38792$n5513_1
.sym 110855 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 110856 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 110857 $abc$38792$n5538_1
.sym 110858 $abc$38792$n5513_1
.sym 110859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 110860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 110861 $abc$38792$n151
.sym 110862 VexRiscv._zz_193_
.sym 110863 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 110864 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 110865 $abc$38792$n5538_1
.sym 110866 $abc$38792$n5513_1
.sym 110867 VexRiscv._zz_193_
.sym 110868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 110869 $abc$38792$n3520_1
.sym 110870 $abc$38792$n151
.sym 110871 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110872 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110875 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 110876 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 110877 $abc$38792$n5538_1
.sym 110878 $abc$38792$n5513_1
.sym 110879 $abc$38792$n3520_1
.sym 110880 $abc$38792$n151
.sym 110881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 110882 $abc$38792$n4419
.sym 110883 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 110884 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110885 VexRiscv._zz_193_
.sym 110887 $abc$38792$n4599_1
.sym 110888 $abc$38792$n4598
.sym 110889 VexRiscv._zz_321_
.sym 110891 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 110892 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 110893 $abc$38792$n5538_1
.sym 110894 $abc$38792$n5513_1
.sym 110895 VexRiscv._zz_195_[11]
.sym 110896 VexRiscv._zz_195_[12]
.sym 110897 VexRiscv._zz_313_
.sym 110899 $abc$38792$n4608
.sym 110900 $abc$38792$n4607_1
.sym 110901 VexRiscv._zz_321_
.sym 110903 $abc$38792$n4596
.sym 110904 $abc$38792$n4595_1
.sym 110905 VexRiscv._zz_321_
.sym 110907 VexRiscv._zz_195_[7]
.sym 110908 VexRiscv._zz_195_[8]
.sym 110909 VexRiscv._zz_313_
.sym 110911 VexRiscv._zz_195_[8]
.sym 110912 VexRiscv._zz_195_[9]
.sym 110913 VexRiscv._zz_313_
.sym 110915 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 110916 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 110917 $abc$38792$n5513_1
.sym 110919 VexRiscv._zz_195_[22]
.sym 110920 VexRiscv._zz_195_[23]
.sym 110921 VexRiscv._zz_313_
.sym 110923 VexRiscv._zz_195_[4]
.sym 110924 VexRiscv._zz_195_[5]
.sym 110925 VexRiscv._zz_313_
.sym 110927 $abc$38792$n4641_1
.sym 110928 $abc$38792$n4640_1
.sym 110929 VexRiscv._zz_321_
.sym 110931 $abc$38792$n4587_1
.sym 110932 $abc$38792$n4586
.sym 110933 VexRiscv._zz_321_
.sym 110935 $abc$38792$n4611_1
.sym 110936 $abc$38792$n4610
.sym 110937 VexRiscv._zz_321_
.sym 110939 VexRiscv._zz_196_[3]
.sym 110940 VexRiscv._zz_195_[3]
.sym 110941 VexRiscv._zz_196_[32]
.sym 110943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 110944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110945 $abc$38792$n3410
.sym 110947 VexRiscv._zz_195_[12]
.sym 110948 VexRiscv._zz_195_[13]
.sym 110949 VexRiscv._zz_313_
.sym 110951 $abc$38792$n4581_1
.sym 110952 $abc$38792$n4580
.sym 110953 VexRiscv._zz_321_
.sym 110955 VexRiscv._zz_196_[1]
.sym 110956 VexRiscv._zz_195_[1]
.sym 110957 VexRiscv._zz_196_[32]
.sym 110959 VexRiscv._zz_195_[21]
.sym 110960 VexRiscv._zz_195_[22]
.sym 110961 VexRiscv._zz_313_
.sym 110963 $abc$38792$n4644_1
.sym 110964 $abc$38792$n4643_1
.sym 110965 VexRiscv._zz_321_
.sym 110967 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 110968 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 110969 VexRiscv.execute_arbitration_isValid
.sym 110971 VexRiscv._zz_195_[23]
.sym 110972 VexRiscv._zz_195_[24]
.sym 110973 VexRiscv._zz_313_
.sym 110975 $abc$38792$n4638_1
.sym 110976 $abc$38792$n4637_1
.sym 110977 VexRiscv._zz_321_
.sym 110979 VexRiscv._zz_195_[2]
.sym 110980 VexRiscv._zz_195_[3]
.sym 110981 VexRiscv._zz_313_
.sym 110983 VexRiscv._zz_196_[24]
.sym 110984 VexRiscv._zz_195_[24]
.sym 110985 VexRiscv._zz_196_[32]
.sym 110987 VexRiscv._zz_196_[28]
.sym 110988 VexRiscv._zz_195_[28]
.sym 110989 VexRiscv._zz_196_[32]
.sym 110991 VexRiscv._zz_196_[18]
.sym 110992 VexRiscv._zz_195_[18]
.sym 110993 VexRiscv._zz_196_[32]
.sym 110995 $abc$38792$n4650_1
.sym 110996 $abc$38792$n4649_1
.sym 110997 VexRiscv._zz_321_
.sym 110999 VexRiscv._zz_196_[25]
.sym 111000 VexRiscv._zz_195_[25]
.sym 111001 VexRiscv._zz_196_[32]
.sym 111003 $abc$38792$n4653_1
.sym 111004 $abc$38792$n4652_1
.sym 111005 VexRiscv._zz_321_
.sym 111007 VexRiscv._zz_195_[26]
.sym 111008 VexRiscv._zz_195_[27]
.sym 111009 VexRiscv._zz_313_
.sym 111011 VexRiscv._zz_195_[25]
.sym 111012 VexRiscv._zz_195_[26]
.sym 111013 VexRiscv._zz_313_
.sym 111019 VexRiscv._zz_195_[19]
.sym 111020 VexRiscv._zz_195_[20]
.sym 111021 VexRiscv._zz_313_
.sym 111023 $abc$38792$n4632_1
.sym 111024 $abc$38792$n4631_1
.sym 111025 VexRiscv._zz_321_
.sym 111031 $abc$38792$n4671_1
.sym 111032 $abc$38792$n4670_1
.sym 111033 VexRiscv._zz_321_
.sym 111067 VexRiscv._zz_35_[26]
.sym 111079 csrbankarray_csrbank2_bitbang0_w[2]
.sym 111080 $abc$38792$n104
.sym 111081 csrbankarray_csrbank2_bitbang_en0_w
.sym 111083 $abc$38792$n3695
.sym 111084 $abc$38792$n15
.sym 111107 $abc$38792$n15
.sym 111111 csrbankarray_csrbank2_bitbang0_w[1]
.sym 111112 spiflash_clk1
.sym 111113 csrbankarray_csrbank2_bitbang_en0_w
.sym 111119 basesoc_dat_w[7]
.sym 111123 basesoc_dat_w[4]
.sym 111131 basesoc_dat_w[3]
.sym 111144 basesoc_vexriscv_ibus_adr[0]
.sym 111149 basesoc_vexriscv_ibus_adr[1]
.sym 111153 basesoc_vexriscv_ibus_adr[2]
.sym 111154 $auto$alumacc.cc:474:replace_alu$3885.C[2]
.sym 111155 $abc$38792$n3353_1
.sym 111156 slave_sel[2]
.sym 111160 $PACKER_VCC_NET
.sym 111161 basesoc_vexriscv_ibus_adr[0]
.sym 111163 $abc$38792$n2984
.sym 111164 $abc$38792$n3812
.sym 111167 basesoc_vexriscv_dbus_adr[2]
.sym 111168 basesoc_vexriscv_ibus_adr[2]
.sym 111169 grant
.sym 111175 basesoc_uart_phy_rx
.sym 111179 basesoc_uart_phy_rx
.sym 111180 basesoc_uart_phy_rx_r
.sym 111181 $abc$38792$n5211_1
.sym 111182 basesoc_uart_phy_rx_busy
.sym 111183 $abc$38792$n3608_1
.sym 111184 $abc$38792$n3611_1
.sym 111187 basesoc_uart_phy_rx
.sym 111188 basesoc_uart_phy_rx_r
.sym 111189 basesoc_uart_phy_uart_clk_rxen
.sym 111190 basesoc_uart_phy_rx_busy
.sym 111191 basesoc_vexriscv_ibus_adr[9]
.sym 111192 basesoc_vexriscv_dbus_adr[9]
.sym 111193 grant
.sym 111199 basesoc_uart_phy_rx
.sym 111200 $abc$38792$n3608_1
.sym 111201 $abc$38792$n3611_1
.sym 111202 basesoc_uart_phy_uart_clk_rxen
.sym 111203 $abc$38792$n3608_1
.sym 111204 basesoc_uart_phy_rx
.sym 111205 basesoc_uart_phy_uart_clk_rxen
.sym 111206 basesoc_uart_phy_rx_busy
.sym 111207 $abc$38792$n3657
.sym 111208 $abc$38792$n3646
.sym 111209 sys_rst
.sym 111211 por_rst
.sym 111212 $abc$38792$n6053
.sym 111219 basesoc_vexriscv_dbus_adr[8]
.sym 111220 basesoc_vexriscv_ibus_adr[8]
.sym 111221 grant
.sym 111223 por_rst
.sym 111224 $abc$38792$n6054
.sym 111227 basesoc_vexriscv_ibus_adr[12]
.sym 111228 basesoc_vexriscv_dbus_adr[12]
.sym 111229 grant
.sym 111231 basesoc_vexriscv_ibus_adr[13]
.sym 111232 basesoc_vexriscv_dbus_adr[13]
.sym 111233 grant
.sym 111235 por_rst
.sym 111236 $abc$38792$n6059
.sym 111239 $abc$38792$n4936
.sym 111240 $abc$38792$n4935_1
.sym 111241 $abc$38792$n3593_1
.sym 111243 basesoc_uart_phy_storage[23]
.sym 111244 basesoc_uart_phy_storage[7]
.sym 111245 basesoc_adr[1]
.sym 111246 basesoc_adr[0]
.sym 111247 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 111248 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 111249 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 111250 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 111251 $abc$38792$n6366
.sym 111252 $abc$38792$n3621_1
.sym 111255 basesoc_uart_phy_storage[4]
.sym 111256 $abc$38792$n94
.sym 111257 basesoc_adr[1]
.sym 111258 basesoc_adr[0]
.sym 111259 basesoc_we
.sym 111260 $abc$38792$n3593_1
.sym 111261 $abc$38792$n3547_1
.sym 111262 sys_rst
.sym 111263 $abc$38792$n3546_1
.sym 111264 $abc$38792$n3621_1
.sym 111265 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 111267 $abc$38792$n4927_1
.sym 111268 $abc$38792$n4926
.sym 111269 $abc$38792$n3593_1
.sym 111271 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 111272 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 111273 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 111274 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 111275 basesoc_uart_phy_storage[31]
.sym 111276 basesoc_uart_phy_storage[15]
.sym 111277 basesoc_adr[0]
.sym 111278 basesoc_adr[1]
.sym 111279 $abc$38792$n3932
.sym 111280 $abc$38792$n6317_1
.sym 111281 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 111282 $abc$38792$n3933
.sym 111283 basesoc_uart_phy_storage[28]
.sym 111284 basesoc_uart_phy_storage[12]
.sym 111285 basesoc_adr[0]
.sym 111286 basesoc_adr[1]
.sym 111287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 111289 $abc$38792$n3520_1
.sym 111290 $abc$38792$n151
.sym 111291 $abc$38792$n3956
.sym 111292 $abc$38792$n6317_1
.sym 111293 $abc$38792$n3932
.sym 111294 $abc$38792$n3933
.sym 111295 basesoc_dat_w[4]
.sym 111299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 111300 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 111301 $abc$38792$n3933
.sym 111303 $abc$38792$n3291
.sym 111304 $abc$38792$n3822
.sym 111305 $abc$38792$n4081_1
.sym 111306 $abc$38792$n4083
.sym 111307 $abc$38792$n3252
.sym 111308 $abc$38792$n3822
.sym 111309 $abc$38792$n4006_1
.sym 111310 $abc$38792$n4008_1
.sym 111311 $abc$38792$n3240
.sym 111312 $abc$38792$n3822
.sym 111313 $abc$38792$n3986
.sym 111314 $abc$38792$n3988_1
.sym 111315 $abc$38792$n3246
.sym 111316 $abc$38792$n3822
.sym 111317 $abc$38792$n3996_1
.sym 111318 $abc$38792$n3998_1
.sym 111319 $abc$38792$n6355
.sym 111320 $abc$38792$n3288
.sym 111321 $abc$38792$n3822
.sym 111323 $abc$38792$n3270
.sym 111324 $abc$38792$n3822
.sym 111325 $abc$38792$n4040
.sym 111326 $abc$38792$n4042_1
.sym 111327 $abc$38792$n6345
.sym 111328 $abc$38792$n3273
.sym 111329 $abc$38792$n3822
.sym 111331 $abc$38792$n3249
.sym 111332 $abc$38792$n3822
.sym 111333 $abc$38792$n4001_1
.sym 111334 $abc$38792$n4003_1
.sym 111335 basesoc_uart_phy_tx_busy
.sym 111336 $abc$38792$n5943
.sym 111339 basesoc_uart_phy_tx_busy
.sym 111340 $abc$38792$n5963
.sym 111343 basesoc_uart_phy_tx_busy
.sym 111344 $abc$38792$n5947
.sym 111347 basesoc_uart_phy_tx_busy
.sym 111348 $abc$38792$n5945
.sym 111351 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 111352 $abc$38792$n3932
.sym 111353 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 111354 $abc$38792$n3933
.sym 111355 basesoc_uart_phy_tx_busy
.sym 111356 $abc$38792$n5957
.sym 111359 basesoc_uart_phy_tx_busy
.sym 111360 $abc$38792$n5955
.sym 111363 basesoc_uart_phy_tx_busy
.sym 111364 $abc$38792$n5941
.sym 111367 $abc$38792$n6360
.sym 111368 $abc$38792$n3297
.sym 111369 $abc$38792$n3822
.sym 111371 $abc$38792$n3932
.sym 111372 $abc$38792$n6332_1
.sym 111373 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 111374 $abc$38792$n3933
.sym 111375 $abc$38792$n6335
.sym 111376 $abc$38792$n3264
.sym 111377 $abc$38792$n3822
.sym 111379 $abc$38792$n3932
.sym 111380 $abc$38792$n6357
.sym 111381 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 111382 $abc$38792$n3933
.sym 111383 $abc$38792$n4092
.sym 111384 $abc$38792$n6357
.sym 111385 $abc$38792$n3932
.sym 111386 $abc$38792$n3933
.sym 111387 $abc$38792$n6340
.sym 111388 $abc$38792$n3267
.sym 111389 $abc$38792$n3822
.sym 111391 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 111392 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111393 $abc$38792$n3933
.sym 111395 $abc$38792$n4027_1
.sym 111396 $abc$38792$n6332_1
.sym 111397 $abc$38792$n3932
.sym 111398 $abc$38792$n3933
.sym 111400 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 111401 basesoc_uart_phy_storage[0]
.sym 111404 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 111405 basesoc_uart_phy_storage[1]
.sym 111406 $auto$alumacc.cc:474:replace_alu$3840.C[1]
.sym 111408 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 111409 basesoc_uart_phy_storage[2]
.sym 111410 $auto$alumacc.cc:474:replace_alu$3840.C[2]
.sym 111412 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 111413 basesoc_uart_phy_storage[3]
.sym 111414 $auto$alumacc.cc:474:replace_alu$3840.C[3]
.sym 111416 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 111417 basesoc_uart_phy_storage[4]
.sym 111418 $auto$alumacc.cc:474:replace_alu$3840.C[4]
.sym 111420 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 111421 basesoc_uart_phy_storage[5]
.sym 111422 $auto$alumacc.cc:474:replace_alu$3840.C[5]
.sym 111424 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 111425 basesoc_uart_phy_storage[6]
.sym 111426 $auto$alumacc.cc:474:replace_alu$3840.C[6]
.sym 111428 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 111429 basesoc_uart_phy_storage[7]
.sym 111430 $auto$alumacc.cc:474:replace_alu$3840.C[7]
.sym 111432 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 111433 basesoc_uart_phy_storage[8]
.sym 111434 $auto$alumacc.cc:474:replace_alu$3840.C[8]
.sym 111436 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 111437 basesoc_uart_phy_storage[9]
.sym 111438 $auto$alumacc.cc:474:replace_alu$3840.C[9]
.sym 111440 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 111441 basesoc_uart_phy_storage[10]
.sym 111442 $auto$alumacc.cc:474:replace_alu$3840.C[10]
.sym 111444 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 111445 basesoc_uart_phy_storage[11]
.sym 111446 $auto$alumacc.cc:474:replace_alu$3840.C[11]
.sym 111448 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 111449 basesoc_uart_phy_storage[12]
.sym 111450 $auto$alumacc.cc:474:replace_alu$3840.C[12]
.sym 111452 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 111453 basesoc_uart_phy_storage[13]
.sym 111454 $auto$alumacc.cc:474:replace_alu$3840.C[13]
.sym 111456 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 111457 basesoc_uart_phy_storage[14]
.sym 111458 $auto$alumacc.cc:474:replace_alu$3840.C[14]
.sym 111460 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 111461 basesoc_uart_phy_storage[15]
.sym 111462 $auto$alumacc.cc:474:replace_alu$3840.C[15]
.sym 111464 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 111465 basesoc_uart_phy_storage[16]
.sym 111466 $auto$alumacc.cc:474:replace_alu$3840.C[16]
.sym 111468 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 111469 basesoc_uart_phy_storage[17]
.sym 111470 $auto$alumacc.cc:474:replace_alu$3840.C[17]
.sym 111472 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 111473 basesoc_uart_phy_storage[18]
.sym 111474 $auto$alumacc.cc:474:replace_alu$3840.C[18]
.sym 111476 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 111477 basesoc_uart_phy_storage[19]
.sym 111478 $auto$alumacc.cc:474:replace_alu$3840.C[19]
.sym 111480 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 111481 basesoc_uart_phy_storage[20]
.sym 111482 $auto$alumacc.cc:474:replace_alu$3840.C[20]
.sym 111484 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 111485 basesoc_uart_phy_storage[21]
.sym 111486 $auto$alumacc.cc:474:replace_alu$3840.C[21]
.sym 111488 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 111489 basesoc_uart_phy_storage[22]
.sym 111490 $auto$alumacc.cc:474:replace_alu$3840.C[22]
.sym 111492 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 111493 basesoc_uart_phy_storage[23]
.sym 111494 $auto$alumacc.cc:474:replace_alu$3840.C[23]
.sym 111496 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 111497 basesoc_uart_phy_storage[24]
.sym 111498 $auto$alumacc.cc:474:replace_alu$3840.C[24]
.sym 111500 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 111501 basesoc_uart_phy_storage[25]
.sym 111502 $auto$alumacc.cc:474:replace_alu$3840.C[25]
.sym 111504 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 111505 basesoc_uart_phy_storage[26]
.sym 111506 $auto$alumacc.cc:474:replace_alu$3840.C[26]
.sym 111508 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 111509 basesoc_uart_phy_storage[27]
.sym 111510 $auto$alumacc.cc:474:replace_alu$3840.C[27]
.sym 111512 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 111513 basesoc_uart_phy_storage[28]
.sym 111514 $auto$alumacc.cc:474:replace_alu$3840.C[28]
.sym 111516 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 111517 basesoc_uart_phy_storage[29]
.sym 111518 $auto$alumacc.cc:474:replace_alu$3840.C[29]
.sym 111520 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 111521 basesoc_uart_phy_storage[30]
.sym 111522 $auto$alumacc.cc:474:replace_alu$3840.C[30]
.sym 111524 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 111525 basesoc_uart_phy_storage[31]
.sym 111526 $auto$alumacc.cc:474:replace_alu$3840.C[31]
.sym 111530 $auto$alumacc.cc:474:replace_alu$3840.C[32]
.sym 111531 basesoc_uart_phy_tx_busy
.sym 111532 $abc$38792$n5983
.sym 111535 basesoc_timer0_load_storage[17]
.sym 111536 $abc$38792$n5173_1
.sym 111537 basesoc_timer0_en_storage
.sym 111539 basesoc_uart_phy_tx_busy
.sym 111540 $abc$38792$n5993
.sym 111543 basesoc_uart_phy_tx_busy
.sym 111544 $abc$38792$n5981
.sym 111547 basesoc_uart_phy_tx_busy
.sym 111548 $abc$38792$n5989
.sym 111551 basesoc_uart_phy_tx_busy
.sym 111552 $abc$38792$n5985
.sym 111555 basesoc_uart_phy_tx_busy
.sym 111556 $abc$38792$n5991
.sym 111559 basesoc_uart_rx_fifo_do_read
.sym 111560 sys_rst
.sym 111563 basesoc_ctrl_reset_reset_r
.sym 111567 VexRiscv._zz_198_
.sym 111568 VexRiscv.decode_to_execute_RS2[15]
.sym 111571 basesoc_uart_rx_fifo_do_read
.sym 111572 basesoc_uart_rx_fifo_consume[0]
.sym 111573 sys_rst
.sym 111575 VexRiscv._zz_198_
.sym 111576 VexRiscv.decode_to_execute_RS2[9]
.sym 111583 VexRiscv._zz_198_
.sym 111584 VexRiscv.decode_to_execute_RS2[8]
.sym 111587 basesoc_dat_w[1]
.sym 111591 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 111592 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 111593 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111596 VexRiscv._zz_199_
.sym 111597 $abc$38792$n4565
.sym 111599 VexRiscv._zz_194_[2]
.sym 111600 $abc$38792$n4219
.sym 111601 $abc$38792$n149
.sym 111603 VexRiscv._zz_194_[1]
.sym 111604 $abc$38792$n4216
.sym 111605 $abc$38792$n149
.sym 111607 VexRiscv._zz_194_[3]
.sym 111608 $abc$38792$n4222
.sym 111609 $abc$38792$n149
.sym 111611 VexRiscv._zz_198_
.sym 111612 VexRiscv.decode_to_execute_RS2[16]
.sym 111615 VexRiscv._zz_194_[0]
.sym 111616 $abc$38792$n4213
.sym 111617 $abc$38792$n149
.sym 111619 VexRiscv._zz_194_[4]
.sym 111620 $abc$38792$n4225
.sym 111621 $abc$38792$n149
.sym 111623 VexRiscv._zz_194_[1]
.sym 111624 VexRiscv._zz_323_[0]
.sym 111627 VexRiscv._zz_194_[8]
.sym 111628 $abc$38792$n4237
.sym 111629 $abc$38792$n149
.sym 111631 VexRiscv._zz_194_[3]
.sym 111632 VexRiscv._zz_323_[0]
.sym 111635 VexRiscv._zz_194_[5]
.sym 111636 $abc$38792$n4228
.sym 111637 $abc$38792$n149
.sym 111639 VexRiscv._zz_194_[7]
.sym 111640 $abc$38792$n4234
.sym 111641 $abc$38792$n149
.sym 111643 VexRiscv._zz_194_[5]
.sym 111644 VexRiscv._zz_323_[0]
.sym 111647 VexRiscv._zz_196_[32]
.sym 111648 $abc$38792$n4211
.sym 111649 $abc$38792$n149
.sym 111651 VexRiscv._zz_194_[2]
.sym 111652 VexRiscv._zz_323_[0]
.sym 111655 VexRiscv._zz_194_[13]
.sym 111656 VexRiscv._zz_323_[0]
.sym 111659 VexRiscv._zz_194_[9]
.sym 111660 $abc$38792$n4240
.sym 111661 $abc$38792$n149
.sym 111663 VexRiscv._zz_194_[11]
.sym 111664 $abc$38792$n4246
.sym 111665 $abc$38792$n149
.sym 111667 VexRiscv._zz_194_[12]
.sym 111668 $abc$38792$n4249
.sym 111669 $abc$38792$n149
.sym 111671 VexRiscv._zz_194_[10]
.sym 111672 $abc$38792$n4243
.sym 111673 $abc$38792$n149
.sym 111675 VexRiscv._zz_194_[11]
.sym 111676 VexRiscv._zz_323_[0]
.sym 111679 VexRiscv._zz_194_[15]
.sym 111680 $abc$38792$n4258
.sym 111681 $abc$38792$n149
.sym 111683 VexRiscv._zz_194_[16]
.sym 111684 $abc$38792$n4261
.sym 111685 $abc$38792$n149
.sym 111687 VexRiscv._zz_194_[26]
.sym 111688 $abc$38792$n4291
.sym 111689 $abc$38792$n149
.sym 111691 VexRiscv._zz_194_[27]
.sym 111692 $abc$38792$n4294
.sym 111693 $abc$38792$n149
.sym 111695 VexRiscv._zz_194_[21]
.sym 111696 $abc$38792$n4276
.sym 111697 $abc$38792$n149
.sym 111699 VexRiscv._zz_194_[28]
.sym 111700 $abc$38792$n4297
.sym 111701 $abc$38792$n149
.sym 111703 VexRiscv._zz_194_[29]
.sym 111704 $abc$38792$n4300
.sym 111705 $abc$38792$n149
.sym 111707 VexRiscv._zz_194_[22]
.sym 111708 $abc$38792$n4279
.sym 111709 $abc$38792$n149
.sym 111711 VexRiscv._zz_194_[30]
.sym 111712 $abc$38792$n4303
.sym 111713 $abc$38792$n149
.sym 111715 VexRiscv._zz_194_[20]
.sym 111716 $abc$38792$n4273
.sym 111717 $abc$38792$n149
.sym 111719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 111720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 111721 $abc$38792$n151
.sym 111722 VexRiscv._zz_193_
.sym 111723 VexRiscv._zz_194_[31]
.sym 111724 VexRiscv._zz_323_[0]
.sym 111727 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 111728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 111729 $abc$38792$n151
.sym 111730 VexRiscv._zz_193_
.sym 111731 $abc$38792$n4495_1
.sym 111732 $abc$38792$n4496
.sym 111735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 111736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 111737 $abc$38792$n3520_1
.sym 111738 $abc$38792$n151
.sym 111739 VexRiscv._zz_194_[21]
.sym 111740 VexRiscv._zz_323_[0]
.sym 111743 $abc$38792$n4450
.sym 111744 $abc$38792$n4451_1
.sym 111747 $abc$38792$n4453_1
.sym 111748 $abc$38792$n4454
.sym 111755 basesoc_uart_rx_fifo_consume[1]
.sym 111760 VexRiscv._zz_316_[0]
.sym 111761 VexRiscv._zz_318_[0]
.sym 111763 VexRiscv._zz_195_[10]
.sym 111764 VexRiscv._zz_194_[9]
.sym 111765 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111766 VexRiscv._zz_330_
.sym 111767 VexRiscv._zz_195_[2]
.sym 111768 VexRiscv._zz_194_[1]
.sym 111769 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111770 VexRiscv._zz_330_
.sym 111771 VexRiscv._zz_194_[0]
.sym 111772 VexRiscv._zz_323_[0]
.sym 111775 $abc$38792$n3403_1
.sym 111776 $abc$38792$n3430_1
.sym 111777 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 111779 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 111780 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 111784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 111785 $abc$38792$n3527_1
.sym 111787 VexRiscv._zz_195_[4]
.sym 111788 VexRiscv._zz_194_[3]
.sym 111789 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111790 VexRiscv._zz_330_
.sym 111791 basesoc_uart_phy_tx_busy
.sym 111792 $abc$38792$n5836
.sym 111795 VexRiscv._zz_318_[0]
.sym 111796 VexRiscv._zz_195_[1]
.sym 111797 $abc$38792$n5408_1
.sym 111799 $abc$38792$n5543_1
.sym 111800 $abc$38792$n5537_1
.sym 111801 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 111802 $abc$38792$n5506_1
.sym 111803 VexRiscv._zz_195_[1]
.sym 111804 VexRiscv._zz_194_[0]
.sym 111805 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111806 VexRiscv._zz_330_
.sym 111807 basesoc_timer0_load_storage[22]
.sym 111808 $abc$38792$n5183_1
.sym 111809 basesoc_timer0_en_storage
.sym 111811 VexRiscv._zz_195_[3]
.sym 111812 VexRiscv._zz_194_[2]
.sym 111813 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111814 VexRiscv._zz_330_
.sym 111815 $abc$38792$n6424_1
.sym 111816 $abc$38792$n5530_1
.sym 111817 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 111818 $abc$38792$n5506_1
.sym 111819 VexRiscv._zz_195_[12]
.sym 111820 VexRiscv._zz_194_[11]
.sym 111821 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111822 VexRiscv._zz_330_
.sym 111823 VexRiscv._zz_195_[9]
.sym 111824 VexRiscv._zz_194_[8]
.sym 111825 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111826 VexRiscv._zz_330_
.sym 111827 $abc$38792$n3419
.sym 111828 $abc$38792$n3414_1
.sym 111829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 111831 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 111835 VexRiscv._zz_35_[6]
.sym 111839 VexRiscv.memory_arbitration_isValid
.sym 111840 VexRiscv.execute_to_memory_BRANCH_DO
.sym 111843 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 111844 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 111845 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111846 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 111851 $abc$38792$n6427_1
.sym 111852 VexRiscv._zz_50_[14]
.sym 111853 $abc$38792$n5538_1
.sym 111855 VexRiscv._zz_195_[22]
.sym 111856 VexRiscv._zz_194_[21]
.sym 111857 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111858 VexRiscv._zz_330_
.sym 111859 VexRiscv._zz_195_[23]
.sym 111860 VexRiscv._zz_194_[22]
.sym 111861 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111862 VexRiscv._zz_330_
.sym 111863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 111864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 111865 $abc$38792$n3520_1
.sym 111866 $abc$38792$n151
.sym 111867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 111871 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 111872 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 111873 $abc$38792$n5538_1
.sym 111874 $abc$38792$n5513_1
.sym 111875 VexRiscv._zz_255_[0]
.sym 111876 VexRiscv._zz_255_[1]
.sym 111879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111883 $abc$38792$n3462
.sym 111884 VexRiscv.execute_arbitration_isValid
.sym 111885 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 111886 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 111887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 111891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 111893 $abc$38792$n3508
.sym 111895 $abc$38792$n5554
.sym 111896 VexRiscv._zz_255_[1]
.sym 111897 VexRiscv._zz_50_[14]
.sym 111898 VexRiscv._zz_255_[0]
.sym 111899 $abc$38792$n5554
.sym 111900 $abc$38792$n5538_1
.sym 111903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 111904 $abc$38792$n3419
.sym 111905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 111906 $abc$38792$n3410
.sym 111907 VexRiscv._zz_195_[32]
.sym 111908 VexRiscv._zz_194_[31]
.sym 111909 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111910 VexRiscv._zz_330_
.sym 111911 $abc$38792$n3475
.sym 111912 $abc$38792$n3466
.sym 111915 $abc$38792$n3475
.sym 111916 VexRiscv.execute_arbitration_isValid
.sym 111917 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 111918 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 111919 $abc$38792$n3462
.sym 111920 $abc$38792$n3466
.sym 111921 $abc$38792$n3459
.sym 111922 $abc$38792$n3465
.sym 111923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 111924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 111926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 111927 VexRiscv._zz_35_[16]
.sym 111931 VexRiscv._zz_255_[1]
.sym 111932 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 111939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 111941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 111943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 111947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 111951 VexRiscv._zz_195_[32]
.sym 111952 VexRiscv._zz_315_[0]
.sym 111953 VexRiscv._zz_313_
.sym 111955 $abc$38792$n3471
.sym 111956 VexRiscv.memory_arbitration_isValid
.sym 111957 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 111958 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 111959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 111963 $abc$38792$n3459
.sym 111964 VexRiscv.memory_arbitration_isValid
.sym 111965 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 111966 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 111967 $abc$38792$n3471
.sym 111968 $abc$38792$n3465
.sym 111971 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 111972 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 111973 VexRiscv.memory_arbitration_isValid
.sym 111979 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 111987 basesoc_uart_phy_uart_clk_txen
.sym 111988 basesoc_uart_phy_tx_bitcount[0]
.sym 111989 basesoc_uart_phy_tx_busy
.sym 111990 $abc$38792$n3599_1
.sym 111995 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 112003 sys_rst
.sym 112004 $abc$38792$n2180
.sym 112007 multiregimpl1_regs0[3]
.sym 112011 user_sw3
.sym 112015 $abc$38792$n5560
.sym 112016 $abc$38792$n3599_1
.sym 112023 basesoc_uart_phy_tx_busy
.sym 112024 basesoc_uart_phy_uart_clk_txen
.sym 112025 $abc$38792$n3599_1
.sym 112031 $abc$38792$n3602_1
.sym 112032 basesoc_uart_phy_tx_bitcount[0]
.sym 112033 basesoc_uart_phy_tx_busy
.sym 112034 basesoc_uart_phy_uart_clk_txen
.sym 112043 basesoc_dat_w[7]
.sym 112051 basesoc_dat_w[4]
.sym 112055 basesoc_ctrl_reset_reset_r
.sym 112063 basesoc_dat_w[3]
.sym 112071 $abc$38792$n6104_1
.sym 112072 $abc$38792$n5113_1
.sym 112091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 112107 $abc$38792$n2329
.sym 112111 $abc$38792$n2329
.sym 112112 $abc$38792$n3681_1
.sym 112123 basesoc_vexriscv_dbus_adr[0]
.sym 112124 basesoc_vexriscv_ibus_adr[0]
.sym 112125 grant
.sym 112135 basesoc_vexriscv_dbus_adr[7]
.sym 112136 basesoc_vexriscv_ibus_adr[7]
.sym 112137 grant
.sym 112139 $abc$38792$n122
.sym 112143 basesoc_vexriscv_ibus_adr[20]
.sym 112144 basesoc_vexriscv_dbus_adr[20]
.sym 112145 grant
.sym 112147 basesoc_dat_w[7]
.sym 112151 basesoc_dat_w[4]
.sym 112155 $abc$38792$n126
.sym 112159 $abc$38792$n120
.sym 112160 $abc$38792$n122
.sym 112161 $abc$38792$n124
.sym 112162 $abc$38792$n126
.sym 112163 basesoc_uart_phy_rx_busy
.sym 112164 $abc$38792$n3610
.sym 112165 basesoc_uart_phy_uart_clk_rxen
.sym 112166 sys_rst
.sym 112167 $abc$38792$n6389_1
.sym 112168 $abc$38792$n6451
.sym 112169 $abc$38792$n3647_1
.sym 112172 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 112173 basesoc_uart_phy_storage[0]
.sym 112175 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 112176 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 112177 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 112178 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 112179 basesoc_uart_phy_rx_busy
.sym 112180 $abc$38792$n5838
.sym 112183 spiflash_i
.sym 112187 $abc$38792$n5041_1
.sym 112188 $abc$38792$n5045_1
.sym 112189 $abc$38792$n5049_1
.sym 112190 $abc$38792$n3647_1
.sym 112191 basesoc_ctrl_reset_reset_r
.sym 112192 $abc$38792$n3646
.sym 112193 $abc$38792$n3682_1
.sym 112194 sys_rst
.sym 112195 basesoc_uart_phy_rx_busy
.sym 112196 $abc$38792$n5633
.sym 112199 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 112203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 112207 basesoc_vexriscv_dbus_adr[4]
.sym 112208 basesoc_vexriscv_ibus_adr[4]
.sym 112209 grant
.sym 112211 basesoc_vexriscv_ibus_adr[10]
.sym 112212 basesoc_vexriscv_dbus_adr[10]
.sym 112213 grant
.sym 112215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 112223 $abc$38792$n3682_1
.sym 112224 basesoc_timer0_eventmanager_pending_w
.sym 112225 $abc$38792$n4960
.sym 112226 $abc$38792$n4964
.sym 112227 $abc$38792$n3660
.sym 112228 $abc$38792$n3646
.sym 112229 sys_rst
.sym 112231 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 112232 VexRiscv.CsrPlugin_mepc[13]
.sym 112233 $abc$38792$n3935
.sym 112235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 112239 $abc$38792$n6381_1
.sym 112240 basesoc_adr[4]
.sym 112241 $abc$38792$n4982
.sym 112242 $abc$38792$n4983_1
.sym 112243 $abc$38792$n4970
.sym 112244 basesoc_timer0_value_status[27]
.sym 112245 $abc$38792$n3660
.sym 112246 basesoc_timer0_reload_storage[19]
.sym 112247 $abc$38792$n4961_1
.sym 112248 basesoc_timer0_value_status[17]
.sym 112249 $abc$38792$n3660
.sym 112250 basesoc_timer0_reload_storage[17]
.sym 112251 $abc$38792$n4970
.sym 112252 basesoc_timer0_value_status[25]
.sym 112253 $abc$38792$n3650
.sym 112254 basesoc_timer0_load_storage[9]
.sym 112255 $abc$38792$n4965_1
.sym 112256 basesoc_timer0_value_status[8]
.sym 112257 $abc$38792$n3652
.sym 112258 basesoc_timer0_load_storage[16]
.sym 112259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 112260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 112261 $abc$38792$n3520_1
.sym 112262 $abc$38792$n151
.sym 112263 $abc$38792$n6391_1
.sym 112264 $abc$38792$n6452
.sym 112265 basesoc_adr[4]
.sym 112266 $abc$38792$n5017_1
.sym 112267 basesoc_uart_phy_storage[19]
.sym 112268 basesoc_uart_phy_storage[3]
.sym 112269 basesoc_adr[1]
.sym 112270 basesoc_adr[0]
.sym 112271 $abc$38792$n3545_1
.sym 112272 basesoc_timer0_load_storage[28]
.sym 112273 basesoc_timer0_reload_storage[28]
.sym 112274 $abc$38792$n3562_1
.sym 112275 basesoc_uart_phy_storage[27]
.sym 112276 basesoc_uart_phy_storage[11]
.sym 112277 basesoc_adr[0]
.sym 112278 basesoc_adr[1]
.sym 112279 $abc$38792$n4924
.sym 112280 $abc$38792$n4923_1
.sym 112281 $abc$38792$n3593_1
.sym 112283 basesoc_timer0_reload_storage[12]
.sym 112284 $abc$38792$n3658
.sym 112285 basesoc_timer0_reload_storage[4]
.sym 112286 $abc$38792$n3655
.sym 112287 $abc$38792$n6454
.sym 112288 $abc$38792$n6453_1
.sym 112289 $abc$38792$n5009_1
.sym 112290 $abc$38792$n3647_1
.sym 112291 $abc$38792$n3546_1
.sym 112292 $abc$38792$n3621_1
.sym 112293 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 112295 basesoc_uart_phy_rx_busy
.sym 112296 $abc$38792$n5860
.sym 112299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 112300 $abc$38792$n3932
.sym 112301 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 112302 $abc$38792$n3933
.sym 112303 basesoc_uart_phy_rx_busy
.sym 112304 $abc$38792$n5854
.sym 112307 basesoc_uart_phy_rx_busy
.sym 112308 $abc$38792$n5858
.sym 112311 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 112312 $abc$38792$n3932
.sym 112313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 112314 $abc$38792$n3933
.sym 112315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 112316 $abc$38792$n3932
.sym 112317 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 112318 $abc$38792$n3933
.sym 112319 basesoc_uart_phy_rx_busy
.sym 112320 $abc$38792$n5840
.sym 112323 basesoc_uart_phy_rx_busy
.sym 112324 $abc$38792$n5846
.sym 112327 basesoc_uart_phy_rx_busy
.sym 112328 $abc$38792$n5842
.sym 112331 basesoc_timer0_load_storage[13]
.sym 112332 $abc$38792$n5165
.sym 112333 basesoc_timer0_en_storage
.sym 112335 basesoc_uart_phy_rx_busy
.sym 112336 $abc$38792$n5848
.sym 112339 basesoc_uart_phy_rx_busy
.sym 112340 $abc$38792$n5866
.sym 112343 basesoc_uart_phy_rx_busy
.sym 112344 $abc$38792$n5850
.sym 112347 basesoc_uart_phy_rx_busy
.sym 112348 $abc$38792$n5844
.sym 112351 basesoc_uart_phy_rx_busy
.sym 112352 $abc$38792$n5852
.sym 112355 basesoc_uart_phy_rx_busy
.sym 112356 $abc$38792$n5864
.sym 112360 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 112361 basesoc_uart_phy_storage[0]
.sym 112364 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 112365 basesoc_uart_phy_storage[1]
.sym 112366 $auto$alumacc.cc:474:replace_alu$3909.C[1]
.sym 112368 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 112369 basesoc_uart_phy_storage[2]
.sym 112370 $auto$alumacc.cc:474:replace_alu$3909.C[2]
.sym 112372 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 112373 basesoc_uart_phy_storage[3]
.sym 112374 $auto$alumacc.cc:474:replace_alu$3909.C[3]
.sym 112376 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 112377 basesoc_uart_phy_storage[4]
.sym 112378 $auto$alumacc.cc:474:replace_alu$3909.C[4]
.sym 112380 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 112381 basesoc_uart_phy_storage[5]
.sym 112382 $auto$alumacc.cc:474:replace_alu$3909.C[5]
.sym 112384 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 112385 basesoc_uart_phy_storage[6]
.sym 112386 $auto$alumacc.cc:474:replace_alu$3909.C[6]
.sym 112388 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 112389 basesoc_uart_phy_storage[7]
.sym 112390 $auto$alumacc.cc:474:replace_alu$3909.C[7]
.sym 112392 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 112393 basesoc_uart_phy_storage[8]
.sym 112394 $auto$alumacc.cc:474:replace_alu$3909.C[8]
.sym 112396 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 112397 basesoc_uart_phy_storage[9]
.sym 112398 $auto$alumacc.cc:474:replace_alu$3909.C[9]
.sym 112400 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 112401 basesoc_uart_phy_storage[10]
.sym 112402 $auto$alumacc.cc:474:replace_alu$3909.C[10]
.sym 112404 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 112405 basesoc_uart_phy_storage[11]
.sym 112406 $auto$alumacc.cc:474:replace_alu$3909.C[11]
.sym 112408 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 112409 basesoc_uart_phy_storage[12]
.sym 112410 $auto$alumacc.cc:474:replace_alu$3909.C[12]
.sym 112412 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 112413 basesoc_uart_phy_storage[13]
.sym 112414 $auto$alumacc.cc:474:replace_alu$3909.C[13]
.sym 112416 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 112417 basesoc_uart_phy_storage[14]
.sym 112418 $auto$alumacc.cc:474:replace_alu$3909.C[14]
.sym 112420 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 112421 basesoc_uart_phy_storage[15]
.sym 112422 $auto$alumacc.cc:474:replace_alu$3909.C[15]
.sym 112424 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 112425 basesoc_uart_phy_storage[16]
.sym 112426 $auto$alumacc.cc:474:replace_alu$3909.C[16]
.sym 112428 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 112429 basesoc_uart_phy_storage[17]
.sym 112430 $auto$alumacc.cc:474:replace_alu$3909.C[17]
.sym 112432 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 112433 basesoc_uart_phy_storage[18]
.sym 112434 $auto$alumacc.cc:474:replace_alu$3909.C[18]
.sym 112436 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 112437 basesoc_uart_phy_storage[19]
.sym 112438 $auto$alumacc.cc:474:replace_alu$3909.C[19]
.sym 112440 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 112441 basesoc_uart_phy_storage[20]
.sym 112442 $auto$alumacc.cc:474:replace_alu$3909.C[20]
.sym 112444 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 112445 basesoc_uart_phy_storage[21]
.sym 112446 $auto$alumacc.cc:474:replace_alu$3909.C[21]
.sym 112448 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 112449 basesoc_uart_phy_storage[22]
.sym 112450 $auto$alumacc.cc:474:replace_alu$3909.C[22]
.sym 112452 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 112453 basesoc_uart_phy_storage[23]
.sym 112454 $auto$alumacc.cc:474:replace_alu$3909.C[23]
.sym 112456 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 112457 basesoc_uart_phy_storage[24]
.sym 112458 $auto$alumacc.cc:474:replace_alu$3909.C[24]
.sym 112460 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 112461 basesoc_uart_phy_storage[25]
.sym 112462 $auto$alumacc.cc:474:replace_alu$3909.C[25]
.sym 112464 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 112465 basesoc_uart_phy_storage[26]
.sym 112466 $auto$alumacc.cc:474:replace_alu$3909.C[26]
.sym 112468 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 112469 basesoc_uart_phy_storage[27]
.sym 112470 $auto$alumacc.cc:474:replace_alu$3909.C[27]
.sym 112472 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 112473 basesoc_uart_phy_storage[28]
.sym 112474 $auto$alumacc.cc:474:replace_alu$3909.C[28]
.sym 112476 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 112477 basesoc_uart_phy_storage[29]
.sym 112478 $auto$alumacc.cc:474:replace_alu$3909.C[29]
.sym 112480 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 112481 basesoc_uart_phy_storage[30]
.sym 112482 $auto$alumacc.cc:474:replace_alu$3909.C[30]
.sym 112484 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 112485 basesoc_uart_phy_storage[31]
.sym 112486 $auto$alumacc.cc:474:replace_alu$3909.C[31]
.sym 112490 $auto$alumacc.cc:474:replace_alu$3909.C[32]
.sym 112491 basesoc_uart_phy_rx_busy
.sym 112492 $abc$38792$n5892
.sym 112495 basesoc_uart_phy_rx_busy
.sym 112496 $abc$38792$n5898
.sym 112499 basesoc_uart_phy_rx_busy
.sym 112500 $abc$38792$n5886
.sym 112503 basesoc_uart_phy_rx_busy
.sym 112504 $abc$38792$n5894
.sym 112507 basesoc_uart_phy_rx_busy
.sym 112508 $abc$38792$n5896
.sym 112511 basesoc_uart_phy_rx_busy
.sym 112512 $abc$38792$n5890
.sym 112515 $abc$38792$n5900
.sym 112516 basesoc_uart_phy_rx_busy
.sym 112519 VexRiscv._zz_199_
.sym 112520 VexRiscv._zz_200_[7]
.sym 112523 basesoc_uart_phy_rx_busy
.sym 112524 $abc$38792$n5862
.sym 112527 basesoc_uart_phy_rx_busy
.sym 112528 $abc$38792$n5876
.sym 112531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 112532 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 112533 $abc$38792$n151
.sym 112534 VexRiscv._zz_193_
.sym 112535 basesoc_uart_phy_rx_busy
.sym 112536 $abc$38792$n5856
.sym 112539 basesoc_uart_phy_rx_busy
.sym 112540 $abc$38792$n5870
.sym 112543 basesoc_uart_phy_rx_busy
.sym 112544 $abc$38792$n5874
.sym 112547 VexRiscv._zz_199_
.sym 112548 VexRiscv._zz_200_[6]
.sym 112552 VexRiscv._zz_199_
.sym 112553 $abc$38792$n4565
.sym 112557 $abc$38792$n4567
.sym 112558 $auto$alumacc.cc:474:replace_alu$3888.C[1]
.sym 112561 $abc$38792$n4569
.sym 112562 $auto$alumacc.cc:474:replace_alu$3888.C[2]
.sym 112565 $abc$38792$n4571
.sym 112566 $auto$alumacc.cc:474:replace_alu$3888.C[3]
.sym 112569 $abc$38792$n4573
.sym 112570 $auto$alumacc.cc:474:replace_alu$3888.C[4]
.sym 112573 $abc$38792$n4575
.sym 112574 $auto$alumacc.cc:474:replace_alu$3888.C[5]
.sym 112577 $abc$38792$n4577
.sym 112578 $auto$alumacc.cc:474:replace_alu$3888.C[6]
.sym 112581 $abc$38792$n4579
.sym 112582 $auto$alumacc.cc:474:replace_alu$3888.C[7]
.sym 112585 $abc$38792$n4581
.sym 112586 $auto$alumacc.cc:474:replace_alu$3888.C[8]
.sym 112589 $abc$38792$n4583
.sym 112590 $auto$alumacc.cc:474:replace_alu$3888.C[9]
.sym 112593 $abc$38792$n4585
.sym 112594 $auto$alumacc.cc:474:replace_alu$3888.C[10]
.sym 112597 $abc$38792$n4587
.sym 112598 $auto$alumacc.cc:474:replace_alu$3888.C[11]
.sym 112601 $abc$38792$n4589
.sym 112602 $auto$alumacc.cc:474:replace_alu$3888.C[12]
.sym 112605 $abc$38792$n4591
.sym 112606 $auto$alumacc.cc:474:replace_alu$3888.C[13]
.sym 112609 $abc$38792$n4593
.sym 112610 $auto$alumacc.cc:474:replace_alu$3888.C[14]
.sym 112613 $abc$38792$n4595
.sym 112614 $auto$alumacc.cc:474:replace_alu$3888.C[15]
.sym 112617 $abc$38792$n4597
.sym 112618 $auto$alumacc.cc:474:replace_alu$3888.C[16]
.sym 112621 $abc$38792$n4599
.sym 112622 $auto$alumacc.cc:474:replace_alu$3888.C[17]
.sym 112625 $abc$38792$n4601
.sym 112626 $auto$alumacc.cc:474:replace_alu$3888.C[18]
.sym 112629 $abc$38792$n4603
.sym 112630 $auto$alumacc.cc:474:replace_alu$3888.C[19]
.sym 112633 $abc$38792$n4605
.sym 112634 $auto$alumacc.cc:474:replace_alu$3888.C[20]
.sym 112637 $abc$38792$n4607
.sym 112638 $auto$alumacc.cc:474:replace_alu$3888.C[21]
.sym 112641 $abc$38792$n4609
.sym 112642 $auto$alumacc.cc:474:replace_alu$3888.C[22]
.sym 112645 $abc$38792$n4611
.sym 112646 $auto$alumacc.cc:474:replace_alu$3888.C[23]
.sym 112649 $abc$38792$n4613
.sym 112650 $auto$alumacc.cc:474:replace_alu$3888.C[24]
.sym 112653 $abc$38792$n4615
.sym 112654 $auto$alumacc.cc:474:replace_alu$3888.C[25]
.sym 112657 $abc$38792$n4617
.sym 112658 $auto$alumacc.cc:474:replace_alu$3888.C[26]
.sym 112661 $abc$38792$n4619
.sym 112662 $auto$alumacc.cc:474:replace_alu$3888.C[27]
.sym 112665 $abc$38792$n4621
.sym 112666 $auto$alumacc.cc:474:replace_alu$3888.C[28]
.sym 112669 $abc$38792$n4623
.sym 112670 $auto$alumacc.cc:474:replace_alu$3888.C[29]
.sym 112673 $abc$38792$n4625
.sym 112674 $auto$alumacc.cc:474:replace_alu$3888.C[30]
.sym 112677 $abc$38792$n4627
.sym 112678 $auto$alumacc.cc:474:replace_alu$3888.C[31]
.sym 112681 $abc$38792$n4629
.sym 112682 $auto$alumacc.cc:474:replace_alu$3888.C[32]
.sym 112683 VexRiscv._zz_194_[29]
.sym 112684 VexRiscv._zz_323_[0]
.sym 112687 VexRiscv._zz_198_
.sym 112688 VexRiscv.decode_to_execute_IS_MUL
.sym 112691 VexRiscv.decode_to_execute_IS_DIV
.sym 112692 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 112693 VexRiscv._zz_200_[31]
.sym 112694 $abc$38792$n3772_1
.sym 112695 VexRiscv._zz_194_[16]
.sym 112696 VexRiscv._zz_323_[0]
.sym 112699 VexRiscv._zz_41_[19]
.sym 112703 VexRiscv.decode_to_execute_IS_DIV
.sym 112704 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 112705 VexRiscv._zz_200_[31]
.sym 112706 $abc$38792$n3772_1
.sym 112707 VexRiscv._zz_199_
.sym 112708 VexRiscv._zz_200_[24]
.sym 112711 VexRiscv._zz_323_[0]
.sym 112712 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 112715 VexRiscv._zz_195_[6]
.sym 112716 VexRiscv._zz_194_[5]
.sym 112717 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112718 VexRiscv._zz_330_
.sym 112719 basesoc_timer0_value[6]
.sym 112723 VexRiscv._zz_318_[1]
.sym 112724 VexRiscv._zz_195_[2]
.sym 112725 $abc$38792$n5408_1
.sym 112727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 112728 $abc$38792$n5411_1
.sym 112729 $abc$38792$n3388_1
.sym 112731 VexRiscv._zz_194_[27]
.sym 112732 VexRiscv._zz_323_[0]
.sym 112735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 112736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112737 $abc$38792$n3527_1
.sym 112739 basesoc_timer0_value[27]
.sym 112743 basesoc_dat_w[3]
.sym 112747 basesoc_dat_w[1]
.sym 112751 basesoc_dat_w[6]
.sym 112755 VexRiscv._zz_318_[3]
.sym 112756 VexRiscv._zz_195_[4]
.sym 112757 $abc$38792$n5408_1
.sym 112759 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 112760 $abc$38792$n5417_1
.sym 112761 $abc$38792$n3388_1
.sym 112763 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 112764 $abc$38792$n5416_1
.sym 112765 VexRiscv.memory_arbitration_isValid
.sym 112766 VexRiscv.execute_to_memory_IS_DIV
.sym 112767 basesoc_dat_w[7]
.sym 112771 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 112772 $abc$38792$n5410_1
.sym 112773 VexRiscv.memory_arbitration_isValid
.sym 112774 VexRiscv.execute_to_memory_IS_DIV
.sym 112775 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 112776 $abc$38792$n5406_1
.sym 112777 VexRiscv.memory_arbitration_isValid
.sym 112778 VexRiscv.execute_to_memory_IS_DIV
.sym 112779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 112780 $abc$38792$n5407_1
.sym 112781 $abc$38792$n3388_1
.sym 112783 VexRiscv._zz_195_[11]
.sym 112784 VexRiscv._zz_194_[10]
.sym 112785 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112786 VexRiscv._zz_330_
.sym 112788 VexRiscv._zz_330_
.sym 112789 $abc$38792$n4975
.sym 112791 VexRiscv._zz_195_[13]
.sym 112792 VexRiscv._zz_194_[12]
.sym 112793 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112794 VexRiscv._zz_330_
.sym 112795 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 112796 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 112797 $abc$38792$n151
.sym 112798 VexRiscv._zz_193_
.sym 112799 VexRiscv._zz_195_[14]
.sym 112800 VexRiscv._zz_194_[13]
.sym 112801 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112802 VexRiscv._zz_330_
.sym 112803 VexRiscv._zz_195_[16]
.sym 112804 VexRiscv._zz_194_[15]
.sym 112805 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112806 VexRiscv._zz_330_
.sym 112807 $abc$38792$n4426
.sym 112808 $abc$38792$n4427
.sym 112811 VexRiscv._zz_195_[24]
.sym 112812 VexRiscv._zz_194_[23]
.sym 112813 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112814 VexRiscv._zz_330_
.sym 112815 VexRiscv._zz_195_[17]
.sym 112816 VexRiscv._zz_194_[16]
.sym 112817 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112818 VexRiscv._zz_330_
.sym 112819 $abc$38792$n3520_1
.sym 112820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 112821 $abc$38792$n4421
.sym 112822 $abc$38792$n151
.sym 112823 VexRiscv._zz_195_[18]
.sym 112824 VexRiscv._zz_194_[17]
.sym 112825 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112826 VexRiscv._zz_330_
.sym 112827 VexRiscv._zz_195_[21]
.sym 112828 VexRiscv._zz_194_[20]
.sym 112829 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112830 VexRiscv._zz_330_
.sym 112831 VexRiscv._zz_318_[13]
.sym 112832 VexRiscv._zz_195_[14]
.sym 112833 $abc$38792$n5408_1
.sym 112835 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 112836 VexRiscv._zz_193_
.sym 112839 VexRiscv._zz_195_[31]
.sym 112840 VexRiscv._zz_194_[30]
.sym 112841 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112842 VexRiscv._zz_330_
.sym 112843 VexRiscv._zz_195_[28]
.sym 112844 VexRiscv._zz_194_[27]
.sym 112845 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112846 VexRiscv._zz_330_
.sym 112847 VexRiscv._zz_195_[30]
.sym 112848 VexRiscv._zz_194_[29]
.sym 112849 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112850 VexRiscv._zz_330_
.sym 112851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112852 $abc$38792$n3756
.sym 112853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 112854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 112859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 112863 $abc$38792$n3756
.sym 112864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 112867 VexRiscv._zz_136_[25]
.sym 112868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112872 VexRiscv._zz_289_[3]
.sym 112873 VexRiscv._zz_289_[1]
.sym 112874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 112875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 112879 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 112883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112884 VexRiscv._zz_289_[2]
.sym 112885 $abc$38792$n3476
.sym 112886 $abc$38792$n3477
.sym 112887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 112888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 112889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 112890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 112891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 112892 VexRiscv._zz_289_[3]
.sym 112893 $abc$38792$n3463
.sym 112894 $abc$38792$n3464
.sym 112895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 112899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 112903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 112907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112908 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 112909 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 112910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 112911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 112915 $abc$38792$n149
.sym 112919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 112920 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 112921 $abc$38792$n3460
.sym 112922 $abc$38792$n3461
.sym 112923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 112927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 112931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 112932 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 112933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 112934 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 112935 VexRiscv._zz_289_[4]
.sym 112939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 112940 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 112941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 112942 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 112943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112944 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 112945 $abc$38792$n3472
.sym 112946 $abc$38792$n3473
.sym 112947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 112948 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 112949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112950 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 112951 VexRiscv._zz_289_[0]
.sym 112955 VexRiscv._zz_289_[2]
.sym 112959 VexRiscv._zz_289_[1]
.sym 112963 VexRiscv._zz_289_[3]
.sym 112991 basesoc_uart_rx_fifo_level0[1]
.sym 112999 VexRiscv._zz_41_[6]
.sym 113043 $abc$38792$n3695
.sym 113044 spiflash_bus_dat_r[29]
.sym 113045 $abc$38792$n4910
.sym 113046 $abc$38792$n3702
.sym 113051 spiflash_bus_dat_r[19]
.sym 113052 array_muxed0[10]
.sym 113053 $abc$38792$n3702
.sym 113055 spiflash_bus_dat_r[22]
.sym 113056 array_muxed0[13]
.sym 113057 $abc$38792$n3702
.sym 113059 spiflash_bus_dat_r[9]
.sym 113060 array_muxed0[0]
.sym 113061 $abc$38792$n3702
.sym 113063 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 113071 $abc$38792$n132
.sym 113075 basesoc_timer0_eventmanager_status_w
.sym 113076 basesoc_timer0_zero_old_trigger
.sym 113079 $abc$38792$n120
.sym 113083 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 113087 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 113091 $abc$38792$n134
.sym 113096 crg_reset_delay[0]
.sym 113100 crg_reset_delay[1]
.sym 113101 $PACKER_VCC_NET
.sym 113104 crg_reset_delay[2]
.sym 113105 $PACKER_VCC_NET
.sym 113106 $auto$alumacc.cc:474:replace_alu$3846.C[2]
.sym 113108 crg_reset_delay[3]
.sym 113109 $PACKER_VCC_NET
.sym 113110 $auto$alumacc.cc:474:replace_alu$3846.C[3]
.sym 113112 crg_reset_delay[4]
.sym 113113 $PACKER_VCC_NET
.sym 113114 $auto$alumacc.cc:474:replace_alu$3846.C[4]
.sym 113116 crg_reset_delay[5]
.sym 113117 $PACKER_VCC_NET
.sym 113118 $auto$alumacc.cc:474:replace_alu$3846.C[5]
.sym 113120 crg_reset_delay[6]
.sym 113121 $PACKER_VCC_NET
.sym 113122 $auto$alumacc.cc:474:replace_alu$3846.C[6]
.sym 113124 crg_reset_delay[7]
.sym 113125 $PACKER_VCC_NET
.sym 113126 $auto$alumacc.cc:474:replace_alu$3846.C[7]
.sym 113128 crg_reset_delay[8]
.sym 113129 $PACKER_VCC_NET
.sym 113130 $auto$alumacc.cc:474:replace_alu$3846.C[8]
.sym 113132 crg_reset_delay[9]
.sym 113133 $PACKER_VCC_NET
.sym 113134 $auto$alumacc.cc:474:replace_alu$3846.C[9]
.sym 113136 crg_reset_delay[10]
.sym 113137 $PACKER_VCC_NET
.sym 113138 $auto$alumacc.cc:474:replace_alu$3846.C[10]
.sym 113140 crg_reset_delay[11]
.sym 113141 $PACKER_VCC_NET
.sym 113142 $auto$alumacc.cc:474:replace_alu$3846.C[11]
.sym 113143 $abc$38792$n140
.sym 113147 basesoc_timer0_reload_storage[15]
.sym 113148 $abc$38792$n3657
.sym 113149 $abc$38792$n5046_1
.sym 113150 $abc$38792$n5047_1
.sym 113151 $abc$38792$n4965_1
.sym 113152 basesoc_timer0_value_status[15]
.sym 113153 $abc$38792$n3663
.sym 113154 basesoc_timer0_reload_storage[31]
.sym 113155 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 113159 basesoc_timer0_value_status[0]
.sym 113160 $abc$38792$n4962
.sym 113161 $abc$38792$n4961_1
.sym 113162 basesoc_timer0_value_status[16]
.sym 113163 $abc$38792$n4961_1
.sym 113164 basesoc_timer0_value_status[19]
.sym 113165 basesoc_timer0_value_status[3]
.sym 113166 $abc$38792$n4962
.sym 113167 basesoc_adr[4]
.sym 113168 $abc$38792$n3562_1
.sym 113171 $abc$38792$n6449
.sym 113172 $abc$38792$n6450_1
.sym 113173 $abc$38792$n5000
.sym 113175 $abc$38792$n3564_1
.sym 113176 basesoc_ctrl_storage[11]
.sym 113177 $abc$38792$n58
.sym 113178 $abc$38792$n3562_1
.sym 113179 basesoc_timer0_value_status[31]
.sym 113180 $abc$38792$n4970
.sym 113181 $abc$38792$n5048_1
.sym 113183 sys_rst
.sym 113184 basesoc_dat_w[3]
.sym 113187 basesoc_adr[4]
.sym 113188 $abc$38792$n3655
.sym 113189 basesoc_timer0_reload_storage[7]
.sym 113191 basesoc_timer0_value[3]
.sym 113195 basesoc_timer0_value[8]
.sym 113199 basesoc_timer0_value[31]
.sym 113203 $abc$38792$n4047
.sym 113204 $abc$38792$n6342
.sym 113205 $abc$38792$n3932
.sym 113206 $abc$38792$n3933
.sym 113207 basesoc_timer0_value[25]
.sym 113211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113212 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 113213 $abc$38792$n3520_1
.sym 113214 $abc$38792$n151
.sym 113215 basesoc_timer0_value[12]
.sym 113219 basesoc_timer0_value[0]
.sym 113223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 113224 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 113225 $abc$38792$n3933
.sym 113227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 113231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 113235 $abc$38792$n6387_1
.sym 113236 $abc$38792$n6448
.sym 113237 basesoc_adr[4]
.sym 113238 $abc$38792$n5005_1
.sym 113239 basesoc_timer0_reload_storage[3]
.sym 113240 $abc$38792$n5646
.sym 113241 basesoc_timer0_eventmanager_status_w
.sym 113243 $abc$38792$n3562_1
.sym 113244 basesoc_timer0_reload_storage[27]
.sym 113245 basesoc_timer0_reload_storage[3]
.sym 113246 $abc$38792$n3655
.sym 113247 $abc$38792$n3932
.sym 113248 $abc$38792$n6342
.sym 113249 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 113250 $abc$38792$n3933
.sym 113251 $abc$38792$n3545_1
.sym 113252 basesoc_timer0_load_storage[27]
.sym 113253 basesoc_timer0_load_storage[11]
.sym 113254 $abc$38792$n3567_1
.sym 113255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113257 $abc$38792$n3527_1
.sym 113259 basesoc_dat_w[1]
.sym 113263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 113265 $abc$38792$n3527_1
.sym 113267 basesoc_dat_w[4]
.sym 113271 basesoc_timer0_reload_storage[7]
.sym 113272 $abc$38792$n5658
.sym 113273 basesoc_timer0_eventmanager_status_w
.sym 113275 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 113276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 113277 $abc$38792$n151
.sym 113278 VexRiscv._zz_193_
.sym 113279 $abc$38792$n3545_1
.sym 113280 basesoc_timer0_load_storage[25]
.sym 113281 basesoc_timer0_reload_storage[25]
.sym 113282 $abc$38792$n3562_1
.sym 113283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113284 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 113285 $abc$38792$n3527_1
.sym 113288 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 113289 VexRiscv._zz_124_
.sym 113292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 113293 $abc$38792$n4897
.sym 113294 $auto$alumacc.cc:474:replace_alu$3873.C[2]
.sym 113296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 113297 $abc$38792$n4898
.sym 113298 $auto$alumacc.cc:474:replace_alu$3873.C[3]
.sym 113300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 113301 $abc$38792$n4899
.sym 113302 $auto$alumacc.cc:474:replace_alu$3873.C[4]
.sym 113304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 113305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 113306 $auto$alumacc.cc:474:replace_alu$3873.C[5]
.sym 113308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 113309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 113310 $auto$alumacc.cc:474:replace_alu$3873.C[6]
.sym 113312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 113313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 113314 $auto$alumacc.cc:474:replace_alu$3873.C[7]
.sym 113316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 113317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 113318 $auto$alumacc.cc:474:replace_alu$3873.C[8]
.sym 113320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 113321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 113322 $auto$alumacc.cc:474:replace_alu$3873.C[9]
.sym 113324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 113325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 113326 $auto$alumacc.cc:474:replace_alu$3873.C[10]
.sym 113328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 113329 $abc$38792$n4900
.sym 113330 $auto$alumacc.cc:474:replace_alu$3873.C[11]
.sym 113332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 113333 $abc$38792$n4901
.sym 113334 $auto$alumacc.cc:474:replace_alu$3873.C[12]
.sym 113336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 113337 $abc$38792$n4902
.sym 113338 $auto$alumacc.cc:474:replace_alu$3873.C[13]
.sym 113340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 113341 $abc$38792$n4903
.sym 113342 $auto$alumacc.cc:474:replace_alu$3873.C[14]
.sym 113344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 113345 $abc$38792$n4904
.sym 113346 $auto$alumacc.cc:474:replace_alu$3873.C[15]
.sym 113348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 113349 $abc$38792$n4905
.sym 113350 $auto$alumacc.cc:474:replace_alu$3873.C[16]
.sym 113352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 113353 $abc$38792$n4906
.sym 113354 $auto$alumacc.cc:474:replace_alu$3873.C[17]
.sym 113356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 113357 $abc$38792$n4907
.sym 113358 $auto$alumacc.cc:474:replace_alu$3873.C[18]
.sym 113360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 113361 $abc$38792$n4908
.sym 113362 $auto$alumacc.cc:474:replace_alu$3873.C[19]
.sym 113364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 113365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113366 $auto$alumacc.cc:474:replace_alu$3873.C[20]
.sym 113368 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 113369 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113370 $auto$alumacc.cc:474:replace_alu$3873.C[21]
.sym 113372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 113373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113374 $auto$alumacc.cc:474:replace_alu$3873.C[22]
.sym 113376 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 113377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113378 $auto$alumacc.cc:474:replace_alu$3873.C[23]
.sym 113380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 113381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113382 $auto$alumacc.cc:474:replace_alu$3873.C[24]
.sym 113384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 113385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113386 $auto$alumacc.cc:474:replace_alu$3873.C[25]
.sym 113388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 113389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113390 $auto$alumacc.cc:474:replace_alu$3873.C[26]
.sym 113392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 113393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113394 $auto$alumacc.cc:474:replace_alu$3873.C[27]
.sym 113396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 113397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113398 $auto$alumacc.cc:474:replace_alu$3873.C[28]
.sym 113400 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 113401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113402 $auto$alumacc.cc:474:replace_alu$3873.C[29]
.sym 113404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 113405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113406 $auto$alumacc.cc:474:replace_alu$3873.C[30]
.sym 113408 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 113409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113410 $auto$alumacc.cc:474:replace_alu$3873.C[31]
.sym 113411 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 113415 basesoc_uart_phy_rx_busy
.sym 113416 $abc$38792$n5882
.sym 113419 basesoc_uart_phy_rx_busy
.sym 113420 $abc$38792$n5884
.sym 113423 basesoc_uart_phy_rx_busy
.sym 113424 $abc$38792$n5878
.sym 113427 basesoc_timer0_load_storage[31]
.sym 113428 $abc$38792$n5201_1
.sym 113429 basesoc_timer0_en_storage
.sym 113431 basesoc_uart_phy_rx_busy
.sym 113432 $abc$38792$n5880
.sym 113435 basesoc_timer0_load_storage[9]
.sym 113436 $abc$38792$n5157
.sym 113437 basesoc_timer0_en_storage
.sym 113439 basesoc_uart_phy_rx_busy
.sym 113440 $abc$38792$n5872
.sym 113443 basesoc_uart_phy_rx_busy
.sym 113444 $abc$38792$n5888
.sym 113447 $abc$38792$n3698
.sym 113448 spiflash_counter[1]
.sym 113451 basesoc_timer0_reload_storage[22]
.sym 113452 $abc$38792$n5703
.sym 113453 basesoc_timer0_eventmanager_status_w
.sym 113455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 113457 $abc$38792$n3527_1
.sym 113459 basesoc_timer0_reload_storage[31]
.sym 113460 $abc$38792$n5730
.sym 113461 basesoc_timer0_eventmanager_status_w
.sym 113463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 113465 $abc$38792$n3527_1
.sym 113467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 113468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 113469 $abc$38792$n3527_1
.sym 113471 VexRiscv._zz_130_[6]
.sym 113472 VexRiscv._zz_130_[7]
.sym 113473 VexRiscv.decode_to_execute_RS2[8]
.sym 113474 VexRiscv.decode_to_execute_RS2[9]
.sym 113475 basesoc_timer0_reload_storage[17]
.sym 113476 $abc$38792$n5688
.sym 113477 basesoc_timer0_eventmanager_status_w
.sym 113479 basesoc_timer0_reload_storage[27]
.sym 113480 $abc$38792$n5718
.sym 113481 basesoc_timer0_eventmanager_status_w
.sym 113483 VexRiscv.decode_to_execute_RS2[14]
.sym 113484 VexRiscv.decode_to_execute_RS2[15]
.sym 113485 VexRiscv.decode_to_execute_RS2[16]
.sym 113486 VexRiscv.decode_to_execute_RS2[17]
.sym 113487 VexRiscv.decode_to_execute_RS2[10]
.sym 113488 VexRiscv.decode_to_execute_RS2[11]
.sym 113489 VexRiscv.decode_to_execute_RS2[12]
.sym 113490 VexRiscv.decode_to_execute_RS2[13]
.sym 113491 VexRiscv._zz_130_[2]
.sym 113492 VexRiscv._zz_130_[3]
.sym 113493 VexRiscv._zz_130_[4]
.sym 113494 VexRiscv._zz_130_[5]
.sym 113495 $abc$38792$n3763_1
.sym 113496 $abc$38792$n3764_1
.sym 113497 $abc$38792$n3765
.sym 113498 $abc$38792$n3766_1
.sym 113499 basesoc_ctrl_reset_reset_r
.sym 113503 VexRiscv._zz_130_[0]
.sym 113504 VexRiscv._zz_130_[1]
.sym 113505 $abc$38792$n3762
.sym 113506 $abc$38792$n3767
.sym 113507 VexRiscv.decode_to_execute_RS2[18]
.sym 113508 VexRiscv.decode_to_execute_RS2[19]
.sym 113509 VexRiscv.decode_to_execute_RS2[20]
.sym 113510 VexRiscv.decode_to_execute_RS2[21]
.sym 113511 VexRiscv._zz_199_
.sym 113512 VexRiscv._zz_200_[1]
.sym 113515 VexRiscv._zz_199_
.sym 113516 VexRiscv._zz_200_[8]
.sym 113519 VexRiscv._zz_199_
.sym 113520 VexRiscv._zz_200_[4]
.sym 113523 VexRiscv._zz_199_
.sym 113524 VexRiscv._zz_200_[10]
.sym 113527 VexRiscv._zz_199_
.sym 113528 VexRiscv._zz_200_[3]
.sym 113531 basesoc_dat_w[3]
.sym 113535 basesoc_dat_w[7]
.sym 113539 VexRiscv._zz_199_
.sym 113540 VexRiscv._zz_200_[0]
.sym 113543 VexRiscv._zz_199_
.sym 113544 VexRiscv._zz_200_[13]
.sym 113547 VexRiscv._zz_194_[4]
.sym 113548 VexRiscv._zz_323_[0]
.sym 113551 VexRiscv._zz_194_[13]
.sym 113552 $abc$38792$n4252
.sym 113553 $abc$38792$n149
.sym 113555 VexRiscv._zz_199_
.sym 113556 VexRiscv._zz_200_[14]
.sym 113559 VexRiscv._zz_194_[6]
.sym 113560 $abc$38792$n4231
.sym 113561 $abc$38792$n149
.sym 113563 VexRiscv._zz_199_
.sym 113564 VexRiscv._zz_200_[15]
.sym 113567 VexRiscv._zz_194_[6]
.sym 113568 VexRiscv._zz_323_[0]
.sym 113571 VexRiscv._zz_194_[7]
.sym 113572 VexRiscv._zz_323_[0]
.sym 113575 VexRiscv._zz_194_[14]
.sym 113576 $abc$38792$n4255
.sym 113577 $abc$38792$n149
.sym 113579 VexRiscv._zz_194_[14]
.sym 113580 VexRiscv._zz_323_[0]
.sym 113583 VexRiscv._zz_194_[12]
.sym 113584 VexRiscv._zz_323_[0]
.sym 113587 VexRiscv._zz_194_[17]
.sym 113588 $abc$38792$n4264
.sym 113589 $abc$38792$n149
.sym 113591 VexRiscv._zz_194_[10]
.sym 113592 VexRiscv._zz_323_[0]
.sym 113595 VexRiscv._zz_194_[15]
.sym 113596 VexRiscv._zz_323_[0]
.sym 113599 VexRiscv._zz_194_[18]
.sym 113600 $abc$38792$n4267
.sym 113601 $abc$38792$n149
.sym 113603 VexRiscv._zz_199_
.sym 113604 VexRiscv._zz_200_[16]
.sym 113607 VexRiscv._zz_199_
.sym 113608 VexRiscv._zz_200_[23]
.sym 113611 VexRiscv._zz_194_[24]
.sym 113612 $abc$38792$n4285
.sym 113613 $abc$38792$n149
.sym 113615 VexRiscv._zz_194_[23]
.sym 113616 $abc$38792$n4282
.sym 113617 $abc$38792$n149
.sym 113619 VexRiscv._zz_194_[23]
.sym 113620 VexRiscv._zz_323_[0]
.sym 113623 VexRiscv._zz_194_[18]
.sym 113624 VexRiscv._zz_323_[0]
.sym 113627 VexRiscv._zz_194_[25]
.sym 113628 $abc$38792$n4288
.sym 113629 $abc$38792$n149
.sym 113631 VexRiscv._zz_194_[17]
.sym 113632 VexRiscv._zz_323_[0]
.sym 113635 VexRiscv._zz_194_[19]
.sym 113636 $abc$38792$n4270
.sym 113637 $abc$38792$n149
.sym 113639 VexRiscv._zz_194_[20]
.sym 113640 VexRiscv._zz_323_[0]
.sym 113643 VexRiscv._zz_194_[26]
.sym 113644 VexRiscv._zz_323_[0]
.sym 113647 VexRiscv._zz_194_[24]
.sym 113648 VexRiscv._zz_323_[0]
.sym 113651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 113652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 113653 $abc$38792$n3520_1
.sym 113654 $abc$38792$n151
.sym 113655 VexRiscv._zz_194_[30]
.sym 113656 VexRiscv._zz_323_[0]
.sym 113659 VexRiscv._zz_194_[25]
.sym 113660 VexRiscv._zz_323_[0]
.sym 113663 VexRiscv._zz_194_[28]
.sym 113664 VexRiscv._zz_323_[0]
.sym 113667 $abc$38792$n4480
.sym 113668 $abc$38792$n4481_1
.sym 113671 $abc$38792$n5
.sym 113675 VexRiscv._zz_195_[15]
.sym 113676 VexRiscv._zz_194_[14]
.sym 113677 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113678 VexRiscv._zz_330_
.sym 113679 VexRiscv._zz_195_[8]
.sym 113680 VexRiscv._zz_194_[7]
.sym 113681 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113682 VexRiscv._zz_330_
.sym 113683 VexRiscv._zz_195_[5]
.sym 113684 VexRiscv._zz_194_[4]
.sym 113685 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113686 VexRiscv._zz_330_
.sym 113687 VexRiscv._zz_195_[7]
.sym 113688 VexRiscv._zz_194_[6]
.sym 113689 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113690 VexRiscv._zz_330_
.sym 113691 VexRiscv._zz_195_[25]
.sym 113692 VexRiscv._zz_194_[24]
.sym 113693 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113694 VexRiscv._zz_330_
.sym 113695 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 113696 $abc$38792$n5437
.sym 113697 VexRiscv.memory_arbitration_isValid
.sym 113698 VexRiscv.execute_to_memory_IS_DIV
.sym 113699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 113700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 113701 $abc$38792$n3527_1
.sym 113704 VexRiscv._zz_330_
.sym 113705 $abc$38792$n4975
.sym 113709 $abc$38792$n4977
.sym 113710 $auto$alumacc.cc:474:replace_alu$3867.C[1]
.sym 113713 $abc$38792$n4979
.sym 113714 $auto$alumacc.cc:474:replace_alu$3867.C[2]
.sym 113717 $abc$38792$n4981
.sym 113718 $auto$alumacc.cc:474:replace_alu$3867.C[3]
.sym 113721 $abc$38792$n4983
.sym 113722 $auto$alumacc.cc:474:replace_alu$3867.C[4]
.sym 113725 $abc$38792$n4985
.sym 113726 $auto$alumacc.cc:474:replace_alu$3867.C[5]
.sym 113729 $abc$38792$n4987
.sym 113730 $auto$alumacc.cc:474:replace_alu$3867.C[6]
.sym 113733 $abc$38792$n4989
.sym 113734 $auto$alumacc.cc:474:replace_alu$3867.C[7]
.sym 113737 $abc$38792$n4991
.sym 113738 $auto$alumacc.cc:474:replace_alu$3867.C[8]
.sym 113741 $abc$38792$n4993
.sym 113742 $auto$alumacc.cc:474:replace_alu$3867.C[9]
.sym 113745 $abc$38792$n4995
.sym 113746 $auto$alumacc.cc:474:replace_alu$3867.C[10]
.sym 113749 $abc$38792$n4997
.sym 113750 $auto$alumacc.cc:474:replace_alu$3867.C[11]
.sym 113753 $abc$38792$n4999
.sym 113754 $auto$alumacc.cc:474:replace_alu$3867.C[12]
.sym 113757 $abc$38792$n5001
.sym 113758 $auto$alumacc.cc:474:replace_alu$3867.C[13]
.sym 113761 $abc$38792$n5003
.sym 113762 $auto$alumacc.cc:474:replace_alu$3867.C[14]
.sym 113765 $abc$38792$n5005
.sym 113766 $auto$alumacc.cc:474:replace_alu$3867.C[15]
.sym 113769 $abc$38792$n5007
.sym 113770 $auto$alumacc.cc:474:replace_alu$3867.C[16]
.sym 113773 $abc$38792$n5009
.sym 113774 $auto$alumacc.cc:474:replace_alu$3867.C[17]
.sym 113777 $abc$38792$n5011
.sym 113778 $auto$alumacc.cc:474:replace_alu$3867.C[18]
.sym 113781 $abc$38792$n5013
.sym 113782 $auto$alumacc.cc:474:replace_alu$3867.C[19]
.sym 113785 $abc$38792$n5015
.sym 113786 $auto$alumacc.cc:474:replace_alu$3867.C[20]
.sym 113789 $abc$38792$n5017
.sym 113790 $auto$alumacc.cc:474:replace_alu$3867.C[21]
.sym 113793 $abc$38792$n5019
.sym 113794 $auto$alumacc.cc:474:replace_alu$3867.C[22]
.sym 113797 $abc$38792$n5021
.sym 113798 $auto$alumacc.cc:474:replace_alu$3867.C[23]
.sym 113801 $abc$38792$n5023
.sym 113802 $auto$alumacc.cc:474:replace_alu$3867.C[24]
.sym 113805 $abc$38792$n5025
.sym 113806 $auto$alumacc.cc:474:replace_alu$3867.C[25]
.sym 113809 $abc$38792$n5027
.sym 113810 $auto$alumacc.cc:474:replace_alu$3867.C[26]
.sym 113813 $abc$38792$n5029
.sym 113814 $auto$alumacc.cc:474:replace_alu$3867.C[27]
.sym 113817 $abc$38792$n5031
.sym 113818 $auto$alumacc.cc:474:replace_alu$3867.C[28]
.sym 113821 $abc$38792$n5033
.sym 113822 $auto$alumacc.cc:474:replace_alu$3867.C[29]
.sym 113825 $abc$38792$n5035
.sym 113826 $auto$alumacc.cc:474:replace_alu$3867.C[30]
.sym 113829 $abc$38792$n5037
.sym 113830 $auto$alumacc.cc:474:replace_alu$3867.C[31]
.sym 113831 VexRiscv.decode_to_execute_IS_DIV
.sym 113835 VexRiscv._zz_195_[29]
.sym 113836 VexRiscv._zz_194_[28]
.sym 113837 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113838 VexRiscv._zz_330_
.sym 113839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 113840 VexRiscv._zz_289_[1]
.sym 113841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 113842 VexRiscv._zz_289_[4]
.sym 113843 VexRiscv.decode_to_execute_IS_MUL
.sym 113847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 113848 VexRiscv._zz_289_[0]
.sym 113849 VexRiscv._zz_289_[4]
.sym 113850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 113851 VexRiscv._zz_195_[27]
.sym 113852 VexRiscv._zz_194_[26]
.sym 113853 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113854 VexRiscv._zz_330_
.sym 113855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 113856 VexRiscv._zz_289_[0]
.sym 113857 VexRiscv._zz_289_[2]
.sym 113858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 113859 VexRiscv._zz_41_[3]
.sym 113867 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 113868 $abc$38792$n5486
.sym 113869 $abc$38792$n3388_1
.sym 113871 VexRiscv._zz_195_[29]
.sym 113872 VexRiscv._zz_195_[30]
.sym 113873 VexRiscv._zz_313_
.sym 113875 $abc$38792$n4662_1
.sym 113876 $abc$38792$n4661_1
.sym 113877 VexRiscv._zz_321_
.sym 113879 VexRiscv._zz_318_[26]
.sym 113880 VexRiscv._zz_195_[27]
.sym 113881 $abc$38792$n5408_1
.sym 113883 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 113884 VexRiscv.memory_arbitration_isValid
.sym 113885 VexRiscv.execute_to_memory_IS_DIV
.sym 113887 $abc$38792$n5553_1
.sym 113888 $abc$38792$n5537_1
.sym 113889 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 113890 $abc$38792$n5506_1
.sym 113891 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 113892 $abc$38792$n5485_1
.sym 113893 VexRiscv.memory_arbitration_isValid
.sym 113894 VexRiscv.execute_to_memory_IS_DIV
.sym 113895 sys_rst
.sym 113896 basesoc_uart_rx_fifo_do_read
.sym 113897 basesoc_uart_rx_fifo_wrport_we
.sym 113898 basesoc_uart_rx_fifo_level0[0]
.sym 113911 VexRiscv.execute_arbitration_isStuckByOthers
.sym 113916 $PACKER_VCC_NET
.sym 113917 basesoc_uart_rx_fifo_level0[0]
.sym 113928 basesoc_uart_rx_fifo_level0[0]
.sym 113932 basesoc_uart_rx_fifo_level0[1]
.sym 113933 $PACKER_VCC_NET
.sym 113936 basesoc_uart_rx_fifo_level0[2]
.sym 113937 $PACKER_VCC_NET
.sym 113938 $auto$alumacc.cc:474:replace_alu$3852.C[2]
.sym 113940 basesoc_uart_rx_fifo_level0[3]
.sym 113941 $PACKER_VCC_NET
.sym 113942 $auto$alumacc.cc:474:replace_alu$3852.C[3]
.sym 113944 basesoc_uart_rx_fifo_level0[4]
.sym 113945 $PACKER_VCC_NET
.sym 113946 $auto$alumacc.cc:474:replace_alu$3852.C[4]
.sym 113947 $abc$38792$n5798
.sym 113948 $abc$38792$n5799
.sym 113949 basesoc_uart_rx_fifo_wrport_we
.sym 113952 basesoc_uart_rx_fifo_level0[0]
.sym 113954 $PACKER_VCC_NET
.sym 113955 $abc$38792$n5804
.sym 113956 $abc$38792$n5805
.sym 113957 basesoc_uart_rx_fifo_wrport_we
.sym 113959 spiflash_bus_dat_r[25]
.sym 113960 slave_sel_r[1]
.sym 113961 $abc$38792$n6164_1
.sym 113963 spiflash_bus_dat_r[30]
.sym 113964 slave_sel_r[1]
.sym 113965 $abc$38792$n6174_1
.sym 113967 spiflash_bus_dat_r[23]
.sym 113968 slave_sel_r[1]
.sym 113969 $abc$38792$n6160_1
.sym 113975 spiflash_bus_dat_r[24]
.sym 113976 slave_sel_r[1]
.sym 113977 $abc$38792$n6162_1
.sym 113991 $abc$38792$n124
.sym 113992 sys_rst
.sym 113993 por_rst
.sym 114007 $abc$38792$n120
.sym 114008 por_rst
.sym 114023 $abc$38792$n128
.sym 114024 $abc$38792$n130
.sym 114025 $abc$38792$n132
.sym 114026 $abc$38792$n134
.sym 114027 basesoc_timer0_eventmanager_status_w
.sym 114031 spiflash_i
.sym 114035 $abc$38792$n128
.sym 114039 basesoc_timer0_load_storage[15]
.sym 114040 $abc$38792$n5169_1
.sym 114041 basesoc_timer0_en_storage
.sym 114043 basesoc_timer0_reload_storage[12]
.sym 114044 $abc$38792$n5673
.sym 114045 basesoc_timer0_eventmanager_status_w
.sym 114047 $abc$38792$n130
.sym 114051 basesoc_timer0_load_storage[12]
.sym 114052 $abc$38792$n5163_1
.sym 114053 basesoc_timer0_en_storage
.sym 114055 basesoc_timer0_reload_storage[15]
.sym 114056 $abc$38792$n5682
.sym 114057 basesoc_timer0_eventmanager_status_w
.sym 114059 $abc$38792$n3337_1
.sym 114060 $abc$38792$n3338_1
.sym 114061 $abc$38792$n3339_1
.sym 114063 por_rst
.sym 114064 $abc$38792$n6061
.sym 114067 por_rst
.sym 114068 $abc$38792$n6056
.sym 114071 por_rst
.sym 114072 $abc$38792$n6057
.sym 114075 por_rst
.sym 114076 $abc$38792$n6058
.sym 114079 por_rst
.sym 114080 $abc$38792$n6060
.sym 114083 por_rst
.sym 114084 $abc$38792$n6055
.sym 114087 $abc$38792$n124
.sym 114091 $abc$38792$n138
.sym 114095 $abc$38792$n136
.sym 114096 $abc$38792$n138
.sym 114097 $abc$38792$n140
.sym 114098 $abc$38792$n142
.sym 114099 sys_rst
.sym 114100 por_rst
.sym 114103 $abc$38792$n142
.sym 114107 $abc$38792$n136
.sym 114112 crg_reset_delay[0]
.sym 114114 $PACKER_VCC_NET
.sym 114115 basesoc_dat_w[3]
.sym 114119 basesoc_timer0_reload_storage[11]
.sym 114120 $abc$38792$n5670
.sym 114121 basesoc_timer0_eventmanager_status_w
.sym 114123 $abc$38792$n3648
.sym 114124 basesoc_timer0_load_storage[3]
.sym 114125 basesoc_timer0_reload_storage[11]
.sym 114126 $abc$38792$n3657
.sym 114127 basesoc_uart_rx_fifo_readable
.sym 114128 basesoc_uart_rx_old_trigger
.sym 114131 $abc$38792$n4456
.sym 114132 $abc$38792$n4457_1
.sym 114135 $abc$38792$n4474
.sym 114136 $abc$38792$n4475_1
.sym 114139 basesoc_adr[4]
.sym 114140 $abc$38792$n3564_1
.sym 114143 $abc$38792$n3663
.sym 114144 $abc$38792$n3646
.sym 114145 sys_rst
.sym 114147 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 114148 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 114149 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114150 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114151 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 114152 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 114153 VexRiscv._zz_171_[0]
.sym 114154 VexRiscv._zz_171_[1]
.sym 114155 basesoc_timer0_load_storage[4]
.sym 114156 $abc$38792$n3648
.sym 114157 $abc$38792$n5011_1
.sym 114158 $abc$38792$n5010
.sym 114159 $abc$38792$n4965_1
.sym 114160 basesoc_timer0_value_status[12]
.sym 114163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 114167 basesoc_timer0_reload_storage[20]
.sym 114168 $abc$38792$n3660
.sym 114169 $abc$38792$n3650
.sym 114170 basesoc_timer0_load_storage[12]
.sym 114171 $abc$38792$n3900
.sym 114172 VexRiscv._zz_136_[29]
.sym 114175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 114181 $abc$38792$n3520_1
.sym 114182 $abc$38792$n151
.sym 114183 basesoc_timer0_load_storage[28]
.sym 114184 $abc$38792$n5195_1
.sym 114185 basesoc_timer0_en_storage
.sym 114187 basesoc_timer0_load_storage[3]
.sym 114188 $abc$38792$n5145
.sym 114189 basesoc_timer0_en_storage
.sym 114191 basesoc_timer0_load_storage[11]
.sym 114192 $abc$38792$n5161_1
.sym 114193 basesoc_timer0_en_storage
.sym 114195 basesoc_timer0_reload_storage[28]
.sym 114196 $abc$38792$n5721
.sym 114197 basesoc_timer0_eventmanager_status_w
.sym 114199 basesoc_timer0_reload_storage[20]
.sym 114200 $abc$38792$n5697
.sym 114201 basesoc_timer0_eventmanager_status_w
.sym 114203 basesoc_timer0_load_storage[7]
.sym 114204 $abc$38792$n5153
.sym 114205 basesoc_timer0_en_storage
.sym 114207 basesoc_uart_rx_fifo_readable
.sym 114211 basesoc_timer0_load_storage[20]
.sym 114212 $abc$38792$n5179_1
.sym 114213 basesoc_timer0_en_storage
.sym 114215 basesoc_timer0_load_storage[19]
.sym 114216 $abc$38792$n5177_1
.sym 114217 basesoc_timer0_en_storage
.sym 114219 $abc$38792$n3546_1
.sym 114220 $abc$38792$n3621_1
.sym 114221 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 114223 basesoc_timer0_load_storage[25]
.sym 114224 $abc$38792$n5189_1
.sym 114225 basesoc_timer0_en_storage
.sym 114227 basesoc_timer0_reload_storage[19]
.sym 114228 $abc$38792$n5694
.sym 114229 basesoc_timer0_eventmanager_status_w
.sym 114231 basesoc_timer0_load_storage[4]
.sym 114232 $abc$38792$n5147
.sym 114233 basesoc_timer0_en_storage
.sym 114235 $abc$38792$n3546_1
.sym 114236 $abc$38792$n3621_1
.sym 114237 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 114239 basesoc_adr[0]
.sym 114240 $abc$38792$n6368_1
.sym 114241 $abc$38792$n4947_1
.sym 114242 $abc$38792$n3621_1
.sym 114243 basesoc_timer0_reload_storage[4]
.sym 114244 $abc$38792$n5649
.sym 114245 basesoc_timer0_eventmanager_status_w
.sym 114247 basesoc_timer0_load_storage[24]
.sym 114248 $abc$38792$n5187_1
.sym 114249 basesoc_timer0_en_storage
.sym 114251 basesoc_timer0_reload_storage[24]
.sym 114252 $abc$38792$n5709
.sym 114253 basesoc_timer0_eventmanager_status_w
.sym 114256 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114257 basesoc_uart_phy_storage[0]
.sym 114259 $abc$38792$n6395_1
.sym 114260 $abc$38792$n5021_1
.sym 114261 $abc$38792$n6396_1
.sym 114262 $abc$38792$n3647_1
.sym 114263 basesoc_uart_phy_tx_busy
.sym 114264 $abc$38792$n5933
.sym 114267 basesoc_timer0_load_storage[10]
.sym 114268 $abc$38792$n5159
.sym 114269 basesoc_timer0_en_storage
.sym 114271 basesoc_timer0_load_storage[13]
.sym 114272 $abc$38792$n3650
.sym 114273 basesoc_adr[4]
.sym 114274 $abc$38792$n6394_1
.sym 114275 basesoc_timer0_reload_storage[25]
.sym 114276 $abc$38792$n5712
.sym 114277 basesoc_timer0_eventmanager_status_w
.sym 114279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114281 $abc$38792$n3527_1
.sym 114283 basesoc_timer0_reload_storage[13]
.sym 114284 $abc$38792$n5676
.sym 114285 basesoc_timer0_eventmanager_status_w
.sym 114287 basesoc_timer0_reload_storage[10]
.sym 114288 $abc$38792$n3657
.sym 114289 $abc$38792$n3648
.sym 114290 basesoc_timer0_load_storage[2]
.sym 114291 basesoc_timer0_reload_storage[10]
.sym 114292 $abc$38792$n5667
.sym 114293 basesoc_timer0_eventmanager_status_w
.sym 114295 basesoc_dat_w[1]
.sym 114299 basesoc_dat_w[5]
.sym 114303 basesoc_dat_w[2]
.sym 114307 $abc$38792$n4970
.sym 114308 basesoc_timer0_value_status[29]
.sym 114309 $abc$38792$n3657
.sym 114310 basesoc_timer0_reload_storage[13]
.sym 114311 basesoc_timer0_reload_storage[9]
.sym 114312 $abc$38792$n5664
.sym 114313 basesoc_timer0_eventmanager_status_w
.sym 114315 por_rst
.sym 114316 $abc$38792$n6062
.sym 114319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 114321 $abc$38792$n3527_1
.sym 114323 por_rst
.sym 114324 $abc$38792$n6052
.sym 114327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 114329 $abc$38792$n3520_1
.sym 114330 $abc$38792$n151
.sym 114331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 114333 $abc$38792$n3527_1
.sym 114335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 114336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 114337 $abc$38792$n3520_1
.sym 114338 $abc$38792$n151
.sym 114339 $abc$38792$n3932
.sym 114340 $abc$38792$n6347
.sym 114341 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 114342 $abc$38792$n3933
.sym 114344 basesoc_timer0_value[0]
.sym 114348 basesoc_timer0_value[1]
.sym 114349 $PACKER_VCC_NET
.sym 114352 basesoc_timer0_value[2]
.sym 114353 $PACKER_VCC_NET
.sym 114354 $auto$alumacc.cc:474:replace_alu$3855.C[2]
.sym 114356 basesoc_timer0_value[3]
.sym 114357 $PACKER_VCC_NET
.sym 114358 $auto$alumacc.cc:474:replace_alu$3855.C[3]
.sym 114360 basesoc_timer0_value[4]
.sym 114361 $PACKER_VCC_NET
.sym 114362 $auto$alumacc.cc:474:replace_alu$3855.C[4]
.sym 114364 basesoc_timer0_value[5]
.sym 114365 $PACKER_VCC_NET
.sym 114366 $auto$alumacc.cc:474:replace_alu$3855.C[5]
.sym 114368 basesoc_timer0_value[6]
.sym 114369 $PACKER_VCC_NET
.sym 114370 $auto$alumacc.cc:474:replace_alu$3855.C[6]
.sym 114372 basesoc_timer0_value[7]
.sym 114373 $PACKER_VCC_NET
.sym 114374 $auto$alumacc.cc:474:replace_alu$3855.C[7]
.sym 114376 basesoc_timer0_value[8]
.sym 114377 $PACKER_VCC_NET
.sym 114378 $auto$alumacc.cc:474:replace_alu$3855.C[8]
.sym 114380 basesoc_timer0_value[9]
.sym 114381 $PACKER_VCC_NET
.sym 114382 $auto$alumacc.cc:474:replace_alu$3855.C[9]
.sym 114384 basesoc_timer0_value[10]
.sym 114385 $PACKER_VCC_NET
.sym 114386 $auto$alumacc.cc:474:replace_alu$3855.C[10]
.sym 114388 basesoc_timer0_value[11]
.sym 114389 $PACKER_VCC_NET
.sym 114390 $auto$alumacc.cc:474:replace_alu$3855.C[11]
.sym 114392 basesoc_timer0_value[12]
.sym 114393 $PACKER_VCC_NET
.sym 114394 $auto$alumacc.cc:474:replace_alu$3855.C[12]
.sym 114396 basesoc_timer0_value[13]
.sym 114397 $PACKER_VCC_NET
.sym 114398 $auto$alumacc.cc:474:replace_alu$3855.C[13]
.sym 114400 basesoc_timer0_value[14]
.sym 114401 $PACKER_VCC_NET
.sym 114402 $auto$alumacc.cc:474:replace_alu$3855.C[14]
.sym 114404 basesoc_timer0_value[15]
.sym 114405 $PACKER_VCC_NET
.sym 114406 $auto$alumacc.cc:474:replace_alu$3855.C[15]
.sym 114408 basesoc_timer0_value[16]
.sym 114409 $PACKER_VCC_NET
.sym 114410 $auto$alumacc.cc:474:replace_alu$3855.C[16]
.sym 114412 basesoc_timer0_value[17]
.sym 114413 $PACKER_VCC_NET
.sym 114414 $auto$alumacc.cc:474:replace_alu$3855.C[17]
.sym 114416 basesoc_timer0_value[18]
.sym 114417 $PACKER_VCC_NET
.sym 114418 $auto$alumacc.cc:474:replace_alu$3855.C[18]
.sym 114420 basesoc_timer0_value[19]
.sym 114421 $PACKER_VCC_NET
.sym 114422 $auto$alumacc.cc:474:replace_alu$3855.C[19]
.sym 114424 basesoc_timer0_value[20]
.sym 114425 $PACKER_VCC_NET
.sym 114426 $auto$alumacc.cc:474:replace_alu$3855.C[20]
.sym 114428 basesoc_timer0_value[21]
.sym 114429 $PACKER_VCC_NET
.sym 114430 $auto$alumacc.cc:474:replace_alu$3855.C[21]
.sym 114432 basesoc_timer0_value[22]
.sym 114433 $PACKER_VCC_NET
.sym 114434 $auto$alumacc.cc:474:replace_alu$3855.C[22]
.sym 114436 basesoc_timer0_value[23]
.sym 114437 $PACKER_VCC_NET
.sym 114438 $auto$alumacc.cc:474:replace_alu$3855.C[23]
.sym 114440 basesoc_timer0_value[24]
.sym 114441 $PACKER_VCC_NET
.sym 114442 $auto$alumacc.cc:474:replace_alu$3855.C[24]
.sym 114444 basesoc_timer0_value[25]
.sym 114445 $PACKER_VCC_NET
.sym 114446 $auto$alumacc.cc:474:replace_alu$3855.C[25]
.sym 114448 basesoc_timer0_value[26]
.sym 114449 $PACKER_VCC_NET
.sym 114450 $auto$alumacc.cc:474:replace_alu$3855.C[26]
.sym 114452 basesoc_timer0_value[27]
.sym 114453 $PACKER_VCC_NET
.sym 114454 $auto$alumacc.cc:474:replace_alu$3855.C[27]
.sym 114456 basesoc_timer0_value[28]
.sym 114457 $PACKER_VCC_NET
.sym 114458 $auto$alumacc.cc:474:replace_alu$3855.C[28]
.sym 114460 basesoc_timer0_value[29]
.sym 114461 $PACKER_VCC_NET
.sym 114462 $auto$alumacc.cc:474:replace_alu$3855.C[29]
.sym 114464 basesoc_timer0_value[30]
.sym 114465 $PACKER_VCC_NET
.sym 114466 $auto$alumacc.cc:474:replace_alu$3855.C[30]
.sym 114468 basesoc_timer0_value[31]
.sym 114469 $PACKER_VCC_NET
.sym 114470 $auto$alumacc.cc:474:replace_alu$3855.C[31]
.sym 114471 VexRiscv._zz_199_
.sym 114472 VexRiscv._zz_200_[2]
.sym 114475 $abc$38792$n5557
.sym 114479 basesoc_uart_rx_fifo_level0[4]
.sym 114480 $abc$38792$n3636
.sym 114481 $abc$38792$n3624
.sym 114482 basesoc_uart_rx_fifo_readable
.sym 114483 VexRiscv._zz_318_[6]
.sym 114484 VexRiscv._zz_195_[7]
.sym 114485 $abc$38792$n5408_1
.sym 114487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 114488 $abc$38792$n5426_1
.sym 114489 $abc$38792$n3388_1
.sym 114491 VexRiscv._zz_199_
.sym 114492 VexRiscv._zz_200_[5]
.sym 114495 basesoc_uart_rx_fifo_level0[4]
.sym 114496 $abc$38792$n3636
.sym 114497 basesoc_uart_phy_source_valid
.sym 114499 basesoc_timer0_load_storage[27]
.sym 114500 $abc$38792$n5193_1
.sym 114501 basesoc_timer0_en_storage
.sym 114504 VexRiscv._zz_316_[0]
.sym 114505 VexRiscv._zz_318_[0]
.sym 114508 VexRiscv._zz_316_[1]
.sym 114509 VexRiscv._zz_318_[1]
.sym 114510 $auto$alumacc.cc:474:replace_alu$3864.C[1]
.sym 114512 VexRiscv._zz_316_[2]
.sym 114513 VexRiscv._zz_318_[2]
.sym 114514 $auto$alumacc.cc:474:replace_alu$3864.C[2]
.sym 114516 VexRiscv._zz_316_[3]
.sym 114517 VexRiscv._zz_318_[3]
.sym 114518 $auto$alumacc.cc:474:replace_alu$3864.C[3]
.sym 114520 VexRiscv._zz_316_[4]
.sym 114521 VexRiscv._zz_318_[4]
.sym 114522 $auto$alumacc.cc:474:replace_alu$3864.C[4]
.sym 114524 VexRiscv._zz_316_[5]
.sym 114525 VexRiscv._zz_318_[5]
.sym 114526 $auto$alumacc.cc:474:replace_alu$3864.C[5]
.sym 114528 VexRiscv._zz_316_[6]
.sym 114529 VexRiscv._zz_318_[6]
.sym 114530 $auto$alumacc.cc:474:replace_alu$3864.C[6]
.sym 114532 VexRiscv._zz_316_[7]
.sym 114533 VexRiscv._zz_318_[7]
.sym 114534 $auto$alumacc.cc:474:replace_alu$3864.C[7]
.sym 114536 VexRiscv._zz_316_[8]
.sym 114537 VexRiscv._zz_318_[8]
.sym 114538 $auto$alumacc.cc:474:replace_alu$3864.C[8]
.sym 114540 VexRiscv._zz_316_[9]
.sym 114541 VexRiscv._zz_318_[9]
.sym 114542 $auto$alumacc.cc:474:replace_alu$3864.C[9]
.sym 114544 VexRiscv._zz_316_[10]
.sym 114545 VexRiscv._zz_318_[10]
.sym 114546 $auto$alumacc.cc:474:replace_alu$3864.C[10]
.sym 114548 VexRiscv._zz_316_[11]
.sym 114549 VexRiscv._zz_318_[11]
.sym 114550 $auto$alumacc.cc:474:replace_alu$3864.C[11]
.sym 114552 VexRiscv._zz_316_[12]
.sym 114553 VexRiscv._zz_318_[12]
.sym 114554 $auto$alumacc.cc:474:replace_alu$3864.C[12]
.sym 114556 VexRiscv._zz_316_[13]
.sym 114557 VexRiscv._zz_318_[13]
.sym 114558 $auto$alumacc.cc:474:replace_alu$3864.C[13]
.sym 114560 VexRiscv._zz_316_[14]
.sym 114561 VexRiscv._zz_318_[14]
.sym 114562 $auto$alumacc.cc:474:replace_alu$3864.C[14]
.sym 114564 VexRiscv._zz_316_[15]
.sym 114565 VexRiscv._zz_318_[15]
.sym 114566 $auto$alumacc.cc:474:replace_alu$3864.C[15]
.sym 114568 VexRiscv._zz_316_[16]
.sym 114569 VexRiscv._zz_318_[16]
.sym 114570 $auto$alumacc.cc:474:replace_alu$3864.C[16]
.sym 114572 VexRiscv._zz_316_[17]
.sym 114573 VexRiscv._zz_318_[17]
.sym 114574 $auto$alumacc.cc:474:replace_alu$3864.C[17]
.sym 114576 VexRiscv._zz_316_[18]
.sym 114577 VexRiscv._zz_318_[18]
.sym 114578 $auto$alumacc.cc:474:replace_alu$3864.C[18]
.sym 114580 VexRiscv._zz_316_[19]
.sym 114581 VexRiscv._zz_318_[19]
.sym 114582 $auto$alumacc.cc:474:replace_alu$3864.C[19]
.sym 114584 VexRiscv._zz_316_[20]
.sym 114585 VexRiscv._zz_318_[20]
.sym 114586 $auto$alumacc.cc:474:replace_alu$3864.C[20]
.sym 114588 VexRiscv._zz_316_[21]
.sym 114589 VexRiscv._zz_318_[21]
.sym 114590 $auto$alumacc.cc:474:replace_alu$3864.C[21]
.sym 114592 VexRiscv._zz_316_[22]
.sym 114593 VexRiscv._zz_318_[22]
.sym 114594 $auto$alumacc.cc:474:replace_alu$3864.C[22]
.sym 114596 VexRiscv._zz_316_[23]
.sym 114597 VexRiscv._zz_318_[23]
.sym 114598 $auto$alumacc.cc:474:replace_alu$3864.C[23]
.sym 114600 VexRiscv._zz_316_[24]
.sym 114601 VexRiscv._zz_318_[24]
.sym 114602 $auto$alumacc.cc:474:replace_alu$3864.C[24]
.sym 114604 VexRiscv._zz_316_[25]
.sym 114605 VexRiscv._zz_318_[25]
.sym 114606 $auto$alumacc.cc:474:replace_alu$3864.C[25]
.sym 114608 VexRiscv._zz_316_[26]
.sym 114609 VexRiscv._zz_318_[26]
.sym 114610 $auto$alumacc.cc:474:replace_alu$3864.C[26]
.sym 114612 VexRiscv._zz_316_[27]
.sym 114613 VexRiscv._zz_318_[27]
.sym 114614 $auto$alumacc.cc:474:replace_alu$3864.C[27]
.sym 114616 VexRiscv._zz_316_[28]
.sym 114617 VexRiscv._zz_318_[28]
.sym 114618 $auto$alumacc.cc:474:replace_alu$3864.C[28]
.sym 114620 VexRiscv._zz_316_[29]
.sym 114621 VexRiscv._zz_318_[29]
.sym 114622 $auto$alumacc.cc:474:replace_alu$3864.C[29]
.sym 114624 VexRiscv._zz_316_[30]
.sym 114625 VexRiscv._zz_318_[30]
.sym 114626 $auto$alumacc.cc:474:replace_alu$3864.C[30]
.sym 114628 VexRiscv._zz_316_[31]
.sym 114629 VexRiscv._zz_318_[31]
.sym 114630 $auto$alumacc.cc:474:replace_alu$3864.C[31]
.sym 114632 VexRiscv._zz_316_[32]
.sym 114633 VexRiscv._zz_318_[32]
.sym 114634 $auto$alumacc.cc:474:replace_alu$3864.C[32]
.sym 114636 VexRiscv._zz_316_[32]
.sym 114637 VexRiscv._zz_318_[32]
.sym 114638 $auto$alumacc.cc:474:replace_alu$3864.C[33]
.sym 114639 VexRiscv._zz_318_[10]
.sym 114640 VexRiscv._zz_195_[11]
.sym 114641 $abc$38792$n5408_1
.sym 114643 VexRiscv._zz_318_[15]
.sym 114644 VexRiscv._zz_195_[16]
.sym 114645 $abc$38792$n5408_1
.sym 114647 VexRiscv._zz_318_[5]
.sym 114648 VexRiscv._zz_195_[6]
.sym 114649 $abc$38792$n5408_1
.sym 114651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 114652 $abc$38792$n5438
.sym 114653 $abc$38792$n3388_1
.sym 114655 VexRiscv._zz_318_[8]
.sym 114656 VexRiscv._zz_195_[9]
.sym 114657 $abc$38792$n5408_1
.sym 114659 VexRiscv._zz_318_[24]
.sym 114660 VexRiscv._zz_195_[25]
.sym 114661 $abc$38792$n5408_1
.sym 114663 $abc$38792$n6418_1
.sym 114664 $abc$38792$n5514_1
.sym 114665 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 114666 $abc$38792$n5506_1
.sym 114667 VexRiscv._zz_318_[23]
.sym 114668 VexRiscv._zz_195_[24]
.sym 114669 $abc$38792$n5408_1
.sym 114671 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 114672 $abc$38792$n5413_1
.sym 114673 VexRiscv.memory_arbitration_isValid
.sym 114674 VexRiscv.execute_to_memory_IS_DIV
.sym 114675 VexRiscv._zz_318_[2]
.sym 114676 VexRiscv._zz_195_[3]
.sym 114677 $abc$38792$n5408_1
.sym 114679 VexRiscv._zz_318_[4]
.sym 114680 VexRiscv._zz_195_[5]
.sym 114681 $abc$38792$n5408_1
.sym 114683 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 114684 $abc$38792$n5425_1
.sym 114685 VexRiscv.memory_arbitration_isValid
.sym 114686 VexRiscv.execute_to_memory_IS_DIV
.sym 114687 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 114688 $abc$38792$n5414_1
.sym 114689 $abc$38792$n3388_1
.sym 114691 $abc$38792$n3055
.sym 114695 $abc$38792$n3411_1
.sym 114696 $abc$38792$n3409_1
.sym 114697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114698 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114699 VexRiscv._zz_318_[11]
.sym 114700 VexRiscv._zz_195_[12]
.sym 114701 $abc$38792$n5408_1
.sym 114703 VexRiscv._zz_318_[18]
.sym 114704 VexRiscv._zz_195_[19]
.sym 114705 $abc$38792$n5408_1
.sym 114707 VexRiscv._zz_318_[25]
.sym 114708 VexRiscv._zz_195_[26]
.sym 114709 $abc$38792$n5408_1
.sym 114711 VexRiscv._zz_318_[17]
.sym 114712 VexRiscv._zz_195_[18]
.sym 114713 $abc$38792$n5408_1
.sym 114715 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 114716 $abc$38792$n5441
.sym 114717 $abc$38792$n3388_1
.sym 114719 VexRiscv._zz_318_[12]
.sym 114720 VexRiscv._zz_195_[13]
.sym 114721 $abc$38792$n5408_1
.sym 114723 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 114724 $abc$38792$n5440
.sym 114725 VexRiscv.memory_arbitration_isValid
.sym 114726 VexRiscv.execute_to_memory_IS_DIV
.sym 114727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114731 VexRiscv._zz_318_[21]
.sym 114732 VexRiscv._zz_195_[22]
.sym 114733 $abc$38792$n5408_1
.sym 114735 VexRiscv._zz_136_[25]
.sym 114736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 114738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 114739 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 114740 $abc$38792$n5447
.sym 114741 $abc$38792$n3388_1
.sym 114743 VexRiscv._zz_195_[19]
.sym 114744 VexRiscv._zz_194_[18]
.sym 114745 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114746 VexRiscv._zz_330_
.sym 114747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 114751 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 114752 $abc$38792$n5446
.sym 114753 VexRiscv.memory_arbitration_isValid
.sym 114754 VexRiscv.execute_to_memory_IS_DIV
.sym 114755 VexRiscv._zz_318_[22]
.sym 114756 VexRiscv._zz_195_[23]
.sym 114757 $abc$38792$n5408_1
.sym 114759 VexRiscv._zz_195_[20]
.sym 114760 VexRiscv._zz_194_[19]
.sym 114761 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114762 VexRiscv._zz_330_
.sym 114763 VexRiscv._zz_318_[31]
.sym 114764 VexRiscv._zz_195_[32]
.sym 114765 $abc$38792$n5408_1
.sym 114767 VexRiscv._zz_195_[26]
.sym 114768 VexRiscv._zz_194_[25]
.sym 114769 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114770 VexRiscv._zz_330_
.sym 114771 VexRiscv.memory_arbitration_isValid
.sym 114772 VexRiscv.execute_to_memory_IS_MUL
.sym 114775 VexRiscv._zz_318_[29]
.sym 114776 VexRiscv._zz_195_[30]
.sym 114777 $abc$38792$n5408_1
.sym 114779 VexRiscv._zz_318_[30]
.sym 114780 VexRiscv._zz_195_[31]
.sym 114781 $abc$38792$n5408_1
.sym 114783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 114791 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 114796 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 114799 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 114803 VexRiscv.CsrPlugin_mepc[27]
.sym 114804 VexRiscv.lastStagePc[27]
.sym 114805 $abc$38792$n2482
.sym 114807 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 114808 $abc$38792$n5468
.sym 114809 $abc$38792$n3388_1
.sym 114811 VexRiscv._zz_318_[27]
.sym 114812 VexRiscv._zz_195_[28]
.sym 114813 $abc$38792$n5408_1
.sym 114815 VexRiscv._zz_318_[20]
.sym 114816 VexRiscv._zz_195_[21]
.sym 114817 $abc$38792$n5408_1
.sym 114819 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 114820 $abc$38792$n5467
.sym 114821 VexRiscv.memory_arbitration_isValid
.sym 114822 VexRiscv.execute_to_memory_IS_DIV
.sym 114827 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 114828 $abc$38792$n5491
.sym 114829 VexRiscv.memory_arbitration_isValid
.sym 114830 VexRiscv.execute_to_memory_IS_DIV
.sym 114835 VexRiscv._zz_318_[28]
.sym 114836 VexRiscv._zz_195_[29]
.sym 114837 $abc$38792$n5408_1
.sym 114839 VexRiscv._zz_255_[1]
.sym 114840 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 114843 VexRiscv._zz_35_[2]
.sym 114847 VexRiscv._zz_35_[15]
.sym 114851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 114852 $abc$38792$n5492_1
.sym 114853 $abc$38792$n3388_1
.sym 114875 sys_rst
.sym 114876 basesoc_uart_rx_fifo_do_read
.sym 114877 basesoc_uart_rx_fifo_wrport_we
.sym 114879 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 114880 $abc$38792$n3740
.sym 114881 $abc$38792$n149
.sym 114883 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 114884 VexRiscv._zz_321_
.sym 114885 $abc$38792$n3740
.sym 114888 basesoc_uart_rx_fifo_level0[0]
.sym 114893 basesoc_uart_rx_fifo_level0[1]
.sym 114897 basesoc_uart_rx_fifo_level0[2]
.sym 114898 $auto$alumacc.cc:474:replace_alu$3861.C[2]
.sym 114901 basesoc_uart_rx_fifo_level0[3]
.sym 114902 $auto$alumacc.cc:474:replace_alu$3861.C[3]
.sym 114905 basesoc_uart_rx_fifo_level0[4]
.sym 114906 $auto$alumacc.cc:474:replace_alu$3861.C[4]
.sym 114907 $abc$38792$n5801
.sym 114908 $abc$38792$n5802
.sym 114909 basesoc_uart_rx_fifo_wrport_we
.sym 114911 basesoc_uart_rx_fifo_level0[0]
.sym 114912 basesoc_uart_rx_fifo_level0[1]
.sym 114913 basesoc_uart_rx_fifo_level0[2]
.sym 114914 basesoc_uart_rx_fifo_level0[3]
.sym 114915 $abc$38792$n5807
.sym 114916 $abc$38792$n5808
.sym 114917 basesoc_uart_rx_fifo_wrport_we
.sym 114927 basesoc_dat_w[7]
.sym 114931 basesoc_dat_w[4]
.sym 114951 spiflash_bus_dat_r[10]
.sym 114952 array_muxed0[1]
.sym 114953 $abc$38792$n3702
.sym 114971 spiflash_bus_dat_r[20]
.sym 114972 array_muxed0[11]
.sym 114973 $abc$38792$n3702
.sym 114979 spiflash_bus_dat_r[21]
.sym 114980 array_muxed0[12]
.sym 114981 $abc$38792$n3702
.sym 114987 VexRiscv._zz_130_[7]
.sym 114988 VexRiscv.decode_to_execute_RS2[15]
.sym 114989 VexRiscv._zz_171_[0]
.sym 114990 VexRiscv._zz_171_[1]
.sym 114991 basesoc_adr[1]
.sym 114992 basesoc_adr[0]
.sym 114995 VexRiscv._zz_130_[6]
.sym 114996 VexRiscv.decode_to_execute_RS2[14]
.sym 114997 VexRiscv._zz_171_[0]
.sym 114998 VexRiscv._zz_171_[1]
.sym 114999 VexRiscv._zz_130_[1]
.sym 115000 VexRiscv.decode_to_execute_RS2[9]
.sym 115001 VexRiscv._zz_171_[0]
.sym 115002 VexRiscv._zz_171_[1]
.sym 115003 VexRiscv._zz_130_[2]
.sym 115011 VexRiscv._zz_130_[3]
.sym 115015 basesoc_timer0_value[17]
.sym 115027 basesoc_timer0_value[24]
.sym 115031 basesoc_timer0_value[5]
.sym 115035 basesoc_timer0_value[16]
.sym 115039 basesoc_timer0_value[15]
.sym 115043 basesoc_timer0_value[23]
.sym 115047 basesoc_uart_phy_rx
.sym 115051 basesoc_adr[4]
.sym 115052 $abc$38792$n3545_1
.sym 115053 basesoc_timer0_load_storage[31]
.sym 115055 $abc$38792$n3648
.sym 115056 $abc$38792$n3646
.sym 115057 sys_rst
.sym 115059 $abc$38792$n4961_1
.sym 115060 basesoc_timer0_value_status[23]
.sym 115061 $abc$38792$n3648
.sym 115062 basesoc_timer0_load_storage[7]
.sym 115063 $abc$38792$n6290_1
.sym 115064 VexRiscv._zz_294_
.sym 115067 basesoc_timer0_reload_storage[23]
.sym 115068 $abc$38792$n3660
.sym 115069 $abc$38792$n5042_1
.sym 115070 $abc$38792$n5044_1
.sym 115071 basesoc_timer0_load_storage[15]
.sym 115072 $abc$38792$n3650
.sym 115073 $abc$38792$n5043_1
.sym 115075 $abc$38792$n4970
.sym 115076 basesoc_timer0_value_status[24]
.sym 115077 $abc$38792$n3660
.sym 115078 basesoc_timer0_reload_storage[16]
.sym 115079 VexRiscv._zz_290_[0]
.sym 115080 VexRiscv._zz_152_[0]
.sym 115081 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115083 VexRiscv._zz_290_[12]
.sym 115084 VexRiscv._zz_152_[12]
.sym 115085 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115087 VexRiscv._zz_290_[1]
.sym 115088 VexRiscv._zz_152_[1]
.sym 115089 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115091 VexRiscv._zz_200_[1]
.sym 115092 VexRiscv._zz_287_[1]
.sym 115093 VexRiscv._zz_44_[1]
.sym 115094 VexRiscv._zz_44_[0]
.sym 115095 VexRiscv._zz_200_[0]
.sym 115096 VexRiscv._zz_287_[0]
.sym 115097 VexRiscv._zz_44_[1]
.sym 115098 VexRiscv._zz_44_[0]
.sym 115099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 115104 VexRiscv._zz_294_
.sym 115105 VexRiscv._zz_293_[0]
.sym 115106 VexRiscv._zz_152_[0]
.sym 115107 $abc$38792$n6292_1
.sym 115108 VexRiscv._zz_294_
.sym 115111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115115 $abc$38792$n5954_1
.sym 115116 VexRiscv._zz_36_[1]
.sym 115117 $abc$38792$n5952_1
.sym 115119 $abc$38792$n6294
.sym 115120 VexRiscv._zz_294_
.sym 115123 $abc$38792$n5940_1
.sym 115124 VexRiscv._zz_36_[0]
.sym 115125 $abc$38792$n5952_1
.sym 115127 VexRiscv._zz_136_[29]
.sym 115131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115135 $abc$38792$n6288
.sym 115136 VexRiscv._zz_294_
.sym 115139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 115143 basesoc_timer0_value_status[28]
.sym 115144 $abc$38792$n4970
.sym 115145 basesoc_timer0_load_storage[20]
.sym 115146 $abc$38792$n3652
.sym 115147 basesoc_timer0_value[11]
.sym 115151 basesoc_timer0_value[7]
.sym 115155 basesoc_timer0_value[20]
.sym 115159 $abc$38792$n4965_1
.sym 115160 basesoc_timer0_value_status[11]
.sym 115161 $abc$38792$n3652
.sym 115162 basesoc_timer0_load_storage[19]
.sym 115163 basesoc_timer0_value_status[4]
.sym 115164 $abc$38792$n4962
.sym 115165 $abc$38792$n4961_1
.sym 115166 basesoc_timer0_value_status[20]
.sym 115167 basesoc_timer0_value[28]
.sym 115171 basesoc_timer0_value[4]
.sym 115175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 115176 $abc$38792$n3932
.sym 115177 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 115178 $abc$38792$n3933
.sym 115183 $abc$38792$n4962
.sym 115184 basesoc_timer0_value_status[5]
.sym 115185 $abc$38792$n3652
.sym 115186 basesoc_timer0_load_storage[21]
.sym 115187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 115188 $abc$38792$n3932
.sym 115189 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 115190 $abc$38792$n3933
.sym 115191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 115195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 115199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 115200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 115201 $abc$38792$n151
.sym 115202 VexRiscv._zz_193_
.sym 115203 $abc$38792$n4962
.sym 115204 basesoc_timer0_value_status[7]
.sym 115205 $abc$38792$n3652
.sym 115206 basesoc_timer0_load_storage[23]
.sym 115207 basesoc_timer0_value_status[26]
.sym 115208 $abc$38792$n4970
.sym 115209 $abc$38792$n4992
.sym 115210 $abc$38792$n4993_1
.sym 115211 basesoc_timer0_value_status[10]
.sym 115212 $abc$38792$n4965_1
.sym 115213 basesoc_timer0_reload_storage[18]
.sym 115214 $abc$38792$n3660
.sym 115215 $abc$38792$n3663
.sym 115216 basesoc_timer0_reload_storage[29]
.sym 115217 $abc$38792$n3660
.sym 115218 basesoc_timer0_reload_storage[21]
.sym 115219 $abc$38792$n6385_1
.sym 115220 $abc$38792$n6384_1
.sym 115221 $abc$38792$n4991_1
.sym 115222 $abc$38792$n3647_1
.sym 115223 basesoc_timer0_load_storage[5]
.sym 115224 $abc$38792$n5149_1
.sym 115225 basesoc_timer0_en_storage
.sym 115227 $abc$38792$n5024
.sym 115228 $abc$38792$n5023_1
.sym 115229 $abc$38792$n5022
.sym 115230 $abc$38792$n5026
.sym 115231 $abc$38792$n4961_1
.sym 115232 basesoc_timer0_value_status[21]
.sym 115233 $abc$38792$n3648
.sym 115234 basesoc_timer0_load_storage[5]
.sym 115235 $abc$38792$n3663
.sym 115236 basesoc_timer0_reload_storage[26]
.sym 115239 basesoc_timer0_value[18]
.sym 115243 basesoc_timer0_value_status[2]
.sym 115244 $abc$38792$n4962
.sym 115245 $abc$38792$n4961_1
.sym 115246 basesoc_timer0_value_status[18]
.sym 115247 $abc$38792$n3652
.sym 115248 basesoc_timer0_load_storage[18]
.sym 115249 $abc$38792$n3650
.sym 115250 basesoc_timer0_load_storage[10]
.sym 115251 basesoc_timer0_value[2]
.sym 115255 basesoc_timer0_value[29]
.sym 115259 basesoc_timer0_value[19]
.sym 115263 basesoc_timer0_value[10]
.sym 115267 $abc$38792$n6383_1
.sym 115268 basesoc_adr[4]
.sym 115269 $abc$38792$n4994
.sym 115270 $abc$38792$n4995_1
.sym 115271 $abc$38792$n3545_1
.sym 115272 basesoc_timer0_load_storage[26]
.sym 115273 basesoc_timer0_reload_storage[2]
.sym 115274 $abc$38792$n3655
.sym 115275 basesoc_timer0_reload_storage[23]
.sym 115276 $abc$38792$n5706
.sym 115277 basesoc_timer0_eventmanager_status_w
.sym 115279 basesoc_timer0_reload_storage[5]
.sym 115280 $abc$38792$n5652
.sym 115281 basesoc_timer0_eventmanager_status_w
.sym 115283 basesoc_timer0_load_storage[23]
.sym 115284 $abc$38792$n5185_1
.sym 115285 basesoc_timer0_en_storage
.sym 115287 basesoc_uart_phy_rx_busy
.sym 115288 $abc$38792$n5868
.sym 115291 basesoc_timer0_load_storage[2]
.sym 115292 $abc$38792$n5143_1
.sym 115293 basesoc_timer0_en_storage
.sym 115295 $abc$38792$n3545_1
.sym 115296 basesoc_timer0_load_storage[29]
.sym 115297 basesoc_timer0_reload_storage[5]
.sym 115298 $abc$38792$n3655
.sym 115299 basesoc_timer0_reload_storage[2]
.sym 115300 $abc$38792$n5643
.sym 115301 basesoc_timer0_eventmanager_status_w
.sym 115303 basesoc_timer0_reload_storage[21]
.sym 115304 $abc$38792$n5700
.sym 115305 basesoc_timer0_eventmanager_status_w
.sym 115307 basesoc_timer0_load_storage[21]
.sym 115308 $abc$38792$n5181_1
.sym 115309 basesoc_timer0_en_storage
.sym 115311 basesoc_timer0_reload_storage[26]
.sym 115312 $abc$38792$n5715
.sym 115313 basesoc_timer0_eventmanager_status_w
.sym 115315 basesoc_timer0_reload_storage[16]
.sym 115316 $abc$38792$n5685
.sym 115317 basesoc_timer0_eventmanager_status_w
.sym 115319 basesoc_timer0_load_storage[16]
.sym 115320 $abc$38792$n5171_1
.sym 115321 basesoc_timer0_en_storage
.sym 115323 basesoc_timer0_value[0]
.sym 115324 basesoc_timer0_value[1]
.sym 115325 basesoc_timer0_value[2]
.sym 115326 basesoc_timer0_value[3]
.sym 115327 basesoc_timer0_value[4]
.sym 115328 basesoc_timer0_value[5]
.sym 115329 basesoc_timer0_value[6]
.sym 115330 basesoc_timer0_value[7]
.sym 115331 basesoc_timer0_load_storage[26]
.sym 115332 $abc$38792$n5191_1
.sym 115333 basesoc_timer0_en_storage
.sym 115335 VexRiscv._zz_171_[1]
.sym 115336 $abc$38792$n3891
.sym 115337 VexRiscv._zz_171_[0]
.sym 115338 VexRiscv._zz_171_[2]
.sym 115339 $abc$38792$n3676_1
.sym 115340 $abc$38792$n3677_1
.sym 115341 $abc$38792$n3678_1
.sym 115342 $abc$38792$n3679_1
.sym 115343 basesoc_timer0_value[8]
.sym 115344 basesoc_timer0_value[9]
.sym 115345 basesoc_timer0_value[10]
.sym 115346 basesoc_timer0_value[11]
.sym 115347 $abc$38792$n3652
.sym 115348 $abc$38792$n3646
.sym 115349 sys_rst
.sym 115351 VexRiscv._zz_171_[0]
.sym 115352 $abc$38792$n3890
.sym 115353 VexRiscv._zz_171_[1]
.sym 115354 $abc$38792$n6306
.sym 115355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 115356 $abc$38792$n3932
.sym 115357 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 115358 $abc$38792$n3933
.sym 115359 basesoc_timer0_value[12]
.sym 115360 basesoc_timer0_value[13]
.sym 115361 basesoc_timer0_value[14]
.sym 115362 basesoc_timer0_value[15]
.sym 115363 basesoc_timer0_value[21]
.sym 115367 $abc$38792$n3670
.sym 115368 $abc$38792$n3675_1
.sym 115371 basesoc_timer0_reload_storage[18]
.sym 115372 $abc$38792$n5691
.sym 115373 basesoc_timer0_eventmanager_status_w
.sym 115375 basesoc_timer0_value[28]
.sym 115376 basesoc_timer0_value[29]
.sym 115377 basesoc_timer0_value[30]
.sym 115378 basesoc_timer0_value[31]
.sym 115379 $abc$38792$n3671_1
.sym 115380 $abc$38792$n3672
.sym 115381 $abc$38792$n3673_1
.sym 115382 $abc$38792$n3674_1
.sym 115383 basesoc_timer0_load_storage[29]
.sym 115384 $abc$38792$n5197_1
.sym 115385 basesoc_timer0_en_storage
.sym 115387 basesoc_timer0_value[16]
.sym 115388 basesoc_timer0_value[17]
.sym 115389 basesoc_timer0_value[18]
.sym 115390 basesoc_timer0_value[19]
.sym 115391 basesoc_timer0_load_storage[18]
.sym 115392 $abc$38792$n5175_1
.sym 115393 basesoc_timer0_en_storage
.sym 115395 basesoc_timer0_value[20]
.sym 115396 basesoc_timer0_value[21]
.sym 115397 basesoc_timer0_value[22]
.sym 115398 basesoc_timer0_value[23]
.sym 115399 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 115407 VexRiscv._zz_200_[16]
.sym 115408 VexRiscv._zz_287_[1]
.sym 115409 VexRiscv._zz_44_[1]
.sym 115410 VexRiscv._zz_44_[0]
.sym 115415 basesoc_timer0_value[24]
.sym 115416 basesoc_timer0_value[25]
.sym 115417 basesoc_timer0_value[26]
.sym 115418 basesoc_timer0_value[27]
.sym 115419 basesoc_timer0_reload_storage[29]
.sym 115420 $abc$38792$n5724
.sym 115421 basesoc_timer0_eventmanager_status_w
.sym 115423 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 115427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 115429 $abc$38792$n3520_1
.sym 115430 $abc$38792$n151
.sym 115431 $abc$38792$n4185_1
.sym 115432 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115433 VexRiscv._zz_153_
.sym 115434 $abc$38792$n3897
.sym 115435 VexRiscv._zz_171_[2]
.sym 115439 VexRiscv._zz_199_
.sym 115440 VexRiscv._zz_200_[22]
.sym 115443 VexRiscv._zz_287_[1]
.sym 115444 VexRiscv._zz_153_
.sym 115445 VexRiscv._zz_32_[1]
.sym 115447 $abc$38792$n4183_1
.sym 115448 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115449 VexRiscv._zz_153_
.sym 115450 $abc$38792$n3897
.sym 115451 VexRiscv._zz_200_[15]
.sym 115452 VexRiscv._zz_287_[0]
.sym 115453 VexRiscv._zz_44_[1]
.sym 115454 VexRiscv._zz_44_[0]
.sym 115455 VexRiscv._zz_287_[0]
.sym 115456 VexRiscv._zz_153_
.sym 115457 VexRiscv._zz_32_[1]
.sym 115459 VexRiscv._zz_36_[0]
.sym 115463 basesoc_ctrl_reset_reset_r
.sym 115467 VexRiscv._zz_289_[2]
.sym 115468 VexRiscv._zz_288_[2]
.sym 115469 $abc$38792$n4164_1
.sym 115470 VexRiscv._zz_32_[1]
.sym 115471 VexRiscv._zz_41_[0]
.sym 115472 VexRiscv._zz_200_[0]
.sym 115473 $abc$38792$n3897
.sym 115475 VexRiscv._zz_199_
.sym 115476 VexRiscv._zz_200_[11]
.sym 115479 VexRiscv._zz_288_[1]
.sym 115480 VexRiscv._zz_289_[1]
.sym 115481 VexRiscv._zz_32_[1]
.sym 115483 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115484 $abc$38792$n3897
.sym 115485 $abc$38792$n4162_1
.sym 115487 VexRiscv._zz_41_[1]
.sym 115488 VexRiscv._zz_200_[1]
.sym 115489 $abc$38792$n3897
.sym 115491 basesoc_dat_w[5]
.sym 115495 VexRiscv._zz_171_[1]
.sym 115499 VexRiscv._zz_171_[0]
.sym 115500 VexRiscv._zz_153_
.sym 115501 VexRiscv._zz_32_[1]
.sym 115503 VexRiscv._zz_199_
.sym 115504 VexRiscv._zz_200_[18]
.sym 115507 $abc$38792$n4164_1
.sym 115508 VexRiscv._zz_288_[9]
.sym 115511 VexRiscv._zz_199_
.sym 115512 VexRiscv._zz_200_[21]
.sym 115515 VexRiscv._zz_199_
.sym 115516 VexRiscv._zz_200_[19]
.sym 115519 $abc$38792$n4177_1
.sym 115520 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115521 VexRiscv._zz_153_
.sym 115522 $abc$38792$n3897
.sym 115523 VexRiscv._zz_199_
.sym 115524 VexRiscv._zz_200_[28]
.sym 115527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 115528 $abc$38792$n5429_1
.sym 115529 $abc$38792$n3388_1
.sym 115531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 115532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 115533 $abc$38792$n3520_1
.sym 115534 $abc$38792$n151
.sym 115535 basesoc_ctrl_reset_reset_r
.sym 115539 basesoc_dat_w[7]
.sym 115543 VexRiscv._zz_318_[7]
.sym 115544 VexRiscv._zz_195_[8]
.sym 115545 $abc$38792$n5408_1
.sym 115547 VexRiscv._zz_194_[19]
.sym 115548 VexRiscv._zz_323_[0]
.sym 115551 VexRiscv._zz_199_
.sym 115552 VexRiscv._zz_200_[26]
.sym 115555 VexRiscv._zz_41_[19]
.sym 115556 VexRiscv._zz_200_[19]
.sym 115557 $abc$38792$n3897
.sym 115559 VexRiscv.CsrPlugin_mepc[20]
.sym 115560 VexRiscv.lastStagePc[20]
.sym 115561 $abc$38792$n2482
.sym 115563 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 115564 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 115565 $abc$38792$n151
.sym 115566 VexRiscv._zz_193_
.sym 115567 $abc$38792$n4164_1
.sym 115568 VexRiscv._zz_153_
.sym 115571 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 115572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 115573 $abc$38792$n151
.sym 115574 VexRiscv._zz_193_
.sym 115575 $abc$38792$n4394
.sym 115576 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 115577 $abc$38792$n4353
.sym 115579 VexRiscv._zz_199_
.sym 115580 VexRiscv._zz_200_[31]
.sym 115583 VexRiscv._zz_41_[31]
.sym 115584 VexRiscv._zz_200_[31]
.sym 115585 $abc$38792$n3897
.sym 115587 $abc$38792$n4386
.sym 115588 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 115589 $abc$38792$n4353
.sym 115591 VexRiscv._zz_32_[0]
.sym 115592 VexRiscv._zz_32_[1]
.sym 115595 VexRiscv._zz_318_[9]
.sym 115596 VexRiscv._zz_195_[10]
.sym 115597 $abc$38792$n5408_1
.sym 115599 VexRiscv._zz_153_
.sym 115600 $abc$38792$n6362
.sym 115601 VexRiscv._zz_32_[0]
.sym 115602 VexRiscv._zz_32_[1]
.sym 115603 VexRiscv._zz_200_[1]
.sym 115604 VexRiscv._zz_32_[0]
.sym 115605 VexRiscv._zz_288_[1]
.sym 115606 VexRiscv._zz_32_[1]
.sym 115607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 115608 $abc$38792$n5453
.sym 115609 $abc$38792$n3388_1
.sym 115611 VexRiscv._zz_318_[14]
.sym 115612 VexRiscv._zz_195_[15]
.sym 115613 $abc$38792$n5408_1
.sym 115615 $abc$38792$n9
.sym 115619 $abc$38792$n5
.sym 115623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 115627 VexRiscv._zz_37_[1]
.sym 115628 VexRiscv._zz_37_[0]
.sym 115629 VexRiscv.execute_arbitration_isValid
.sym 115631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 115635 $abc$38792$n3451
.sym 115636 $abc$38792$n3432
.sym 115639 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 115643 VexRiscv._zz_136_[6]
.sym 115647 VexRiscv._zz_289_[1]
.sym 115648 VexRiscv._zz_32_[1]
.sym 115649 $abc$38792$n6307_1
.sym 115650 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115651 VexRiscv._zz_136_[5]
.sym 115655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 115656 $abc$38792$n5444
.sym 115657 $abc$38792$n3388_1
.sym 115659 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 115660 $abc$38792$n5443
.sym 115661 VexRiscv.memory_arbitration_isValid
.sym 115662 VexRiscv.execute_to_memory_IS_DIV
.sym 115663 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 115664 $abc$38792$n5452
.sym 115665 VexRiscv.memory_arbitration_isValid
.sym 115666 VexRiscv.execute_to_memory_IS_DIV
.sym 115667 VexRiscv._zz_288_[2]
.sym 115668 VexRiscv._zz_41_[2]
.sym 115669 VexRiscv._zz_42_[0]
.sym 115670 VexRiscv._zz_42_[1]
.sym 115671 VexRiscv._zz_289_[0]
.sym 115672 VexRiscv._zz_288_[0]
.sym 115673 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115674 VexRiscv._zz_32_[1]
.sym 115675 VexRiscv._zz_288_[1]
.sym 115676 VexRiscv._zz_41_[1]
.sym 115677 VexRiscv._zz_42_[0]
.sym 115678 VexRiscv._zz_42_[1]
.sym 115679 VexRiscv._zz_32_[1]
.sym 115680 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115681 $abc$38792$n6431_1
.sym 115682 $abc$38792$n6430_1
.sym 115683 VexRiscv._zz_130_[1]
.sym 115684 VexRiscv._zz_289_[1]
.sym 115685 VexRiscv._zz_42_[0]
.sym 115686 $abc$38792$n6293_1
.sym 115687 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 115688 $abc$38792$n5471
.sym 115689 $abc$38792$n3388_1
.sym 115691 VexRiscv._zz_288_[0]
.sym 115692 VexRiscv._zz_41_[0]
.sym 115693 VexRiscv._zz_42_[0]
.sym 115694 VexRiscv._zz_42_[1]
.sym 115695 VexRiscv._zz_288_[3]
.sym 115696 VexRiscv._zz_41_[3]
.sym 115697 VexRiscv._zz_42_[0]
.sym 115698 VexRiscv._zz_42_[1]
.sym 115699 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 115700 $abc$38792$n5470
.sym 115701 VexRiscv.memory_arbitration_isValid
.sym 115702 VexRiscv.execute_to_memory_IS_DIV
.sym 115703 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 115707 VexRiscv._zz_130_[2]
.sym 115708 VexRiscv._zz_289_[2]
.sym 115709 VexRiscv._zz_42_[0]
.sym 115710 $abc$38792$n6291
.sym 115711 VexRiscv._zz_130_[3]
.sym 115712 VexRiscv._zz_289_[3]
.sym 115713 VexRiscv._zz_42_[0]
.sym 115714 $abc$38792$n6289_1
.sym 115715 VexRiscv._zz_130_[0]
.sym 115716 VexRiscv._zz_289_[0]
.sym 115717 VexRiscv._zz_42_[0]
.sym 115718 $abc$38792$n6287_1
.sym 115719 VexRiscv._zz_318_[16]
.sym 115720 VexRiscv._zz_195_[17]
.sym 115721 $abc$38792$n5408_1
.sym 115723 $abc$38792$n5635
.sym 115724 VexRiscv._zz_36_[2]
.sym 115725 $abc$38792$n5611
.sym 115727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 115731 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 115735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 115739 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 115740 $abc$38792$n5428_1
.sym 115741 VexRiscv.memory_arbitration_isValid
.sym 115742 VexRiscv.execute_to_memory_IS_DIV
.sym 115743 $abc$38792$n5958_1
.sym 115744 VexRiscv._zz_36_[2]
.sym 115745 $abc$38792$n5952_1
.sym 115747 VexRiscv._zz_318_[19]
.sym 115748 VexRiscv._zz_195_[20]
.sym 115749 $abc$38792$n5408_1
.sym 115751 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115755 VexRiscv._zz_35_[2]
.sym 115756 $abc$38792$n5636_1
.sym 115757 $abc$38792$n5610
.sym 115759 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 115760 $abc$38792$n6427_1
.sym 115761 $abc$38792$n5506_1
.sym 115763 VexRiscv._zz_35_[0]
.sym 115764 $abc$38792$n5941_1
.sym 115765 $abc$38792$n5951_1
.sym 115767 VexRiscv._zz_35_[1]
.sym 115768 $abc$38792$n5625_1
.sym 115769 $abc$38792$n5610
.sym 115771 VexRiscv._zz_35_[7]
.sym 115775 VexRiscv._zz_35_[1]
.sym 115776 $abc$38792$n5955_1
.sym 115777 $abc$38792$n5951_1
.sym 115779 VexRiscv._zz_35_[2]
.sym 115780 $abc$38792$n5959_1
.sym 115781 $abc$38792$n5951_1
.sym 115783 VexRiscv._zz_79_[2]
.sym 115784 $abc$38792$n5960_1
.sym 115785 $abc$38792$n5947_1
.sym 115787 $abc$38792$n5637_1
.sym 115788 VexRiscv._zz_79_[2]
.sym 115789 $abc$38792$n6429_1
.sym 115791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 115792 VexRiscv._zz_50_[7]
.sym 115793 VexRiscv._zz_161_
.sym 115795 $abc$38792$n5545_1
.sym 115796 $abc$38792$n5537_1
.sym 115797 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 115798 $abc$38792$n5506_1
.sym 115799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 115800 VexRiscv._zz_50_[8]
.sym 115801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 115802 VexRiscv._zz_50_[10]
.sym 115803 $abc$38792$n5626_1
.sym 115804 VexRiscv._zz_79_[1]
.sym 115805 $abc$38792$n6429_1
.sym 115807 $abc$38792$n5956_1
.sym 115808 VexRiscv._zz_79_[1]
.sym 115809 $abc$38792$n5947_1
.sym 115811 VexRiscv._zz_35_[11]
.sym 115815 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 115819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 115820 VexRiscv._zz_50_[7]
.sym 115821 VexRiscv._zz_161_
.sym 115823 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 115827 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 115831 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 115835 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 115839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 115840 VexRiscv._zz_50_[9]
.sym 115841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 115842 VexRiscv._zz_50_[11]
.sym 115843 $abc$38792$n5948_1
.sym 115844 $abc$38792$n5949_1
.sym 115845 $abc$38792$n5950_1
.sym 115859 $abc$38792$n5560
.sym 115911 basesoc_counter[1]
.sym 115912 basesoc_counter[0]
.sym 115913 $abc$38792$n5113_1
.sym 115915 array_muxed1[2]
.sym 115927 array_muxed0[0]
.sym 115943 VexRiscv.decode_to_execute_RS2[11]
.sym 115944 VexRiscv._zz_130_[3]
.sym 115945 VexRiscv._zz_171_[1]
.sym 115946 VexRiscv._zz_171_[0]
.sym 115971 VexRiscv.decode_to_execute_RS2[27]
.sym 115972 VexRiscv._zz_171_[1]
.sym 115973 $abc$38792$n4888_1
.sym 115975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 115979 VexRiscv._zz_130_[0]
.sym 115983 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 115987 VexRiscv.decode_to_execute_RS2[19]
.sym 115988 VexRiscv._zz_130_[3]
.sym 115989 VexRiscv._zz_171_[1]
.sym 115991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 115995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 116003 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 116007 basesoc_dat_w[7]
.sym 116011 $abc$38792$n6286_1
.sym 116012 VexRiscv._zz_294_
.sym 116015 basesoc_dat_w[4]
.sym 116019 VexRiscv._zz_290_[3]
.sym 116020 VexRiscv._zz_152_[3]
.sym 116021 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116023 $abc$38792$n3791_1
.sym 116024 VexRiscv._zz_294_
.sym 116027 VexRiscv._zz_290_[5]
.sym 116028 VexRiscv._zz_152_[5]
.sym 116029 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116031 VexRiscv._zz_290_[4]
.sym 116032 VexRiscv._zz_152_[4]
.sym 116033 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116035 basesoc_dat_w[3]
.sym 116040 VexRiscv._zz_152_[0]
.sym 116044 VexRiscv._zz_294_
.sym 116045 VexRiscv._zz_293_[0]
.sym 116048 VexRiscv._zz_293_[1]
.sym 116049 VexRiscv._zz_152_[1]
.sym 116050 $auto$maccmap.cc:240:synth$8023.C[1]
.sym 116052 VexRiscv._zz_293_[2]
.sym 116053 VexRiscv._zz_152_[2]
.sym 116054 $auto$maccmap.cc:240:synth$8023.C[2]
.sym 116056 VexRiscv._zz_293_[3]
.sym 116057 VexRiscv._zz_152_[3]
.sym 116058 $auto$maccmap.cc:240:synth$8023.C[3]
.sym 116060 VexRiscv._zz_293_[4]
.sym 116061 VexRiscv._zz_152_[4]
.sym 116062 $auto$maccmap.cc:240:synth$8023.C[4]
.sym 116064 VexRiscv._zz_293_[5]
.sym 116065 VexRiscv._zz_152_[5]
.sym 116066 $auto$maccmap.cc:240:synth$8023.C[5]
.sym 116068 VexRiscv._zz_293_[6]
.sym 116069 VexRiscv._zz_152_[6]
.sym 116070 $auto$maccmap.cc:240:synth$8023.C[6]
.sym 116072 VexRiscv._zz_293_[7]
.sym 116073 VexRiscv._zz_152_[7]
.sym 116074 $auto$maccmap.cc:240:synth$8023.C[7]
.sym 116076 VexRiscv._zz_293_[8]
.sym 116077 VexRiscv._zz_152_[8]
.sym 116078 $auto$maccmap.cc:240:synth$8023.C[8]
.sym 116080 VexRiscv._zz_293_[9]
.sym 116081 VexRiscv._zz_152_[9]
.sym 116082 $auto$maccmap.cc:240:synth$8023.C[9]
.sym 116084 VexRiscv._zz_293_[10]
.sym 116085 VexRiscv._zz_152_[10]
.sym 116086 $auto$maccmap.cc:240:synth$8023.C[10]
.sym 116088 VexRiscv._zz_293_[11]
.sym 116089 VexRiscv._zz_152_[11]
.sym 116090 $auto$maccmap.cc:240:synth$8023.C[11]
.sym 116092 VexRiscv._zz_293_[12]
.sym 116093 VexRiscv._zz_152_[12]
.sym 116094 $auto$maccmap.cc:240:synth$8023.C[12]
.sym 116096 VexRiscv._zz_293_[13]
.sym 116097 VexRiscv._zz_152_[13]
.sym 116098 $auto$maccmap.cc:240:synth$8023.C[13]
.sym 116100 VexRiscv._zz_293_[14]
.sym 116101 VexRiscv._zz_152_[14]
.sym 116102 $auto$maccmap.cc:240:synth$8023.C[14]
.sym 116104 VexRiscv._zz_293_[15]
.sym 116105 VexRiscv._zz_152_[15]
.sym 116106 $auto$maccmap.cc:240:synth$8023.C[15]
.sym 116108 VexRiscv._zz_293_[16]
.sym 116109 VexRiscv._zz_152_[16]
.sym 116110 $auto$maccmap.cc:240:synth$8023.C[16]
.sym 116112 VexRiscv._zz_293_[17]
.sym 116113 VexRiscv._zz_152_[17]
.sym 116114 $auto$maccmap.cc:240:synth$8023.C[17]
.sym 116116 VexRiscv._zz_293_[18]
.sym 116117 VexRiscv._zz_152_[18]
.sym 116118 $auto$maccmap.cc:240:synth$8023.C[18]
.sym 116120 VexRiscv._zz_293_[19]
.sym 116121 VexRiscv._zz_152_[19]
.sym 116122 $auto$maccmap.cc:240:synth$8023.C[19]
.sym 116124 VexRiscv._zz_293_[20]
.sym 116125 VexRiscv._zz_152_[20]
.sym 116126 $auto$maccmap.cc:240:synth$8023.C[20]
.sym 116128 VexRiscv._zz_293_[21]
.sym 116129 VexRiscv._zz_152_[21]
.sym 116130 $auto$maccmap.cc:240:synth$8023.C[21]
.sym 116132 VexRiscv._zz_293_[22]
.sym 116133 VexRiscv._zz_152_[22]
.sym 116134 $auto$maccmap.cc:240:synth$8023.C[22]
.sym 116136 VexRiscv._zz_293_[23]
.sym 116137 VexRiscv._zz_152_[23]
.sym 116138 $auto$maccmap.cc:240:synth$8023.C[23]
.sym 116140 VexRiscv._zz_293_[24]
.sym 116141 VexRiscv._zz_152_[24]
.sym 116142 $auto$maccmap.cc:240:synth$8023.C[24]
.sym 116144 VexRiscv._zz_293_[25]
.sym 116145 VexRiscv._zz_152_[25]
.sym 116146 $auto$maccmap.cc:240:synth$8023.C[25]
.sym 116148 VexRiscv._zz_293_[26]
.sym 116149 VexRiscv._zz_152_[26]
.sym 116150 $auto$maccmap.cc:240:synth$8023.C[26]
.sym 116152 VexRiscv._zz_293_[27]
.sym 116153 VexRiscv._zz_152_[27]
.sym 116154 $auto$maccmap.cc:240:synth$8023.C[27]
.sym 116156 VexRiscv._zz_293_[28]
.sym 116157 VexRiscv._zz_152_[28]
.sym 116158 $auto$maccmap.cc:240:synth$8023.C[28]
.sym 116160 VexRiscv._zz_293_[29]
.sym 116161 VexRiscv._zz_152_[29]
.sym 116162 $auto$maccmap.cc:240:synth$8023.C[29]
.sym 116164 VexRiscv._zz_293_[30]
.sym 116165 VexRiscv._zz_152_[30]
.sym 116166 $auto$maccmap.cc:240:synth$8023.C[30]
.sym 116168 VexRiscv._zz_293_[31]
.sym 116169 VexRiscv._zz_152_[31]
.sym 116170 $auto$maccmap.cc:240:synth$8023.C[31]
.sym 116171 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 116172 $abc$38792$n3932
.sym 116173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 116174 $abc$38792$n3933
.sym 116175 $abc$38792$n3820_1
.sym 116176 VexRiscv._zz_294_
.sym 116179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 116181 $abc$38792$n3520_1
.sym 116182 $abc$38792$n151
.sym 116183 basesoc_dat_w[1]
.sym 116187 VexRiscv._zz_290_[28]
.sym 116188 VexRiscv._zz_152_[28]
.sym 116189 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116191 basesoc_dat_w[2]
.sym 116195 VexRiscv._zz_290_[23]
.sym 116196 VexRiscv._zz_152_[23]
.sym 116197 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 116200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 116201 $abc$38792$n151
.sym 116202 VexRiscv._zz_193_
.sym 116203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 116204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 116205 $abc$38792$n3520_1
.sym 116206 $abc$38792$n151
.sym 116207 $abc$38792$n3800_1
.sym 116208 VexRiscv._zz_294_
.sym 116211 basesoc_dat_w[2]
.sym 116215 $abc$38792$n3784
.sym 116216 VexRiscv._zz_294_
.sym 116219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 116220 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 116221 $abc$38792$n3933
.sym 116223 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 116224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 116225 $abc$38792$n151
.sym 116226 VexRiscv._zz_193_
.sym 116227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 116228 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 116229 $abc$38792$n3520_1
.sym 116230 $abc$38792$n151
.sym 116231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116232 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 116233 $abc$38792$n3520_1
.sym 116234 $abc$38792$n151
.sym 116235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 116236 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 116237 $abc$38792$n3933
.sym 116239 basesoc_ctrl_reset_reset_r
.sym 116243 basesoc_dat_w[5]
.sym 116247 $abc$38792$n4064
.sym 116248 $abc$38792$n6347
.sym 116249 $abc$38792$n3932
.sym 116250 $abc$38792$n3933
.sym 116251 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 116252 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 116253 $abc$38792$n151
.sym 116254 VexRiscv._zz_193_
.sym 116255 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 116256 $abc$38792$n3932
.sym 116257 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 116258 $abc$38792$n3933
.sym 116259 basesoc_dat_w[6]
.sym 116263 $abc$38792$n3784
.sym 116264 VexRiscv._zz_49_[0]
.sym 116265 VexRiscv._zz_49_[1]
.sym 116266 VexRiscv._zz_152_[31]
.sym 116267 $abc$38792$n6288
.sym 116268 VexRiscv._zz_49_[0]
.sym 116269 VexRiscv._zz_49_[1]
.sym 116270 VexRiscv._zz_152_[0]
.sym 116271 $abc$38792$n3779_1
.sym 116272 $abc$38792$n3806
.sym 116273 $abc$38792$n3833_1
.sym 116274 VexRiscv._zz_171_[2]
.sym 116275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116279 VexRiscv.decode_to_execute_RS2[14]
.sym 116280 VexRiscv._zz_153_
.sym 116281 VexRiscv._zz_42_[0]
.sym 116282 VexRiscv._zz_42_[1]
.sym 116283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 116287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 116291 VexRiscv._zz_290_[31]
.sym 116292 VexRiscv._zz_152_[31]
.sym 116293 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116295 VexRiscv._zz_47_[0]
.sym 116296 VexRiscv._zz_47_[1]
.sym 116299 $abc$38792$n3784
.sym 116300 VexRiscv._zz_152_[31]
.sym 116301 $abc$38792$n3892_1
.sym 116302 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 116303 $abc$38792$n5937_1
.sym 116304 $abc$38792$n3892_1
.sym 116305 VexRiscv._zz_47_[0]
.sym 116306 VexRiscv._zz_47_[1]
.sym 116307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 116310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116311 $abc$38792$n5593_1
.sym 116312 $abc$38792$n3891
.sym 116313 VexRiscv._zz_47_[0]
.sym 116314 VexRiscv._zz_47_[1]
.sym 116315 VexRiscv.decode_to_execute_RS2[31]
.sym 116316 VexRiscv._zz_153_
.sym 116317 VexRiscv._zz_42_[0]
.sym 116318 VexRiscv._zz_42_[1]
.sym 116319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 116321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 116323 VexRiscv._zz_47_[0]
.sym 116324 VexRiscv._zz_47_[1]
.sym 116327 VexRiscv._zz_136_[22]
.sym 116331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 116335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 116339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 116344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 116345 $abc$38792$n3540_1
.sym 116347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 116351 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 116352 $abc$38792$n5594
.sym 116353 $abc$38792$n5592_1
.sym 116354 $abc$38792$n3432
.sym 116355 VexRiscv.decode_to_execute_RS2[30]
.sym 116356 VexRiscv._zz_153_
.sym 116357 VexRiscv._zz_42_[0]
.sym 116358 VexRiscv._zz_42_[1]
.sym 116359 $abc$38792$n5591_1
.sym 116360 $abc$38792$n5595_1
.sym 116361 $abc$38792$n4198_1
.sym 116362 $abc$38792$n3430_1
.sym 116363 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 116364 VexRiscv.CsrPlugin_mepc[3]
.sym 116365 $abc$38792$n3935
.sym 116367 VexRiscv._zz_41_[11]
.sym 116368 VexRiscv._zz_200_[11]
.sym 116369 $abc$38792$n3897
.sym 116371 VexRiscv._zz_41_[22]
.sym 116372 VexRiscv._zz_200_[22]
.sym 116373 $abc$38792$n3897
.sym 116375 VexRiscv._zz_337_
.sym 116379 VexRiscv._zz_41_[6]
.sym 116380 VexRiscv._zz_200_[6]
.sym 116381 $abc$38792$n3897
.sym 116383 VexRiscv._zz_41_[7]
.sym 116384 VexRiscv._zz_200_[7]
.sym 116385 $abc$38792$n3897
.sym 116387 VexRiscv._zz_200_[14]
.sym 116388 VexRiscv._zz_171_[2]
.sym 116389 VexRiscv._zz_44_[1]
.sym 116390 VexRiscv._zz_44_[0]
.sym 116391 VexRiscv._zz_41_[13]
.sym 116392 VexRiscv._zz_200_[13]
.sym 116393 $abc$38792$n3897
.sym 116395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116396 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 116397 $abc$38792$n3520_1
.sym 116398 $abc$38792$n151
.sym 116399 VexRiscv._zz_41_[14]
.sym 116400 VexRiscv._zz_200_[14]
.sym 116401 $abc$38792$n3897
.sym 116403 VexRiscv._zz_36_[14]
.sym 116407 VexRiscv._zz_41_[21]
.sym 116408 VexRiscv._zz_200_[21]
.sym 116409 $abc$38792$n3897
.sym 116411 $abc$38792$n4181_1
.sym 116412 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116413 VexRiscv._zz_153_
.sym 116414 $abc$38792$n3897
.sym 116415 VexRiscv._zz_41_[8]
.sym 116416 VexRiscv._zz_200_[8]
.sym 116417 $abc$38792$n3897
.sym 116419 VexRiscv._zz_171_[2]
.sym 116420 VexRiscv._zz_153_
.sym 116421 VexRiscv._zz_32_[1]
.sym 116424 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 116425 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 116428 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 116429 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 116430 $auto$alumacc.cc:474:replace_alu$3876.C[1]
.sym 116432 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 116433 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 116434 $auto$alumacc.cc:474:replace_alu$3876.C[2]
.sym 116436 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 116437 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 116438 $auto$alumacc.cc:474:replace_alu$3876.C[3]
.sym 116440 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 116441 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 116442 $auto$alumacc.cc:474:replace_alu$3876.C[4]
.sym 116444 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 116445 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 116446 $auto$alumacc.cc:474:replace_alu$3876.C[5]
.sym 116448 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 116449 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 116450 $auto$alumacc.cc:474:replace_alu$3876.C[6]
.sym 116452 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 116453 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 116454 $auto$alumacc.cc:474:replace_alu$3876.C[7]
.sym 116456 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 116457 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 116458 $auto$alumacc.cc:474:replace_alu$3876.C[8]
.sym 116460 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 116461 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 116462 $auto$alumacc.cc:474:replace_alu$3876.C[9]
.sym 116464 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 116465 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 116466 $auto$alumacc.cc:474:replace_alu$3876.C[10]
.sym 116468 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 116469 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 116470 $auto$alumacc.cc:474:replace_alu$3876.C[11]
.sym 116472 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 116473 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 116474 $auto$alumacc.cc:474:replace_alu$3876.C[12]
.sym 116476 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 116477 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 116478 $auto$alumacc.cc:474:replace_alu$3876.C[13]
.sym 116480 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 116481 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 116482 $auto$alumacc.cc:474:replace_alu$3876.C[14]
.sym 116484 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 116485 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 116486 $auto$alumacc.cc:474:replace_alu$3876.C[15]
.sym 116488 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 116489 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 116490 $auto$alumacc.cc:474:replace_alu$3876.C[16]
.sym 116492 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 116493 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 116494 $auto$alumacc.cc:474:replace_alu$3876.C[17]
.sym 116496 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 116497 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 116498 $auto$alumacc.cc:474:replace_alu$3876.C[18]
.sym 116500 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 116501 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 116502 $auto$alumacc.cc:474:replace_alu$3876.C[19]
.sym 116504 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116505 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 116506 $auto$alumacc.cc:474:replace_alu$3876.C[20]
.sym 116508 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116509 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 116510 $auto$alumacc.cc:474:replace_alu$3876.C[21]
.sym 116512 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116513 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 116514 $auto$alumacc.cc:474:replace_alu$3876.C[22]
.sym 116516 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116517 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 116518 $auto$alumacc.cc:474:replace_alu$3876.C[23]
.sym 116520 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116521 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 116522 $auto$alumacc.cc:474:replace_alu$3876.C[24]
.sym 116524 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116525 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 116526 $auto$alumacc.cc:474:replace_alu$3876.C[25]
.sym 116528 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116529 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 116530 $auto$alumacc.cc:474:replace_alu$3876.C[26]
.sym 116532 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116533 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 116534 $auto$alumacc.cc:474:replace_alu$3876.C[27]
.sym 116536 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116537 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 116538 $auto$alumacc.cc:474:replace_alu$3876.C[28]
.sym 116540 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116541 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 116542 $auto$alumacc.cc:474:replace_alu$3876.C[29]
.sym 116544 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116545 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 116546 $auto$alumacc.cc:474:replace_alu$3876.C[30]
.sym 116548 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 116549 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 116550 $auto$alumacc.cc:474:replace_alu$3876.C[31]
.sym 116551 VexRiscv._zz_289_[3]
.sym 116552 VexRiscv._zz_288_[3]
.sym 116553 $abc$38792$n4164_1
.sym 116554 VexRiscv._zz_32_[1]
.sym 116555 $abc$38792$n3897
.sym 116556 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116559 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 116563 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 116564 $abc$38792$n5450
.sym 116565 $abc$38792$n3388_1
.sym 116567 VexRiscv._zz_289_[4]
.sym 116568 VexRiscv._zz_288_[4]
.sym 116569 $abc$38792$n4164_1
.sym 116570 VexRiscv._zz_32_[1]
.sym 116571 VexRiscv._zz_41_[4]
.sym 116572 VexRiscv._zz_200_[4]
.sym 116573 $abc$38792$n3897
.sym 116575 VexRiscv._zz_41_[2]
.sym 116576 VexRiscv._zz_200_[2]
.sym 116577 $abc$38792$n3897
.sym 116579 VexRiscv._zz_41_[3]
.sym 116580 VexRiscv._zz_200_[3]
.sym 116581 $abc$38792$n3897
.sym 116583 $abc$38792$n5962_1
.sym 116584 VexRiscv._zz_36_[3]
.sym 116585 $abc$38792$n5952_1
.sym 116587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 116591 $abc$38792$n5656
.sym 116592 VexRiscv._zz_36_[4]
.sym 116593 $abc$38792$n5611
.sym 116595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 116599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 116603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 116607 $abc$38792$n6294
.sym 116608 $abc$38792$n3433
.sym 116609 $abc$38792$n3450
.sym 116611 $abc$38792$n149
.sym 116612 $abc$38792$n3432
.sym 116615 VexRiscv._zz_288_[4]
.sym 116616 VexRiscv._zz_41_[4]
.sym 116617 VexRiscv._zz_42_[0]
.sym 116618 VexRiscv._zz_42_[1]
.sym 116619 VexRiscv._zz_130_[4]
.sym 116620 VexRiscv._zz_289_[4]
.sym 116621 VexRiscv._zz_42_[0]
.sym 116622 $abc$38792$n6285
.sym 116623 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116624 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 116625 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116626 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 116627 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 116628 $abc$38792$n6290_1
.sym 116629 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116631 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116632 $abc$38792$n6294
.sym 116633 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116635 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 116636 $abc$38792$n6292_1
.sym 116637 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116639 $abc$38792$n6286_1
.sym 116640 $abc$38792$n6288
.sym 116641 $abc$38792$n6290_1
.sym 116642 $abc$38792$n6292_1
.sym 116643 $abc$38792$n3451
.sym 116644 $abc$38792$n3524_1
.sym 116647 $abc$38792$n5645_1
.sym 116648 VexRiscv._zz_36_[3]
.sym 116649 $abc$38792$n5611
.sym 116651 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 116652 $abc$38792$n5449
.sym 116653 VexRiscv.memory_arbitration_isValid
.sym 116654 VexRiscv.execute_to_memory_IS_DIV
.sym 116655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116656 $abc$38792$n3419
.sym 116657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116659 VexRiscv._zz_136_[25]
.sym 116663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 116667 $abc$38792$n5598
.sym 116668 VexRiscv._zz_36_[0]
.sym 116669 $abc$38792$n5611
.sym 116671 $abc$38792$n5624_1
.sym 116672 VexRiscv._zz_36_[1]
.sym 116673 $abc$38792$n5611
.sym 116675 $abc$38792$n2488
.sym 116676 $abc$38792$n3524_1
.sym 116677 $abc$38792$n3812
.sym 116679 VexRiscv.CsrPlugin_mepc[3]
.sym 116680 VexRiscv.lastStagePc[3]
.sym 116681 $abc$38792$n2482
.sym 116683 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 116684 $abc$38792$n5464
.sym 116685 VexRiscv.memory_arbitration_isValid
.sym 116686 VexRiscv.execute_to_memory_IS_DIV
.sym 116687 VexRiscv._zz_35_[3]
.sym 116688 $abc$38792$n5646_1
.sym 116689 $abc$38792$n5610
.sym 116691 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 116692 $abc$38792$n5455
.sym 116693 VexRiscv.memory_arbitration_isValid
.sym 116694 VexRiscv.execute_to_memory_IS_DIV
.sym 116695 $abc$38792$n4360_1
.sym 116696 VexRiscv._zz_337_
.sym 116697 $abc$38792$n4353
.sym 116699 VexRiscv._zz_35_[3]
.sym 116700 $abc$38792$n5963_1
.sym 116701 $abc$38792$n5951_1
.sym 116703 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 116704 $abc$38792$n5456
.sym 116705 $abc$38792$n3388_1
.sym 116707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 116708 $abc$38792$n5465
.sym 116709 $abc$38792$n3388_1
.sym 116711 VexRiscv._zz_216_[0]
.sym 116712 VexRiscv._zz_164_[0]
.sym 116713 $abc$38792$n5943_1
.sym 116715 VexRiscv._zz_216_[3]
.sym 116716 VexRiscv._zz_164_[3]
.sym 116717 $abc$38792$n5943_1
.sym 116719 VexRiscv._zz_35_[0]
.sym 116720 $abc$38792$n5599_1
.sym 116721 $abc$38792$n5610
.sym 116723 $abc$38792$n5942_1
.sym 116724 VexRiscv._zz_79_[0]
.sym 116725 $abc$38792$n5947_1
.sym 116727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 116728 $abc$38792$n5489_1
.sym 116729 $abc$38792$n3388_1
.sym 116731 VexRiscv._zz_79_[0]
.sym 116735 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 116736 $abc$38792$n5488
.sym 116737 VexRiscv.memory_arbitration_isValid
.sym 116738 VexRiscv.execute_to_memory_IS_DIV
.sym 116739 $abc$38792$n5964_1
.sym 116740 VexRiscv._zz_79_[3]
.sym 116741 $abc$38792$n5947_1
.sym 116743 VexRiscv._zz_35_[28]
.sym 116747 VexRiscv._zz_216_[1]
.sym 116748 VexRiscv._zz_164_[1]
.sym 116749 $abc$38792$n5943_1
.sym 116751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 116752 VexRiscv._zz_50_[11]
.sym 116753 $abc$38792$n5602
.sym 116755 $abc$38792$n5647
.sym 116756 VexRiscv._zz_79_[3]
.sym 116757 $abc$38792$n6429_1
.sym 116759 VexRiscv._zz_216_[2]
.sym 116760 VexRiscv._zz_164_[2]
.sym 116761 $abc$38792$n5943_1
.sym 116763 VexRiscv._zz_217_[0]
.sym 116764 VexRiscv._zz_164_[0]
.sym 116765 $abc$38792$n5606
.sym 116767 $abc$38792$n5605
.sym 116768 VexRiscv._zz_79_[0]
.sym 116769 $abc$38792$n6429_1
.sym 116771 VexRiscv._zz_35_[11]
.sym 116772 $abc$38792$n5735_1
.sym 116773 $abc$38792$n5610
.sym 116775 VexRiscv._zz_79_[2]
.sym 116779 VexRiscv._zz_79_[1]
.sym 116783 VexRiscv._zz_217_[2]
.sym 116784 VexRiscv._zz_164_[2]
.sym 116785 $abc$38792$n5606
.sym 116787 $abc$38792$n5736_1
.sym 116788 VexRiscv._zz_79_[11]
.sym 116789 $abc$38792$n6429_1
.sym 116791 VexRiscv._zz_79_[11]
.sym 116795 VexRiscv._zz_217_[1]
.sym 116796 VexRiscv._zz_164_[1]
.sym 116797 $abc$38792$n5606
.sym 116799 VexRiscv._zz_217_[3]
.sym 116800 VexRiscv._zz_164_[3]
.sym 116801 $abc$38792$n5606
.sym 116803 VexRiscv._zz_79_[3]
.sym 116807 $abc$38792$n3602_1
.sym 116808 $abc$38792$n3599_1
.sym 116809 $abc$38792$n2174
.sym 116815 basesoc_uart_phy_tx_reg[0]
.sym 116816 $abc$38792$n3602_1
.sym 116817 $abc$38792$n2180
.sym 116839 spiflash_bus_dat_r[17]
.sym 116840 array_muxed0[8]
.sym 116841 $abc$38792$n3702
.sym 116855 spiflash_bus_dat_r[16]
.sym 116856 array_muxed0[7]
.sym 116857 $abc$38792$n3702
.sym 116863 spiflash_bus_dat_r[18]
.sym 116864 array_muxed0[9]
.sym 116865 $abc$38792$n3702
.sym 116879 basesoc_adr[1]
.sym 116883 $abc$38792$n4398
.sym 116884 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 116885 $abc$38792$n4353
.sym 116887 basesoc_adr[2]
.sym 116895 $abc$38792$n4366_1
.sym 116896 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 116897 $abc$38792$n4353
.sym 116903 spiflash_bus_dat_r[28]
.sym 116904 slave_sel_r[1]
.sym 116905 $abc$38792$n6170_1
.sym 116907 spiflash_bus_dat_r[27]
.sym 116908 slave_sel_r[1]
.sym 116909 $abc$38792$n6168_1
.sym 116911 spiflash_bus_dat_r[29]
.sym 116912 slave_sel_r[1]
.sym 116913 $abc$38792$n6172_1
.sym 116915 VexRiscv.CsrPlugin_mepc[22]
.sym 116916 VexRiscv.lastStagePc[22]
.sym 116917 $abc$38792$n2482
.sym 116919 spiflash_bus_dat_r[17]
.sym 116920 slave_sel_r[1]
.sym 116921 $abc$38792$n6148_1
.sym 116923 spiflash_bus_dat_r[22]
.sym 116924 slave_sel_r[1]
.sym 116925 $abc$38792$n6158_1
.sym 116931 VexRiscv.CsrPlugin_mepc[6]
.sym 116932 VexRiscv.lastStagePc[6]
.sym 116933 $abc$38792$n2482
.sym 116935 VexRiscv.decode_to_execute_RS2[21]
.sym 116936 VexRiscv._zz_130_[5]
.sym 116937 VexRiscv._zz_171_[1]
.sym 116939 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 116943 VexRiscv.decode_to_execute_RS2[31]
.sym 116944 VexRiscv._zz_171_[1]
.sym 116945 $abc$38792$n4896_1
.sym 116947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 116951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 116955 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 116959 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 116963 VexRiscv.decode_to_execute_RS2[15]
.sym 116964 VexRiscv._zz_130_[7]
.sym 116965 VexRiscv._zz_171_[1]
.sym 116966 VexRiscv._zz_171_[0]
.sym 116967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 116968 $abc$38792$n5594
.sym 116971 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 116975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 116976 $abc$38792$n5594
.sym 116979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 116980 $abc$38792$n5594
.sym 116983 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 116987 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 116991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 116995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 116999 $abc$38792$n3810_1
.sym 117000 VexRiscv._zz_294_
.sym 117003 VexRiscv._zz_290_[13]
.sym 117004 VexRiscv._zz_152_[13]
.sym 117005 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117007 $abc$38792$n3827
.sym 117008 VexRiscv._zz_294_
.sym 117011 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 117015 VexRiscv._zz_290_[2]
.sym 117016 VexRiscv._zz_152_[2]
.sym 117017 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117019 VexRiscv._zz_290_[11]
.sym 117020 VexRiscv._zz_152_[11]
.sym 117021 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117023 VexRiscv._zz_290_[10]
.sym 117024 VexRiscv._zz_152_[10]
.sym 117025 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117027 VexRiscv._zz_290_[14]
.sym 117028 VexRiscv._zz_152_[14]
.sym 117029 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117031 $abc$38792$n4465_1
.sym 117032 $abc$38792$n4466
.sym 117035 VexRiscv._zz_290_[7]
.sym 117036 VexRiscv._zz_152_[7]
.sym 117037 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117039 VexRiscv._zz_290_[8]
.sym 117040 VexRiscv._zz_152_[8]
.sym 117041 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117043 $abc$38792$n4507_1
.sym 117044 $abc$38792$n4508
.sym 117047 $abc$38792$n4447_1
.sym 117048 $abc$38792$n4448
.sym 117051 VexRiscv._zz_290_[9]
.sym 117052 VexRiscv._zz_152_[9]
.sym 117053 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117055 $abc$38792$n3814_1
.sym 117056 VexRiscv._zz_294_
.sym 117059 $abc$38792$n3858
.sym 117060 VexRiscv._zz_294_
.sym 117063 basesoc_dat_w[3]
.sym 117067 VexRiscv._zz_290_[16]
.sym 117068 VexRiscv._zz_152_[16]
.sym 117069 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117071 VexRiscv._zz_290_[18]
.sym 117072 VexRiscv._zz_152_[18]
.sym 117073 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117075 VexRiscv._zz_290_[17]
.sym 117076 VexRiscv._zz_152_[17]
.sym 117077 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117079 $abc$38792$n3837
.sym 117080 VexRiscv._zz_294_
.sym 117083 VexRiscv._zz_290_[22]
.sym 117084 VexRiscv._zz_152_[22]
.sym 117085 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117087 VexRiscv._zz_290_[20]
.sym 117088 VexRiscv._zz_152_[20]
.sym 117089 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117091 VexRiscv._zz_290_[19]
.sym 117092 VexRiscv._zz_152_[19]
.sym 117093 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117095 basesoc_dat_w[3]
.sym 117099 VexRiscv._zz_290_[21]
.sym 117100 VexRiscv._zz_152_[21]
.sym 117101 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117103 basesoc_dat_w[4]
.sym 117107 VexRiscv._zz_290_[30]
.sym 117108 VexRiscv._zz_152_[30]
.sym 117109 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117111 $abc$38792$n3865_1
.sym 117112 VexRiscv._zz_294_
.sym 117115 $abc$38792$n3782
.sym 117116 VexRiscv._zz_294_
.sym 117119 $abc$38792$n3795_1
.sym 117120 VexRiscv._zz_294_
.sym 117123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117124 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 117125 $abc$38792$n3520_1
.sym 117126 $abc$38792$n151
.sym 117127 $abc$38792$n3802
.sym 117128 VexRiscv._zz_294_
.sym 117131 $abc$38792$n3816_1
.sym 117132 VexRiscv._zz_294_
.sym 117135 VexRiscv._zz_290_[27]
.sym 117136 VexRiscv._zz_152_[27]
.sym 117137 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117138 $abc$38792$n5594
.sym 117139 $abc$38792$n3829_1
.sym 117140 VexRiscv._zz_294_
.sym 117143 VexRiscv._zz_290_[25]
.sym 117144 VexRiscv._zz_152_[25]
.sym 117145 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117146 $abc$38792$n5594
.sym 117147 $abc$38792$n3822_1
.sym 117148 VexRiscv._zz_294_
.sym 117151 VexRiscv._zz_290_[24]
.sym 117152 VexRiscv._zz_152_[24]
.sym 117153 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117154 $abc$38792$n5594
.sym 117155 VexRiscv._zz_290_[26]
.sym 117156 VexRiscv._zz_152_[26]
.sym 117157 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117158 $abc$38792$n5594
.sym 117159 basesoc_dat_w[2]
.sym 117163 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 117164 $abc$38792$n5594
.sym 117167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 117169 $abc$38792$n3520_1
.sym 117170 $abc$38792$n151
.sym 117171 $abc$38792$n3858
.sym 117172 VexRiscv._zz_49_[0]
.sym 117173 VexRiscv._zz_49_[1]
.sym 117174 VexRiscv._zz_152_[14]
.sym 117175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 117177 $abc$38792$n3520_1
.sym 117178 $abc$38792$n151
.sym 117179 $abc$38792$n5594
.sym 117180 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 117181 $abc$38792$n3432
.sym 117182 $abc$38792$n5908_1
.sym 117183 $abc$38792$n5762_1
.sym 117184 $abc$38792$n5617
.sym 117185 $abc$38792$n5763_1
.sym 117186 $abc$38792$n3432
.sym 117187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 117188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 117189 $abc$38792$n151
.sym 117190 VexRiscv._zz_193_
.sym 117191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 117195 $abc$38792$n3808
.sym 117196 $abc$38792$n6294
.sym 117197 VexRiscv._zz_152_[1]
.sym 117198 $abc$38792$n3812_1
.sym 117199 VexRiscv._zz_152_[6]
.sym 117200 $abc$38792$n3810_1
.sym 117203 $abc$38792$n3827
.sym 117204 $abc$38792$n3829_1
.sym 117205 VexRiscv._zz_152_[30]
.sym 117206 VexRiscv._zz_152_[13]
.sym 117207 VexRiscv._zz_152_[10]
.sym 117208 $abc$38792$n3816_1
.sym 117209 VexRiscv._zz_152_[23]
.sym 117210 $abc$38792$n3814_1
.sym 117211 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 117215 $abc$38792$n3807
.sym 117216 $abc$38792$n3819_1
.sym 117217 $abc$38792$n3826_1
.sym 117219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 117223 basesoc_dat_w[2]
.sym 117227 VexRiscv._zz_41_[14]
.sym 117228 $abc$38792$n3435
.sym 117229 $abc$38792$n3859_1
.sym 117231 VexRiscv._zz_41_[21]
.sym 117232 $abc$38792$n3435
.sym 117233 $abc$38792$n3801
.sym 117235 $abc$38792$n3780_1
.sym 117236 $abc$38792$n3794
.sym 117237 $abc$38792$n3799_1
.sym 117239 VexRiscv.decode_to_execute_RS2[21]
.sym 117240 VexRiscv._zz_153_
.sym 117241 VexRiscv._zz_42_[0]
.sym 117242 VexRiscv._zz_42_[1]
.sym 117243 $abc$38792$n6286_1
.sym 117244 $abc$38792$n3795_1
.sym 117245 VexRiscv._zz_152_[19]
.sym 117246 VexRiscv._zz_152_[4]
.sym 117247 VexRiscv._zz_41_[11]
.sym 117248 $abc$38792$n3435
.sym 117249 $abc$38792$n3838
.sym 117251 $abc$38792$n3800_1
.sym 117252 $abc$38792$n3802
.sym 117253 VexRiscv._zz_152_[27]
.sym 117254 VexRiscv._zz_152_[21]
.sym 117255 basesoc_dat_w[5]
.sym 117259 VexRiscv.decode_to_execute_RS2[11]
.sym 117260 VexRiscv._zz_153_
.sym 117261 VexRiscv._zz_42_[0]
.sym 117262 VexRiscv._zz_42_[1]
.sym 117263 VexRiscv._zz_41_[30]
.sym 117264 $abc$38792$n3435
.sym 117265 $abc$38792$n3830
.sym 117267 $abc$38792$n3788
.sym 117268 $abc$38792$n6290_1
.sym 117269 VexRiscv._zz_152_[3]
.sym 117270 $abc$38792$n3781_1
.sym 117271 VexRiscv._zz_41_[31]
.sym 117272 $abc$38792$n3435
.sym 117273 $abc$38792$n3785_1
.sym 117275 VexRiscv.decode_to_execute_RS2[16]
.sym 117276 VexRiscv._zz_153_
.sym 117277 VexRiscv._zz_42_[0]
.sym 117278 VexRiscv._zz_42_[1]
.sym 117279 VexRiscv._zz_41_[16]
.sym 117280 $abc$38792$n3435
.sym 117281 $abc$38792$n3783_1
.sym 117283 $abc$38792$n3782
.sym 117284 $abc$38792$n3784
.sym 117285 VexRiscv._zz_152_[31]
.sym 117286 VexRiscv._zz_152_[16]
.sym 117287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117291 VexRiscv.decode_to_execute_RS2[23]
.sym 117292 VexRiscv._zz_153_
.sym 117293 VexRiscv._zz_42_[0]
.sym 117294 VexRiscv._zz_42_[1]
.sym 117295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117299 VexRiscv._zz_41_[19]
.sym 117300 $abc$38792$n3435
.sym 117301 $abc$38792$n3796_1
.sym 117303 VexRiscv._zz_41_[10]
.sym 117304 $abc$38792$n3435
.sym 117305 $abc$38792$n3815_1
.sym 117307 VexRiscv.decode_to_execute_RS2[19]
.sym 117308 VexRiscv._zz_153_
.sym 117309 VexRiscv._zz_42_[0]
.sym 117310 VexRiscv._zz_42_[1]
.sym 117311 VexRiscv._zz_41_[6]
.sym 117312 $abc$38792$n3435
.sym 117313 $abc$38792$n3811_1
.sym 117315 VexRiscv._zz_41_[23]
.sym 117316 $abc$38792$n3435
.sym 117317 $abc$38792$n3817_1
.sym 117319 VexRiscv.decode_to_execute_RS2[10]
.sym 117320 VexRiscv._zz_288_[10]
.sym 117321 VexRiscv._zz_42_[0]
.sym 117322 VexRiscv._zz_42_[1]
.sym 117323 VexRiscv.decode_to_execute_RS2[18]
.sym 117324 VexRiscv._zz_153_
.sym 117325 VexRiscv._zz_42_[0]
.sym 117326 VexRiscv._zz_42_[1]
.sym 117327 $abc$38792$n4471_1
.sym 117328 $abc$38792$n4472
.sym 117331 VexRiscv._zz_41_[13]
.sym 117332 $abc$38792$n3435
.sym 117333 $abc$38792$n3828
.sym 117335 VexRiscv._zz_130_[6]
.sym 117336 VexRiscv._zz_288_[6]
.sym 117337 VexRiscv._zz_42_[0]
.sym 117338 VexRiscv._zz_42_[1]
.sym 117339 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 117341 $abc$38792$n3520_1
.sym 117342 $abc$38792$n151
.sym 117343 VexRiscv.decode_to_execute_RS2[13]
.sym 117344 VexRiscv._zz_153_
.sym 117345 VexRiscv._zz_42_[0]
.sym 117346 VexRiscv._zz_42_[1]
.sym 117347 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 117348 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 117349 $abc$38792$n151
.sym 117350 VexRiscv._zz_193_
.sym 117351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 117352 $abc$38792$n4424
.sym 117353 $abc$38792$n4423
.sym 117354 VexRiscv._zz_193_
.sym 117355 VexRiscv._zz_200_[13]
.sym 117356 VexRiscv._zz_171_[1]
.sym 117357 VexRiscv._zz_44_[1]
.sym 117358 VexRiscv._zz_44_[0]
.sym 117359 VexRiscv._zz_41_[10]
.sym 117360 VexRiscv._zz_200_[10]
.sym 117361 $abc$38792$n3897
.sym 117363 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 117364 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 117365 $abc$38792$n151
.sym 117366 VexRiscv._zz_193_
.sym 117367 $abc$38792$n4498
.sym 117368 $abc$38792$n4499_1
.sym 117371 VexRiscv._zz_287_[2]
.sym 117372 VexRiscv._zz_200_[2]
.sym 117373 VexRiscv._zz_44_[0]
.sym 117374 VexRiscv._zz_44_[1]
.sym 117375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 117376 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117377 $abc$38792$n3520_1
.sym 117378 $abc$38792$n151
.sym 117379 $abc$38792$n5759_1
.sym 117380 $abc$38792$n5761_1
.sym 117381 $abc$38792$n4259_1
.sym 117382 $abc$38792$n3430_1
.sym 117383 $abc$38792$n5734_1
.sym 117384 VexRiscv._zz_36_[11]
.sym 117385 $abc$38792$n5611
.sym 117387 $abc$38792$n4164_1
.sym 117388 VexRiscv._zz_288_[5]
.sym 117391 $abc$38792$n5764_1
.sym 117392 VexRiscv._zz_36_[14]
.sym 117393 $abc$38792$n5611
.sym 117395 $abc$38792$n4164_1
.sym 117396 VexRiscv._zz_288_[6]
.sym 117399 $abc$38792$n3897
.sym 117400 VexRiscv._zz_288_[0]
.sym 117403 $abc$38792$n6006_1
.sym 117404 VexRiscv._zz_36_[14]
.sym 117405 $abc$38792$n5952_1
.sym 117407 $abc$38792$n5994_1
.sym 117408 VexRiscv._zz_36_[11]
.sym 117409 $abc$38792$n5952_1
.sym 117411 $abc$38792$n4164_1
.sym 117412 VexRiscv._zz_288_[7]
.sym 117415 $abc$38792$n4179_1
.sym 117416 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117417 VexRiscv._zz_153_
.sym 117418 $abc$38792$n3897
.sym 117419 basesoc_timer0_value[22]
.sym 117423 VexRiscv._zz_171_[1]
.sym 117424 VexRiscv._zz_153_
.sym 117425 VexRiscv._zz_32_[1]
.sym 117427 $abc$38792$n4164_1
.sym 117428 VexRiscv._zz_288_[10]
.sym 117431 basesoc_timer0_value[26]
.sym 117435 VexRiscv._zz_41_[15]
.sym 117436 VexRiscv._zz_200_[15]
.sym 117437 $abc$38792$n3897
.sym 117439 VexRiscv._zz_41_[28]
.sym 117440 VexRiscv._zz_200_[28]
.sym 117441 $abc$38792$n3897
.sym 117443 $abc$38792$n4164_1
.sym 117444 VexRiscv._zz_288_[8]
.sym 117447 VexRiscv._zz_41_[16]
.sym 117448 VexRiscv._zz_200_[16]
.sym 117449 $abc$38792$n3897
.sym 117451 basesoc_dat_w[2]
.sym 117455 VexRiscv._zz_199_
.sym 117456 VexRiscv._zz_200_[30]
.sym 117459 $abc$38792$n4191_1
.sym 117460 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117461 VexRiscv._zz_153_
.sym 117462 $abc$38792$n3897
.sym 117463 VexRiscv._zz_199_
.sym 117464 VexRiscv._zz_200_[25]
.sym 117467 VexRiscv._zz_199_
.sym 117468 VexRiscv._zz_200_[27]
.sym 117471 VexRiscv._zz_41_[23]
.sym 117472 VexRiscv._zz_200_[23]
.sym 117473 $abc$38792$n3897
.sym 117475 $abc$38792$n4189_1
.sym 117476 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117477 VexRiscv._zz_153_
.sym 117478 $abc$38792$n3897
.sym 117479 VexRiscv._zz_41_[27]
.sym 117480 VexRiscv._zz_200_[27]
.sym 117481 $abc$38792$n3897
.sym 117483 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 117487 VexRiscv._zz_41_[25]
.sym 117488 VexRiscv._zz_200_[25]
.sym 117489 $abc$38792$n3897
.sym 117491 VexRiscv._zz_41_[30]
.sym 117492 VexRiscv._zz_200_[30]
.sym 117493 $abc$38792$n3897
.sym 117495 $abc$38792$n4187_1
.sym 117496 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117497 VexRiscv._zz_153_
.sym 117498 $abc$38792$n3897
.sym 117499 VexRiscv._zz_287_[2]
.sym 117500 VexRiscv._zz_153_
.sym 117501 VexRiscv._zz_32_[1]
.sym 117503 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 117507 VexRiscv._zz_200_[31]
.sym 117508 VexRiscv._zz_153_
.sym 117509 VexRiscv._zz_44_[1]
.sym 117510 VexRiscv._zz_44_[0]
.sym 117511 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 117512 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 117513 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 117514 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 117515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 117517 $abc$38792$n3520_1
.sym 117518 $abc$38792$n151
.sym 117519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 117520 $abc$38792$n5423_1
.sym 117521 $abc$38792$n3388_1
.sym 117523 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 117524 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 117525 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 117526 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 117527 $abc$38792$n5521_1
.sym 117528 $abc$38792$n5522_1
.sym 117529 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 117530 $abc$38792$n5506_1
.sym 117531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 117532 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 117533 $abc$38792$n151
.sym 117534 VexRiscv._zz_193_
.sym 117535 $abc$38792$n4489_1
.sym 117536 $abc$38792$n4490
.sym 117539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 117540 $abc$38792$n5480
.sym 117541 $abc$38792$n3388_1
.sym 117543 VexRiscv._zz_35_[5]
.sym 117547 VexRiscv._zz_35_[12]
.sym 117551 $abc$38792$n5547_1
.sym 117552 $abc$38792$n5537_1
.sym 117553 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 117554 $abc$38792$n5506_1
.sym 117555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 117556 $abc$38792$n5420_1
.sym 117557 $abc$38792$n3388_1
.sym 117559 $abc$38792$n6422_1
.sym 117560 $abc$38792$n5526_1
.sym 117561 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 117562 $abc$38792$n5506_1
.sym 117563 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 117564 $abc$38792$n5422_1
.sym 117565 VexRiscv.memory_arbitration_isValid
.sym 117566 VexRiscv.execute_to_memory_IS_DIV
.sym 117567 VexRiscv._zz_35_[4]
.sym 117571 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 117572 $abc$38792$n5419_1
.sym 117573 VexRiscv.memory_arbitration_isValid
.sym 117574 VexRiscv.execute_to_memory_IS_DIV
.sym 117576 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 117580 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 117581 $PACKER_VCC_NET
.sym 117584 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 117585 $PACKER_VCC_NET
.sym 117586 $auto$alumacc.cc:474:replace_alu$3924.C[2]
.sym 117588 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 117589 $PACKER_VCC_NET
.sym 117590 $auto$alumacc.cc:474:replace_alu$3924.C[3]
.sym 117592 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 117593 $PACKER_VCC_NET
.sym 117594 $auto$alumacc.cc:474:replace_alu$3924.C[4]
.sym 117596 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 117598 $PACKER_VCC_NET
.sym 117599 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 117600 $abc$38792$n6286_1
.sym 117601 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117603 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 117604 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 117607 VexRiscv._zz_35_[14]
.sym 117611 $abc$38792$n5551_1
.sym 117612 $abc$38792$n5537_1
.sym 117613 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 117614 $abc$38792$n5506_1
.sym 117615 VexRiscv._zz_255_[1]
.sym 117616 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 117619 VexRiscv._zz_35_[14]
.sym 117620 $abc$38792$n6007_1
.sym 117621 $abc$38792$n5951_1
.sym 117623 $abc$38792$n6008_1
.sym 117624 VexRiscv._zz_79_[14]
.sym 117625 $abc$38792$n5947_1
.sym 117627 $abc$38792$n5549_1
.sym 117628 $abc$38792$n5537_1
.sym 117629 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 117630 $abc$38792$n5506_1
.sym 117631 VexRiscv._zz_35_[14]
.sym 117632 $abc$38792$n5765_1
.sym 117633 $abc$38792$n5610
.sym 117635 VexRiscv._zz_35_[13]
.sym 117639 VexRiscv._zz_35_[31]
.sym 117643 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 117644 $abc$38792$n5501
.sym 117645 $abc$38792$n3388_1
.sym 117647 VexRiscv._zz_35_[21]
.sym 117651 $abc$38792$n5537_1
.sym 117652 $abc$38792$n5557_1
.sym 117655 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 117656 $abc$38792$n5497
.sym 117657 VexRiscv.memory_arbitration_isValid
.sym 117658 VexRiscv.execute_to_memory_IS_DIV
.sym 117659 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 117660 $abc$38792$n5500_1
.sym 117661 VexRiscv.memory_arbitration_isValid
.sym 117662 VexRiscv.execute_to_memory_IS_DIV
.sym 117663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 117664 $abc$38792$n5498_1
.sym 117665 $abc$38792$n3388_1
.sym 117667 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 117668 $abc$38792$n5479_1
.sym 117669 VexRiscv.memory_arbitration_isValid
.sym 117670 VexRiscv.execute_to_memory_IS_DIV
.sym 117671 VexRiscv._zz_41_[27]
.sym 117675 VexRiscv._zz_255_[1]
.sym 117676 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 117679 VexRiscv._zz_255_[1]
.sym 117680 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 117683 $abc$38792$n5996_1
.sym 117684 VexRiscv._zz_79_[11]
.sym 117685 $abc$38792$n5947_1
.sym 117687 $abc$38792$n5588_1
.sym 117688 $abc$38792$n5556
.sym 117689 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 117690 $abc$38792$n5506_1
.sym 117691 VexRiscv._zz_216_[11]
.sym 117692 VexRiscv._zz_164_[11]
.sym 117693 $abc$38792$n5943_1
.sym 117695 VexRiscv._zz_35_[11]
.sym 117696 $abc$38792$n5995_1
.sym 117697 $abc$38792$n5951_1
.sym 117699 VexRiscv._zz_255_[1]
.sym 117700 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 117703 $abc$38792$n5582_1
.sym 117704 $abc$38792$n5556
.sym 117705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 117706 $abc$38792$n5506_1
.sym 117707 VexRiscv._zz_50_[8]
.sym 117711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117712 VexRiscv._zz_163_[3]
.sym 117713 VexRiscv._zz_163_[1]
.sym 117714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117716 VexRiscv._zz_50_[10]
.sym 117717 VexRiscv._zz_50_[8]
.sym 117718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117719 VexRiscv._zz_79_[28]
.sym 117720 $abc$38792$n5947_1
.sym 117723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117724 VexRiscv._zz_50_[9]
.sym 117725 $abc$38792$n6428_1
.sym 117726 $abc$38792$n5601_1
.sym 117727 VexRiscv._zz_50_[10]
.sym 117731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117732 VexRiscv._zz_163_[1]
.sym 117733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117734 VexRiscv._zz_163_[3]
.sym 117735 VexRiscv._zz_217_[11]
.sym 117736 VexRiscv._zz_164_[11]
.sym 117737 $abc$38792$n5606
.sym 117739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 117740 VexRiscv._zz_163_[0]
.sym 117741 VexRiscv._zz_162_
.sym 117742 $abc$38792$n5608_1
.sym 117743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117744 VexRiscv._zz_163_[0]
.sym 117745 VexRiscv._zz_162_
.sym 117746 $abc$38792$n5945_1
.sym 117747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117748 VexRiscv._zz_163_[2]
.sym 117749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117750 VexRiscv._zz_163_[4]
.sym 117751 VexRiscv._zz_161_
.sym 117755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117756 VexRiscv._zz_163_[2]
.sym 117757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117758 VexRiscv._zz_163_[4]
.sym 117759 $abc$38792$n5944_1
.sym 117760 $abc$38792$n5946_1
.sym 117763 $abc$38792$n5607
.sym 117764 $abc$38792$n5609
.sym 117771 VexRiscv._zz_50_[7]
.sym 117779 VexRiscv._zz_50_[11]
.sym 117831 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 117843 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 117859 $abc$38792$n15
.sym 117860 $abc$38792$n2655
.sym 117864 basesoc_uart_rx_fifo_produce[0]
.sym 117869 basesoc_uart_rx_fifo_produce[1]
.sym 117873 basesoc_uart_rx_fifo_produce[2]
.sym 117874 $auto$alumacc.cc:474:replace_alu$3897.C[2]
.sym 117877 basesoc_uart_rx_fifo_produce[3]
.sym 117878 $auto$alumacc.cc:474:replace_alu$3897.C[3]
.sym 117884 $PACKER_VCC_NET
.sym 117885 basesoc_uart_rx_fifo_produce[0]
.sym 117899 sys_rst
.sym 117900 basesoc_uart_rx_fifo_wrport_we
.sym 117903 array_muxed1[0]
.sym 117907 $abc$38792$n3620
.sym 117908 $abc$38792$n3547_1
.sym 117909 basesoc_adr[2]
.sym 117911 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 117912 VexRiscv.CsrPlugin_mepc[22]
.sym 117913 $abc$38792$n3935
.sym 117915 $abc$38792$n3546_1
.sym 117916 $abc$38792$n3621_1
.sym 117917 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 117923 $abc$38792$n3621_1
.sym 117924 basesoc_we
.sym 117927 $abc$38792$n3827
.sym 117928 $abc$38792$n5619
.sym 117929 VexRiscv._zz_152_[13]
.sym 117930 $abc$38792$n5751_1
.sym 117931 $abc$38792$n3827
.sym 117932 VexRiscv._zz_152_[13]
.sym 117933 $abc$38792$n5618_1
.sym 117934 $abc$38792$n5617
.sym 117935 basesoc_uart_eventmanager_status_w[0]
.sym 117936 $abc$38792$n3546_1
.sym 117937 $abc$38792$n3620
.sym 117939 basesoc_adr[2]
.sym 117940 $abc$38792$n3620
.sym 117941 $abc$38792$n3571_1
.sym 117942 sys_rst
.sym 117943 $abc$38792$n3624
.sym 117944 sys_rst
.sym 117945 $abc$38792$n2240
.sym 117947 $abc$38792$n2240
.sym 117951 $abc$38792$n3619_1
.sym 117952 basesoc_dat_w[1]
.sym 117955 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 117956 VexRiscv.CsrPlugin_mepc[6]
.sym 117957 $abc$38792$n3935
.sym 117959 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 117960 $abc$38792$n5594
.sym 117963 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 117964 $abc$38792$n5594
.sym 117967 basesoc_uart_eventmanager_status_w[0]
.sym 117968 $abc$38792$n6364
.sym 117969 basesoc_adr[2]
.sym 117970 $abc$38792$n6365
.sym 117971 VexRiscv._zz_290_[6]
.sym 117972 VexRiscv._zz_152_[6]
.sym 117973 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117975 VexRiscv.decode_to_execute_RS2[17]
.sym 117976 VexRiscv._zz_130_[1]
.sym 117977 VexRiscv._zz_171_[1]
.sym 117979 VexRiscv.decode_to_execute_RS2[23]
.sym 117980 VexRiscv._zz_130_[7]
.sym 117981 VexRiscv._zz_171_[1]
.sym 117983 $abc$38792$n5594
.sym 117984 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 117985 $abc$38792$n3432
.sym 117986 $abc$38792$n5750_1
.sym 117987 basesoc_uart_rx_fifo_readable
.sym 117988 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 117989 basesoc_adr[2]
.sym 117990 basesoc_adr[1]
.sym 117991 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 117995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 117996 $abc$38792$n5594
.sym 117999 $abc$38792$n3871_1
.sym 118000 VexRiscv._zz_294_
.sym 118003 $abc$38792$n3873
.sym 118004 VexRiscv._zz_294_
.sym 118007 $abc$38792$n3884
.sym 118008 VexRiscv._zz_294_
.sym 118011 $abc$38792$n3856_1
.sym 118012 VexRiscv._zz_294_
.sym 118015 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 118019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 118021 $abc$38792$n3520_1
.sym 118022 $abc$38792$n151
.sym 118023 $abc$38792$n3851_1
.sym 118024 VexRiscv._zz_294_
.sym 118027 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 118028 $abc$38792$n5594
.sym 118031 $abc$38792$n3842_1
.sym 118032 VexRiscv._zz_294_
.sym 118035 basesoc_dat_w[4]
.sym 118039 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 118040 $abc$38792$n5594
.sym 118043 $abc$38792$n3846
.sym 118044 VexRiscv._zz_294_
.sym 118047 basesoc_dat_w[7]
.sym 118051 VexRiscv._zz_290_[15]
.sym 118052 VexRiscv._zz_152_[15]
.sym 118053 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118055 basesoc_uart_phy_rx_reg[5]
.sym 118059 basesoc_uart_phy_rx_reg[0]
.sym 118063 basesoc_uart_phy_rx_reg[3]
.sym 118067 basesoc_uart_rx_fifo_readable
.sym 118068 basesoc_uart_eventmanager_storage[1]
.sym 118069 basesoc_adr[2]
.sym 118070 basesoc_adr[1]
.sym 118071 basesoc_uart_phy_rx_reg[7]
.sym 118075 basesoc_uart_phy_rx_reg[6]
.sym 118079 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 118080 basesoc_uart_eventmanager_pending_w[1]
.sym 118081 basesoc_adr[2]
.sym 118082 $abc$38792$n3547_1
.sym 118083 VexRiscv._zz_290_[29]
.sym 118084 VexRiscv._zz_152_[29]
.sym 118085 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118087 $abc$38792$n3822_1
.sym 118088 VexRiscv._zz_49_[0]
.sym 118089 VexRiscv._zz_49_[1]
.sym 118090 VexRiscv._zz_152_[26]
.sym 118091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 118092 $abc$38792$n5594
.sym 118095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 118096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 118097 $abc$38792$n3520_1
.sym 118098 $abc$38792$n151
.sym 118099 $abc$38792$n3829_1
.sym 118100 VexRiscv._zz_49_[0]
.sym 118101 VexRiscv._zz_49_[1]
.sym 118102 VexRiscv._zz_152_[30]
.sym 118103 sys_rst
.sym 118104 $abc$38792$n5557
.sym 118107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 118111 $abc$38792$n5617
.sym 118112 $abc$38792$n5926_1
.sym 118113 $abc$38792$n5927_1
.sym 118114 $abc$38792$n3432
.sym 118115 $abc$38792$n5617
.sym 118116 $abc$38792$n5885_1
.sym 118117 $abc$38792$n5886_1
.sym 118118 $abc$38792$n3432
.sym 118119 basesoc_uart_phy_rx_reg[4]
.sym 118123 $abc$38792$n5618_1
.sym 118124 $abc$38792$n3820_1
.sym 118125 VexRiscv._zz_152_[28]
.sym 118126 $abc$38792$n5617
.sym 118127 basesoc_uart_phy_rx_reg[5]
.sym 118131 $abc$38792$n3820_1
.sym 118132 VexRiscv._zz_152_[28]
.sym 118133 $abc$38792$n5619
.sym 118134 $abc$38792$n5909_1
.sym 118135 basesoc_uart_phy_rx_reg[6]
.sym 118139 basesoc_uart_phy_rx_reg[3]
.sym 118143 basesoc_uart_phy_rx_reg[7]
.sym 118147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 118148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 118149 $abc$38792$n3520_1
.sym 118150 $abc$38792$n151
.sym 118151 $abc$38792$n3854_1
.sym 118152 $abc$38792$n3858
.sym 118153 VexRiscv._zz_152_[14]
.sym 118154 $abc$38792$n3850
.sym 118155 $abc$38792$n6288
.sym 118156 $abc$38792$n3851_1
.sym 118157 VexRiscv._zz_152_[22]
.sym 118158 VexRiscv._zz_152_[0]
.sym 118159 $abc$38792$n3820_1
.sym 118160 $abc$38792$n3822_1
.sym 118161 VexRiscv._zz_152_[26]
.sym 118162 VexRiscv._zz_152_[28]
.sym 118163 $abc$38792$n5730_1
.sym 118164 $abc$38792$n5733_1
.sym 118165 $abc$38792$n5728
.sym 118166 $abc$38792$n3432
.sym 118167 VexRiscv._zz_152_[7]
.sym 118168 $abc$38792$n3856_1
.sym 118171 $abc$38792$n3816_1
.sym 118172 VexRiscv._zz_49_[0]
.sym 118173 VexRiscv._zz_49_[1]
.sym 118174 VexRiscv._zz_152_[23]
.sym 118175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 118179 $abc$38792$n5617
.sym 118180 $abc$38792$n5854_1
.sym 118181 $abc$38792$n5855_1
.sym 118182 $abc$38792$n3432
.sym 118183 $abc$38792$n3790
.sym 118184 VexRiscv._zz_200_[6]
.sym 118187 basesoc_uart_rx_fifo_do_read
.sym 118191 VexRiscv._zz_41_[22]
.sym 118192 $abc$38792$n3435
.sym 118193 $abc$38792$n3852_1
.sym 118195 VexRiscv._zz_41_[15]
.sym 118196 $abc$38792$n3435
.sym 118197 $abc$38792$n3847_1
.sym 118199 VexRiscv.decode_to_execute_RS2[15]
.sym 118200 VexRiscv._zz_153_
.sym 118201 VexRiscv._zz_42_[0]
.sym 118202 VexRiscv._zz_42_[1]
.sym 118203 basesoc_uart_rx_fifo_do_read
.sym 118204 $abc$38792$n3624
.sym 118205 sys_rst
.sym 118207 VexRiscv.decode_to_execute_RS2[28]
.sym 118208 VexRiscv._zz_153_
.sym 118209 VexRiscv._zz_42_[0]
.sym 118210 VexRiscv._zz_42_[1]
.sym 118211 VexRiscv._zz_41_[28]
.sym 118212 $abc$38792$n3435
.sym 118213 $abc$38792$n3821_1
.sym 118215 VexRiscv._zz_42_[0]
.sym 118216 VexRiscv._zz_42_[1]
.sym 118219 VexRiscv._zz_152_[5]
.sym 118220 $abc$38792$n3791_1
.sym 118223 VexRiscv._zz_44_[0]
.sym 118224 VexRiscv._zz_44_[1]
.sym 118227 VexRiscv.decode_to_execute_RS2[26]
.sym 118228 VexRiscv._zz_153_
.sym 118229 VexRiscv._zz_42_[0]
.sym 118230 VexRiscv._zz_42_[1]
.sym 118231 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 118235 VexRiscv.decode_to_execute_RS2[22]
.sym 118236 VexRiscv._zz_153_
.sym 118237 VexRiscv._zz_42_[0]
.sym 118238 VexRiscv._zz_42_[1]
.sym 118239 VexRiscv._zz_41_[26]
.sym 118240 $abc$38792$n3435
.sym 118241 $abc$38792$n3823_1
.sym 118243 $abc$38792$n3790
.sym 118244 VexRiscv._zz_200_[11]
.sym 118247 VexRiscv.decode_to_execute_RS2[27]
.sym 118248 VexRiscv._zz_153_
.sym 118249 VexRiscv._zz_42_[0]
.sym 118250 VexRiscv._zz_42_[1]
.sym 118251 VexRiscv._zz_41_[27]
.sym 118252 $abc$38792$n3435
.sym 118253 $abc$38792$n3803
.sym 118255 VexRiscv._zz_36_[1]
.sym 118259 VexRiscv.decode_to_execute_RS2[12]
.sym 118260 VexRiscv._zz_153_
.sym 118261 VexRiscv._zz_42_[0]
.sym 118262 VexRiscv._zz_42_[1]
.sym 118263 VexRiscv._zz_41_[20]
.sym 118264 $abc$38792$n3435
.sym 118265 $abc$38792$n3866
.sym 118267 VexRiscv.decode_to_execute_RS2[20]
.sym 118268 VexRiscv._zz_153_
.sym 118269 VexRiscv._zz_42_[0]
.sym 118270 VexRiscv._zz_42_[1]
.sym 118271 VexRiscv._zz_41_[18]
.sym 118272 $abc$38792$n3435
.sym 118273 $abc$38792$n3843
.sym 118275 VexRiscv._zz_41_[12]
.sym 118276 $abc$38792$n3435
.sym 118277 $abc$38792$n3874_1
.sym 118279 $abc$38792$n5774_1
.sym 118280 VexRiscv._zz_36_[15]
.sym 118281 $abc$38792$n5611
.sym 118283 $abc$38792$n5678_1
.sym 118284 VexRiscv._zz_36_[6]
.sym 118285 $abc$38792$n5611
.sym 118287 $abc$38792$n5974_1
.sym 118288 VexRiscv._zz_36_[6]
.sym 118289 $abc$38792$n5952_1
.sym 118291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 118295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 118299 $abc$38792$n5722
.sym 118300 VexRiscv._zz_36_[10]
.sym 118301 $abc$38792$n5611
.sym 118303 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 118307 $abc$38792$n5990_1
.sym 118308 VexRiscv._zz_36_[10]
.sym 118309 $abc$38792$n5952_1
.sym 118311 multiregimpl1_regs0[0]
.sym 118315 VexRiscv.decode_to_execute_RS2[8]
.sym 118316 VexRiscv._zz_288_[8]
.sym 118317 VexRiscv._zz_42_[0]
.sym 118318 VexRiscv._zz_42_[1]
.sym 118319 VexRiscv._zz_200_[19]
.sym 118320 VexRiscv._zz_287_[4]
.sym 118321 VexRiscv._zz_44_[1]
.sym 118322 VexRiscv._zz_44_[0]
.sym 118323 VexRiscv._zz_41_[9]
.sym 118324 VexRiscv._zz_200_[9]
.sym 118325 $abc$38792$n3897
.sym 118327 VexRiscv._zz_41_[8]
.sym 118328 $abc$38792$n3435
.sym 118329 $abc$38792$n3885
.sym 118331 user_sw0
.sym 118335 VexRiscv._zz_200_[4]
.sym 118336 VexRiscv._zz_287_[4]
.sym 118337 VexRiscv._zz_44_[1]
.sym 118338 VexRiscv._zz_44_[0]
.sym 118339 VexRiscv._zz_199_
.sym 118340 VexRiscv._zz_200_[9]
.sym 118343 $abc$38792$n5727_1
.sym 118344 $abc$38792$n4247_1
.sym 118345 $abc$38792$n3430_1
.sym 118347 VexRiscv._zz_36_[28]
.sym 118348 $abc$38792$n5901_1
.sym 118349 $abc$38792$n5611
.sym 118351 $abc$38792$n6002_1
.sym 118352 VexRiscv._zz_36_[13]
.sym 118353 $abc$38792$n5952_1
.sym 118355 VexRiscv._zz_200_[28]
.sym 118356 VexRiscv._zz_288_[8]
.sym 118357 VexRiscv._zz_44_[1]
.sym 118358 VexRiscv._zz_44_[0]
.sym 118359 $abc$38792$n6062_1
.sym 118360 VexRiscv._zz_36_[28]
.sym 118361 $abc$38792$n5952_1
.sym 118363 VexRiscv._zz_199_
.sym 118364 VexRiscv._zz_200_[12]
.sym 118367 $abc$38792$n6010_1
.sym 118368 VexRiscv._zz_36_[15]
.sym 118369 $abc$38792$n5952_1
.sym 118371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 118375 VexRiscv._zz_287_[4]
.sym 118376 VexRiscv._zz_153_
.sym 118377 VexRiscv._zz_32_[1]
.sym 118379 VexRiscv._zz_199_
.sym 118380 VexRiscv._zz_200_[17]
.sym 118383 VexRiscv._zz_199_
.sym 118384 VexRiscv._zz_200_[20]
.sym 118387 VexRiscv._zz_200_[18]
.sym 118388 VexRiscv._zz_287_[3]
.sym 118389 VexRiscv._zz_44_[1]
.sym 118390 VexRiscv._zz_44_[0]
.sym 118391 basesoc_uart_phy_rx_reg[1]
.sym 118395 basesoc_uart_phy_rx_reg[2]
.sym 118399 VexRiscv._zz_41_[12]
.sym 118400 VexRiscv._zz_200_[12]
.sym 118401 $abc$38792$n3897
.sym 118403 VexRiscv._zz_200_[3]
.sym 118404 VexRiscv._zz_287_[3]
.sym 118405 VexRiscv._zz_44_[1]
.sym 118406 VexRiscv._zz_44_[0]
.sym 118407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118408 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 118409 $abc$38792$n3520_1
.sym 118410 $abc$38792$n151
.sym 118411 VexRiscv._zz_200_[29]
.sym 118412 VexRiscv._zz_288_[9]
.sym 118413 VexRiscv._zz_44_[1]
.sym 118414 VexRiscv._zz_44_[0]
.sym 118415 VexRiscv._zz_41_[20]
.sym 118416 VexRiscv._zz_200_[20]
.sym 118417 $abc$38792$n3897
.sym 118419 VexRiscv._zz_35_[17]
.sym 118423 VexRiscv._zz_199_
.sym 118424 VexRiscv._zz_200_[29]
.sym 118427 VexRiscv._zz_200_[26]
.sym 118428 VexRiscv._zz_288_[6]
.sym 118429 VexRiscv._zz_44_[1]
.sym 118430 VexRiscv._zz_44_[0]
.sym 118431 VexRiscv._zz_41_[18]
.sym 118432 VexRiscv._zz_200_[18]
.sym 118433 $abc$38792$n3897
.sym 118435 VexRiscv._zz_287_[3]
.sym 118436 VexRiscv._zz_153_
.sym 118437 VexRiscv._zz_32_[1]
.sym 118439 VexRiscv._zz_41_[20]
.sym 118443 VexRiscv._zz_41_[29]
.sym 118444 VexRiscv._zz_200_[29]
.sym 118445 $abc$38792$n3897
.sym 118447 VexRiscv._zz_41_[8]
.sym 118451 VexRiscv.CsrPlugin_mepc[16]
.sym 118452 VexRiscv.lastStagePc[16]
.sym 118453 $abc$38792$n2482
.sym 118455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 118456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 118457 $abc$38792$n3520_1
.sym 118458 $abc$38792$n151
.sym 118459 VexRiscv._zz_200_[23]
.sym 118460 VexRiscv._zz_288_[3]
.sym 118461 VexRiscv._zz_44_[1]
.sym 118462 VexRiscv._zz_44_[0]
.sym 118463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 118464 VexRiscv._zz_152_[31]
.sym 118465 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118467 VexRiscv._zz_41_[26]
.sym 118468 VexRiscv._zz_200_[26]
.sym 118469 $abc$38792$n3897
.sym 118471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 118472 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 118473 $abc$38792$n3520_1
.sym 118474 $abc$38792$n151
.sym 118475 VexRiscv._zz_37_[1]
.sym 118476 VexRiscv._zz_37_[0]
.sym 118479 VexRiscv._zz_36_[31]
.sym 118480 $abc$38792$n5931_1
.sym 118481 $abc$38792$n5611
.sym 118483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 118484 $abc$38792$n5432
.sym 118485 $abc$38792$n3388_1
.sym 118487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 118491 $abc$38792$n5929_1
.sym 118492 $abc$38792$n5919_1
.sym 118493 VexRiscv._zz_37_[1]
.sym 118494 VexRiscv._zz_37_[0]
.sym 118495 $abc$38792$n5936_1
.sym 118496 $abc$38792$n5938_1
.sym 118497 $abc$38792$n3432
.sym 118499 $abc$38792$n6074_1
.sym 118500 VexRiscv._zz_36_[31]
.sym 118501 $abc$38792$n5952_1
.sym 118503 VexRiscv._zz_35_[4]
.sym 118504 $abc$38792$n5657_1
.sym 118505 $abc$38792$n5610
.sym 118507 $abc$38792$n4486
.sym 118508 $abc$38792$n4487_1
.sym 118511 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 118512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 118513 $abc$38792$n151
.sym 118514 VexRiscv._zz_193_
.sym 118515 $abc$38792$n4477_1
.sym 118516 $abc$38792$n4478
.sym 118519 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 118520 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 118521 $abc$38792$n151
.sym 118522 VexRiscv._zz_193_
.sym 118523 VexRiscv._zz_35_[6]
.sym 118524 $abc$38792$n5975_1
.sym 118525 $abc$38792$n5951_1
.sym 118527 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 118528 $abc$38792$n5431
.sym 118529 VexRiscv.memory_arbitration_isValid
.sym 118530 VexRiscv.execute_to_memory_IS_DIV
.sym 118531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 118532 $abc$38792$n5477_1
.sym 118533 $abc$38792$n3388_1
.sym 118535 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 118536 $abc$38792$n6288
.sym 118537 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 118540 $abc$38792$n5462
.sym 118541 $abc$38792$n3388_1
.sym 118543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 118544 $abc$38792$n5459
.sym 118545 $abc$38792$n3388_1
.sym 118547 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 118548 $abc$38792$n5458
.sym 118549 VexRiscv.memory_arbitration_isValid
.sym 118550 VexRiscv.execute_to_memory_IS_DIV
.sym 118551 VexRiscv._zz_35_[6]
.sym 118552 $abc$38792$n5679_1
.sym 118553 $abc$38792$n5610
.sym 118555 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 118556 $abc$38792$n5461
.sym 118557 VexRiscv.memory_arbitration_isValid
.sym 118558 VexRiscv.execute_to_memory_IS_DIV
.sym 118559 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 118563 VexRiscv._zz_255_[1]
.sym 118564 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 118567 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 118571 $abc$38792$n5560_1
.sym 118572 $abc$38792$n5556
.sym 118573 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 118574 $abc$38792$n5506_1
.sym 118575 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 118576 $abc$38792$n5476
.sym 118577 VexRiscv.memory_arbitration_isValid
.sym 118578 VexRiscv.execute_to_memory_IS_DIV
.sym 118579 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 118580 $abc$38792$n5473
.sym 118581 VexRiscv.memory_arbitration_isValid
.sym 118582 VexRiscv.execute_to_memory_IS_DIV
.sym 118583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 118584 $abc$38792$n5474
.sym 118585 $abc$38792$n3388_1
.sym 118587 VexRiscv._zz_255_[1]
.sym 118588 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 118591 VexRiscv._zz_35_[15]
.sym 118592 $abc$38792$n6011_1
.sym 118593 $abc$38792$n5951_1
.sym 118595 VexRiscv._zz_216_[14]
.sym 118596 VexRiscv._zz_164_[14]
.sym 118597 $abc$38792$n5943_1
.sym 118599 $abc$38792$n6012_1
.sym 118600 VexRiscv._zz_79_[15]
.sym 118601 $abc$38792$n5947_1
.sym 118603 VexRiscv._zz_35_[23]
.sym 118607 VexRiscv._zz_216_[15]
.sym 118608 VexRiscv._zz_164_[15]
.sym 118609 $abc$38792$n5943_1
.sym 118611 $abc$38792$n5951_1
.sym 118612 VexRiscv._zz_35_[31]
.sym 118613 $abc$38792$n6075_1
.sym 118615 $abc$38792$n5572_1
.sym 118616 $abc$38792$n5556
.sym 118617 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 118618 $abc$38792$n5506_1
.sym 118619 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 118620 $abc$38792$n5494_1
.sym 118621 VexRiscv.memory_arbitration_isValid
.sym 118622 VexRiscv.execute_to_memory_IS_DIV
.sym 118623 VexRiscv._zz_35_[31]
.sym 118624 $abc$38792$n5932_1
.sym 118625 $abc$38792$n5610
.sym 118627 $abc$38792$n5568_1
.sym 118628 $abc$38792$n5556
.sym 118629 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 118630 $abc$38792$n5506_1
.sym 118631 $abc$38792$n5933_1
.sym 118632 VexRiscv._zz_79_[31]
.sym 118633 $abc$38792$n6429_1
.sym 118635 VexRiscv._zz_255_[1]
.sym 118636 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 118639 VexRiscv._zz_35_[29]
.sym 118643 $abc$38792$n5578
.sym 118644 $abc$38792$n5556
.sym 118645 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 118646 $abc$38792$n5506_1
.sym 118647 $abc$38792$n6076_1
.sym 118648 VexRiscv._zz_79_[31]
.sym 118649 $abc$38792$n5951_1
.sym 118650 $abc$38792$n5947_1
.sym 118651 VexRiscv._zz_35_[27]
.sym 118655 $abc$38792$n5584
.sym 118656 $abc$38792$n5556
.sym 118657 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 118658 $abc$38792$n5506_1
.sym 118659 $abc$38792$n5580_1
.sym 118660 $abc$38792$n5556
.sym 118661 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 118662 $abc$38792$n5506_1
.sym 118663 VexRiscv._zz_217_[28]
.sym 118664 VexRiscv._zz_164_[28]
.sym 118665 $abc$38792$n6429_1
.sym 118666 $abc$38792$n5606
.sym 118667 $abc$38792$n5903_1
.sym 118668 $abc$38792$n5902_1
.sym 118669 VexRiscv._zz_35_[28]
.sym 118670 $abc$38792$n5610
.sym 118671 VexRiscv._zz_216_[28]
.sym 118672 VexRiscv._zz_164_[28]
.sym 118673 $abc$38792$n5947_1
.sym 118674 $abc$38792$n5943_1
.sym 118675 VexRiscv._zz_79_[28]
.sym 118676 $abc$38792$n6429_1
.sym 118679 $abc$38792$n6063_1
.sym 118680 $abc$38792$n6064
.sym 118681 VexRiscv._zz_35_[28]
.sym 118682 $abc$38792$n5951_1
.sym 118683 VexRiscv._zz_35_[15]
.sym 118684 $abc$38792$n5775_1
.sym 118685 $abc$38792$n5610
.sym 118687 VexRiscv._zz_35_[13]
.sym 118688 $abc$38792$n6003_1
.sym 118689 $abc$38792$n5951_1
.sym 118691 VexRiscv._zz_79_[28]
.sym 118695 $abc$38792$n5680
.sym 118696 VexRiscv._zz_79_[6]
.sym 118697 $abc$38792$n6429_1
.sym 118699 VexRiscv._zz_79_[14]
.sym 118703 $abc$38792$n6004_1
.sym 118704 VexRiscv._zz_79_[13]
.sym 118705 $abc$38792$n5947_1
.sym 118707 VexRiscv._zz_50_[9]
.sym 118711 VexRiscv._zz_217_[15]
.sym 118712 VexRiscv._zz_164_[15]
.sym 118713 $abc$38792$n5606
.sym 118715 VexRiscv._zz_217_[14]
.sym 118716 VexRiscv._zz_164_[14]
.sym 118717 $abc$38792$n5606
.sym 118719 $abc$38792$n5766_1
.sym 118720 VexRiscv._zz_79_[14]
.sym 118721 $abc$38792$n6429_1
.sym 118723 $abc$38792$n5776_1
.sym 118724 VexRiscv._zz_79_[15]
.sym 118725 $abc$38792$n6429_1
.sym 118727 user_sw2
.sym 118743 user_sw1
.sym 118751 multiregimpl1_regs0[1]
.sym 118779 $abc$38792$n149
.sym 118780 VexRiscv._zz_313_
.sym 118783 $abc$38792$n4898_1
.sym 118784 array_muxed1[31]
.sym 118799 $abc$38792$n2655
.sym 118811 slave_sel[0]
.sym 118812 $abc$38792$n3353_1
.sym 118813 $abc$38792$n2154
.sym 118814 basesoc_counter[0]
.sym 118843 VexRiscv._zz_41_[28]
.sym 118851 VexRiscv._zz_41_[9]
.sym 118855 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 118863 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 118879 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 118887 $abc$38792$n6286_1
.sym 118888 $abc$38792$n5619
.sym 118889 VexRiscv._zz_152_[4]
.sym 118890 $abc$38792$n5652_1
.sym 118891 basesoc_uart_rx_fifo_wrport_we
.sym 118892 basesoc_uart_rx_fifo_produce[0]
.sym 118893 sys_rst
.sym 118895 $abc$38792$n6286_1
.sym 118896 VexRiscv._zz_152_[4]
.sym 118897 $abc$38792$n5618_1
.sym 118898 $abc$38792$n5617
.sym 118903 basesoc_uart_rx_fifo_produce[1]
.sym 118907 $abc$38792$n3791_1
.sym 118908 VexRiscv._zz_152_[5]
.sym 118909 $abc$38792$n5618_1
.sym 118910 $abc$38792$n5617
.sym 118911 VexRiscv._zz_152_[5]
.sym 118912 $abc$38792$n3791_1
.sym 118913 $abc$38792$n5619
.sym 118914 $abc$38792$n5663_1
.sym 118919 $abc$38792$n5630_1
.sym 118920 $abc$38792$n5632_1
.sym 118921 $abc$38792$n5633_1
.sym 118922 $abc$38792$n3432
.sym 118923 $abc$38792$n4468
.sym 118924 $abc$38792$n4469_1
.sym 118927 $abc$38792$n6292_1
.sym 118928 $abc$38792$n5619
.sym 118929 VexRiscv._zz_152_[2]
.sym 118930 $abc$38792$n5631_1
.sym 118931 $abc$38792$n4435_1
.sym 118932 $abc$38792$n4436
.sym 118935 $abc$38792$n6292_1
.sym 118936 VexRiscv._zz_152_[2]
.sym 118937 $abc$38792$n5618_1
.sym 118938 $abc$38792$n5617
.sym 118939 $abc$38792$n4504
.sym 118940 $abc$38792$n4505_1
.sym 118943 $abc$38792$n4510
.sym 118944 $abc$38792$n4511_1
.sym 118947 $abc$38792$n3810_1
.sym 118948 VexRiscv._zz_152_[6]
.sym 118949 $abc$38792$n5618_1
.sym 118950 $abc$38792$n5617
.sym 118951 VexRiscv.decode_to_execute_RS2[9]
.sym 118952 VexRiscv._zz_130_[1]
.sym 118953 VexRiscv._zz_171_[1]
.sym 118954 VexRiscv._zz_171_[0]
.sym 118955 $abc$38792$n5749_1
.sym 118956 $abc$38792$n5752_1
.sym 118957 $abc$38792$n4256_1
.sym 118958 $abc$38792$n3430_1
.sym 118959 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 118960 VexRiscv.CsrPlugin_mepc[31]
.sym 118961 $abc$38792$n3935
.sym 118963 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 118964 VexRiscv.CsrPlugin_mepc[26]
.sym 118965 $abc$38792$n3935
.sym 118967 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 118971 $abc$38792$n4256_1
.sym 118972 VexRiscv._zz_171_[0]
.sym 118973 VexRiscv._zz_171_[1]
.sym 118974 VexRiscv._zz_152_[13]
.sym 118975 VexRiscv.CsrPlugin_mtval[13]
.sym 118976 $abc$38792$n4203_1
.sym 118977 $abc$38792$n4257_1
.sym 118979 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 118983 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 118987 $abc$38792$n3846
.sym 118988 VexRiscv._zz_152_[15]
.sym 118989 $abc$38792$n5618_1
.sym 118990 $abc$38792$n5617
.sym 118991 VexRiscv.decode_to_execute_RS2[28]
.sym 118992 VexRiscv._zz_171_[1]
.sym 118993 $abc$38792$n4890_1
.sym 118995 $abc$38792$n5594
.sym 118996 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 118997 $abc$38792$n3432
.sym 118998 $abc$38792$n5770_1
.sym 118999 $abc$38792$n3846
.sym 119000 $abc$38792$n5619
.sym 119001 VexRiscv._zz_152_[15]
.sym 119002 $abc$38792$n5771_1
.sym 119003 VexRiscv.decode_to_execute_RS2[12]
.sym 119004 VexRiscv._zz_130_[4]
.sym 119005 VexRiscv._zz_171_[1]
.sym 119006 VexRiscv._zz_171_[0]
.sym 119007 $abc$38792$n3878
.sym 119008 VexRiscv._zz_294_
.sym 119011 VexRiscv.decode_to_execute_RS2[25]
.sym 119012 VexRiscv._zz_171_[1]
.sym 119013 $abc$38792$n4884_1
.sym 119015 $abc$38792$n3863
.sym 119016 VexRiscv._zz_294_
.sym 119019 $abc$38792$n3886_1
.sym 119020 VexRiscv._zz_294_
.sym 119023 $abc$38792$n5785_1
.sym 119024 $abc$38792$n5617
.sym 119025 $abc$38792$n5786_1
.sym 119026 $abc$38792$n3432
.sym 119027 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 119031 $abc$38792$n5769_1
.sym 119032 $abc$38792$n5772_1
.sym 119033 $abc$38792$n4262_1
.sym 119034 $abc$38792$n3430_1
.sym 119035 $abc$38792$n5805_1
.sym 119036 $abc$38792$n5617
.sym 119037 $abc$38792$n5806_1
.sym 119038 $abc$38792$n3432
.sym 119039 $abc$38792$n3782
.sym 119040 VexRiscv._zz_49_[0]
.sym 119041 VexRiscv._zz_49_[1]
.sym 119042 VexRiscv._zz_152_[16]
.sym 119043 $abc$38792$n3842_1
.sym 119044 VexRiscv._zz_49_[0]
.sym 119045 VexRiscv._zz_49_[1]
.sym 119046 VexRiscv._zz_152_[18]
.sym 119047 VexRiscv._zz_36_[6]
.sym 119051 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 119052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 119053 $abc$38792$n151
.sym 119054 VexRiscv._zz_193_
.sym 119055 $abc$38792$n5618_1
.sym 119056 $abc$38792$n3840
.sym 119057 VexRiscv._zz_152_[29]
.sym 119058 $abc$38792$n5617
.sym 119059 VexRiscv._zz_36_[15]
.sym 119063 $abc$38792$n3840
.sym 119064 VexRiscv._zz_294_
.sym 119067 $abc$38792$n3840
.sym 119068 VexRiscv._zz_152_[29]
.sym 119069 $abc$38792$n5619
.sym 119070 $abc$38792$n5917_1
.sym 119071 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 119072 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 119073 $abc$38792$n151
.sym 119074 VexRiscv._zz_193_
.sym 119075 $abc$38792$n5594
.sym 119076 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 119077 $abc$38792$n3432
.sym 119078 $abc$38792$n5916_1
.sym 119079 basesoc_uart_phy_rx_reg[4]
.sym 119083 $abc$38792$n5618_1
.sym 119084 $abc$38792$n5619
.sym 119085 $abc$38792$n3802
.sym 119086 VexRiscv._zz_152_[27]
.sym 119087 VexRiscv._zz_152_[27]
.sym 119088 $abc$38792$n3802
.sym 119089 $abc$38792$n5896_1
.sym 119090 $abc$38792$n5617
.sym 119091 $abc$38792$n5753_1
.sym 119092 $abc$38792$n5729_1
.sym 119093 $abc$38792$n5597_1
.sym 119094 $abc$38792$n3432
.sym 119095 basesoc_uart_phy_rx_reg[2]
.sym 119099 basesoc_uart_phy_rx_reg[1]
.sym 119103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 119104 VexRiscv._zz_152_[14]
.sym 119105 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119107 $abc$38792$n5773_1
.sym 119108 $abc$38792$n5753_1
.sym 119109 $abc$38792$n5597_1
.sym 119110 $abc$38792$n3432
.sym 119111 $abc$38792$n5594
.sym 119112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 119113 $abc$38792$n3432
.sym 119114 $abc$38792$n5834_1
.sym 119115 VexRiscv._zz_41_[31]
.sym 119119 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 119120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 119121 $abc$38792$n151
.sym 119122 VexRiscv._zz_193_
.sym 119123 VexRiscv._zz_41_[30]
.sym 119127 VexRiscv._zz_152_[11]
.sym 119128 $abc$38792$n5732_1
.sym 119129 $abc$38792$n5619
.sym 119130 $abc$38792$n5617
.sym 119131 VexRiscv._zz_49_[1]
.sym 119132 VexRiscv._zz_49_[0]
.sym 119133 VexRiscv._zz_152_[11]
.sym 119134 $abc$38792$n3837
.sym 119135 VexRiscv._zz_41_[22]
.sym 119139 VexRiscv._zz_36_[13]
.sym 119143 $abc$38792$n3835
.sym 119144 $abc$38792$n3846
.sym 119145 VexRiscv._zz_152_[15]
.sym 119146 $abc$38792$n3839_1
.sym 119147 VexRiscv._zz_41_[7]
.sym 119151 VexRiscv._zz_41_[7]
.sym 119152 $abc$38792$n3435
.sym 119153 $abc$38792$n3857
.sym 119155 VexRiscv.decode_to_execute_RS2[17]
.sym 119156 VexRiscv._zz_153_
.sym 119157 VexRiscv._zz_42_[0]
.sym 119158 VexRiscv._zz_42_[1]
.sym 119159 VexRiscv._zz_152_[11]
.sym 119160 $abc$38792$n3837
.sym 119163 $abc$38792$n3790
.sym 119164 VexRiscv._zz_200_[7]
.sym 119167 VexRiscv._zz_41_[17]
.sym 119168 $abc$38792$n3435
.sym 119169 $abc$38792$n3879
.sym 119171 $abc$38792$n6292_1
.sym 119172 $abc$38792$n3878
.sym 119173 VexRiscv._zz_152_[17]
.sym 119174 VexRiscv._zz_152_[2]
.sym 119175 $abc$38792$n3840
.sym 119176 $abc$38792$n3842_1
.sym 119177 VexRiscv._zz_152_[18]
.sym 119178 VexRiscv._zz_152_[29]
.sym 119179 VexRiscv._zz_41_[9]
.sym 119180 $abc$38792$n3435
.sym 119181 $abc$38792$n3872
.sym 119183 $abc$38792$n5978_1
.sym 119184 VexRiscv._zz_36_[7]
.sym 119185 $abc$38792$n5952_1
.sym 119187 VexRiscv._zz_130_[7]
.sym 119188 VexRiscv._zz_288_[7]
.sym 119189 VexRiscv._zz_42_[0]
.sym 119190 VexRiscv._zz_42_[1]
.sym 119191 VexRiscv._zz_41_[25]
.sym 119192 $abc$38792$n3435
.sym 119193 $abc$38792$n3864
.sym 119195 VexRiscv._zz_41_[29]
.sym 119196 $abc$38792$n3435
.sym 119197 $abc$38792$n3841
.sym 119199 VexRiscv._zz_41_[5]
.sym 119200 $abc$38792$n3435
.sym 119201 $abc$38792$n3792
.sym 119203 VexRiscv.decode_to_execute_RS2[25]
.sym 119204 VexRiscv._zz_153_
.sym 119205 VexRiscv._zz_42_[0]
.sym 119206 VexRiscv._zz_42_[1]
.sym 119208 count[0]
.sym 119210 $PACKER_VCC_NET
.sym 119211 VexRiscv._zz_130_[5]
.sym 119212 VexRiscv._zz_288_[5]
.sym 119213 VexRiscv._zz_42_[0]
.sym 119214 VexRiscv._zz_42_[1]
.sym 119215 VexRiscv.decode_to_execute_RS2[24]
.sym 119216 VexRiscv._zz_153_
.sym 119217 VexRiscv._zz_42_[0]
.sym 119218 VexRiscv._zz_42_[1]
.sym 119219 VexRiscv.decode_to_execute_RS2[29]
.sym 119220 VexRiscv._zz_153_
.sym 119221 VexRiscv._zz_42_[0]
.sym 119222 VexRiscv._zz_42_[1]
.sym 119223 VexRiscv.decode_to_execute_RS2[9]
.sym 119224 VexRiscv._zz_288_[9]
.sym 119225 VexRiscv._zz_42_[0]
.sym 119226 VexRiscv._zz_42_[1]
.sym 119227 VexRiscv._zz_41_[24]
.sym 119228 $abc$38792$n3435
.sym 119229 $abc$38792$n3887
.sym 119231 count[0]
.sym 119232 $abc$38792$n116
.sym 119233 $abc$38792$n118
.sym 119234 $abc$38792$n114
.sym 119235 $abc$38792$n3352_1
.sym 119236 $abc$38792$n5565
.sym 119239 $abc$38792$n5597
.sym 119240 $abc$38792$n3351_1
.sym 119243 $abc$38792$n5599
.sym 119244 $abc$38792$n3351_1
.sym 119247 $abc$38792$n106
.sym 119248 $abc$38792$n108
.sym 119249 $abc$38792$n110
.sym 119250 $abc$38792$n112
.sym 119251 $abc$38792$n5593
.sym 119252 $abc$38792$n3351_1
.sym 119255 $abc$38792$n5603
.sym 119256 $abc$38792$n3351_1
.sym 119259 $abc$38792$n5583
.sym 119260 $abc$38792$n3351_1
.sym 119263 $abc$38792$n5601
.sym 119264 $abc$38792$n3351_1
.sym 119267 $abc$38792$n5577
.sym 119268 $abc$38792$n3351_1
.sym 119271 VexRiscv._zz_200_[17]
.sym 119272 VexRiscv._zz_287_[2]
.sym 119273 VexRiscv._zz_44_[1]
.sym 119274 VexRiscv._zz_44_[0]
.sym 119275 $abc$38792$n5833_1
.sym 119276 $abc$38792$n5836_1
.sym 119277 $abc$38792$n4280_1
.sym 119278 $abc$38792$n3430_1
.sym 119279 $abc$38792$n4259_1
.sym 119280 VexRiscv._zz_171_[0]
.sym 119281 VexRiscv._zz_171_[1]
.sym 119282 VexRiscv._zz_152_[14]
.sym 119283 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 119284 VexRiscv._zz_152_[11]
.sym 119285 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119287 VexRiscv._zz_36_[21]
.sym 119291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 119292 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 119293 $abc$38792$n151
.sym 119294 VexRiscv._zz_193_
.sym 119295 VexRiscv._zz_200_[21]
.sym 119296 VexRiscv._zz_288_[1]
.sym 119297 VexRiscv._zz_44_[1]
.sym 119298 VexRiscv._zz_44_[0]
.sym 119299 VexRiscv._zz_36_[4]
.sym 119303 $abc$38792$n6034_1
.sym 119304 VexRiscv._zz_36_[21]
.sym 119305 $abc$38792$n5952_1
.sym 119307 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 119308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 119309 $abc$38792$n151
.sym 119310 VexRiscv._zz_193_
.sym 119311 $abc$38792$n5754_1
.sym 119312 VexRiscv._zz_36_[13]
.sym 119313 $abc$38792$n5611
.sym 119315 VexRiscv._zz_200_[12]
.sym 119316 VexRiscv._zz_171_[0]
.sym 119317 VexRiscv._zz_44_[1]
.sym 119318 VexRiscv._zz_44_[0]
.sym 119319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 119323 VexRiscv._zz_200_[27]
.sym 119324 VexRiscv._zz_288_[7]
.sym 119325 VexRiscv._zz_44_[1]
.sym 119326 VexRiscv._zz_44_[0]
.sym 119327 $abc$38792$n5905_1
.sym 119328 $abc$38792$n5907_1
.sym 119329 $abc$38792$n4301_1
.sym 119330 $abc$38792$n3430_1
.sym 119331 VexRiscv._zz_36_[21]
.sym 119332 $abc$38792$n5829
.sym 119333 $abc$38792$n5611
.sym 119335 VexRiscv._zz_36_[28]
.sym 119339 $abc$38792$n5895_1
.sym 119340 $abc$38792$n5899_1
.sym 119341 $abc$38792$n5897_1
.sym 119342 $abc$38792$n3432
.sym 119343 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 119344 VexRiscv._zz_152_[28]
.sym 119345 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119347 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 119348 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 119349 $abc$38792$n151
.sym 119350 VexRiscv._zz_193_
.sym 119351 $abc$38792$n5629_1
.sym 119352 $abc$38792$n4212_1
.sym 119353 $abc$38792$n3430_1
.sym 119363 $abc$38792$n5898_1
.sym 119364 $abc$38792$n5878_1
.sym 119365 $abc$38792$n5597_1
.sym 119367 $abc$38792$n5915_1
.sym 119368 $abc$38792$n5918_1
.sym 119369 $abc$38792$n4304_1
.sym 119370 $abc$38792$n3430_1
.sym 119371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 119372 VexRiscv._zz_152_[30]
.sym 119373 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119375 VexRiscv._zz_41_[26]
.sym 119379 VexRiscv._zz_36_[29]
.sym 119383 $abc$38792$n5919_1
.sym 119384 $abc$38792$n5898_1
.sym 119385 $abc$38792$n5597_1
.sym 119386 $abc$38792$n3432
.sym 119387 VexRiscv._zz_36_[23]
.sym 119391 VexRiscv._zz_41_[18]
.sym 119395 $abc$38792$n5853_1
.sym 119396 $abc$38792$n5856_1
.sym 119397 $abc$38792$n4286_1
.sym 119398 $abc$38792$n3430_1
.sym 119399 VexRiscv._zz_41_[24]
.sym 119400 VexRiscv._zz_200_[24]
.sym 119401 $abc$38792$n3897
.sym 119403 $abc$38792$n6042_1
.sym 119404 VexRiscv._zz_36_[23]
.sym 119405 $abc$38792$n5952_1
.sym 119407 $abc$38792$n6066
.sym 119408 VexRiscv._zz_36_[29]
.sym 119409 $abc$38792$n5952_1
.sym 119411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119419 VexRiscv._zz_36_[29]
.sym 119420 $abc$38792$n5911_1
.sym 119421 $abc$38792$n5611
.sym 119423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 119427 VexRiscv._zz_36_[23]
.sym 119428 $abc$38792$n5849_1
.sym 119429 $abc$38792$n5611
.sym 119431 VexRiscv._zz_35_[10]
.sym 119432 $abc$38792$n5991_1
.sym 119433 $abc$38792$n5951_1
.sym 119435 $abc$38792$n5992_1
.sym 119436 VexRiscv._zz_79_[10]
.sym 119437 $abc$38792$n5947_1
.sym 119439 VexRiscv._zz_35_[10]
.sym 119440 $abc$38792$n5723_1
.sym 119441 $abc$38792$n5610
.sym 119443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 119447 $abc$38792$n5935_1
.sym 119448 $abc$38792$n4310
.sym 119449 $abc$38792$n3430_1
.sym 119451 $abc$38792$n6058_1
.sym 119452 VexRiscv._zz_36_[27]
.sym 119453 $abc$38792$n5952_1
.sym 119455 VexRiscv._zz_36_[27]
.sym 119456 $abc$38792$n5890_1
.sym 119457 $abc$38792$n5611
.sym 119459 $abc$38792$n5894_1
.sym 119460 $abc$38792$n4298_1
.sym 119461 $abc$38792$n3430_1
.sym 119463 VexRiscv._zz_36_[31]
.sym 119467 $abc$38792$n5724_1
.sym 119468 VexRiscv._zz_79_[10]
.sym 119469 $abc$38792$n6429_1
.sym 119471 VexRiscv._zz_41_[2]
.sym 119475 $abc$38792$n5976_1
.sym 119476 VexRiscv._zz_79_[6]
.sym 119477 $abc$38792$n5947_1
.sym 119479 VexRiscv._zz_216_[6]
.sym 119480 VexRiscv._zz_164_[6]
.sym 119481 $abc$38792$n5943_1
.sym 119483 VexRiscv._zz_36_[3]
.sym 119487 VexRiscv._zz_36_[2]
.sym 119491 VexRiscv._zz_36_[27]
.sym 119495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 119497 $abc$38792$n3426_1
.sym 119499 $abc$38792$n5539_1
.sym 119500 $abc$38792$n5537_1
.sym 119501 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 119502 $abc$38792$n5506_1
.sym 119503 VexRiscv._zz_35_[8]
.sym 119507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 119509 $abc$38792$n3426_1
.sym 119511 $abc$38792$n5541_1
.sym 119512 $abc$38792$n5537_1
.sym 119513 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 119514 $abc$38792$n5506_1
.sym 119515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 119517 $abc$38792$n3426_1
.sym 119519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 119521 $abc$38792$n3426_1
.sym 119523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 119524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 119525 $abc$38792$n3426_1
.sym 119527 VexRiscv._zz_35_[27]
.sym 119528 $abc$38792$n5891_1
.sym 119529 $abc$38792$n5610
.sym 119531 VexRiscv._zz_41_[16]
.sym 119535 VexRiscv._zz_255_[1]
.sym 119536 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 119539 VexRiscv._zz_216_[23]
.sym 119540 VexRiscv._zz_164_[23]
.sym 119541 $abc$38792$n5943_1
.sym 119543 $abc$38792$n5951_1
.sym 119544 VexRiscv._zz_35_[23]
.sym 119545 $abc$38792$n6043_1
.sym 119547 VexRiscv._zz_41_[0]
.sym 119551 $abc$38792$n5610
.sym 119552 VexRiscv._zz_35_[23]
.sym 119553 $abc$38792$n5850_1
.sym 119555 $abc$38792$n6044_1
.sym 119556 VexRiscv._zz_79_[23]
.sym 119557 $abc$38792$n5951_1
.sym 119558 $abc$38792$n5947_1
.sym 119559 $abc$38792$n5851_1
.sym 119560 VexRiscv._zz_79_[23]
.sym 119561 $abc$38792$n5610
.sym 119562 $abc$38792$n6429_1
.sym 119563 $abc$38792$n5610
.sym 119564 VexRiscv._zz_35_[21]
.sym 119565 $abc$38792$n5830_1
.sym 119567 VexRiscv._zz_79_[23]
.sym 119571 VexRiscv._zz_217_[23]
.sym 119572 VexRiscv._zz_164_[23]
.sym 119573 $abc$38792$n5606
.sym 119575 $abc$38792$n5951_1
.sym 119576 VexRiscv._zz_35_[21]
.sym 119577 $abc$38792$n6035_1
.sym 119579 $abc$38792$n5610
.sym 119580 VexRiscv._zz_35_[29]
.sym 119581 $abc$38792$n5912_1
.sym 119587 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 119588 $abc$38792$n5495
.sym 119589 $abc$38792$n3388_1
.sym 119591 $abc$38792$n6036_1
.sym 119592 VexRiscv._zz_79_[21]
.sym 119593 $abc$38792$n5951_1
.sym 119594 $abc$38792$n5947_1
.sym 119595 VexRiscv._zz_79_[31]
.sym 119599 VexRiscv._zz_216_[21]
.sym 119600 VexRiscv._zz_164_[21]
.sym 119601 $abc$38792$n5943_1
.sym 119603 VexRiscv._zz_217_[31]
.sym 119604 VexRiscv._zz_164_[31]
.sym 119605 $abc$38792$n5606
.sym 119607 $abc$38792$n5913_1
.sym 119608 VexRiscv._zz_79_[29]
.sym 119609 $abc$38792$n5610
.sym 119610 $abc$38792$n6429_1
.sym 119611 $abc$38792$n5831_1
.sym 119612 VexRiscv._zz_79_[21]
.sym 119613 $abc$38792$n5610
.sym 119614 $abc$38792$n6429_1
.sym 119615 VexRiscv._zz_216_[31]
.sym 119616 VexRiscv._zz_164_[31]
.sym 119617 $abc$38792$n5943_1
.sym 119619 $abc$38792$n5951_1
.sym 119620 VexRiscv._zz_35_[29]
.sym 119621 $abc$38792$n6067
.sym 119623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 119625 $abc$38792$n3426_1
.sym 119627 VexRiscv._zz_35_[7]
.sym 119628 $abc$38792$n5979_1
.sym 119629 $abc$38792$n5951_1
.sym 119631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 119632 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 119633 $abc$38792$n3426_1
.sym 119635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 119636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 119637 $abc$38792$n3426_1
.sym 119639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 119641 $abc$38792$n3426_1
.sym 119643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 119644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 119645 $abc$38792$n3426_1
.sym 119647 VexRiscv._zz_35_[13]
.sym 119648 $abc$38792$n5755_1
.sym 119649 $abc$38792$n5610
.sym 119651 VexRiscv._zz_35_[7]
.sym 119652 $abc$38792$n5690_1
.sym 119653 $abc$38792$n5610
.sym 119655 $abc$38792$n5756_1
.sym 119656 VexRiscv._zz_79_[13]
.sym 119657 $abc$38792$n6429_1
.sym 119659 $abc$38792$n5691_1
.sym 119660 VexRiscv._zz_79_[7]
.sym 119661 $abc$38792$n6429_1
.sym 119663 VexRiscv._zz_79_[13]
.sym 119667 VexRiscv._zz_216_[13]
.sym 119668 VexRiscv._zz_164_[13]
.sym 119669 $abc$38792$n5943_1
.sym 119671 VexRiscv._zz_79_[6]
.sym 119675 VexRiscv._zz_217_[13]
.sym 119676 VexRiscv._zz_164_[13]
.sym 119677 $abc$38792$n5606
.sym 119679 VexRiscv._zz_217_[6]
.sym 119680 VexRiscv._zz_164_[6]
.sym 119681 $abc$38792$n5606
.sym 119683 VexRiscv._zz_217_[7]
.sym 119684 VexRiscv._zz_164_[7]
.sym 119685 $abc$38792$n5606
.sym 119695 $abc$38792$n7424
.sym 119699 VexRiscv._zz_79_[7]
.sym 119711 VexRiscv._zz_216_[7]
.sym 119712 VexRiscv._zz_164_[7]
.sym 119713 $abc$38792$n5943_1
.sym 119715 VexRiscv._zz_79_[7]
.sym 119716 $abc$38792$n5980_1
.sym 119717 $abc$38792$n5947_1
.sym 119723 spiflash_bus_dat_r[16]
.sym 119724 slave_sel_r[1]
.sym 119725 $abc$38792$n6146_1
.sym 119727 $abc$38792$n4898_1
.sym 119728 array_muxed1[31]
.sym 119731 spiflash_bus_dat_r[26]
.sym 119732 slave_sel_r[1]
.sym 119733 $abc$38792$n6166_1
.sym 119735 spiflash_bus_dat_r[21]
.sym 119736 slave_sel_r[1]
.sym 119737 $abc$38792$n6156_1
.sym 119739 spiflash_bus_dat_r[18]
.sym 119740 slave_sel_r[1]
.sym 119741 $abc$38792$n6150_1
.sym 119747 spiflash_bus_dat_r[19]
.sym 119748 slave_sel_r[1]
.sym 119749 $abc$38792$n6152_1
.sym 119759 sys_rst
.sym 119760 basesoc_counter[1]
.sym 119779 basesoc_counter[0]
.sym 119780 basesoc_counter[1]
.sym 119791 spram_bus_ack
.sym 119792 $abc$38792$n6104_1
.sym 119795 spram_bus_ack
.sym 119796 basesoc_bus_wishbone_ack
.sym 119797 spiflash_bus_ack
.sym 119823 $abc$38792$n4301_1
.sym 119824 VexRiscv._zz_171_[0]
.sym 119825 VexRiscv._zz_171_[1]
.sym 119826 VexRiscv._zz_152_[28]
.sym 119831 VexRiscv.CsrPlugin_mtval[28]
.sym 119832 $abc$38792$n4203_1
.sym 119833 $abc$38792$n4302_1
.sym 119835 basesoc_ctrl_reset_reset_r
.sym 119847 basesoc_uart_phy_tx_reg[2]
.sym 119848 basesoc_uart_phy_sink_payload_data[1]
.sym 119849 $abc$38792$n2180
.sym 119851 basesoc_uart_phy_tx_reg[4]
.sym 119852 basesoc_uart_phy_sink_payload_data[3]
.sym 119853 $abc$38792$n2180
.sym 119855 $abc$38792$n2180
.sym 119856 basesoc_uart_phy_sink_payload_data[7]
.sym 119859 basesoc_uart_phy_tx_reg[6]
.sym 119860 basesoc_uart_phy_sink_payload_data[5]
.sym 119861 $abc$38792$n2180
.sym 119863 basesoc_uart_phy_tx_reg[3]
.sym 119864 basesoc_uart_phy_sink_payload_data[2]
.sym 119865 $abc$38792$n2180
.sym 119867 basesoc_uart_phy_tx_reg[1]
.sym 119868 basesoc_uart_phy_sink_payload_data[0]
.sym 119869 $abc$38792$n2180
.sym 119871 basesoc_uart_phy_tx_reg[7]
.sym 119872 basesoc_uart_phy_sink_payload_data[6]
.sym 119873 $abc$38792$n2180
.sym 119875 basesoc_uart_phy_tx_reg[5]
.sym 119876 basesoc_uart_phy_sink_payload_data[4]
.sym 119877 $abc$38792$n2180
.sym 119879 $abc$38792$n4483_1
.sym 119880 $abc$38792$n4484
.sym 119883 $abc$38792$n5651_1
.sym 119884 $abc$38792$n5655_1
.sym 119885 $abc$38792$n5653
.sym 119886 $abc$38792$n3432
.sym 119887 basesoc_uart_eventmanager_pending_w[0]
.sym 119888 basesoc_uart_eventmanager_storage[0]
.sym 119889 basesoc_adr[2]
.sym 119890 basesoc_adr[0]
.sym 119891 $abc$38792$n4429
.sym 119892 $abc$38792$n4430
.sym 119895 $abc$38792$n5662
.sym 119896 $abc$38792$n5664_1
.sym 119897 $abc$38792$n5665
.sym 119898 $abc$38792$n3432
.sym 119899 $abc$38792$n4230_1
.sym 119900 VexRiscv._zz_171_[0]
.sym 119901 VexRiscv._zz_171_[1]
.sym 119902 VexRiscv._zz_152_[6]
.sym 119903 VexRiscv._zz_152_[6]
.sym 119904 $abc$38792$n3810_1
.sym 119905 $abc$38792$n5619
.sym 119906 $abc$38792$n5674
.sym 119907 VexRiscv.decode_to_execute_RS2[10]
.sym 119908 VexRiscv._zz_130_[2]
.sym 119909 VexRiscv._zz_171_[1]
.sym 119910 VexRiscv._zz_171_[0]
.sym 119911 basesoc_uart_tx_fifo_wrport_we
.sym 119915 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 119919 $abc$38792$n4416
.sym 119920 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 119921 $abc$38792$n4353
.sym 119923 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 119924 $abc$38792$n5594
.sym 119927 VexRiscv.CsrPlugin_mepc[31]
.sym 119928 VexRiscv.lastStagePc[31]
.sym 119929 $abc$38792$n2482
.sym 119931 $abc$38792$n4406
.sym 119932 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 119933 $abc$38792$n4353
.sym 119935 $abc$38792$n5650
.sym 119936 $abc$38792$n4224_1
.sym 119937 $abc$38792$n3430_1
.sym 119939 $abc$38792$n5672_1
.sym 119940 $abc$38792$n4230_1
.sym 119941 $abc$38792$n3430_1
.sym 119943 $abc$38792$n5634_1
.sym 119944 $abc$38792$n5596_1
.sym 119945 $abc$38792$n5597_1
.sym 119947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 119948 $abc$38792$n5594
.sym 119951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 119952 $abc$38792$n5594
.sym 119955 $abc$38792$n5594
.sym 119956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 119957 $abc$38792$n3432
.sym 119958 $abc$38792$n5795_1
.sym 119959 $abc$38792$n5634_1
.sym 119960 $abc$38792$n5654_1
.sym 119961 $abc$38792$n5597_1
.sym 119963 $abc$38792$n3878
.sym 119964 $abc$38792$n5619
.sym 119965 VexRiscv._zz_152_[17]
.sym 119966 $abc$38792$n5796_1
.sym 119967 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 119971 $abc$38792$n3878
.sym 119972 VexRiscv._zz_152_[17]
.sym 119973 $abc$38792$n5618_1
.sym 119974 $abc$38792$n5617
.sym 119975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 119979 $abc$38792$n5846_1
.sym 119980 $abc$38792$n5617
.sym 119981 $abc$38792$n5847_1
.sym 119982 $abc$38792$n3432
.sym 119983 VexRiscv._zz_36_[22]
.sym 119987 basesoc_uart_rx_fifo_wrport_we
.sym 119991 VexRiscv._zz_36_[9]
.sym 119995 VexRiscv._zz_41_[5]
.sym 119999 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 120000 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 120001 $abc$38792$n151
.sym 120002 VexRiscv._zz_193_
.sym 120003 $abc$38792$n3851_1
.sym 120004 VexRiscv._zz_49_[0]
.sym 120005 VexRiscv._zz_49_[1]
.sym 120006 VexRiscv._zz_152_[22]
.sym 120007 $abc$38792$n5594
.sym 120008 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 120009 $abc$38792$n3432
.sym 120010 $abc$38792$n5813_1
.sym 120011 $abc$38792$n3795_1
.sym 120012 VexRiscv._zz_152_[19]
.sym 120013 $abc$38792$n5618_1
.sym 120014 $abc$38792$n5617
.sym 120015 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 120016 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 120017 $abc$38792$n151
.sym 120018 VexRiscv._zz_193_
.sym 120019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 120020 VexRiscv._zz_152_[6]
.sym 120021 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 120024 VexRiscv._zz_152_[5]
.sym 120025 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120027 $abc$38792$n3795_1
.sym 120028 $abc$38792$n5619
.sym 120029 VexRiscv._zz_152_[19]
.sym 120030 $abc$38792$n5814_1
.sym 120031 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 120032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 120033 $abc$38792$n151
.sym 120034 VexRiscv._zz_193_
.sym 120035 $abc$38792$n4444
.sym 120036 $abc$38792$n4445_1
.sym 120039 $abc$38792$n5816_1
.sym 120040 $abc$38792$n5793_1
.sym 120041 $abc$38792$n5597_1
.sym 120042 $abc$38792$n3432
.sym 120043 VexRiscv._zz_36_[19]
.sym 120047 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 120048 VexRiscv._zz_152_[16]
.sym 120049 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120051 $abc$38792$n5812_1
.sym 120052 $abc$38792$n5815_1
.sym 120053 $abc$38792$n4274_1
.sym 120054 $abc$38792$n3430_1
.sym 120055 $abc$38792$n5793_1
.sym 120056 $abc$38792$n5773_1
.sym 120057 $abc$38792$n5597_1
.sym 120058 $abc$38792$n3432
.sym 120059 VexRiscv._zz_41_[11]
.sym 120063 VexRiscv._zz_36_[5]
.sym 120067 VexRiscv._zz_36_[17]
.sym 120071 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 120072 $abc$38792$n5594
.sym 120075 $abc$38792$n5618_1
.sym 120076 $abc$38792$n5619
.sym 120077 $abc$38792$n3800_1
.sym 120078 VexRiscv._zz_152_[21]
.sym 120079 VexRiscv._zz_152_[21]
.sym 120080 $abc$38792$n3800_1
.sym 120081 $abc$38792$n5835_1
.sym 120082 $abc$38792$n5617
.sym 120083 $abc$38792$n5864_1
.sym 120084 $abc$38792$n5868_1
.sym 120085 $abc$38792$n5866_1
.sym 120086 $abc$38792$n3432
.sym 120087 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 120091 $abc$38792$n5618_1
.sym 120092 $abc$38792$n5619
.sym 120093 $abc$38792$n3886_1
.sym 120094 VexRiscv._zz_152_[24]
.sym 120095 $abc$38792$n5729_1
.sym 120096 $abc$38792$n5710
.sym 120097 $abc$38792$n5597_1
.sym 120099 VexRiscv._zz_152_[24]
.sym 120100 $abc$38792$n3886_1
.sym 120101 $abc$38792$n5865_1
.sym 120102 $abc$38792$n5617
.sym 120103 rst1
.sym 120107 $PACKER_GND_NET
.sym 120111 $abc$38792$n3869
.sym 120112 $abc$38792$n3873
.sym 120113 VexRiscv._zz_152_[12]
.sym 120114 $abc$38792$n3862_1
.sym 120115 VexRiscv._zz_152_[8]
.sym 120116 $abc$38792$n3884
.sym 120119 $abc$38792$n3834
.sym 120120 $abc$38792$n3849_1
.sym 120121 $abc$38792$n3861
.sym 120122 $abc$38792$n3876
.sym 120123 $abc$38792$n3863
.sym 120124 $abc$38792$n3865_1
.sym 120125 VexRiscv._zz_152_[20]
.sym 120126 VexRiscv._zz_152_[25]
.sym 120127 VexRiscv._zz_152_[9]
.sym 120128 $abc$38792$n3871_1
.sym 120131 $abc$38792$n3882
.sym 120132 $abc$38792$n3886_1
.sym 120133 VexRiscv._zz_152_[24]
.sym 120134 $abc$38792$n3877_1
.sym 120135 VexRiscv._zz_41_[1]
.sym 120139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 120140 VexRiscv._zz_152_[18]
.sym 120141 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 120144 VexRiscv._zz_152_[3]
.sym 120145 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120147 VexRiscv._zz_41_[25]
.sym 120151 VexRiscv._zz_36_[24]
.sym 120155 VexRiscv._zz_41_[29]
.sym 120159 $abc$38792$n3790
.sym 120160 VexRiscv._zz_200_[10]
.sym 120163 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 120164 VexRiscv._zz_152_[1]
.sym 120165 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120167 $abc$38792$n5711_1
.sym 120168 VexRiscv._zz_36_[9]
.sym 120169 $abc$38792$n5611
.sym 120171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 120175 $abc$38792$n3363_1
.sym 120176 $abc$38792$n3357_1
.sym 120177 $abc$38792$n3362_1
.sym 120178 $abc$38792$n3361_1
.sym 120179 $abc$38792$n5986_1
.sym 120180 VexRiscv._zz_36_[9]
.sym 120181 $abc$38792$n5952_1
.sym 120183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 120187 $abc$38792$n3357_1
.sym 120188 $abc$38792$n3362_1
.sym 120189 $abc$38792$n3363_1
.sym 120191 $abc$38792$n3353_1
.sym 120192 $abc$38792$n3356_1
.sym 120195 $abc$38792$n5867_1
.sym 120196 $abc$38792$n5844_1
.sym 120197 $abc$38792$n5597_1
.sym 120199 $abc$38792$n5802_1
.sym 120200 $abc$38792$n5804_1
.sym 120201 $abc$38792$n4271_1
.sym 120202 $abc$38792$n3430_1
.sym 120203 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 120204 VexRiscv._zz_152_[23]
.sym 120205 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120207 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 120208 VexRiscv._zz_152_[0]
.sym 120209 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120211 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 120215 $abc$38792$n5596_1
.sym 120216 $abc$38792$n5597_1
.sym 120217 $abc$38792$n3432
.sym 120219 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 120220 VexRiscv._zz_152_[12]
.sym 120221 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120223 VexRiscv._zz_41_[5]
.sym 120224 VexRiscv._zz_200_[5]
.sym 120225 $abc$38792$n3897
.sym 120227 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 120231 $abc$38792$n4432
.sym 120232 $abc$38792$n4433
.sym 120235 $abc$38792$n5760_1
.sym 120236 $abc$38792$n5740_1
.sym 120237 $abc$38792$n5597_1
.sym 120238 $abc$38792$n3432
.sym 120239 VexRiscv._zz_200_[22]
.sym 120240 VexRiscv._zz_288_[2]
.sym 120241 VexRiscv._zz_44_[1]
.sym 120242 VexRiscv._zz_44_[0]
.sym 120243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 120244 VexRiscv._zz_152_[15]
.sym 120245 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 120248 VexRiscv._zz_152_[2]
.sym 120249 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120251 $abc$38792$n5837_1
.sym 120252 $abc$38792$n5816_1
.sym 120253 $abc$38792$n5597_1
.sym 120254 $abc$38792$n3432
.sym 120255 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 120256 VexRiscv._zz_152_[22]
.sym 120257 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120259 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 120260 VexRiscv._zz_152_[13]
.sym 120261 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120263 basesoc_dat_w[5]
.sym 120267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 120268 VexRiscv._zz_152_[27]
.sym 120269 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120271 $abc$38792$n5888_1
.sym 120272 $abc$38792$n5867_1
.sym 120273 $abc$38792$n5597_1
.sym 120274 $abc$38792$n3432
.sym 120275 $abc$38792$n4298_1
.sym 120276 VexRiscv._zz_171_[0]
.sym 120277 VexRiscv._zz_171_[1]
.sym 120278 VexRiscv._zz_152_[27]
.sym 120279 $abc$38792$n5906_1
.sym 120280 $abc$38792$n5888_1
.sym 120281 $abc$38792$n5597_1
.sym 120282 $abc$38792$n3432
.sym 120283 VexRiscv._zz_200_[25]
.sym 120284 VexRiscv._zz_288_[5]
.sym 120285 VexRiscv._zz_44_[1]
.sym 120286 VexRiscv._zz_44_[0]
.sym 120287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 120288 VexRiscv._zz_152_[29]
.sym 120289 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120291 VexRiscv._zz_41_[17]
.sym 120292 VexRiscv._zz_200_[17]
.sym 120293 $abc$38792$n3897
.sym 120295 $abc$38792$n6050
.sym 120296 VexRiscv._zz_36_[25]
.sym 120297 $abc$38792$n5952_1
.sym 120299 VexRiscv._zz_36_[18]
.sym 120300 $abc$38792$n5798_1
.sym 120301 $abc$38792$n5611
.sym 120303 $abc$38792$n5857_1
.sym 120304 $abc$38792$n5837_1
.sym 120305 $abc$38792$n5597_1
.sym 120306 $abc$38792$n3432
.sym 120307 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 120308 VexRiscv._zz_152_[24]
.sym 120309 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120311 VexRiscv._zz_36_[25]
.sym 120312 $abc$38792$n5870_1
.sym 120313 $abc$38792$n5611
.sym 120315 $abc$38792$n5998_1
.sym 120316 VexRiscv._zz_36_[12]
.sym 120317 $abc$38792$n5952_1
.sym 120319 $abc$38792$n5744_1
.sym 120320 VexRiscv._zz_36_[12]
.sym 120321 $abc$38792$n5611
.sym 120323 $abc$38792$n5878_1
.sym 120324 $abc$38792$n5857_1
.sym 120325 $abc$38792$n5597_1
.sym 120326 $abc$38792$n3432
.sym 120327 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 120331 VexRiscv.CsrPlugin_mtval[26]
.sym 120332 $abc$38792$n4203_1
.sym 120333 $abc$38792$n4296_1
.sym 120335 VexRiscv._zz_200_[30]
.sym 120336 VexRiscv._zz_288_[10]
.sym 120337 VexRiscv._zz_44_[1]
.sym 120338 VexRiscv._zz_44_[0]
.sym 120339 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 120340 VexRiscv._zz_152_[20]
.sym 120341 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120343 $abc$38792$n4295_1
.sym 120344 VexRiscv._zz_171_[0]
.sym 120345 VexRiscv._zz_171_[1]
.sym 120346 VexRiscv._zz_152_[26]
.sym 120347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 120351 $abc$38792$n5884_1
.sym 120352 $abc$38792$n5887_1
.sym 120353 $abc$38792$n4295_1
.sym 120354 $abc$38792$n3430_1
.sym 120355 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 120356 VexRiscv._zz_152_[26]
.sym 120357 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120359 VexRiscv._zz_36_[26]
.sym 120363 VexRiscv._zz_36_[30]
.sym 120367 $abc$38792$n5929_1
.sym 120368 $abc$38792$n5906_1
.sym 120369 $abc$38792$n5597_1
.sym 120370 $abc$38792$n3432
.sym 120371 VexRiscv._zz_36_[20]
.sym 120375 VexRiscv._zz_36_[18]
.sym 120379 VexRiscv._zz_41_[23]
.sym 120383 VexRiscv._zz_41_[24]
.sym 120387 $abc$38792$n5925_1
.sym 120388 $abc$38792$n5928_1
.sym 120389 $abc$38792$n4307
.sym 120390 $abc$38792$n3430_1
.sym 120391 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 120392 $abc$38792$n5435
.sym 120393 $abc$38792$n3388_1
.sym 120395 VexRiscv._zz_35_[9]
.sym 120396 $abc$38792$n5987_1
.sym 120397 $abc$38792$n5951_1
.sym 120399 $abc$38792$n6070_1
.sym 120400 VexRiscv._zz_36_[30]
.sym 120401 $abc$38792$n5952_1
.sym 120403 $abc$38792$n5966_1
.sym 120404 VexRiscv._zz_36_[4]
.sym 120405 $abc$38792$n5952_1
.sym 120407 VexRiscv._zz_35_[9]
.sym 120408 $abc$38792$n5712_1
.sym 120409 $abc$38792$n5610
.sym 120411 VexRiscv._zz_36_[30]
.sym 120412 $abc$38792$n5921_1
.sym 120413 $abc$38792$n5611
.sym 120415 $abc$38792$n6022_1
.sym 120416 VexRiscv._zz_36_[18]
.sym 120417 $abc$38792$n5952_1
.sym 120419 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 120420 $abc$38792$n5434
.sym 120421 VexRiscv.memory_arbitration_isValid
.sym 120422 VexRiscv.execute_to_memory_IS_DIV
.sym 120423 VexRiscv._zz_216_[9]
.sym 120424 VexRiscv._zz_164_[9]
.sym 120425 $abc$38792$n5943_1
.sym 120427 VexRiscv._zz_35_[4]
.sym 120428 $abc$38792$n5967_1
.sym 120429 $abc$38792$n5951_1
.sym 120431 VexRiscv._zz_217_[10]
.sym 120432 VexRiscv._zz_164_[10]
.sym 120433 $abc$38792$n5606
.sym 120435 $abc$38792$n5988_1
.sym 120436 VexRiscv._zz_79_[9]
.sym 120437 $abc$38792$n5947_1
.sym 120439 VexRiscv._zz_35_[12]
.sym 120440 $abc$38792$n5999
.sym 120441 $abc$38792$n5951_1
.sym 120443 basesoc_dat_w[5]
.sym 120447 basesoc_dat_w[1]
.sym 120451 VexRiscv._zz_216_[10]
.sym 120452 VexRiscv._zz_164_[10]
.sym 120453 $abc$38792$n5943_1
.sym 120455 VexRiscv._zz_35_[9]
.sym 120459 $abc$38792$n5562
.sym 120460 $abc$38792$n5556
.sym 120461 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 120462 $abc$38792$n5506_1
.sym 120463 $abc$38792$n6024_1
.sym 120464 VexRiscv._zz_79_[18]
.sym 120465 $abc$38792$n5951_1
.sym 120466 $abc$38792$n5947_1
.sym 120467 VexRiscv._zz_35_[12]
.sym 120468 $abc$38792$n5745_1
.sym 120469 $abc$38792$n5610
.sym 120471 VexRiscv._zz_255_[1]
.sym 120472 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 120475 $abc$38792$n5951_1
.sym 120476 VexRiscv._zz_35_[18]
.sym 120477 $abc$38792$n6023_1
.sym 120479 VexRiscv._zz_35_[18]
.sym 120483 VexRiscv._zz_35_[18]
.sym 120484 $abc$38792$n5799_1
.sym 120485 $abc$38792$n5610
.sym 120487 $abc$38792$n5892_1
.sym 120488 VexRiscv._zz_79_[27]
.sym 120489 $abc$38792$n6429_1
.sym 120491 VexRiscv._zz_216_[18]
.sym 120492 VexRiscv._zz_164_[18]
.sym 120493 $abc$38792$n5943_1
.sym 120495 $abc$38792$n6060_1
.sym 120496 VexRiscv._zz_79_[27]
.sym 120497 $abc$38792$n5951_1
.sym 120498 $abc$38792$n5947_1
.sym 120499 $abc$38792$n5951_1
.sym 120500 VexRiscv._zz_35_[27]
.sym 120501 $abc$38792$n6059_1
.sym 120503 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 120507 VexRiscv._zz_217_[27]
.sym 120508 VexRiscv._zz_164_[27]
.sym 120509 $abc$38792$n5606
.sym 120511 VexRiscv._zz_216_[27]
.sym 120512 VexRiscv._zz_164_[27]
.sym 120513 $abc$38792$n5943_1
.sym 120515 basesoc_uart_phy_sink_ready
.sym 120516 basesoc_uart_phy_tx_busy
.sym 120517 basesoc_uart_phy_sink_valid
.sym 120519 $abc$38792$n5576_1
.sym 120520 $abc$38792$n5556
.sym 120521 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 120522 $abc$38792$n5506_1
.sym 120523 VexRiscv._zz_35_[25]
.sym 120527 VexRiscv._zz_255_[1]
.sym 120528 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 120531 $abc$38792$n6052_1
.sym 120532 VexRiscv._zz_79_[25]
.sym 120533 $abc$38792$n5951_1
.sym 120534 $abc$38792$n5947_1
.sym 120535 $abc$38792$n5610
.sym 120536 VexRiscv._zz_35_[25]
.sym 120537 $abc$38792$n5871_1
.sym 120539 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 120540 $abc$38792$n5482
.sym 120541 VexRiscv.memory_arbitration_isValid
.sym 120542 VexRiscv.execute_to_memory_IS_DIV
.sym 120543 VexRiscv._zz_216_[25]
.sym 120544 VexRiscv._zz_164_[25]
.sym 120545 $abc$38792$n5943_1
.sym 120547 $abc$38792$n5951_1
.sym 120548 VexRiscv._zz_35_[25]
.sym 120549 $abc$38792$n6051_1
.sym 120551 $abc$38792$n5872_1
.sym 120552 VexRiscv._zz_79_[25]
.sym 120553 $abc$38792$n5610
.sym 120554 $abc$38792$n6429_1
.sym 120555 VexRiscv._zz_217_[21]
.sym 120556 VexRiscv._zz_164_[21]
.sym 120557 $abc$38792$n5606
.sym 120559 $abc$38792$n5558
.sym 120560 $abc$38792$n5556
.sym 120561 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 120562 $abc$38792$n5506_1
.sym 120563 VexRiscv._zz_217_[29]
.sym 120564 VexRiscv._zz_164_[29]
.sym 120565 $abc$38792$n5606
.sym 120567 VexRiscv._zz_79_[21]
.sym 120571 VexRiscv._zz_79_[25]
.sym 120575 VexRiscv._zz_217_[25]
.sym 120576 VexRiscv._zz_164_[25]
.sym 120577 $abc$38792$n5606
.sym 120579 VexRiscv._zz_255_[1]
.sym 120580 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 120583 VexRiscv._zz_217_[24]
.sym 120584 VexRiscv._zz_164_[24]
.sym 120585 $abc$38792$n5606
.sym 120587 $abc$38792$n6068
.sym 120588 VexRiscv._zz_79_[29]
.sym 120589 $abc$38792$n5951_1
.sym 120590 $abc$38792$n5947_1
.sym 120591 VexRiscv._zz_216_[29]
.sym 120592 VexRiscv._zz_164_[29]
.sym 120593 $abc$38792$n5943_1
.sym 120595 VexRiscv._zz_79_[24]
.sym 120599 $abc$38792$n5574_1
.sym 120600 $abc$38792$n5556
.sym 120601 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 120602 $abc$38792$n5506_1
.sym 120603 VexRiscv._zz_216_[24]
.sym 120604 VexRiscv._zz_164_[24]
.sym 120605 $abc$38792$n5943_1
.sym 120607 $abc$38792$n5713
.sym 120608 VexRiscv._zz_79_[9]
.sym 120609 $abc$38792$n6429_1
.sym 120611 VexRiscv._zz_79_[29]
.sym 120615 $abc$38792$n6000_1
.sym 120616 VexRiscv._zz_79_[12]
.sym 120617 $abc$38792$n5947_1
.sym 120619 VexRiscv._zz_216_[12]
.sym 120620 VexRiscv._zz_164_[12]
.sym 120621 $abc$38792$n5943_1
.sym 120623 VexRiscv._zz_217_[9]
.sym 120624 VexRiscv._zz_164_[9]
.sym 120625 $abc$38792$n5606
.sym 120627 $abc$38792$n5746_1
.sym 120628 VexRiscv._zz_79_[12]
.sym 120629 $abc$38792$n6429_1
.sym 120631 VexRiscv._zz_217_[12]
.sym 120632 VexRiscv._zz_164_[12]
.sym 120633 $abc$38792$n5606
.sym 120635 VexRiscv._zz_79_[9]
.sym 120639 $abc$38792$n5658_1
.sym 120640 VexRiscv._zz_79_[4]
.sym 120641 $abc$38792$n6429_1
.sym 120643 VexRiscv._zz_79_[12]
.sym 120667 VexRiscv.reset
.sym 120671 VexRiscv._zz_161_
.sym 120672 VexRiscv._zz_150_
.sym 120675 $abc$38792$n3812
.sym 120711 basesoc_counter[0]
.sym 120712 basesoc_counter[1]
.sym 120715 basesoc_counter[0]
.sym 120743 $abc$38792$n4364
.sym 120744 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 120745 $abc$38792$n4353
.sym 120747 basesoc_adr[0]
.sym 120755 VexRiscv.CsrPlugin_mepc[28]
.sym 120756 VexRiscv.lastStagePc[28]
.sym 120757 $abc$38792$n2482
.sym 120759 $abc$38792$n4410
.sym 120760 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 120761 $abc$38792$n4353
.sym 120775 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 120779 VexRiscv.CsrPlugin_mepc[5]
.sym 120780 VexRiscv.lastStagePc[5]
.sym 120781 $abc$38792$n2482
.sym 120783 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 120787 VexRiscv.CsrPlugin_mepc[28]
.sym 120788 $abc$38792$n4201_1
.sym 120789 $abc$38792$n3713_1
.sym 120790 VexRiscv._zz_201_[28]
.sym 120791 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 120792 VexRiscv.CsrPlugin_mepc[5]
.sym 120793 $abc$38792$n3935
.sym 120799 VexRiscv.CsrPlugin_mepc[5]
.sym 120800 $abc$38792$n4201_1
.sym 120801 $abc$38792$n3713_1
.sym 120802 VexRiscv._zz_201_[5]
.sym 120803 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 120804 VexRiscv.CsrPlugin_mepc[28]
.sym 120805 $abc$38792$n3935
.sym 120807 $abc$38792$n6290_1
.sym 120808 $abc$38792$n5619
.sym 120809 VexRiscv._zz_152_[3]
.sym 120810 $abc$38792$n5644
.sym 120811 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 120815 $abc$38792$n6290_1
.sym 120816 VexRiscv._zz_152_[3]
.sym 120817 $abc$38792$n5618_1
.sym 120818 $abc$38792$n5617
.sym 120819 VexRiscv.CsrPlugin_mtval[5]
.sym 120820 $abc$38792$n4203_1
.sym 120821 $abc$38792$n4228_1
.sym 120823 $abc$38792$n5594
.sym 120824 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 120825 $abc$38792$n3432
.sym 120826 $abc$38792$n5643_1
.sym 120827 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 120831 $abc$38792$n4227_1
.sym 120832 VexRiscv._zz_171_[0]
.sym 120833 VexRiscv._zz_171_[1]
.sym 120834 VexRiscv._zz_152_[5]
.sym 120835 VexRiscv.CsrPlugin_mepc[6]
.sym 120836 $abc$38792$n4201_1
.sym 120837 $abc$38792$n3713_1
.sym 120838 VexRiscv._zz_201_[6]
.sym 120839 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 120843 VexRiscv.CsrPlugin_mtval[6]
.sym 120844 $abc$38792$n4203_1
.sym 120845 $abc$38792$n4231_1
.sym 120847 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 120851 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 120855 $abc$38792$n5661_1
.sym 120856 $abc$38792$n4227_1
.sym 120857 $abc$38792$n3430_1
.sym 120859 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 120863 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 120867 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 120868 $abc$38792$n5594
.sym 120871 VexRiscv.CsrPlugin_mepc[31]
.sym 120872 $abc$38792$n4201_1
.sym 120873 $abc$38792$n4203_1
.sym 120874 VexRiscv.CsrPlugin_mtval[31]
.sym 120875 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 120876 $abc$38792$n5594
.sym 120879 basesoc_dat_w[2]
.sym 120883 VexRiscv.CsrPlugin_mtval[22]
.sym 120884 $abc$38792$n4203_1
.sym 120885 $abc$38792$n4284_1
.sym 120887 VexRiscv.CsrPlugin_mepc[22]
.sym 120888 $abc$38792$n4201_1
.sym 120889 $abc$38792$n3713_1
.sym 120890 VexRiscv._zz_201_[22]
.sym 120891 $abc$38792$n5673_1
.sym 120892 $abc$38792$n5675_1
.sym 120893 $abc$38792$n5676_1
.sym 120894 $abc$38792$n3432
.sym 120895 VexRiscv.CsrPlugin_mepc[13]
.sym 120896 $abc$38792$n4201_1
.sym 120897 $abc$38792$n3713_1
.sym 120898 VexRiscv._zz_201_[13]
.sym 120899 basesoc_ctrl_reset_reset_r
.sym 120903 $abc$38792$n3871_1
.sym 120904 VexRiscv._zz_152_[9]
.sym 120905 $abc$38792$n5618_1
.sym 120906 $abc$38792$n5617
.sym 120907 $abc$38792$n4283_1
.sym 120908 VexRiscv._zz_171_[0]
.sym 120909 VexRiscv._zz_171_[1]
.sym 120910 VexRiscv._zz_152_[22]
.sym 120911 VexRiscv._zz_152_[9]
.sym 120912 $abc$38792$n3871_1
.sym 120913 $abc$38792$n5619
.sym 120914 $abc$38792$n5707
.sym 120915 $abc$38792$n5705_1
.sym 120916 $abc$38792$n4241_1
.sym 120917 $abc$38792$n3430_1
.sym 120919 $abc$38792$n5706_1
.sym 120920 $abc$38792$n5708_1
.sym 120921 $abc$38792$n5709_1
.sym 120922 $abc$38792$n3432
.sym 120923 $abc$38792$n5677
.sym 120924 $abc$38792$n5654_1
.sym 120925 $abc$38792$n5597_1
.sym 120927 basesoc_uart_tx_fifo_wrport_we
.sym 120928 basesoc_uart_tx_fifo_produce[0]
.sym 120929 sys_rst
.sym 120931 basesoc_uart_tx_fifo_produce[1]
.sym 120935 $abc$38792$n5843_1
.sym 120936 $abc$38792$n5845_1
.sym 120937 $abc$38792$n4283_1
.sym 120938 $abc$38792$n3430_1
.sym 120939 $abc$38792$n5742_1
.sym 120940 $abc$38792$n5617
.sym 120941 $abc$38792$n5743_1
.sym 120942 $abc$38792$n3432
.sym 120943 $abc$38792$n5792_1
.sym 120944 $abc$38792$n5794_1
.sym 120945 $abc$38792$n4268_1
.sym 120946 $abc$38792$n3430_1
.sym 120947 VexRiscv._zz_36_[22]
.sym 120948 $abc$38792$n5839_1
.sym 120949 $abc$38792$n5611
.sym 120951 $abc$38792$n3873
.sym 120952 VexRiscv._zz_49_[0]
.sym 120953 VexRiscv._zz_49_[1]
.sym 120954 VexRiscv._zz_152_[12]
.sym 120955 $abc$38792$n5689
.sym 120956 VexRiscv._zz_36_[7]
.sym 120957 $abc$38792$n5611
.sym 120959 VexRiscv._zz_49_[0]
.sym 120960 VexRiscv._zz_49_[1]
.sym 120963 $abc$38792$n6038_1
.sym 120964 VexRiscv._zz_36_[22]
.sym 120965 $abc$38792$n5952_1
.sym 120967 VexRiscv._zz_79_[27]
.sym 120971 $abc$38792$n5641
.sym 120972 $abc$38792$n5666_1
.sym 120973 $abc$38792$n5597_1
.sym 120975 VexRiscv._zz_79_[10]
.sym 120979 $abc$38792$n5617
.sym 120980 $abc$38792$n5875_1
.sym 120981 $abc$38792$n5876_1
.sym 120982 $abc$38792$n3432
.sym 120983 $abc$38792$n3863
.sym 120984 VexRiscv._zz_49_[0]
.sym 120985 VexRiscv._zz_49_[1]
.sym 120986 VexRiscv._zz_152_[25]
.sym 120987 VexRiscv._zz_79_[18]
.sym 120991 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 120992 VexRiscv._zz_152_[4]
.sym 120993 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120995 VexRiscv._zz_79_[8]
.sym 121000 basesoc_uart_tx_fifo_produce[0]
.sym 121005 basesoc_uart_tx_fifo_produce[1]
.sym 121009 basesoc_uart_tx_fifo_produce[2]
.sym 121010 $auto$alumacc.cc:474:replace_alu$3906.C[2]
.sym 121013 basesoc_uart_tx_fifo_produce[3]
.sym 121014 $auto$alumacc.cc:474:replace_alu$3906.C[3]
.sym 121015 basesoc_uart_tx_fifo_wrport_we
.sym 121016 sys_rst
.sym 121020 $PACKER_VCC_NET
.sym 121021 basesoc_uart_tx_fifo_produce[0]
.sym 121023 VexRiscv._zz_49_[0]
.sym 121024 VexRiscv._zz_49_[1]
.sym 121027 $abc$38792$n5710
.sym 121028 $abc$38792$n5688_1
.sym 121029 $abc$38792$n5597_1
.sym 121031 $abc$38792$n4438
.sym 121032 $abc$38792$n4439_1
.sym 121035 $abc$38792$n4459_1
.sym 121036 $abc$38792$n4460
.sym 121039 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 121040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 121041 $abc$38792$n151
.sym 121042 VexRiscv._zz_193_
.sym 121043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 121044 VexRiscv._zz_152_[10]
.sym 121045 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121047 $abc$38792$n3865_1
.sym 121048 VexRiscv._zz_152_[20]
.sym 121049 $abc$38792$n5618_1
.sym 121050 $abc$38792$n5617
.sym 121051 $abc$38792$n3865_1
.sym 121052 $abc$38792$n5619
.sym 121053 VexRiscv._zz_152_[20]
.sym 121054 $abc$38792$n5824
.sym 121055 $abc$38792$n6294
.sym 121056 $abc$38792$n5619
.sym 121057 VexRiscv._zz_152_[1]
.sym 121058 $abc$38792$n5616_1
.sym 121059 $abc$38792$n6294
.sym 121060 VexRiscv._zz_152_[1]
.sym 121061 $abc$38792$n5618_1
.sym 121062 $abc$38792$n5617
.sym 121063 $abc$38792$n5823
.sym 121064 $abc$38792$n5825
.sym 121065 $abc$38792$n5826_1
.sym 121066 $abc$38792$n3432
.sym 121067 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 121071 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 121075 $abc$38792$n5863_1
.sym 121076 $abc$38792$n4289_1
.sym 121077 $abc$38792$n3430_1
.sym 121079 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 121083 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 121091 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 121095 $abc$38792$n5982_1
.sym 121096 VexRiscv._zz_36_[8]
.sym 121097 $abc$38792$n5952_1
.sym 121099 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 121100 VexRiscv._zz_152_[19]
.sym 121101 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121103 $abc$38792$n3790
.sym 121104 VexRiscv._zz_200_[9]
.sym 121107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 121108 VexRiscv._zz_152_[21]
.sym 121109 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121111 $abc$38792$n3790
.sym 121112 VexRiscv._zz_200_[5]
.sym 121115 $abc$38792$n5827_1
.sym 121116 $abc$38792$n5803_1
.sym 121117 $abc$38792$n5597_1
.sym 121119 $abc$38792$n5844_1
.sym 121120 $abc$38792$n5827_1
.sym 121121 $abc$38792$n5597_1
.sym 121122 $abc$38792$n3432
.sym 121123 $abc$38792$n3790
.sym 121124 VexRiscv._zz_200_[8]
.sym 121127 $abc$38792$n3352_1
.sym 121128 $abc$38792$n5573
.sym 121131 $abc$38792$n3358_1
.sym 121132 $abc$38792$n3359_1
.sym 121133 $abc$38792$n3360_1
.sym 121135 $abc$38792$n3352_1
.sym 121136 $abc$38792$n5571
.sym 121139 $abc$38792$n3352_1
.sym 121140 $abc$38792$n5579
.sym 121143 $abc$38792$n5615
.sym 121144 $abc$38792$n5623
.sym 121145 $abc$38792$n5620_1
.sym 121146 $abc$38792$n3432
.sym 121147 $abc$38792$n3352_1
.sym 121148 $abc$38792$n5569
.sym 121151 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 121152 $abc$38792$n5594
.sym 121155 $abc$38792$n5614_1
.sym 121156 $abc$38792$n4207_1
.sym 121157 $abc$38792$n3430_1
.sym 121159 $abc$38792$n108
.sym 121163 VexRiscv.decode_to_execute_RS2[13]
.sym 121164 VexRiscv._zz_130_[5]
.sym 121165 VexRiscv._zz_171_[1]
.sym 121166 VexRiscv._zz_171_[0]
.sym 121167 VexRiscv.decode_to_execute_RS2[29]
.sym 121168 VexRiscv._zz_171_[1]
.sym 121169 $abc$38792$n4892_1
.sym 121171 $abc$38792$n5803_1
.sym 121172 $abc$38792$n5783_1
.sym 121173 $abc$38792$n5597_1
.sym 121174 $abc$38792$n3432
.sym 121175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 121176 VexRiscv._zz_152_[17]
.sym 121177 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121179 VexRiscv.CsrPlugin_mtval[18]
.sym 121180 $abc$38792$n4203_1
.sym 121181 $abc$38792$n4272_1
.sym 121183 VexRiscv.decode_to_execute_RS2[18]
.sym 121184 VexRiscv._zz_130_[2]
.sym 121185 VexRiscv._zz_171_[1]
.sym 121187 $abc$38792$n5622_1
.sym 121188 $abc$38792$n5621
.sym 121189 $abc$38792$n5597_1
.sym 121191 $abc$38792$n6018_1
.sym 121192 VexRiscv._zz_36_[17]
.sym 121193 $abc$38792$n5952_1
.sym 121195 $abc$38792$n5700_1
.sym 121196 VexRiscv._zz_36_[8]
.sym 121197 $abc$38792$n5611
.sym 121199 $abc$38792$n5970_1
.sym 121200 VexRiscv._zz_36_[5]
.sym 121201 $abc$38792$n5952_1
.sym 121203 VexRiscv._zz_36_[19]
.sym 121204 $abc$38792$n5808_1
.sym 121205 $abc$38792$n5611
.sym 121207 $abc$38792$n5740_1
.sym 121208 $abc$38792$n5721_1
.sym 121209 $abc$38792$n5597_1
.sym 121210 $abc$38792$n3432
.sym 121211 $abc$38792$n5641
.sym 121212 $abc$38792$n5622_1
.sym 121213 $abc$38792$n5597_1
.sym 121214 $abc$38792$n3432
.sym 121215 VexRiscv._zz_36_[17]
.sym 121216 $abc$38792$n5788_1
.sym 121217 $abc$38792$n5611
.sym 121219 $abc$38792$n5783_1
.sym 121220 $abc$38792$n5760_1
.sym 121221 $abc$38792$n5597_1
.sym 121222 $abc$38792$n3432
.sym 121223 VexRiscv.CsrPlugin_mepc[27]
.sym 121224 $abc$38792$n4201_1
.sym 121225 $abc$38792$n4299_1
.sym 121227 VexRiscv._zz_193_
.sym 121231 $abc$38792$n4265_1
.sym 121232 VexRiscv._zz_171_[0]
.sym 121233 VexRiscv._zz_171_[1]
.sym 121234 VexRiscv._zz_152_[16]
.sym 121235 $abc$38792$n5739_1
.sym 121236 $abc$38792$n5741_1
.sym 121237 $abc$38792$n4252_1
.sym 121238 $abc$38792$n3430_1
.sym 121239 $abc$38792$n5874_1
.sym 121240 $abc$38792$n5877_1
.sym 121241 $abc$38792$n4292_1
.sym 121242 $abc$38792$n3430_1
.sym 121243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 121244 VexRiscv._zz_152_[25]
.sym 121245 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121247 $abc$38792$n4310
.sym 121248 VexRiscv._zz_171_[0]
.sym 121249 VexRiscv._zz_171_[1]
.sym 121250 VexRiscv._zz_152_[31]
.sym 121251 VexRiscv.CsrPlugin_mtval[16]
.sym 121252 $abc$38792$n4203_1
.sym 121253 $abc$38792$n4266_1
.sym 121255 VexRiscv._zz_200_[20]
.sym 121256 VexRiscv._zz_288_[0]
.sym 121257 VexRiscv._zz_44_[1]
.sym 121258 VexRiscv._zz_44_[0]
.sym 121259 basesoc_dat_w[7]
.sym 121263 $abc$38792$n4216_1
.sym 121264 VexRiscv._zz_171_[0]
.sym 121265 VexRiscv._zz_171_[1]
.sym 121266 VexRiscv._zz_152_[3]
.sym 121267 $abc$38792$n4311
.sym 121268 $abc$38792$n4312_1
.sym 121271 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 121272 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 121273 $abc$38792$n151
.sym 121274 VexRiscv._zz_193_
.sym 121275 $abc$38792$n5782_1
.sym 121276 $abc$38792$n5784_1
.sym 121277 $abc$38792$n4265_1
.sym 121278 $abc$38792$n3430_1
.sym 121279 basesoc_dat_w[3]
.sym 121283 $abc$38792$n5640
.sym 121284 $abc$38792$n5642_1
.sym 121285 $abc$38792$n4216_1
.sym 121286 $abc$38792$n3430_1
.sym 121287 VexRiscv._zz_36_[16]
.sym 121288 $abc$38792$n5778_1
.sym 121289 $abc$38792$n5611
.sym 121291 $abc$38792$n6026_1
.sym 121292 VexRiscv._zz_36_[19]
.sym 121293 $abc$38792$n5952_1
.sym 121295 $abc$38792$n6014_1
.sym 121296 VexRiscv._zz_36_[16]
.sym 121297 $abc$38792$n5952_1
.sym 121299 $abc$38792$n4277_1
.sym 121300 VexRiscv._zz_171_[0]
.sym 121301 VexRiscv._zz_171_[1]
.sym 121302 VexRiscv._zz_152_[20]
.sym 121303 $abc$38792$n5667_1
.sym 121304 VexRiscv._zz_36_[5]
.sym 121305 $abc$38792$n5611
.sym 121307 $abc$38792$n5822
.sym 121308 $abc$38792$n4277_1
.sym 121309 $abc$38792$n3430_1
.sym 121311 VexRiscv._zz_36_[24]
.sym 121312 $abc$38792$n5859_1
.sym 121313 $abc$38792$n5611
.sym 121315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 121316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 121317 $abc$38792$n151
.sym 121318 VexRiscv._zz_193_
.sym 121319 VexRiscv._zz_288_[10]
.sym 121320 VexRiscv._zz_153_
.sym 121321 VexRiscv._zz_288_[8]
.sym 121322 VexRiscv._zz_288_[9]
.sym 121323 VexRiscv._zz_36_[20]
.sym 121324 $abc$38792$n5818_1
.sym 121325 $abc$38792$n5611
.sym 121327 VexRiscv.CsrPlugin_mepc[20]
.sym 121328 $abc$38792$n4201_1
.sym 121329 $abc$38792$n4203_1
.sym 121330 VexRiscv.CsrPlugin_mtval[20]
.sym 121331 VexRiscv._zz_36_[26]
.sym 121332 $abc$38792$n5880_1
.sym 121333 $abc$38792$n5611
.sym 121335 $abc$38792$n6046_1
.sym 121336 VexRiscv._zz_36_[24]
.sym 121337 $abc$38792$n5952_1
.sym 121339 $abc$38792$n6054_1
.sym 121340 VexRiscv._zz_36_[26]
.sym 121341 $abc$38792$n5952_1
.sym 121343 VexRiscv._zz_200_[24]
.sym 121344 VexRiscv._zz_288_[4]
.sym 121345 VexRiscv._zz_44_[1]
.sym 121346 VexRiscv._zz_44_[0]
.sym 121347 $abc$38792$n6030_1
.sym 121348 VexRiscv._zz_36_[20]
.sym 121349 $abc$38792$n5952_1
.sym 121351 basesoc_dat_w[7]
.sym 121355 basesoc_dat_w[6]
.sym 121359 VexRiscv._zz_35_[8]
.sym 121360 $abc$38792$n5983_1
.sym 121361 $abc$38792$n5951_1
.sym 121363 VexRiscv._zz_288_[6]
.sym 121364 VexRiscv._zz_288_[7]
.sym 121365 VexRiscv._zz_288_[4]
.sym 121366 VexRiscv._zz_288_[5]
.sym 121367 $abc$38792$n5951_1
.sym 121368 VexRiscv._zz_35_[17]
.sym 121369 $abc$38792$n6019_1
.sym 121371 $abc$38792$n3717_1
.sym 121372 VexRiscv._zz_288_[8]
.sym 121373 VexRiscv._zz_288_[9]
.sym 121375 VexRiscv._zz_288_[4]
.sym 121376 VexRiscv._zz_288_[5]
.sym 121377 VexRiscv._zz_288_[6]
.sym 121379 basesoc_dat_w[2]
.sym 121383 VexRiscv._zz_216_[8]
.sym 121384 VexRiscv._zz_164_[8]
.sym 121385 $abc$38792$n5943_1
.sym 121387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 121391 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 121395 VexRiscv._zz_35_[8]
.sym 121396 $abc$38792$n5701
.sym 121397 $abc$38792$n5610
.sym 121399 $abc$38792$n5984_1
.sym 121400 VexRiscv._zz_79_[8]
.sym 121401 $abc$38792$n5947_1
.sym 121403 VexRiscv._zz_216_[4]
.sym 121404 VexRiscv._zz_164_[4]
.sym 121405 $abc$38792$n5943_1
.sym 121407 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 121411 VexRiscv._zz_79_[4]
.sym 121412 $abc$38792$n5968_1
.sym 121413 $abc$38792$n5947_1
.sym 121416 basesoc_uart_tx_fifo_consume[0]
.sym 121421 basesoc_uart_tx_fifo_consume[1]
.sym 121425 basesoc_uart_tx_fifo_consume[2]
.sym 121426 $auto$alumacc.cc:474:replace_alu$3903.C[2]
.sym 121429 basesoc_uart_tx_fifo_consume[3]
.sym 121430 $auto$alumacc.cc:474:replace_alu$3903.C[3]
.sym 121431 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 121432 $abc$38792$n5483_1
.sym 121433 $abc$38792$n3388_1
.sym 121435 VexRiscv._zz_217_[8]
.sym 121436 VexRiscv._zz_164_[8]
.sym 121437 $abc$38792$n5606
.sym 121439 $abc$38792$n5702_1
.sym 121440 VexRiscv._zz_79_[8]
.sym 121441 $abc$38792$n6429_1
.sym 121443 VexRiscv._zz_35_[17]
.sym 121444 $abc$38792$n5789_1
.sym 121445 $abc$38792$n5610
.sym 121447 $abc$38792$n6020_1
.sym 121448 VexRiscv._zz_79_[17]
.sym 121449 $abc$38792$n5951_1
.sym 121450 $abc$38792$n5947_1
.sym 121451 VexRiscv.CsrPlugin_mepc[0]
.sym 121452 VexRiscv.lastStagePc[0]
.sym 121453 $abc$38792$n2482
.sym 121455 VexRiscv._zz_216_[17]
.sym 121456 VexRiscv._zz_164_[17]
.sym 121457 $abc$38792$n5943_1
.sym 121459 $abc$38792$n5800_1
.sym 121460 VexRiscv._zz_79_[18]
.sym 121461 $abc$38792$n6429_1
.sym 121463 VexRiscv._zz_217_[18]
.sym 121464 VexRiscv._zz_164_[18]
.sym 121465 $abc$38792$n5606
.sym 121467 VexRiscv._zz_35_[22]
.sym 121468 $abc$38792$n6039_1
.sym 121469 $abc$38792$n5951_1
.sym 121471 $abc$38792$n5790_1
.sym 121472 VexRiscv._zz_79_[17]
.sym 121473 $abc$38792$n6429_1
.sym 121475 $abc$38792$n4354_1
.sym 121476 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 121477 $abc$38792$n4353
.sym 121479 $abc$38792$n6071_1
.sym 121480 $abc$38792$n6072_1
.sym 121481 VexRiscv._zz_35_[30]
.sym 121482 $abc$38792$n5951_1
.sym 121483 VexRiscv._zz_217_[17]
.sym 121484 VexRiscv._zz_164_[17]
.sym 121485 $abc$38792$n5606
.sym 121487 VexRiscv._zz_79_[30]
.sym 121488 $abc$38792$n5947_1
.sym 121491 $abc$38792$n6015_1
.sym 121492 $abc$38792$n6016_1
.sym 121493 VexRiscv._zz_35_[16]
.sym 121494 $abc$38792$n5951_1
.sym 121495 VexRiscv._zz_216_[16]
.sym 121496 VexRiscv._zz_164_[16]
.sym 121497 $abc$38792$n5947_1
.sym 121498 $abc$38792$n5943_1
.sym 121499 $PACKER_VCC_NET
.sym 121503 VexRiscv._zz_216_[30]
.sym 121504 VexRiscv._zz_164_[30]
.sym 121505 $abc$38792$n5947_1
.sym 121506 $abc$38792$n5943_1
.sym 121507 VexRiscv._zz_79_[16]
.sym 121508 $abc$38792$n5947_1
.sym 121511 VexRiscv._zz_79_[16]
.sym 121515 $abc$38792$n5923_1
.sym 121516 $abc$38792$n5922_1
.sym 121517 VexRiscv._zz_35_[30]
.sym 121518 $abc$38792$n5610
.sym 121519 VexRiscv._zz_217_[16]
.sym 121520 VexRiscv._zz_164_[16]
.sym 121521 $abc$38792$n6429_1
.sym 121522 $abc$38792$n5606
.sym 121523 VexRiscv._zz_79_[30]
.sym 121527 $abc$38792$n5780_1
.sym 121528 $abc$38792$n5779_1
.sym 121529 VexRiscv._zz_35_[16]
.sym 121530 $abc$38792$n5610
.sym 121531 VexRiscv._zz_79_[16]
.sym 121532 $abc$38792$n6429_1
.sym 121535 VexRiscv._zz_217_[30]
.sym 121536 VexRiscv._zz_164_[30]
.sym 121537 $abc$38792$n6429_1
.sym 121538 $abc$38792$n5606
.sym 121539 VexRiscv._zz_79_[17]
.sym 121543 $abc$38792$n5861_1
.sym 121544 VexRiscv._zz_79_[24]
.sym 121545 $abc$38792$n5610
.sym 121546 $abc$38792$n6429_1
.sym 121547 $abc$38792$n5610
.sym 121548 VexRiscv._zz_35_[20]
.sym 121549 $abc$38792$n5819_1
.sym 121551 VexRiscv._zz_35_[24]
.sym 121552 $abc$38792$n6047_1
.sym 121553 $abc$38792$n5951_1
.sym 121555 $abc$38792$n6048_1
.sym 121556 VexRiscv._zz_79_[24]
.sym 121557 $abc$38792$n5947_1
.sym 121559 $abc$38792$n5951_1
.sym 121560 VexRiscv._zz_35_[20]
.sym 121561 $abc$38792$n6031_1
.sym 121563 VexRiscv._zz_35_[24]
.sym 121567 $abc$38792$n5951_1
.sym 121568 VexRiscv._zz_35_[26]
.sym 121569 $abc$38792$n6055_1
.sym 121571 $abc$38792$n5610
.sym 121572 VexRiscv._zz_35_[24]
.sym 121573 $abc$38792$n5860_1
.sym 121575 VexRiscv._zz_79_[4]
.sym 121579 VexRiscv._zz_79_[26]
.sym 121583 $abc$38792$n6056_1
.sym 121584 VexRiscv._zz_79_[26]
.sym 121585 $abc$38792$n5951_1
.sym 121586 $abc$38792$n5947_1
.sym 121587 VexRiscv._zz_217_[4]
.sym 121588 VexRiscv._zz_164_[4]
.sym 121589 $abc$38792$n5606
.sym 121591 $abc$38792$n5610
.sym 121592 VexRiscv._zz_35_[26]
.sym 121593 $abc$38792$n5881_1
.sym 121595 VexRiscv._zz_216_[26]
.sym 121596 VexRiscv._zz_164_[26]
.sym 121597 $abc$38792$n5943_1
.sym 121599 $abc$38792$n5882_1
.sym 121600 VexRiscv._zz_79_[26]
.sym 121601 $abc$38792$n5610
.sym 121602 $abc$38792$n6429_1
.sym 121603 VexRiscv._zz_217_[26]
.sym 121604 VexRiscv._zz_164_[26]
.sym 121605 $abc$38792$n5606
.sym 121639 $abc$38792$n4898_1
.sym 121640 array_muxed1[18]
.sym 121643 $abc$38792$n4898_1
.sym 121644 array_muxed1[19]
.sym 121647 $abc$38792$n4898_1
.sym 121648 array_muxed1[18]
.sym 121651 $abc$38792$n4898_1
.sym 121652 array_muxed1[21]
.sym 121655 $abc$38792$n4898_1
.sym 121656 array_muxed1[24]
.sym 121659 $abc$38792$n4898_1
.sym 121660 array_muxed1[21]
.sym 121663 $abc$38792$n4898_1
.sym 121664 array_muxed1[19]
.sym 121667 $abc$38792$n4898_1
.sym 121668 array_muxed1[24]
.sym 121675 VexRiscv.decode_to_execute_RS2[22]
.sym 121676 VexRiscv._zz_130_[6]
.sym 121677 VexRiscv._zz_171_[1]
.sym 121687 $abc$38792$n4898_1
.sym 121688 array_muxed1[20]
.sym 121699 $abc$38792$n4898_1
.sym 121700 array_muxed1[20]
.sym 121703 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 121731 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 121743 basesoc_ctrl_reset_reset_r
.sym 121744 $abc$38792$n3619_1
.sym 121745 sys_rst
.sym 121746 $abc$38792$n2236
.sym 121755 basesoc_dat_w[2]
.sym 121763 basesoc_dat_w[7]
.sym 121767 VexRiscv.CsrPlugin_mepc[15]
.sym 121768 $abc$38792$n4201_1
.sym 121769 $abc$38792$n3713_1
.sym 121770 VexRiscv._zz_201_[15]
.sym 121771 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 121775 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 121779 VexRiscv.CsrPlugin_mtval[15]
.sym 121780 $abc$38792$n4203_1
.sym 121781 $abc$38792$n4263_1
.sym 121783 VexRiscv.CsrPlugin_mepc[29]
.sym 121784 VexRiscv.lastStagePc[29]
.sym 121785 $abc$38792$n2482
.sym 121787 VexRiscv.CsrPlugin_mepc[29]
.sym 121788 $abc$38792$n4201_1
.sym 121789 $abc$38792$n3713_1
.sym 121790 VexRiscv._zz_201_[29]
.sym 121791 VexRiscv.CsrPlugin_mepc[9]
.sym 121792 VexRiscv.lastStagePc[9]
.sym 121793 $abc$38792$n2482
.sym 121795 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 121799 $abc$38792$n4304_1
.sym 121800 VexRiscv._zz_171_[0]
.sym 121801 VexRiscv._zz_171_[1]
.sym 121802 VexRiscv._zz_152_[29]
.sym 121803 VexRiscv.decode_to_execute_RS2[16]
.sym 121804 VexRiscv._zz_130_[0]
.sym 121805 VexRiscv._zz_171_[1]
.sym 121807 VexRiscv._zz_130_[0]
.sym 121808 VexRiscv.decode_to_execute_RS2[8]
.sym 121809 VexRiscv._zz_171_[0]
.sym 121810 VexRiscv._zz_171_[1]
.sym 121811 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 121812 VexRiscv.CsrPlugin_mepc[9]
.sym 121813 $abc$38792$n3935
.sym 121815 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 121819 VexRiscv.CsrPlugin_mtval[29]
.sym 121820 $abc$38792$n4203_1
.sym 121821 $abc$38792$n4305_1
.sym 121823 VexRiscv.decode_to_execute_RS2[26]
.sym 121824 VexRiscv._zz_171_[1]
.sym 121825 $abc$38792$n4886_1
.sym 121827 VexRiscv.CsrPlugin_mepc[9]
.sym 121828 $abc$38792$n4201_1
.sym 121829 $abc$38792$n3713_1
.sym 121830 VexRiscv._zz_201_[9]
.sym 121831 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 121835 $abc$38792$n4224_1
.sym 121836 VexRiscv._zz_171_[0]
.sym 121837 VexRiscv._zz_171_[1]
.sym 121838 VexRiscv._zz_152_[4]
.sym 121839 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 121843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 121847 $abc$38792$n4241_1
.sym 121848 VexRiscv._zz_171_[0]
.sym 121849 VexRiscv._zz_171_[1]
.sym 121850 VexRiscv._zz_152_[9]
.sym 121851 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 121855 VexRiscv.CsrPlugin_mtval[9]
.sym 121856 $abc$38792$n4203_1
.sym 121857 $abc$38792$n4242_1
.sym 121859 VexRiscv.CsrPlugin_mtval[4]
.sym 121860 $abc$38792$n4203_1
.sym 121861 $abc$38792$n4225_1
.sym 121863 basesoc_ctrl_reset_reset_r
.sym 121867 $abc$38792$n4262_1
.sym 121868 VexRiscv._zz_171_[0]
.sym 121869 VexRiscv._zz_171_[1]
.sym 121870 VexRiscv._zz_152_[15]
.sym 121871 VexRiscv.CsrPlugin_mtval[17]
.sym 121872 $abc$38792$n4203_1
.sym 121873 $abc$38792$n4269_1
.sym 121875 $abc$38792$n5684_1
.sym 121876 $abc$38792$n5686
.sym 121877 $abc$38792$n5687_1
.sym 121878 $abc$38792$n3432
.sym 121879 $abc$38792$n3856_1
.sym 121880 VexRiscv._zz_152_[7]
.sym 121881 $abc$38792$n5618_1
.sym 121882 $abc$38792$n5617
.sym 121883 $abc$38792$n4268_1
.sym 121884 VexRiscv._zz_171_[0]
.sym 121885 VexRiscv._zz_171_[1]
.sym 121886 VexRiscv._zz_152_[17]
.sym 121887 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 121888 VexRiscv.CsrPlugin_mepc[18]
.sym 121889 $abc$38792$n3935
.sym 121891 VexRiscv._zz_152_[7]
.sym 121892 $abc$38792$n3856_1
.sym 121893 $abc$38792$n5619
.sym 121894 $abc$38792$n5685_1
.sym 121895 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 121896 VexRiscv.CsrPlugin_mepc[24]
.sym 121897 $abc$38792$n3935
.sym 121899 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 121900 $abc$38792$n5594
.sym 121903 VexRiscv.decode_to_execute_RS2[24]
.sym 121904 VexRiscv._zz_171_[1]
.sym 121905 $abc$38792$n4882_1
.sym 121907 VexRiscv.decode_to_execute_RS2[8]
.sym 121908 VexRiscv._zz_130_[0]
.sym 121909 VexRiscv._zz_171_[1]
.sym 121910 VexRiscv._zz_171_[0]
.sym 121911 $abc$38792$n5683
.sym 121912 $abc$38792$n4233_1
.sym 121913 $abc$38792$n3430_1
.sym 121915 $abc$38792$n5688_1
.sym 121916 $abc$38792$n5666_1
.sym 121917 $abc$38792$n5597_1
.sym 121919 VexRiscv.CsrPlugin_mepc[26]
.sym 121920 VexRiscv.lastStagePc[26]
.sym 121921 $abc$38792$n2482
.sym 121923 VexRiscv.decode_to_execute_RS2[20]
.sym 121924 VexRiscv._zz_130_[4]
.sym 121925 VexRiscv._zz_171_[1]
.sym 121927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 121928 VexRiscv._zz_152_[7]
.sym 121929 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121931 multiregimpl1_regs0[2]
.sym 121935 basesoc_uart_eventmanager_pending_w[1]
.sym 121936 basesoc_uart_eventmanager_storage[1]
.sym 121937 basesoc_uart_eventmanager_pending_w[0]
.sym 121938 basesoc_uart_eventmanager_storage[0]
.sym 121939 $abc$38792$n4390_1
.sym 121940 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 121941 $abc$38792$n4353
.sym 121943 VexRiscv._zz_152_[8]
.sym 121944 $abc$38792$n3884
.sym 121945 $abc$38792$n5619
.sym 121946 $abc$38792$n5696_1
.sym 121947 $abc$38792$n5695
.sym 121948 $abc$38792$n5697_1
.sym 121949 $abc$38792$n5698
.sym 121950 $abc$38792$n3432
.sym 121951 $abc$38792$n5699_1
.sym 121952 $abc$38792$n5677
.sym 121953 $abc$38792$n5597_1
.sym 121955 $abc$38792$n3884
.sym 121956 VexRiscv._zz_152_[8]
.sym 121957 $abc$38792$n5618_1
.sym 121958 $abc$38792$n5617
.sym 121959 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 121960 VexRiscv.CsrPlugin_mepc[21]
.sym 121961 $abc$38792$n3935
.sym 121963 VexRiscv.CsrPlugin_mtval[19]
.sym 121964 $abc$38792$n4203_1
.sym 121965 $abc$38792$n4275_1
.sym 121967 $abc$38792$n4274_1
.sym 121968 VexRiscv._zz_171_[0]
.sym 121969 VexRiscv._zz_171_[1]
.sym 121970 VexRiscv._zz_152_[19]
.sym 121971 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 121972 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 121973 $abc$38792$n3389_1
.sym 121974 $abc$38792$n3388_1
.sym 121975 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 121976 VexRiscv.CsrPlugin_mepc[19]
.sym 121977 $abc$38792$n3935
.sym 121979 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 121980 VexRiscv._zz_152_[9]
.sym 121981 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121983 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 121987 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 121991 VexRiscv.CsrPlugin_mepc[24]
.sym 121992 VexRiscv.lastStagePc[24]
.sym 121993 $abc$38792$n2482
.sym 121995 $abc$38792$n4289_1
.sym 121996 VexRiscv._zz_171_[0]
.sym 121997 VexRiscv._zz_171_[1]
.sym 121998 VexRiscv._zz_152_[24]
.sym 121999 $abc$38792$n5721_1
.sym 122000 $abc$38792$n5699_1
.sym 122001 $abc$38792$n5597_1
.sym 122003 VexRiscv._zz_152_[10]
.sym 122004 $abc$38792$n3814_1
.sym 122005 $abc$38792$n5619
.sym 122006 $abc$38792$n5718_1
.sym 122007 $abc$38792$n5717_1
.sym 122008 $abc$38792$n5719
.sym 122009 $abc$38792$n5720_1
.sym 122010 $abc$38792$n3432
.sym 122011 $abc$38792$n3814_1
.sym 122012 VexRiscv._zz_152_[10]
.sym 122013 $abc$38792$n5618_1
.sym 122014 $abc$38792$n5617
.sym 122015 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 122016 VexRiscv._zz_152_[8]
.sym 122017 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122019 basesoc_dat_w[1]
.sym 122023 VexRiscv.CsrPlugin_mepc[24]
.sym 122024 $abc$38792$n4201_1
.sym 122025 $abc$38792$n4290_1
.sym 122027 VexRiscv._zz_41_[21]
.sym 122031 VexRiscv._zz_36_[7]
.sym 122035 VexRiscv.CsrPlugin_mepc[18]
.sym 122036 VexRiscv.lastStagePc[18]
.sym 122037 $abc$38792$n2482
.sym 122039 VexRiscv._zz_41_[17]
.sym 122043 $abc$38792$n4280_1
.sym 122044 VexRiscv._zz_171_[0]
.sym 122045 VexRiscv._zz_171_[1]
.sym 122046 VexRiscv._zz_152_[21]
.sym 122047 VexRiscv._zz_36_[10]
.sym 122051 $abc$38792$n5716
.sym 122052 $abc$38792$n4244_1
.sym 122053 $abc$38792$n3430_1
.sym 122055 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 122056 VexRiscv.CsrPlugin_mepc[10]
.sym 122057 $abc$38792$n3935
.sym 122059 VexRiscv.CsrPlugin_mtval[10]
.sym 122060 $abc$38792$n4203_1
.sym 122061 $abc$38792$n4245_1
.sym 122063 $abc$38792$n4207_1
.sym 122064 VexRiscv._zz_171_[0]
.sym 122065 VexRiscv._zz_171_[1]
.sym 122066 VexRiscv._zz_152_[1]
.sym 122067 VexRiscv._zz_201_[24]
.sym 122068 $abc$38792$n4222_1
.sym 122069 $abc$38792$n4203_1
.sym 122070 VexRiscv.CsrPlugin_mtval[24]
.sym 122071 VexRiscv.CsrPlugin_mtval[21]
.sym 122072 $abc$38792$n4203_1
.sym 122073 $abc$38792$n4281_1
.sym 122075 $abc$38792$n4244_1
.sym 122076 VexRiscv._zz_171_[0]
.sym 122077 VexRiscv._zz_171_[1]
.sym 122078 VexRiscv._zz_152_[10]
.sym 122079 $abc$38792$n5694_1
.sym 122080 $abc$38792$n4238_1
.sym 122081 $abc$38792$n3430_1
.sym 122083 VexRiscv._zz_36_[8]
.sym 122087 count[1]
.sym 122088 count[2]
.sym 122089 count[3]
.sym 122090 count[4]
.sym 122091 VexRiscv.CsrPlugin_mepc[18]
.sym 122092 $abc$38792$n4201_1
.sym 122093 $abc$38792$n3713_1
.sym 122094 VexRiscv._zz_201_[18]
.sym 122095 $abc$38792$n4271_1
.sym 122096 VexRiscv._zz_171_[0]
.sym 122097 VexRiscv._zz_171_[1]
.sym 122098 VexRiscv._zz_152_[18]
.sym 122099 $abc$38792$n3351_1
.sym 122100 count[0]
.sym 122103 count[5]
.sym 122104 count[7]
.sym 122105 count[8]
.sym 122106 count[10]
.sym 122107 count[1]
.sym 122108 $abc$38792$n3352_1
.sym 122111 sys_rst
.sym 122112 $abc$38792$n3352_1
.sym 122115 $abc$38792$n106
.sym 122119 $abc$38792$n3352_1
.sym 122120 $abc$38792$n5587
.sym 122123 $abc$38792$n3352_1
.sym 122124 $abc$38792$n5591
.sym 122127 $abc$38792$n3352_1
.sym 122128 $abc$38792$n5595
.sym 122131 $abc$38792$n3352_1
.sym 122132 $abc$38792$n5581
.sym 122135 count[11]
.sym 122136 count[12]
.sym 122137 count[13]
.sym 122138 count[15]
.sym 122139 $abc$38792$n3352_1
.sym 122140 $abc$38792$n5575
.sym 122143 $abc$38792$n3352_1
.sym 122144 $abc$38792$n5589
.sym 122147 $abc$38792$n3352_1
.sym 122148 $abc$38792$n5585
.sym 122151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 122155 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 122159 VexRiscv.CsrPlugin_mepc[14]
.sym 122160 $abc$38792$n4201_1
.sym 122161 $abc$38792$n3713_1
.sym 122162 VexRiscv._zz_201_[14]
.sym 122163 VexRiscv.CsrPlugin_mtval[14]
.sym 122164 $abc$38792$n4203_1
.sym 122165 $abc$38792$n4260_1
.sym 122167 $abc$38792$n116
.sym 122171 VexRiscv.CsrPlugin_mtval[30]
.sym 122172 $abc$38792$n4203_1
.sym 122173 $abc$38792$n4308
.sym 122175 $abc$38792$n4307
.sym 122176 VexRiscv._zz_171_[0]
.sym 122177 VexRiscv._zz_171_[1]
.sym 122178 VexRiscv._zz_152_[30]
.sym 122179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 122183 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 122187 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 122191 VexRiscv.CsrPlugin_mepc[16]
.sym 122192 $abc$38792$n4201_1
.sym 122193 $abc$38792$n3713_1
.sym 122194 VexRiscv._zz_201_[16]
.sym 122195 VexRiscv._zz_201_[27]
.sym 122196 $abc$38792$n4222_1
.sym 122197 $abc$38792$n4203_1
.sym 122198 VexRiscv.CsrPlugin_mtval[27]
.sym 122199 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 122203 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 122207 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 122211 VexRiscv.CsrPlugin_mepc[26]
.sym 122212 $abc$38792$n4201_1
.sym 122213 $abc$38792$n3713_1
.sym 122214 VexRiscv._zz_201_[26]
.sym 122215 VexRiscv._zz_41_[15]
.sym 122219 VexRiscv._zz_36_[16]
.sym 122223 VexRiscv._zz_41_[10]
.sym 122227 $abc$38792$n4198_1
.sym 122228 VexRiscv._zz_171_[0]
.sym 122229 VexRiscv._zz_171_[1]
.sym 122230 VexRiscv._zz_152_[0]
.sym 122231 VexRiscv._zz_36_[25]
.sym 122235 VexRiscv._zz_36_[12]
.sym 122239 VexRiscv._zz_201_[31]
.sym 122240 $abc$38792$n4222_1
.sym 122241 $abc$38792$n4205_1
.sym 122242 VexRiscv.CsrPlugin_mcause_interrupt
.sym 122243 $abc$38792$n4212_1
.sym 122244 VexRiscv._zz_171_[0]
.sym 122245 VexRiscv._zz_171_[1]
.sym 122246 VexRiscv._zz_152_[2]
.sym 122247 VexRiscv.CsrPlugin_mtval[2]
.sym 122248 $abc$38792$n4203_1
.sym 122249 $abc$38792$n4213_1
.sym 122251 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 122255 $abc$38792$n4286_1
.sym 122256 VexRiscv._zz_171_[0]
.sym 122257 VexRiscv._zz_171_[1]
.sym 122258 VexRiscv._zz_152_[23]
.sym 122259 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 122263 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 122264 $abc$38792$n4205_1
.sym 122265 $abc$38792$n4208_1
.sym 122267 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 122271 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 122272 $abc$38792$n4205_1
.sym 122273 $abc$38792$n4214_1
.sym 122275 VexRiscv.CsrPlugin_mtval[23]
.sym 122276 $abc$38792$n4203_1
.sym 122277 $abc$38792$n4287_1
.sym 122279 VexRiscv._zz_201_[20]
.sym 122280 $abc$38792$n4222_1
.sym 122281 $abc$38792$n4278_1
.sym 122283 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 122287 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 122291 VexRiscv._zz_288_[0]
.sym 122292 $abc$38792$n4202_1
.sym 122293 VexRiscv._zz_288_[1]
.sym 122295 VexRiscv.CsrPlugin_mepc[10]
.sym 122296 VexRiscv.lastStagePc[10]
.sym 122297 $abc$38792$n2482
.sym 122299 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 122303 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 122307 VexRiscv.externalInterruptArray_regNext[0]
.sym 122308 VexRiscv._zz_288_[10]
.sym 122309 VexRiscv._zz_201_[0]
.sym 122310 $abc$38792$n3714
.sym 122311 $abc$38792$n3715_1
.sym 122312 $abc$38792$n3716
.sym 122313 $abc$38792$n3397_1
.sym 122315 VexRiscv._zz_288_[3]
.sym 122316 VexRiscv._zz_288_[2]
.sym 122317 $abc$38792$n3399_1
.sym 122319 VexRiscv._zz_288_[7]
.sym 122320 $abc$38792$n3397_1
.sym 122323 $abc$38792$n3400_1
.sym 122324 VexRiscv._zz_288_[7]
.sym 122325 VexRiscv._zz_153_
.sym 122327 VexRiscv._zz_288_[0]
.sym 122328 VexRiscv._zz_288_[1]
.sym 122331 VexRiscv._zz_288_[10]
.sym 122332 $abc$38792$n3716
.sym 122333 $abc$38792$n3397_1
.sym 122334 $abc$38792$n3715_1
.sym 122335 $abc$38792$n3400_1
.sym 122336 $abc$38792$n3399_1
.sym 122337 $abc$38792$n3717_1
.sym 122338 $abc$38792$n3721_1
.sym 122339 $abc$38792$n3396_1
.sym 122340 $abc$38792$n3399_1
.sym 122341 $abc$38792$n3717_1
.sym 122343 $PACKER_VCC_NET
.sym 122347 $PACKER_GND_NET
.sym 122351 VexRiscv._zz_288_[2]
.sym 122352 VexRiscv._zz_288_[3]
.sym 122355 VexRiscv.CsrPlugin_mepc[3]
.sym 122356 $abc$38792$n4201_1
.sym 122357 $abc$38792$n4217_1
.sym 122358 $abc$38792$n4219_1
.sym 122359 $abc$38792$n4201_1
.sym 122360 VexRiscv.CsrPlugin_mepc[0]
.sym 122363 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 122364 $abc$38792$n4205_1
.sym 122365 $abc$38792$n4199_1
.sym 122367 VexRiscv.CsrPlugin_mtval[0]
.sym 122368 $abc$38792$n4203_1
.sym 122369 $abc$38792$n4204_1
.sym 122370 $abc$38792$n4200_1
.sym 122371 VexRiscv.CsrPlugin_mstatus_MIE
.sym 122372 $abc$38792$n4218_1
.sym 122373 $abc$38792$n4205_1
.sym 122374 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 122375 VexRiscv.CsrPlugin_hadException
.sym 122379 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 122380 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 122381 VexRiscv.CsrPlugin_hadException
.sym 122383 $abc$38792$n5972_1
.sym 122384 VexRiscv._zz_79_[5]
.sym 122385 $abc$38792$n5947_1
.sym 122387 VexRiscv._zz_35_[5]
.sym 122388 $abc$38792$n5971_1
.sym 122389 $abc$38792$n5951_1
.sym 122391 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 122392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 122393 VexRiscv.CsrPlugin_hadException
.sym 122395 VexRiscv._zz_35_[5]
.sym 122396 $abc$38792$n5668
.sym 122397 $abc$38792$n5610
.sym 122399 VexRiscv._zz_216_[5]
.sym 122400 VexRiscv._zz_164_[5]
.sym 122401 $abc$38792$n5943_1
.sym 122403 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 122404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 122405 VexRiscv.CsrPlugin_hadException
.sym 122407 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 122411 VexRiscv._zz_255_[1]
.sym 122412 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 122415 $abc$38792$n5570_1
.sym 122416 $abc$38792$n5556
.sym 122417 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 122418 $abc$38792$n5506_1
.sym 122419 $abc$38792$n6040_1
.sym 122420 VexRiscv._zz_79_[22]
.sym 122421 $abc$38792$n5947_1
.sym 122423 VexRiscv._zz_255_[1]
.sym 122424 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 122427 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 122431 VexRiscv._zz_216_[22]
.sym 122432 VexRiscv._zz_164_[22]
.sym 122433 $abc$38792$n5943_1
.sym 122435 $abc$38792$n5610
.sym 122436 VexRiscv._zz_35_[22]
.sym 122437 $abc$38792$n5840_1
.sym 122439 $abc$38792$n6028_1
.sym 122440 VexRiscv._zz_79_[19]
.sym 122441 $abc$38792$n5951_1
.sym 122442 $abc$38792$n5947_1
.sym 122443 VexRiscv._zz_255_[1]
.sym 122444 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 122447 $abc$38792$n5951_1
.sym 122448 VexRiscv._zz_35_[19]
.sym 122449 $abc$38792$n6027_1
.sym 122451 VexRiscv._zz_41_[4]
.sym 122455 $abc$38792$n5841_1
.sym 122456 VexRiscv._zz_79_[22]
.sym 122457 $abc$38792$n5610
.sym 122458 $abc$38792$n6429_1
.sym 122459 $abc$38792$n5586_1
.sym 122460 $abc$38792$n5556
.sym 122461 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 122462 $abc$38792$n5506_1
.sym 122463 VexRiscv._zz_216_[19]
.sym 122464 VexRiscv._zz_164_[19]
.sym 122465 $abc$38792$n5943_1
.sym 122467 VexRiscv._zz_41_[12]
.sym 122471 VexRiscv._zz_35_[30]
.sym 122475 VexRiscv._zz_35_[19]
.sym 122479 VexRiscv._zz_35_[20]
.sym 122483 $abc$38792$n5566_1
.sym 122484 $abc$38792$n5556
.sym 122485 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 122486 $abc$38792$n5506_1
.sym 122487 VexRiscv._zz_35_[19]
.sym 122488 $abc$38792$n5809_1
.sym 122489 $abc$38792$n5610
.sym 122491 $abc$38792$n5564
.sym 122492 $abc$38792$n5556
.sym 122493 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 122494 $abc$38792$n5506_1
.sym 122495 VexRiscv._zz_217_[22]
.sym 122496 VexRiscv._zz_164_[22]
.sym 122497 $abc$38792$n5606
.sym 122499 VexRiscv._zz_79_[30]
.sym 122500 $abc$38792$n6429_1
.sym 122503 VexRiscv._zz_79_[5]
.sym 122507 $abc$38792$n5810_1
.sym 122508 VexRiscv._zz_79_[19]
.sym 122509 $abc$38792$n6429_1
.sym 122511 VexRiscv._zz_217_[20]
.sym 122512 VexRiscv._zz_164_[20]
.sym 122513 $abc$38792$n5606
.sym 122515 $abc$38792$n6032_1
.sym 122516 VexRiscv._zz_79_[20]
.sym 122517 $abc$38792$n5951_1
.sym 122518 $abc$38792$n5947_1
.sym 122519 VexRiscv._zz_217_[19]
.sym 122520 VexRiscv._zz_164_[19]
.sym 122521 $abc$38792$n5606
.sym 122523 VexRiscv._zz_79_[20]
.sym 122527 $abc$38792$n5820_1
.sym 122528 VexRiscv._zz_79_[20]
.sym 122529 $abc$38792$n5610
.sym 122530 $abc$38792$n6429_1
.sym 122531 VexRiscv._zz_216_[20]
.sym 122532 VexRiscv._zz_164_[20]
.sym 122533 $abc$38792$n5943_1
.sym 122535 VexRiscv._zz_217_[5]
.sym 122536 VexRiscv._zz_164_[5]
.sym 122537 $abc$38792$n5606
.sym 122539 $abc$38792$n149
.sym 122540 $abc$38792$n4320
.sym 122541 $abc$38792$n3785
.sym 122543 $abc$38792$n3740
.sym 122544 VexRiscv._zz_321_
.sym 122545 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122547 $abc$38792$n5669_1
.sym 122548 VexRiscv._zz_79_[5]
.sym 122549 $abc$38792$n6429_1
.sym 122551 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 122552 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 122553 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 122555 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 122556 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 122557 $abc$38792$n3741_1
.sym 122559 $abc$38792$n149
.sym 122560 $abc$38792$n4320
.sym 122561 $abc$38792$n3789
.sym 122563 $abc$38792$n149
.sym 122564 $abc$38792$n4320
.sym 122565 $abc$38792$n3793
.sym 122568 VexRiscv._zz_321_
.sym 122569 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122573 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 122574 $auto$alumacc.cc:474:replace_alu$3882.C[1]
.sym 122577 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 122578 $auto$alumacc.cc:474:replace_alu$3882.C[2]
.sym 122581 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 122582 $auto$alumacc.cc:474:replace_alu$3882.C[3]
.sym 122585 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 122586 $auto$alumacc.cc:474:replace_alu$3882.C[4]
.sym 122589 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 122590 $auto$alumacc.cc:474:replace_alu$3882.C[5]
.sym 122591 $abc$38792$n149
.sym 122592 $abc$38792$n4320
.sym 122593 $abc$38792$n3787
.sym 122595 $abc$38792$n149
.sym 122596 $abc$38792$n4320
.sym 122597 $abc$38792$n3791
.sym 122599 spram_dataout11[7]
.sym 122600 spram_dataout01[7]
.sym 122601 $abc$38792$n4898_1
.sym 122602 slave_sel_r[2]
.sym 122603 $abc$38792$n4898_1
.sym 122604 array_muxed1[16]
.sym 122607 spram_dataout11[6]
.sym 122608 spram_dataout01[6]
.sym 122609 $abc$38792$n4898_1
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout11[15]
.sym 122612 spram_dataout01[15]
.sym 122613 $abc$38792$n4898_1
.sym 122614 slave_sel_r[2]
.sym 122615 $abc$38792$n4898_1
.sym 122616 array_muxed1[16]
.sym 122619 spram_dataout11[14]
.sym 122620 spram_dataout01[14]
.sym 122621 $abc$38792$n4898_1
.sym 122622 slave_sel_r[2]
.sym 122623 spram_dataout11[1]
.sym 122624 spram_dataout01[1]
.sym 122625 $abc$38792$n4898_1
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout11[4]
.sym 122628 spram_dataout01[4]
.sym 122629 $abc$38792$n4898_1
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$38792$n5343
.sym 122632 $abc$38792$n4898_1
.sym 122635 $abc$38792$n4898_1
.sym 122636 array_muxed1[27]
.sym 122639 $abc$38792$n4898_1
.sym 122640 array_muxed1[23]
.sym 122643 $abc$38792$n4898_1
.sym 122644 array_muxed1[29]
.sym 122647 $abc$38792$n4898_1
.sym 122648 array_muxed1[29]
.sym 122651 $abc$38792$n4898_1
.sym 122652 array_muxed1[27]
.sym 122655 $abc$38792$n4898_1
.sym 122656 array_muxed1[23]
.sym 122659 $abc$38792$n5343
.sym 122660 $abc$38792$n4898_1
.sym 122703 $abc$38792$n2236
.sym 122707 basesoc_uart_eventmanager_status_w[0]
.sym 122708 basesoc_uart_tx_old_trigger
.sym 122735 $abc$38792$n4412
.sym 122736 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 122737 $abc$38792$n4353
.sym 122739 $abc$38792$n4384_1
.sym 122740 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 122741 $abc$38792$n4353
.sym 122751 $abc$38792$n4372_1
.sym 122752 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 122753 $abc$38792$n4353
.sym 122763 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 122764 VexRiscv.CsrPlugin_mepc[29]
.sym 122765 $abc$38792$n3935
.sym 122771 VexRiscv.CsrPlugin_mepc[15]
.sym 122772 VexRiscv.lastStagePc[15]
.sym 122773 $abc$38792$n2482
.sym 122775 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 122779 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 122795 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 122803 VexRiscv.CsrPlugin_mepc[4]
.sym 122804 $abc$38792$n4201_1
.sym 122805 $abc$38792$n3713_1
.sym 122806 VexRiscv._zz_201_[4]
.sym 122811 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 122812 VexRiscv.CsrPlugin_mepc[15]
.sym 122813 $abc$38792$n3935
.sym 122819 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 122827 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 122828 VexRiscv.CsrPlugin_mepc[12]
.sym 122829 $abc$38792$n3935
.sym 122831 $abc$38792$n4368
.sym 122832 VexRiscv._zz_336_
.sym 122833 $abc$38792$n4353
.sym 122835 VexRiscv.CsrPlugin_mepc[17]
.sym 122836 $abc$38792$n4201_1
.sym 122837 $abc$38792$n3713_1
.sym 122838 VexRiscv._zz_201_[17]
.sym 122843 $abc$38792$n4402_1
.sym 122844 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 122845 $abc$38792$n4353
.sym 122847 $abc$38792$n4388
.sym 122848 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 122849 $abc$38792$n4353
.sym 122851 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 122852 VexRiscv.CsrPlugin_mepc[4]
.sym 122853 $abc$38792$n3935
.sym 122859 $abc$38792$n149
.sym 122860 $abc$38792$n3768
.sym 122863 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 122864 VexRiscv.CsrPlugin_mepc[17]
.sym 122865 $abc$38792$n3935
.sym 122867 $abc$38792$n149
.sym 122868 $abc$38792$n3774
.sym 122871 $abc$38792$n149
.sym 122872 $abc$38792$n3770
.sym 122875 VexRiscv.CsrPlugin_mepc[17]
.sym 122876 VexRiscv.lastStagePc[17]
.sym 122877 $abc$38792$n2482
.sym 122879 VexRiscv.CsrPlugin_mepc[7]
.sym 122880 VexRiscv.lastStagePc[7]
.sym 122881 $abc$38792$n2482
.sym 122883 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 122884 VexRiscv.CsrPlugin_mepc[7]
.sym 122885 $abc$38792$n3935
.sym 122888 VexRiscv._zz_313_
.sym 122889 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 122893 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 122894 $auto$alumacc.cc:474:replace_alu$3879.C[1]
.sym 122897 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 122898 $auto$alumacc.cc:474:replace_alu$3879.C[2]
.sym 122901 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 122902 $auto$alumacc.cc:474:replace_alu$3879.C[3]
.sym 122905 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 122906 $auto$alumacc.cc:474:replace_alu$3879.C[4]
.sym 122909 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 122910 $auto$alumacc.cc:474:replace_alu$3879.C[5]
.sym 122911 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 122912 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 122913 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 122914 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 122915 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 122919 $abc$38792$n149
.sym 122920 $abc$38792$n3764
.sym 122927 $abc$38792$n4201_1
.sym 122928 VexRiscv.CsrPlugin_mepc[7]
.sym 122932 VexRiscv._zz_313_
.sym 122933 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 122939 $abc$38792$n149
.sym 122940 $abc$38792$n3772
.sym 122943 $abc$38792$n149
.sym 122944 $abc$38792$n3766
.sym 122951 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 122955 $abc$38792$n4233_1
.sym 122956 VexRiscv._zz_171_[0]
.sym 122957 VexRiscv._zz_171_[1]
.sym 122958 VexRiscv._zz_152_[7]
.sym 122959 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 122963 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 122967 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 122971 VexRiscv.CsrPlugin_mepc[19]
.sym 122972 $abc$38792$n4201_1
.sym 122973 $abc$38792$n3713_1
.sym 122974 VexRiscv._zz_201_[19]
.sym 122975 VexRiscv.CsrPlugin_mtval[7]
.sym 122976 $abc$38792$n4203_1
.sym 122977 $abc$38792$n4235_1
.sym 122978 $abc$38792$n4236_1
.sym 122979 VexRiscv.CsrPlugin_mie_MTIE
.sym 122980 $abc$38792$n3720
.sym 122981 $abc$38792$n4234_1
.sym 122983 $abc$38792$n4376
.sym 122984 VexRiscv._zz_339_
.sym 122985 $abc$38792$n4353
.sym 122987 VexRiscv.CsrPlugin_mepc[21]
.sym 122988 $abc$38792$n4201_1
.sym 122989 $abc$38792$n3713_1
.sym 122990 VexRiscv._zz_201_[21]
.sym 122991 VexRiscv.CsrPlugin_mepc[21]
.sym 122992 VexRiscv.lastStagePc[21]
.sym 122993 $abc$38792$n2482
.sym 122995 $abc$38792$n4356
.sym 122996 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 122997 $abc$38792$n4353
.sym 122999 $abc$38792$n4396_1
.sym 123000 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 123001 $abc$38792$n4353
.sym 123003 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 123004 VexRiscv.CsrPlugin_mepc[11]
.sym 123005 $abc$38792$n3935
.sym 123007 VexRiscv.CsrPlugin_mepc[11]
.sym 123008 VexRiscv.lastStagePc[11]
.sym 123009 $abc$38792$n2482
.sym 123011 VexRiscv.CsrPlugin_mepc[1]
.sym 123012 VexRiscv.lastStagePc[1]
.sym 123013 $abc$38792$n2482
.sym 123015 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 123019 $abc$38792$n4238_1
.sym 123020 VexRiscv._zz_171_[0]
.sym 123021 VexRiscv._zz_171_[1]
.sym 123022 VexRiscv._zz_152_[8]
.sym 123023 VexRiscv._zz_339_
.sym 123027 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 123031 VexRiscv.CsrPlugin_mepc[10]
.sym 123032 $abc$38792$n4201_1
.sym 123033 $abc$38792$n3713_1
.sym 123034 VexRiscv._zz_201_[10]
.sym 123035 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 123039 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 123040 VexRiscv.CsrPlugin_mepc[8]
.sym 123041 $abc$38792$n3935
.sym 123043 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 123048 count[0]
.sym 123052 count[1]
.sym 123053 $PACKER_VCC_NET
.sym 123056 count[2]
.sym 123057 $PACKER_VCC_NET
.sym 123058 $auto$alumacc.cc:474:replace_alu$3858.C[2]
.sym 123060 count[3]
.sym 123061 $PACKER_VCC_NET
.sym 123062 $auto$alumacc.cc:474:replace_alu$3858.C[3]
.sym 123064 count[4]
.sym 123065 $PACKER_VCC_NET
.sym 123066 $auto$alumacc.cc:474:replace_alu$3858.C[4]
.sym 123068 count[5]
.sym 123069 $PACKER_VCC_NET
.sym 123070 $auto$alumacc.cc:474:replace_alu$3858.C[5]
.sym 123072 count[6]
.sym 123073 $PACKER_VCC_NET
.sym 123074 $auto$alumacc.cc:474:replace_alu$3858.C[6]
.sym 123076 count[7]
.sym 123077 $PACKER_VCC_NET
.sym 123078 $auto$alumacc.cc:474:replace_alu$3858.C[7]
.sym 123080 count[8]
.sym 123081 $PACKER_VCC_NET
.sym 123082 $auto$alumacc.cc:474:replace_alu$3858.C[8]
.sym 123084 count[9]
.sym 123085 $PACKER_VCC_NET
.sym 123086 $auto$alumacc.cc:474:replace_alu$3858.C[9]
.sym 123088 count[10]
.sym 123089 $PACKER_VCC_NET
.sym 123090 $auto$alumacc.cc:474:replace_alu$3858.C[10]
.sym 123092 count[11]
.sym 123093 $PACKER_VCC_NET
.sym 123094 $auto$alumacc.cc:474:replace_alu$3858.C[11]
.sym 123096 count[12]
.sym 123097 $PACKER_VCC_NET
.sym 123098 $auto$alumacc.cc:474:replace_alu$3858.C[12]
.sym 123100 count[13]
.sym 123101 $PACKER_VCC_NET
.sym 123102 $auto$alumacc.cc:474:replace_alu$3858.C[13]
.sym 123104 count[14]
.sym 123105 $PACKER_VCC_NET
.sym 123106 $auto$alumacc.cc:474:replace_alu$3858.C[14]
.sym 123108 count[15]
.sym 123109 $PACKER_VCC_NET
.sym 123110 $auto$alumacc.cc:474:replace_alu$3858.C[15]
.sym 123112 count[16]
.sym 123113 $PACKER_VCC_NET
.sym 123114 $auto$alumacc.cc:474:replace_alu$3858.C[16]
.sym 123116 count[17]
.sym 123117 $PACKER_VCC_NET
.sym 123118 $auto$alumacc.cc:474:replace_alu$3858.C[17]
.sym 123120 count[18]
.sym 123121 $PACKER_VCC_NET
.sym 123122 $auto$alumacc.cc:474:replace_alu$3858.C[18]
.sym 123124 count[19]
.sym 123125 $PACKER_VCC_NET
.sym 123126 $auto$alumacc.cc:474:replace_alu$3858.C[19]
.sym 123127 $abc$38792$n118
.sym 123131 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123135 $abc$38792$n114
.sym 123139 $abc$38792$n112
.sym 123143 $abc$38792$n4252_1
.sym 123144 VexRiscv._zz_171_[0]
.sym 123145 VexRiscv._zz_171_[1]
.sym 123146 VexRiscv._zz_152_[12]
.sym 123147 VexRiscv.CsrPlugin_mepc[12]
.sym 123148 $abc$38792$n4201_1
.sym 123149 $abc$38792$n4253_1
.sym 123151 $abc$38792$n4202_1
.sym 123152 VexRiscv._zz_288_[0]
.sym 123153 VexRiscv._zz_288_[1]
.sym 123155 $abc$38792$n4292_1
.sym 123156 VexRiscv._zz_171_[0]
.sym 123157 VexRiscv._zz_171_[1]
.sym 123158 VexRiscv._zz_152_[25]
.sym 123159 VexRiscv._zz_288_[10]
.sym 123160 $abc$38792$n3714
.sym 123163 $abc$38792$n4247_1
.sym 123164 VexRiscv._zz_171_[0]
.sym 123165 VexRiscv._zz_171_[1]
.sym 123166 VexRiscv._zz_152_[11]
.sym 123167 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 123168 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 123169 VexRiscv.CsrPlugin_hadException
.sym 123171 VexRiscv._zz_288_[1]
.sym 123172 VexRiscv._zz_288_[0]
.sym 123173 $abc$38792$n4202_1
.sym 123175 $abc$38792$n4201_1
.sym 123176 VexRiscv.CsrPlugin_mepc[1]
.sym 123179 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 123183 VexRiscv.CsrPlugin_mepc[25]
.sym 123184 VexRiscv.lastStagePc[25]
.sym 123185 $abc$38792$n2482
.sym 123187 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 123191 VexRiscv._zz_337_
.sym 123195 VexRiscv.CsrPlugin_mepc[23]
.sym 123196 $abc$38792$n4201_1
.sym 123197 $abc$38792$n3713_1
.sym 123198 VexRiscv._zz_201_[23]
.sym 123199 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 123203 $abc$38792$n3713_1
.sym 123204 $abc$38792$n3718
.sym 123205 $abc$38792$n3812
.sym 123207 $abc$38792$n4404
.sym 123208 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 123209 $abc$38792$n4353
.sym 123211 VexRiscv.CsrPlugin_mepc[4]
.sym 123212 VexRiscv.lastStagePc[4]
.sym 123213 $abc$38792$n2482
.sym 123215 VexRiscv._zz_201_[1]
.sym 123216 VexRiscv.externalInterruptArray_regNext[1]
.sym 123217 VexRiscv._zz_201_[0]
.sym 123218 VexRiscv.externalInterruptArray_regNext[0]
.sym 123219 $abc$38792$n4362
.sym 123220 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 123221 $abc$38792$n4353
.sym 123223 VexRiscv.externalInterruptArray_regNext[1]
.sym 123224 VexRiscv._zz_288_[10]
.sym 123225 VexRiscv._zz_201_[1]
.sym 123226 $abc$38792$n3714
.sym 123227 $abc$38792$n4392
.sym 123228 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 123229 $abc$38792$n4353
.sym 123231 VexRiscv.CsrPlugin_mtval[1]
.sym 123232 $abc$38792$n4203_1
.sym 123233 $abc$38792$n4210_1
.sym 123234 $abc$38792$n4209_1
.sym 123235 VexRiscv.CsrPlugin_mepc[19]
.sym 123236 VexRiscv.lastStagePc[19]
.sym 123237 $abc$38792$n2482
.sym 123239 $abc$38792$n4378_1
.sym 123240 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 123241 $abc$38792$n4353
.sym 123243 VexRiscv.CsrPlugin_mepc[2]
.sym 123244 VexRiscv.lastStagePc[2]
.sym 123245 $abc$38792$n2482
.sym 123247 $abc$38792$n4374
.sym 123248 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 123249 $abc$38792$n4353
.sym 123251 $abc$38792$n4222_1
.sym 123252 VexRiscv._zz_201_[11]
.sym 123253 $abc$38792$n4201_1
.sym 123254 VexRiscv.CsrPlugin_mepc[11]
.sym 123255 $abc$38792$n4400
.sym 123256 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 123257 $abc$38792$n4353
.sym 123259 VexRiscv.CsrPlugin_mepc[12]
.sym 123260 VexRiscv.lastStagePc[12]
.sym 123261 $abc$38792$n2482
.sym 123263 $abc$38792$n4358
.sym 123264 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 123265 $abc$38792$n4353
.sym 123267 VexRiscv.CsrPlugin_mepc[23]
.sym 123268 VexRiscv.lastStagePc[23]
.sym 123269 $abc$38792$n2482
.sym 123271 $abc$38792$n3398_1
.sym 123272 $abc$38792$n3400_1
.sym 123273 $abc$38792$n3721_1
.sym 123275 $abc$38792$n3396_1
.sym 123276 $abc$38792$n3398_1
.sym 123277 $abc$38792$n3400_1
.sym 123279 VexRiscv.CsrPlugin_mip_MEIP
.sym 123280 $abc$38792$n213
.sym 123281 $abc$38792$n4249_1
.sym 123283 VexRiscv.CsrPlugin_mip_MEIP
.sym 123284 VexRiscv.CsrPlugin_mie_MEIE
.sym 123287 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 123288 $abc$38792$n4218_1
.sym 123289 $abc$38792$n4248_1
.sym 123290 $abc$38792$n4250_1
.sym 123291 VexRiscv._zz_288_[1]
.sym 123292 $abc$38792$n3721_1
.sym 123293 VexRiscv._zz_288_[0]
.sym 123294 $abc$38792$n3398_1
.sym 123295 VexRiscv._zz_189_
.sym 123299 VexRiscv.CsrPlugin_mtval[12]
.sym 123300 $abc$38792$n4203_1
.sym 123301 $abc$38792$n4254_1
.sym 123303 $abc$38792$n3720
.sym 123304 VexRiscv.CsrPlugin_mie_MSIE
.sym 123307 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 123308 $abc$38792$n4218_1
.sym 123309 $abc$38792$n4222_1
.sym 123310 VexRiscv._zz_201_[7]
.sym 123311 VexRiscv.CsrPlugin_mie_MEIE
.sym 123312 $abc$38792$n3720
.sym 123313 $abc$38792$n4203_1
.sym 123314 VexRiscv.CsrPlugin_mtval[11]
.sym 123315 VexRiscv.CsrPlugin_mtval[3]
.sym 123316 $abc$38792$n4203_1
.sym 123317 $abc$38792$n4220_1
.sym 123318 $abc$38792$n4221_1
.sym 123319 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 123320 $abc$38792$n4218_1
.sym 123321 $abc$38792$n4222_1
.sym 123322 VexRiscv._zz_201_[12]
.sym 123323 $abc$38792$n4222_1
.sym 123324 VexRiscv._zz_201_[3]
.sym 123325 $abc$38792$n213
.sym 123326 VexRiscv.CsrPlugin_mip_MSIP
.sym 123327 VexRiscv._zz_337_
.sym 123328 $abc$38792$n3718
.sym 123331 VexRiscv.CsrPlugin_mip_MSIP
.sym 123332 VexRiscv.CsrPlugin_mie_MSIE
.sym 123333 VexRiscv._zz_189_
.sym 123334 VexRiscv.CsrPlugin_mstatus_MIE
.sym 123335 VexRiscv._zz_337_
.sym 123339 $abc$38792$n3718
.sym 123340 $abc$38792$n4218_1
.sym 123343 sys_rst
.sym 123344 basesoc_uart_tx_fifo_do_read
.sym 123347 $abc$38792$n2482
.sym 123348 VexRiscv.CsrPlugin_mstatus_MIE
.sym 123349 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 123350 $abc$38792$n3935
.sym 123351 $abc$38792$n3720
.sym 123352 $abc$38792$n3718
.sym 123353 $abc$38792$n3812
.sym 123355 VexRiscv._zz_339_
.sym 123359 VexRiscv._zz_336_
.sym 123367 $abc$38792$n2482
.sym 123368 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 123371 $abc$38792$n3935
.sym 123372 $abc$38792$n4339_1
.sym 123373 VexRiscv._zz_336_
.sym 123374 $abc$38792$n4336_1
.sym 123375 $abc$38792$n4335
.sym 123376 VexRiscv._zz_337_
.sym 123377 $abc$38792$n4336_1
.sym 123379 $abc$38792$n4343
.sym 123380 $abc$38792$n3935
.sym 123381 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 123382 $abc$38792$n4336_1
.sym 123383 $abc$38792$n2482
.sym 123384 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 123387 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 123388 VexRiscv.CsrPlugin_mstatus_MIE
.sym 123389 $abc$38792$n2482
.sym 123391 $abc$38792$n4341
.sym 123392 $abc$38792$n3935
.sym 123393 VexRiscv._zz_339_
.sym 123394 $abc$38792$n4336_1
.sym 123395 VexRiscv._zz_35_[22]
.sym 123399 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 123427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 123439 VexRiscv._zz_79_[19]
.sym 123447 VexRiscv._zz_79_[22]
.sym 123487 $PACKER_VCC_NET
.sym 123504 VexRiscv._zz_321_
.sym 123505 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 123515 $abc$38792$n149
.sym 123516 $abc$38792$n4320
.sym 123517 $abc$38792$n3783
.sym 123559 spram_dataout11[9]
.sym 123560 spram_dataout01[9]
.sym 123561 $abc$38792$n4898_1
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout11[0]
.sym 123564 spram_dataout01[0]
.sym 123565 $abc$38792$n4898_1
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout11[3]
.sym 123568 spram_dataout01[3]
.sym 123569 $abc$38792$n4898_1
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout11[10]
.sym 123572 spram_dataout01[10]
.sym 123573 $abc$38792$n4898_1
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout11[13]
.sym 123576 spram_dataout01[13]
.sym 123577 $abc$38792$n4898_1
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout11[2]
.sym 123580 spram_dataout01[2]
.sym 123581 $abc$38792$n4898_1
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout11[8]
.sym 123584 spram_dataout01[8]
.sym 123585 $abc$38792$n4898_1
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout11[5]
.sym 123588 spram_dataout01[5]
.sym 123589 $abc$38792$n4898_1
.sym 123590 slave_sel_r[2]
.sym 123591 $abc$38792$n4898_1
.sym 123592 array_muxed1[30]
.sym 123595 $abc$38792$n5346
.sym 123596 $abc$38792$n4898_1
.sym 123599 $abc$38792$n4898_1
.sym 123600 array_muxed1[30]
.sym 123603 spram_dataout11[12]
.sym 123604 spram_dataout01[12]
.sym 123605 $abc$38792$n4898_1
.sym 123606 slave_sel_r[2]
.sym 123607 $abc$38792$n4898_1
.sym 123608 array_muxed1[22]
.sym 123611 $abc$38792$n5346
.sym 123612 $abc$38792$n4898_1
.sym 123615 spram_dataout11[11]
.sym 123616 spram_dataout01[11]
.sym 123617 $abc$38792$n4898_1
.sym 123618 slave_sel_r[2]
.sym 123619 $abc$38792$n4898_1
.sym 123620 array_muxed1[22]
.sym 123623 $abc$38792$n4898_1
.sym 123624 array_muxed1[25]
.sym 123627 $abc$38792$n4898_1
.sym 123628 array_muxed1[28]
.sym 123631 $abc$38792$n4898_1
.sym 123632 array_muxed1[28]
.sym 123635 $abc$38792$n4898_1
.sym 123636 array_muxed1[26]
.sym 123639 $abc$38792$n4898_1
.sym 123640 array_muxed1[17]
.sym 123643 $abc$38792$n4898_1
.sym 123644 array_muxed1[26]
.sym 123647 $abc$38792$n4898_1
.sym 123648 array_muxed1[17]
.sym 123651 $abc$38792$n4898_1
.sym 123652 array_muxed1[25]
.sym 123663 basesoc_uart_eventmanager_status_w[0]
.sym 123743 $PACKER_GND_NET
.sym 123767 sys_rst
.sym 123768 basesoc_uart_tx_fifo_wrport_we
.sym 123769 basesoc_uart_tx_fifo_level0[0]
.sym 123770 basesoc_uart_tx_fifo_do_read
.sym 123771 basesoc_uart_tx_fifo_level0[1]
.sym 123787 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 123791 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 123795 VexRiscv._zz_336_
.sym 123803 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 123820 $PACKER_VCC_NET
.sym 123821 basesoc_uart_tx_fifo_level0[0]
.sym 123828 basesoc_uart_tx_fifo_level0[0]
.sym 123830 $PACKER_VCC_NET
.sym 123831 $abc$38792$n5810
.sym 123832 $abc$38792$n5811
.sym 123833 basesoc_uart_tx_fifo_wrport_we
.sym 123855 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 123859 sys_rst
.sym 123860 basesoc_uart_tx_fifo_wrport_we
.sym 123861 basesoc_uart_tx_fifo_do_read
.sym 123867 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 123875 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 123880 basesoc_uart_tx_fifo_level0[0]
.sym 123884 basesoc_uart_tx_fifo_level0[1]
.sym 123885 $PACKER_VCC_NET
.sym 123888 basesoc_uart_tx_fifo_level0[2]
.sym 123889 $PACKER_VCC_NET
.sym 123890 $auto$alumacc.cc:474:replace_alu$3849.C[2]
.sym 123892 basesoc_uart_tx_fifo_level0[3]
.sym 123893 $PACKER_VCC_NET
.sym 123894 $auto$alumacc.cc:474:replace_alu$3849.C[3]
.sym 123896 basesoc_uart_tx_fifo_level0[4]
.sym 123897 $PACKER_VCC_NET
.sym 123898 $auto$alumacc.cc:474:replace_alu$3849.C[4]
.sym 123899 $abc$38792$n5813
.sym 123900 $abc$38792$n5814
.sym 123901 basesoc_uart_tx_fifo_wrport_we
.sym 123903 $abc$38792$n5819
.sym 123904 $abc$38792$n5820
.sym 123905 basesoc_uart_tx_fifo_wrport_we
.sym 123907 $abc$38792$n5816
.sym 123908 $abc$38792$n5817
.sym 123909 basesoc_uart_tx_fifo_wrport_we
.sym 123912 basesoc_uart_tx_fifo_level0[0]
.sym 123917 basesoc_uart_tx_fifo_level0[1]
.sym 123921 basesoc_uart_tx_fifo_level0[2]
.sym 123922 $auto$alumacc.cc:474:replace_alu$3900.C[2]
.sym 123925 basesoc_uart_tx_fifo_level0[3]
.sym 123926 $auto$alumacc.cc:474:replace_alu$3900.C[3]
.sym 123929 basesoc_uart_tx_fifo_level0[4]
.sym 123930 $auto$alumacc.cc:474:replace_alu$3900.C[4]
.sym 123935 $abc$38792$n3617_1
.sym 123936 basesoc_uart_tx_fifo_level0[4]
.sym 123939 basesoc_uart_tx_fifo_level0[0]
.sym 123940 basesoc_uart_tx_fifo_level0[1]
.sym 123941 basesoc_uart_tx_fifo_level0[2]
.sym 123942 basesoc_uart_tx_fifo_level0[3]
.sym 123951 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 123955 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 123971 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 123975 $abc$38792$n4414
.sym 123976 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 123977 $abc$38792$n4353
.sym 123979 VexRiscv.CsrPlugin_mtval[8]
.sym 123980 $abc$38792$n4203_1
.sym 123981 $abc$38792$n4239_1
.sym 123983 VexRiscv.CsrPlugin_mepc[8]
.sym 123984 VexRiscv.lastStagePc[8]
.sym 123985 $abc$38792$n2482
.sym 123991 $abc$38792$n4370
.sym 123992 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 123993 $abc$38792$n4353
.sym 123999 VexRiscv.CsrPlugin_mepc[30]
.sym 124000 VexRiscv.lastStagePc[30]
.sym 124001 $abc$38792$n2482
.sym 124003 VexRiscv.CsrPlugin_mepc[8]
.sym 124004 $abc$38792$n4201_1
.sym 124005 $abc$38792$n3713_1
.sym 124006 VexRiscv._zz_201_[8]
.sym 124007 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 124011 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 124012 VexRiscv.CsrPlugin_mepc[30]
.sym 124013 $abc$38792$n3935
.sym 124019 VexRiscv.CsrPlugin_mepc[30]
.sym 124020 $abc$38792$n4201_1
.sym 124021 $abc$38792$n3713_1
.sym 124022 VexRiscv._zz_201_[30]
.sym 124023 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 124027 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 124035 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 124055 $abc$38792$n110
.sym 124115 VexRiscv.CsrPlugin_mtval[25]
.sym 124116 $abc$38792$n4203_1
.sym 124117 $abc$38792$n4293_1
.sym 124119 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 124135 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 124139 $abc$38792$n4201_1
.sym 124140 $abc$38792$n3718
.sym 124147 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 124151 VexRiscv.CsrPlugin_mepc[25]
.sym 124152 $abc$38792$n4201_1
.sym 124153 $abc$38792$n3713_1
.sym 124154 VexRiscv._zz_201_[25]
.sym 124155 VexRiscv.CsrPlugin_mepc[2]
.sym 124156 $abc$38792$n4201_1
.sym 124157 $abc$38792$n3713_1
.sym 124158 VexRiscv._zz_201_[2]
.sym 124171 $abc$38792$n4441_1
.sym 124172 $abc$38792$n4442
.sym 124183 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 124184 VexRiscv.CsrPlugin_mepc[2]
.sym 124185 $abc$38792$n3935
.sym 124187 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 124188 VexRiscv.CsrPlugin_mepc[25]
.sym 124189 $abc$38792$n3935
.sym 124195 $abc$38792$n4492
.sym 124196 $abc$38792$n4493_1
.sym 124199 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 124223 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 124227 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 124235 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 124259 $abc$38792$n3750
.sym 124260 $abc$38792$n3718
.sym 124275 basesoc_uart_phy_sink_ready
.sym 124276 basesoc_uart_phy_sink_valid
.sym 124277 basesoc_uart_tx_fifo_level0[4]
.sym 124278 $abc$38792$n3617_1
.sym 124279 VexRiscv._zz_336_
.sym 124287 VexRiscv._zz_339_
.sym 124291 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 124295 basesoc_uart_tx_fifo_do_read
.sym 124296 basesoc_uart_tx_fifo_consume[0]
.sym 124297 sys_rst
.sym 124323 basesoc_uart_tx_fifo_consume[1]
.sym 124327 $abc$38792$n2251
.sym 124328 basesoc_uart_phy_sink_ready
.sym 124351 basesoc_uart_tx_fifo_do_read
.sym 124368 $PACKER_VCC_NET
.sym 124369 basesoc_uart_tx_fifo_consume[0]
