axi_full_v1_0_M00_AXI.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v,incdir="../../../../project_1.srcs/sources_1/ip/axi_full_0/drivers/axi_full_v1_0/src"
axi_full_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v,incdir="../../../../project_1.srcs/sources_1/ip/axi_full_0/drivers/axi_full_v1_0/src"
axi_full_v1_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v,incdir="../../../../project_1.srcs/sources_1/ip/axi_full_0/drivers/axi_full_v1_0/src"
axi_full_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v,incdir="../../../../project_1.srcs/sources_1/ip/axi_full_0/drivers/axi_full_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
