// Seed: 4037029336
module module_0 (
    input uwire id_0,
    output wand id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    output tri id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    input tri1 id_9
);
  logic id_11 = id_2;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    output wire id_11,
    output supply0 id_12,
    input wand id_13,
    output tri id_14
);
  wire [1 : -1] id_16;
  assign id_14 = -1;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2,
      id_5,
      id_5,
      id_1,
      id_11,
      id_4,
      id_14,
      id_3
  );
endmodule
