set_max_delay 4.0 -rise -fall -from [get_ports clk2] -fall_from core_clock -through pin2 -rise_through [get_pins flop_Q] -to [get_clocks {core_clk}] -rise_to * -fall_to [get_ports clk*] -probe -reset_path
