#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26b4120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26b42b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x26c2680 .functor NOT 1, L_0x26ef180, C4<0>, C4<0>, C4<0>;
L_0x26eeee0 .functor XOR 1, L_0x26eed80, L_0x26eee40, C4<0>, C4<0>;
L_0x26ef070 .functor XOR 1, L_0x26eeee0, L_0x26eefa0, C4<0>, C4<0>;
v0x26e9c30_0 .net *"_ivl_10", 0 0, L_0x26eefa0;  1 drivers
v0x26e9d30_0 .net *"_ivl_12", 0 0, L_0x26ef070;  1 drivers
v0x26e9e10_0 .net *"_ivl_2", 0 0, L_0x26eb990;  1 drivers
v0x26e9ed0_0 .net *"_ivl_4", 0 0, L_0x26eed80;  1 drivers
v0x26e9fb0_0 .net *"_ivl_6", 0 0, L_0x26eee40;  1 drivers
v0x26ea0e0_0 .net *"_ivl_8", 0 0, L_0x26eeee0;  1 drivers
v0x26ea1c0_0 .net "a", 0 0, v0x26e5cf0_0;  1 drivers
v0x26ea260_0 .net "b", 0 0, v0x26e5d90_0;  1 drivers
v0x26ea300_0 .net "c", 0 0, v0x26e5e30_0;  1 drivers
v0x26ea3a0_0 .var "clk", 0 0;
v0x26ea440_0 .net "d", 0 0, v0x26e5f70_0;  1 drivers
v0x26ea4e0_0 .net "q_dut", 0 0, L_0x26eec20;  1 drivers
v0x26ea580_0 .net "q_ref", 0 0, L_0x269fea0;  1 drivers
v0x26ea620_0 .var/2u "stats1", 159 0;
v0x26ea6c0_0 .var/2u "strobe", 0 0;
v0x26ea760_0 .net "tb_match", 0 0, L_0x26ef180;  1 drivers
v0x26ea820_0 .net "tb_mismatch", 0 0, L_0x26c2680;  1 drivers
v0x26ea8e0_0 .net "wavedrom_enable", 0 0, v0x26e6060_0;  1 drivers
v0x26ea980_0 .net "wavedrom_title", 511 0, v0x26e6100_0;  1 drivers
L_0x26eb990 .concat [ 1 0 0 0], L_0x269fea0;
L_0x26eed80 .concat [ 1 0 0 0], L_0x269fea0;
L_0x26eee40 .concat [ 1 0 0 0], L_0x26eec20;
L_0x26eefa0 .concat [ 1 0 0 0], L_0x269fea0;
L_0x26ef180 .cmp/eeq 1, L_0x26eb990, L_0x26ef070;
S_0x26b4440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26b42b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x269fea0 .functor OR 1, v0x26e5e30_0, v0x26e5d90_0, C4<0>, C4<0>;
v0x26c28f0_0 .net "a", 0 0, v0x26e5cf0_0;  alias, 1 drivers
v0x26c2990_0 .net "b", 0 0, v0x26e5d90_0;  alias, 1 drivers
v0x269fff0_0 .net "c", 0 0, v0x26e5e30_0;  alias, 1 drivers
v0x26a0090_0 .net "d", 0 0, v0x26e5f70_0;  alias, 1 drivers
v0x26e52f0_0 .net "q", 0 0, L_0x269fea0;  alias, 1 drivers
S_0x26e54a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26b42b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x26e5cf0_0 .var "a", 0 0;
v0x26e5d90_0 .var "b", 0 0;
v0x26e5e30_0 .var "c", 0 0;
v0x26e5ed0_0 .net "clk", 0 0, v0x26ea3a0_0;  1 drivers
v0x26e5f70_0 .var "d", 0 0;
v0x26e6060_0 .var "wavedrom_enable", 0 0;
v0x26e6100_0 .var "wavedrom_title", 511 0;
E_0x26af280/0 .event negedge, v0x26e5ed0_0;
E_0x26af280/1 .event posedge, v0x26e5ed0_0;
E_0x26af280 .event/or E_0x26af280/0, E_0x26af280/1;
E_0x26af4d0 .event posedge, v0x26e5ed0_0;
E_0x26989f0 .event negedge, v0x26e5ed0_0;
S_0x26e57f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x26e54a0;
 .timescale -12 -12;
v0x26e59f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26e5af0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x26e54a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26e6260 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26b42b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26b4ba0 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26c26f0 .functor NOT 1, v0x26e5d90_0, C4<0>, C4<0>, C4<0>;
L_0x26eac30 .functor AND 1, L_0x26b4ba0, L_0x26c26f0, C4<1>, C4<1>;
L_0x26eacd0 .functor NOT 1, v0x26e5e30_0, C4<0>, C4<0>, C4<0>;
L_0x26ead70 .functor AND 1, L_0x26eac30, L_0x26eacd0, C4<1>, C4<1>;
L_0x26eae30 .functor NOT 1, v0x26e5f70_0, C4<0>, C4<0>, C4<0>;
L_0x26eaf70 .functor AND 1, L_0x26ead70, L_0x26eae30, C4<1>, C4<1>;
L_0x26eb030 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26eb0f0 .functor NOT 1, v0x26e5d90_0, C4<0>, C4<0>, C4<0>;
L_0x26eb160 .functor AND 1, L_0x26eb030, L_0x26eb0f0, C4<1>, C4<1>;
L_0x26eb2d0 .functor NOT 1, v0x26e5e30_0, C4<0>, C4<0>, C4<0>;
L_0x26eb340 .functor AND 1, L_0x26eb160, L_0x26eb2d0, C4<1>, C4<1>;
L_0x26eb470 .functor AND 1, L_0x26eb340, v0x26e5f70_0, C4<1>, C4<1>;
L_0x26eb530 .functor OR 1, L_0x26eaf70, L_0x26eb470, C4<0>, C4<0>;
L_0x26eb400 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26eb6c0 .functor NOT 1, v0x26e5d90_0, C4<0>, C4<0>, C4<0>;
L_0x26eb7c0 .functor AND 1, L_0x26eb400, L_0x26eb6c0, C4<1>, C4<1>;
L_0x26eb8d0 .functor AND 1, L_0x26eb7c0, v0x26e5e30_0, C4<1>, C4<1>;
L_0x26eba30 .functor NOT 1, v0x26e5f70_0, C4<0>, C4<0>, C4<0>;
L_0x26ebaa0 .functor AND 1, L_0x26eb8d0, L_0x26eba30, C4<1>, C4<1>;
L_0x26ebc60 .functor OR 1, L_0x26eb530, L_0x26ebaa0, C4<0>, C4<0>;
L_0x26ebd70 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26ebea0 .functor NOT 1, v0x26e5d90_0, C4<0>, C4<0>, C4<0>;
L_0x26ec020 .functor AND 1, L_0x26ebd70, L_0x26ebea0, C4<1>, C4<1>;
L_0x26ec200 .functor AND 1, L_0x26ec020, v0x26e5e30_0, C4<1>, C4<1>;
L_0x26ec3d0 .functor AND 1, L_0x26ec200, v0x26e5f70_0, C4<1>, C4<1>;
L_0x26ec570 .functor OR 1, L_0x26ebc60, L_0x26ec3d0, C4<0>, C4<0>;
L_0x26ec680 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26ec8f0 .functor AND 1, L_0x26ec680, v0x26e5d90_0, C4<1>, C4<1>;
L_0x26ec9b0 .functor NOT 1, v0x26e5e30_0, C4<0>, C4<0>, C4<0>;
L_0x26ecb20 .functor AND 1, L_0x26ec8f0, L_0x26ec9b0, C4<1>, C4<1>;
L_0x26ecc30 .functor NOT 1, v0x26e5f70_0, C4<0>, C4<0>, C4<0>;
L_0x26ecec0 .functor AND 1, L_0x26ecb20, L_0x26ecc30, C4<1>, C4<1>;
L_0x26ecfd0 .functor OR 1, L_0x26ec570, L_0x26ecec0, C4<0>, C4<0>;
L_0x26ed200 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26ed270 .functor AND 1, L_0x26ed200, v0x26e5d90_0, C4<1>, C4<1>;
L_0x26ed460 .functor NOT 1, v0x26e5e30_0, C4<0>, C4<0>, C4<0>;
L_0x26ed4d0 .functor AND 1, L_0x26ed270, L_0x26ed460, C4<1>, C4<1>;
L_0x26ed720 .functor AND 1, L_0x26ed4d0, v0x26e5f70_0, C4<1>, C4<1>;
L_0x26ed7e0 .functor OR 1, L_0x26ecfd0, L_0x26ed720, C4<0>, C4<0>;
L_0x26eda40 .functor NOT 1, v0x26e5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x26edab0 .functor AND 1, L_0x26eda40, v0x26e5d90_0, C4<1>, C4<1>;
L_0x26edcd0 .functor AND 1, L_0x26edab0, v0x26e5e30_0, C4<1>, C4<1>;
L_0x26edd90 .functor NOT 1, v0x26e5f70_0, C4<0>, C4<0>, C4<0>;
L_0x26edf70 .functor AND 1, L_0x26edcd0, L_0x26edd90, C4<1>, C4<1>;
L_0x26ee080 .functor OR 1, L_0x26ed7e0, L_0x26edf70, C4<0>, C4<0>;
L_0x26ee310 .functor NOT 1, v0x26e5d90_0, C4<0>, C4<0>, C4<0>;
L_0x26ee380 .functor AND 1, v0x26e5cf0_0, L_0x26ee310, C4<1>, C4<1>;
L_0x26ee5d0 .functor NOT 1, v0x26e5e30_0, C4<0>, C4<0>, C4<0>;
L_0x26ee640 .functor AND 1, L_0x26ee380, L_0x26ee5d0, C4<1>, C4<1>;
L_0x26ee8f0 .functor NOT 1, v0x26e5f70_0, C4<0>, C4<0>, C4<0>;
L_0x26ee960 .functor AND 1, L_0x26ee640, L_0x26ee8f0, C4<1>, C4<1>;
L_0x26eec20 .functor OR 1, L_0x26ee080, L_0x26ee960, C4<0>, C4<0>;
v0x26e6550_0 .net *"_ivl_0", 0 0, L_0x26b4ba0;  1 drivers
v0x26e6630_0 .net *"_ivl_10", 0 0, L_0x26eae30;  1 drivers
v0x26e6710_0 .net *"_ivl_100", 0 0, L_0x26ee8f0;  1 drivers
v0x26e6800_0 .net *"_ivl_102", 0 0, L_0x26ee960;  1 drivers
v0x26e68e0_0 .net *"_ivl_12", 0 0, L_0x26eaf70;  1 drivers
v0x26e6a10_0 .net *"_ivl_14", 0 0, L_0x26eb030;  1 drivers
v0x26e6af0_0 .net *"_ivl_16", 0 0, L_0x26eb0f0;  1 drivers
v0x26e6bd0_0 .net *"_ivl_18", 0 0, L_0x26eb160;  1 drivers
v0x26e6cb0_0 .net *"_ivl_2", 0 0, L_0x26c26f0;  1 drivers
v0x26e6d90_0 .net *"_ivl_20", 0 0, L_0x26eb2d0;  1 drivers
v0x26e6e70_0 .net *"_ivl_22", 0 0, L_0x26eb340;  1 drivers
v0x26e6f50_0 .net *"_ivl_24", 0 0, L_0x26eb470;  1 drivers
v0x26e7030_0 .net *"_ivl_26", 0 0, L_0x26eb530;  1 drivers
v0x26e7110_0 .net *"_ivl_28", 0 0, L_0x26eb400;  1 drivers
v0x26e71f0_0 .net *"_ivl_30", 0 0, L_0x26eb6c0;  1 drivers
v0x26e72d0_0 .net *"_ivl_32", 0 0, L_0x26eb7c0;  1 drivers
v0x26e73b0_0 .net *"_ivl_34", 0 0, L_0x26eb8d0;  1 drivers
v0x26e7490_0 .net *"_ivl_36", 0 0, L_0x26eba30;  1 drivers
v0x26e7570_0 .net *"_ivl_38", 0 0, L_0x26ebaa0;  1 drivers
v0x26e7650_0 .net *"_ivl_4", 0 0, L_0x26eac30;  1 drivers
v0x26e7730_0 .net *"_ivl_40", 0 0, L_0x26ebc60;  1 drivers
v0x26e7810_0 .net *"_ivl_42", 0 0, L_0x26ebd70;  1 drivers
v0x26e78f0_0 .net *"_ivl_44", 0 0, L_0x26ebea0;  1 drivers
v0x26e79d0_0 .net *"_ivl_46", 0 0, L_0x26ec020;  1 drivers
v0x26e7ab0_0 .net *"_ivl_48", 0 0, L_0x26ec200;  1 drivers
v0x26e7b90_0 .net *"_ivl_50", 0 0, L_0x26ec3d0;  1 drivers
v0x26e7c70_0 .net *"_ivl_52", 0 0, L_0x26ec570;  1 drivers
v0x26e7d50_0 .net *"_ivl_54", 0 0, L_0x26ec680;  1 drivers
v0x26e7e30_0 .net *"_ivl_56", 0 0, L_0x26ec8f0;  1 drivers
v0x26e7f10_0 .net *"_ivl_58", 0 0, L_0x26ec9b0;  1 drivers
v0x26e7ff0_0 .net *"_ivl_6", 0 0, L_0x26eacd0;  1 drivers
v0x26e80d0_0 .net *"_ivl_60", 0 0, L_0x26ecb20;  1 drivers
v0x26e81b0_0 .net *"_ivl_62", 0 0, L_0x26ecc30;  1 drivers
v0x26e84a0_0 .net *"_ivl_64", 0 0, L_0x26ecec0;  1 drivers
v0x26e8580_0 .net *"_ivl_66", 0 0, L_0x26ecfd0;  1 drivers
v0x26e8660_0 .net *"_ivl_68", 0 0, L_0x26ed200;  1 drivers
v0x26e8740_0 .net *"_ivl_70", 0 0, L_0x26ed270;  1 drivers
v0x26e8820_0 .net *"_ivl_72", 0 0, L_0x26ed460;  1 drivers
v0x26e8900_0 .net *"_ivl_74", 0 0, L_0x26ed4d0;  1 drivers
v0x26e89e0_0 .net *"_ivl_76", 0 0, L_0x26ed720;  1 drivers
v0x26e8ac0_0 .net *"_ivl_78", 0 0, L_0x26ed7e0;  1 drivers
v0x26e8ba0_0 .net *"_ivl_8", 0 0, L_0x26ead70;  1 drivers
v0x26e8c80_0 .net *"_ivl_80", 0 0, L_0x26eda40;  1 drivers
v0x26e8d60_0 .net *"_ivl_82", 0 0, L_0x26edab0;  1 drivers
v0x26e8e40_0 .net *"_ivl_84", 0 0, L_0x26edcd0;  1 drivers
v0x26e8f20_0 .net *"_ivl_86", 0 0, L_0x26edd90;  1 drivers
v0x26e9000_0 .net *"_ivl_88", 0 0, L_0x26edf70;  1 drivers
v0x26e90e0_0 .net *"_ivl_90", 0 0, L_0x26ee080;  1 drivers
v0x26e91c0_0 .net *"_ivl_92", 0 0, L_0x26ee310;  1 drivers
v0x26e92a0_0 .net *"_ivl_94", 0 0, L_0x26ee380;  1 drivers
v0x26e9380_0 .net *"_ivl_96", 0 0, L_0x26ee5d0;  1 drivers
v0x26e9460_0 .net *"_ivl_98", 0 0, L_0x26ee640;  1 drivers
v0x26e9540_0 .net "a", 0 0, v0x26e5cf0_0;  alias, 1 drivers
v0x26e95e0_0 .net "b", 0 0, v0x26e5d90_0;  alias, 1 drivers
v0x26e96d0_0 .net "c", 0 0, v0x26e5e30_0;  alias, 1 drivers
v0x26e97c0_0 .net "d", 0 0, v0x26e5f70_0;  alias, 1 drivers
v0x26e98b0_0 .net "q", 0 0, L_0x26eec20;  alias, 1 drivers
S_0x26e9a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26b42b0;
 .timescale -12 -12;
E_0x26af020 .event anyedge, v0x26ea6c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26ea6c0_0;
    %nor/r;
    %assign/vec4 v0x26ea6c0_0, 0;
    %wait E_0x26af020;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26e54a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e5f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5d90_0, 0;
    %assign/vec4 v0x26e5cf0_0, 0;
    %wait E_0x26989f0;
    %wait E_0x26af4d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e5f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5d90_0, 0;
    %assign/vec4 v0x26e5cf0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26af280;
    %load/vec4 v0x26e5cf0_0;
    %load/vec4 v0x26e5d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26e5e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26e5f70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26e5f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5d90_0, 0;
    %assign/vec4 v0x26e5cf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26e5af0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26af280;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x26e5f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26e5d90_0, 0;
    %assign/vec4 v0x26e5cf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26b42b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ea6c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26b42b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26ea3a0_0;
    %inv;
    %store/vec4 v0x26ea3a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26b42b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26e5ed0_0, v0x26ea820_0, v0x26ea1c0_0, v0x26ea260_0, v0x26ea300_0, v0x26ea440_0, v0x26ea580_0, v0x26ea4e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26b42b0;
T_7 ;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26b42b0;
T_8 ;
    %wait E_0x26af280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ea620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ea620_0, 4, 32;
    %load/vec4 v0x26ea760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ea620_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26ea620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ea620_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26ea580_0;
    %load/vec4 v0x26ea580_0;
    %load/vec4 v0x26ea4e0_0;
    %xor;
    %load/vec4 v0x26ea580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ea620_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26ea620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26ea620_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit4/iter0/response1/top_module.sv";
