/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkFPU.h"


/* Literal declarations */
static unsigned int const UWide_literal_71_h2aaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									 2863311530u,
									 42u };
static tUWide const UWide_literal_71_h2aaaaaaaaaaaaaaaaa(71u,
							 UWide_literal_71_h2aaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_105_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_105_h0(105u, UWide_literal_105_h0_arr);
static unsigned int const UWide_literal_106_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_106_h0(106u, UWide_literal_106_h0_arr);
static unsigned int const UWide_literal_116_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_116_h0(116u, UWide_literal_116_h0_arr);
static unsigned int const UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										     2863311530u,
										     2863311530u,
										     699050u };
static tUWide const UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa(117u,
								     UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_116_h40000000000000000000000000000_arr[] = { 0u,
										     0u,
										     0u,
										     262144u };
static tUWide const UWide_literal_116_h40000000000000000000000000000(116u,
								     UWide_literal_116_h40000000000000000000000000000_arr);
static unsigned int const UWide_literal_70_h155555555555555540_arr[] = { 1431655744u,
									 1431655765u,
									 21u };
static tUWide const UWide_literal_70_h155555555555555540(70u,
							 UWide_literal_70_h155555555555555540_arr);
static unsigned int const UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											 2863311530u,
											 2863311530u,
											 178956970u,
											 2u };
static tUWide const UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(130u,
									 UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
													 2863311530u,
													 2863311530u,
													 178956970u,
													 2u,
													 4292870144u,
													 5u };
static tUWide const UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(195u,
											 UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										       2863311530u,
										       2863311530u,
										       178956970u,
										       0u };
static tUWide const UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(130u,
								       UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_2("Error: \"../src_Core/CPU/FPU.bsv\", line 153, column 15: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_getResFromPipe,\n  RL_getResFromPipe_1] and [RL_getResFromPipe_2] ) fired in the same clock\n  cycle.\n",
					 212u);
static std::string const __str_literal_1("Error: \"../src_Core/CPU/FPU.bsv\", line 153, column 15: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_getResFromPipe] and\n  [RL_getResFromPipe_1] ) fired in the same clock cycle.\n",
					 189u);


/* Constructor */
MOD_mkFPU::MOD_mkFPU(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_crg_done(simHdl, "crg_done", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_crg_done_1(simHdl, "crg_done_1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fpu_div_fOperands_S0(simHdl, "fpu_div_fOperands_S0", this, 131u, 1u, 0u, 1u),
    INST_fpu_div_fResult_S5(simHdl, "fpu_div_fResult_S5", this, 69u, 1u, 0u, 1u),
    INST_fpu_div_fState_S1(simHdl, "fpu_div_fState_S1", this, 319u, 1u, 0u, 1u),
    INST_fpu_div_fState_S2(simHdl, "fpu_div_fState_S2", this, 148u, 1u, 0u, 1u),
    INST_fpu_div_fState_S3(simHdl, "fpu_div_fState_S3", this, 195u, 1u, 0u, 1u),
    INST_fpu_div_fState_S4(simHdl, "fpu_div_fState_S4", this, 139u, 1u, 0u, 1u),
    INST_fpu_madd_fOperand_S0(simHdl, "fpu_madd_fOperand_S0", this, 196u, 1u, 0u, 1u),
    INST_fpu_madd_fProd_S2(simHdl, "fpu_madd_fProd_S2", this, 106u, 1u, 0u, 1u),
    INST_fpu_madd_fProd_S3(simHdl, "fpu_madd_fProd_S3", this, 106u, 1u, 0u, 1u),
    INST_fpu_madd_fResult_S9(simHdl, "fpu_madd_fResult_S9", this, 69u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S1(simHdl, "fpu_madd_fState_S1", this, 258u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S2(simHdl, "fpu_madd_fState_S2", this, 152u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S3(simHdl, "fpu_madd_fState_S3", this, 152u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S4(simHdl, "fpu_madd_fState_S4", this, 204u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S5(simHdl, "fpu_madd_fState_S5", this, 216u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S6(simHdl, "fpu_madd_fState_S6", this, 203u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S7(simHdl, "fpu_madd_fState_S7", this, 203u, 1u, 0u, 1u),
    INST_fpu_madd_fState_S8(simHdl, "fpu_madd_fState_S8", this, 141u, 1u, 0u, 1u),
    INST_fpu_sqr_fOperand_S0(simHdl, "fpu_sqr_fOperand_S0", this, 67u, 1u, 0u, 1u),
    INST_fpu_sqr_fResult_S5(simHdl, "fpu_sqr_fResult_S5", this, 69u, 1u, 0u, 1u),
    INST_fpu_sqr_fState_S1(simHdl, "fpu_sqr_fState_S1", this, 195u, 1u, 0u, 1u),
    INST_fpu_sqr_fState_S2(simHdl, "fpu_sqr_fState_S2", this, 137u, 1u, 0u, 1u),
    INST_fpu_sqr_fState_S3(simHdl, "fpu_sqr_fState_S3", this, 196u, 1u, 0u, 1u),
    INST_fpu_sqr_fState_S4(simHdl, "fpu_sqr_fState_S4", this, 139u, 1u, 0u, 1u),
    INST_iFifo(simHdl, "iFifo", this, 202u, 2u, (tUInt8)1u, 0u),
    INST_isDoubleFifo(simHdl, "isDoubleFifo", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_isNegateFifo(simHdl, "isNegateFifo", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_oFifo_rv(simHdl,
		  "oFifo_rv",
		  this,
		  71u,
		  bs_wide_tmp(71u).set_bits_in_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													   0u,
													   7u),
						    2u,
						    0u,
						    7u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(1u),
								       1u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(0u),
											  0u),
		  (tUInt8)0u),
    INST_resWire(simHdl, "resWire", this, 69u, (tUInt8)0u),
    INST_resetReqsF(simHdl, "resetReqsF", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_resetRspsF(simHdl, "resetRspsF", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_rg_b(simHdl, "rg_b", this, 116u),
    INST_rg_busy(simHdl, "rg_busy", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_busy_1(simHdl, "rg_busy_1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_d(simHdl, "rg_d", this, 58u),
    INST_rg_index(simHdl, "rg_index", this, 6u),
    INST_rg_index_1(simHdl, "rg_index_1", this, 6u),
    INST_rg_q(simHdl, "rg_q", this, 58u),
    INST_rg_r(simHdl, "rg_r", this, 116u),
    INST_rg_r_1(simHdl, "rg_r_1", this, 116u),
    INST_rg_res(simHdl, "rg_res", this, 117u),
    INST_rg_s(simHdl, "rg_s", this, 116u),
    INST_rmdFifo(simHdl, "rmdFifo", this, 3u, 2u, (tUInt8)1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_oFifo_rv_port1__read____d6708(71u),
    DEF_fpu_div_fState_S1_first____d450(319u),
    DEF_iFifo_first____d3018(202u),
    DEF_fpu_sqr_fState_S1_first____d1204(195u),
    DEF_fpu_div_fState_S2_first____d466(148u),
    DEF_fpu_sqr_fState_S2_first____d1339(137u),
    DEF_oFifo_rv_port0__read____d5331(71u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993(116u),
    DEF_b__h46732(116u),
    DEF_fpu_madd_fState_S1_first____d1927(258u),
    DEF_fpu_madd_fState_S5_first____d2544(216u),
    DEF_fpu_madd_fState_S4_first____d2495(204u),
    DEF_fpu_madd_fState_S7_first____d2584(203u),
    DEF_fpu_madd_fState_S6_first____d2574(203u),
    DEF_fpu_madd_fOperand_S0_first____d1782(196u),
    DEF_fpu_sqr_fState_S3_first____d1356(196u),
    DEF_fpu_div_fState_S3_first____d506(195u),
    DEF_fpu_madd_fState_S3_first____d1946(152u),
    DEF_fpu_madd_fState_S2_first____d1940(152u),
    DEF_fpu_madd_fState_S8_first____d2891(141u),
    DEF_fpu_sqr_fState_S4_first____d1666(139u),
    DEF_fpu_div_fState_S4_first____d862(139u),
    DEF_fpu_div_fOperands_S0_first____d36(131u),
    DEF_rg_res___d984(117u),
    DEF_rg_r_1___d999(116u),
    DEF_s__h46730(116u),
    DEF_b__h636(116u),
    DEF_v__h124169(106u),
    DEF_v__h123766(106u),
    DEF_fpu_madd_fResult_S9_first____d5323(69u),
    DEF_fpu_sqr_fResult_S5_first____d5327(69u),
    DEF_fpu_div_fResult_S5_first____d5325(69u),
    DEF_resWire_wget____d5342(69u),
    DEF_fpu_sqr_fOperand_S0_first____d1047(67u),
    DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931(152u),
    DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461(137u),
    DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336(137u),
    DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473(137u),
    DEF_x__h47186(116u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032(115u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008(116u),
    DEF_rg_r_1_BITS_115_TO_1___h47185(115u),
    DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27(115u),
    DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22(116u),
    DEF_rg_r_0_BITS_114_TO_0___d16(115u),
    DEF_value__h33398(114u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039(114u),
    DEF_rg_b_BITS_115_TO_2___h47131(114u),
    DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422(105u),
    DEF_sfdBC__h124371(106u),
    DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962(105u),
    DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961(106u),
    DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431(104u),
    DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430(106u),
    DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424(104u),
    DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575(89u),
    DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545(76u),
    DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496(74u),
    DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893(69u),
    DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668(69u),
    DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864(69u),
    DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585(65u),
    DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357(65u),
    DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536(65u),
    DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947(65u),
    DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477(65u),
    DEF_x__h93412(116u),
    DEF_value__h33878(116u),
    DEF_sfdin__h141985(106u),
    DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201(195u),
    DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061(195u),
    DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200(195u),
    DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072(195u),
    DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199(195u),
    DEF__885371657944020549648_CONCAT_DONTCARE___d1073(195u),
    DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198(195u),
    DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019(117u),
    DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018(117u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017(117u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015(117u),
    DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016(117u),
    DEF_x__h66123(116u),
    DEF_b___1__h84675(116u),
    DEF__theResult___snd_fst__h47121(116u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024(116u),
    DEF_s__h47251(116u),
    DEF__theResult___snd_snd__h47243(116u),
    DEF_r__h47290(116u),
    DEF_r__h47252(116u),
    DEF__theResult___snd_fst__h47031(116u),
    DEF_s__h47177(116u),
    DEF_x__h47298(116u),
    DEF__theResult___fst__h46990(116u),
    DEF_x__h47219(116u),
    DEF__theResult___snd_fst__h46992(116u),
    DEF_x__h47266(116u),
    DEF__theResult___snd_snd_snd__h46995(116u),
    DEF__theResult___fst__h47119(116u),
    DEF__theResult___snd_snd_snd__h47124(116u),
    DEF__theResult___snd_snd__h47168(116u),
    DEF_r__h47182(116u),
    DEF_r__h47178(116u),
    DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014(116u),
    DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013(116u),
    DEF_b__h47240(116u),
    DEF__theResult___snd_snd_snd__h47034(116u),
    DEF__theResult___fst__h47029(116u),
    DEF_b__h47127(116u),
    DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011(116u),
    DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012(116u),
    DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010(116u),
    DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32(116u),
    DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31(116u),
    DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29(116u),
    DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30(116u),
    DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474(116u),
    DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21(116u),
    DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19(116u),
    DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20(116u),
    DEF__theResult___snd__h142022(106u),
    DEF__theResult___snd__h142024(106u),
    DEF__theResult___snd__h142036(106u),
    DEF__theResult___snd__h142042(106u),
    DEF__theResult___snd__h142065(106u),
    DEF__theResult___snd__h142060(106u),
    DEF__theResult___snd__h142008(106u),
    DEF__theResult___fst__h125536(106u),
    DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013(69u),
    DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012(69u),
    DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974(69u),
    DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973(69u),
    DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778(69u),
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777(69u),
    DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537(65u),
    DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535(65u),
    DEF_x__h125605(106u),
    DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440(105u),
    DEF_sum__h47238(116u),
    DEF_sum__h47125(116u),
    DEF_sfdBC__h123258(106u),
    DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28(116u),
    DEF_b__h33920(116u),
    DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17(116u),
    DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447(319u),
    DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446(249u),
    DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921(258u),
    DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898(65u),
    DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920(184u),
    DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445(182u),
    DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540(216u),
    DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539(141u),
    DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491(204u),
    DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490(66u),
    DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580(203u),
    DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570(203u),
    DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548(70u),
    DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352(196u),
    DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319(196u),
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318(67u),
    DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197(125u),
    DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502(195u),
    DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919(119u),
    DEF_x__h32766(114u),
    DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463(148u),
    DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887(141u),
    DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886(67u),
    DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538(127u),
    DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858(139u),
    DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857(69u),
    DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662(139u),
    DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661(69u),
    DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320(131u),
    DEF__0_CONCAT_DONTCARE___d1211(117u),
    DEF_b__h33397(116u),
    DEF_s__h65878(116u),
    DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703(71u),
    DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590(65u),
    DEF__0_CONCAT_DONTCARE___d6707(71u),
    DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321(67u)
{
  PORT_server_core_request_put.setSize(202u);
  PORT_server_core_request_put.clear();
  PORT_server_core_response_get.setSize(70u);
  PORT_server_core_response_get.clear();
  symbol_count = 78u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkFPU::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_22", SYM_RULE);
  init_symbol(&symbols[1u], "crg_done", SYM_MODULE, &INST_crg_done);
  init_symbol(&symbols[2u], "crg_done_1", SYM_MODULE, &INST_crg_done_1);
  init_symbol(&symbols[3u], "fpu_div_fOperands_S0", SYM_MODULE, &INST_fpu_div_fOperands_S0);
  init_symbol(&symbols[4u], "fpu_div_fResult_S5", SYM_MODULE, &INST_fpu_div_fResult_S5);
  init_symbol(&symbols[5u], "fpu_div_fState_S1", SYM_MODULE, &INST_fpu_div_fState_S1);
  init_symbol(&symbols[6u], "fpu_div_fState_S2", SYM_MODULE, &INST_fpu_div_fState_S2);
  init_symbol(&symbols[7u], "fpu_div_fState_S3", SYM_MODULE, &INST_fpu_div_fState_S3);
  init_symbol(&symbols[8u], "fpu_div_fState_S4", SYM_MODULE, &INST_fpu_div_fState_S4);
  init_symbol(&symbols[9u], "fpu_madd_fOperand_S0", SYM_MODULE, &INST_fpu_madd_fOperand_S0);
  init_symbol(&symbols[10u], "fpu_madd_fProd_S2", SYM_MODULE, &INST_fpu_madd_fProd_S2);
  init_symbol(&symbols[11u], "fpu_madd_fProd_S3", SYM_MODULE, &INST_fpu_madd_fProd_S3);
  init_symbol(&symbols[12u], "fpu_madd_fResult_S9", SYM_MODULE, &INST_fpu_madd_fResult_S9);
  init_symbol(&symbols[13u], "fpu_madd_fState_S1", SYM_MODULE, &INST_fpu_madd_fState_S1);
  init_symbol(&symbols[14u], "fpu_madd_fState_S2", SYM_MODULE, &INST_fpu_madd_fState_S2);
  init_symbol(&symbols[15u], "fpu_madd_fState_S3", SYM_MODULE, &INST_fpu_madd_fState_S3);
  init_symbol(&symbols[16u], "fpu_madd_fState_S4", SYM_MODULE, &INST_fpu_madd_fState_S4);
  init_symbol(&symbols[17u], "fpu_madd_fState_S5", SYM_MODULE, &INST_fpu_madd_fState_S5);
  init_symbol(&symbols[18u], "fpu_madd_fState_S6", SYM_MODULE, &INST_fpu_madd_fState_S6);
  init_symbol(&symbols[19u], "fpu_madd_fState_S7", SYM_MODULE, &INST_fpu_madd_fState_S7);
  init_symbol(&symbols[20u], "fpu_madd_fState_S8", SYM_MODULE, &INST_fpu_madd_fState_S8);
  init_symbol(&symbols[21u], "fpu_sqr_fOperand_S0", SYM_MODULE, &INST_fpu_sqr_fOperand_S0);
  init_symbol(&symbols[22u], "fpu_sqr_fResult_S5", SYM_MODULE, &INST_fpu_sqr_fResult_S5);
  init_symbol(&symbols[23u], "fpu_sqr_fState_S1", SYM_MODULE, &INST_fpu_sqr_fState_S1);
  init_symbol(&symbols[24u], "fpu_sqr_fState_S2", SYM_MODULE, &INST_fpu_sqr_fState_S2);
  init_symbol(&symbols[25u], "fpu_sqr_fState_S3", SYM_MODULE, &INST_fpu_sqr_fState_S3);
  init_symbol(&symbols[26u], "fpu_sqr_fState_S4", SYM_MODULE, &INST_fpu_sqr_fState_S4);
  init_symbol(&symbols[27u], "iFifo", SYM_MODULE, &INST_iFifo);
  init_symbol(&symbols[28u], "isDoubleFifo", SYM_MODULE, &INST_isDoubleFifo);
  init_symbol(&symbols[29u], "isNegateFifo", SYM_MODULE, &INST_isNegateFifo);
  init_symbol(&symbols[30u], "oFifo_rv", SYM_MODULE, &INST_oFifo_rv);
  init_symbol(&symbols[31u], "RL_fpu_div_s1_stage", SYM_RULE);
  init_symbol(&symbols[32u], "RL_fpu_div_s2_stage", SYM_RULE);
  init_symbol(&symbols[33u], "RL_fpu_div_s3_stage", SYM_RULE);
  init_symbol(&symbols[34u], "RL_fpu_div_s4_stage", SYM_RULE);
  init_symbol(&symbols[35u], "RL_fpu_div_s5_stage", SYM_RULE);
  init_symbol(&symbols[36u], "RL_fpu_madd_s1_stage", SYM_RULE);
  init_symbol(&symbols[37u], "RL_fpu_madd_s2_stage", SYM_RULE);
  init_symbol(&symbols[38u], "RL_fpu_madd_s3_stage", SYM_RULE);
  init_symbol(&symbols[39u], "RL_fpu_madd_s4_stage", SYM_RULE);
  init_symbol(&symbols[40u], "RL_fpu_madd_s5_stage", SYM_RULE);
  init_symbol(&symbols[41u], "RL_fpu_madd_s6_stage", SYM_RULE);
  init_symbol(&symbols[42u], "RL_fpu_madd_s7_stage", SYM_RULE);
  init_symbol(&symbols[43u], "RL_fpu_madd_s8_stage", SYM_RULE);
  init_symbol(&symbols[44u], "RL_fpu_madd_s9_stage", SYM_RULE);
  init_symbol(&symbols[45u], "RL_fpu_sqr_s1_stage", SYM_RULE);
  init_symbol(&symbols[46u], "RL_fpu_sqr_s2_stage", SYM_RULE);
  init_symbol(&symbols[47u], "RL_fpu_sqr_s3_stage", SYM_RULE);
  init_symbol(&symbols[48u], "RL_fpu_sqr_s4_stage", SYM_RULE);
  init_symbol(&symbols[49u], "RL_fpu_sqr_s5_stage", SYM_RULE);
  init_symbol(&symbols[50u], "RL_getResFromPipe", SYM_RULE);
  init_symbol(&symbols[51u], "RL_getResFromPipe_1", SYM_RULE);
  init_symbol(&symbols[52u], "RL_getResFromPipe_2", SYM_RULE);
  init_symbol(&symbols[53u], "RL_passResult", SYM_RULE);
  init_symbol(&symbols[54u], "RL_rl_reset", SYM_RULE);
  init_symbol(&symbols[55u], "RL_start_op", SYM_RULE);
  init_symbol(&symbols[56u], "RL_work", SYM_RULE);
  init_symbol(&symbols[57u], "RL_work_1", SYM_RULE);
  init_symbol(&symbols[58u], "resetReqsF", SYM_MODULE, &INST_resetReqsF);
  init_symbol(&symbols[59u], "resetRspsF", SYM_MODULE, &INST_resetRspsF);
  init_symbol(&symbols[60u], "resWire", SYM_MODULE, &INST_resWire);
  init_symbol(&symbols[61u], "rg_b", SYM_MODULE, &INST_rg_b);
  init_symbol(&symbols[62u], "rg_busy", SYM_MODULE, &INST_rg_busy);
  init_symbol(&symbols[63u], "rg_busy_1", SYM_MODULE, &INST_rg_busy_1);
  init_symbol(&symbols[64u], "rg_d", SYM_MODULE, &INST_rg_d);
  init_symbol(&symbols[65u], "rg_index", SYM_MODULE, &INST_rg_index);
  init_symbol(&symbols[66u], "rg_index_1", SYM_MODULE, &INST_rg_index_1);
  init_symbol(&symbols[67u], "rg_q", SYM_MODULE, &INST_rg_q);
  init_symbol(&symbols[68u], "rg_r", SYM_MODULE, &INST_rg_r);
  init_symbol(&symbols[69u], "rg_r_1", SYM_MODULE, &INST_rg_r_1);
  init_symbol(&symbols[70u], "rg_res", SYM_MODULE, &INST_rg_res);
  init_symbol(&symbols[71u], "rg_s", SYM_MODULE, &INST_rg_s);
  init_symbol(&symbols[72u], "rmdFifo", SYM_MODULE, &INST_rmdFifo);
  init_symbol(&symbols[73u],
	      "server_core_request_put",
	      SYM_PORT,
	      &PORT_server_core_request_put,
	      202u);
  init_symbol(&symbols[74u],
	      "server_core_response_get",
	      SYM_PORT,
	      &PORT_server_core_response_get,
	      70u);
  init_symbol(&symbols[75u],
	      "WILL_FIRE_RL_getResFromPipe",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_getResFromPipe,
	      1u);
  init_symbol(&symbols[76u],
	      "WILL_FIRE_RL_getResFromPipe_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_getResFromPipe_1,
	      1u);
  init_symbol(&symbols[77u],
	      "WILL_FIRE_RL_getResFromPipe_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_getResFromPipe_2,
	      1u);
}


/* Rule actions */

void MOD_mkFPU::RL_work()
{
  tUInt8 DEF_rg_index_PLUS_1___d4;
  tUInt8 DEF_rg_index_EQ_28___d3;
  tUInt64 DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_rg_index_ULE_ETC___d26;
  tUInt8 DEF_rg_index_ULE_57___d7;
  tUInt8 DEF_rg_index_PLUS_1_ULE_57___d6;
  tUInt8 DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d23;
  tUInt64 DEF_rg_q_BITS_56_TO_0___h754;
  tUInt64 DEF_IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14;
  tUInt8 DEF_rg_index__h622;
  DEF_b__h636 = INST_rg_r.METH_read();
  DEF_b__h740 = INST_rg_q.METH_read();
  DEF_value__h33922 = INST_rg_d.METH_read();
  DEF_rg_index__h622 = INST_rg_index.METH_read();
  wop_primExtractWide(115u, 116u, DEF_b__h636, 32u, 114u, 32u, 0u, DEF_rg_r_0_BITS_114_TO_0___d16);
  DEF_rg_q_BITS_56_TO_0___h754 = (tUInt64)(144115188075855871llu & DEF_b__h740);
  DEF_rg_r_BIT_115___h33904 = DEF_b__h636.get_bits_in_word8(3u, 19u, 1u);
  DEF_rg_index_ULE_57___d7 = DEF_rg_index__h622 <= (tUInt8)57u;
  DEF_IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14 = DEF_rg_index_ULE_57___d7 ? 288230376151711743llu & ((DEF_rg_q_BITS_56_TO_0___h754 << 1u) | (tUInt64)(!DEF_rg_r_BIT_115___h33904)) : DEF_b__h740;
  DEF_rg_index_EQ_28___d3 = DEF_rg_index__h622 == (tUInt8)28u;
  DEF_rg_index_PLUS_1___d4 = (tUInt8)63u & (DEF_rg_index__h622 + (tUInt8)1u);
  DEF_rg_index_PLUS_1_ULE_57___d6 = DEF_rg_index_PLUS_1___d4 <= (tUInt8)57u;
  DEF_b__h33920.set_bits_in_word((tUInt32)(DEF_value__h33922 >> 38u),
				 3u,
				 0u,
				 20u).set_whole_word((tUInt32)(DEF_value__h33922 >> 6u),
						     2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)63u & DEF_value__h33922))) << 26u) | (tUInt32)(0llu),
									1u).set_whole_word((tUInt32)(0llu), 0u);
  DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17.set_bits_in_word(primExtract32(20u,
									   115u,
									   DEF_rg_r_0_BITS_114_TO_0___d16,
									   32u,
									   114u,
									   32u,
									   95u),
							     3u,
							     0u,
							     20u).set_whole_word(primExtract32(32u,
											       115u,
											       DEF_rg_r_0_BITS_114_TO_0___d16,
											       32u,
											       94u,
											       32u,
											       63u),
										 2u).set_whole_word(primExtract32(32u,
														  115u,
														  DEF_rg_r_0_BITS_114_TO_0___d16,
														  32u,
														  62u,
														  32u,
														  31u),
												    1u).set_whole_word((DEF_rg_r_0_BITS_114_TO_0___d16.get_bits_in_word32(0u,
																					  0u,
																					  31u) << 1u) | (tUInt32)((tUInt8)0u),
														       0u);
  wop_add(DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17,
	  DEF_b__h33920,
	  DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19);
  wop_sub(DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17,
	  DEF_b__h33920,
	  DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20);
  DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21 = DEF_rg_r_BIT_115___h33904 ? DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19 : DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20;
  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22 = DEF_rg_index_ULE_57___d7 ? DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21 : DEF_b__h636;
  wop_primExtractWide(115u,
		      116u,
		      DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22,
		      32u,
		      114u,
		      32u,
		      0u,
		      DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27);
  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d23 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22.get_bits_in_word8(3u,
																		19u,
																		1u);
  DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_rg_index_ULE_ETC___d26 = DEF_rg_index_PLUS_1_ULE_57___d6 ? 288230376151711743llu & ((((tUInt64)(144115188075855871llu & DEF_IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14)) << 1u) | (tUInt64)(!DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d23)) : DEF_IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14;
  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28.set_bits_in_word(primExtract32(20u,
											      115u,
											      DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27,
											      32u,
											      114u,
											      32u,
											      95u),
										3u,
										0u,
										20u).set_whole_word(primExtract32(32u,
														  115u,
														  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27,
														  32u,
														  94u,
														  32u,
														  63u),
												    2u).set_whole_word(primExtract32(32u,
																     115u,
																     DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27,
																     32u,
																     62u,
																     32u,
																     31u),
														       1u).set_whole_word((DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27.get_bits_in_word32(0u,
																											   0u,
																											   31u) << 1u) | (tUInt32)((tUInt8)0u),
																	  0u);
  wop_add(DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28,
	  DEF_b__h33920,
	  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29);
  wop_sub(DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28,
	  DEF_b__h33920,
	  DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30);
  DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d23 ? DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29 : DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30;
  DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32 = DEF_rg_index_PLUS_1_ULE_57___d6 ? DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31 : DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22;
  if (DEF_rg_index_EQ_28___d3)
    INST_rg_busy.METH_write((tUInt8)0u);
  if (DEF_rg_index_EQ_28___d3)
    INST_crg_done.METH_port1__write((tUInt8)1u);
  INST_rg_index.METH_write(DEF_rg_index_PLUS_1___d4);
  INST_rg_d.METH_write(DEF_value__h33922);
  INST_rg_q.METH_write(DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_rg_index_ULE_ETC___d26);
  INST_rg_r.METH_write(DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32);
}

void MOD_mkFPU::RL_fpu_div_s1_stage()
{
  tUInt64 DEF_sfd__h20277;
  tUInt64 DEF_sfd__h20274;
  tUInt64 DEF_value__h32769;
  tUInt64 DEF_x__h32827;
  tUInt64 DEF_sfdB__h1042;
  tUInt64 DEF_sfdB__h1047;
  tUInt64 DEF_sfdA__h1041;
  tUInt64 DEF_sfdA__h1045;
  tUInt32 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d391;
  tUInt8 DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d284;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d62;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d61;
  tUInt8 DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d286;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_118_3___d44;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d305;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_54_2___d53;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d307;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d308;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_118_TO__ETC___d41;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d310;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_ETC___d50;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d312;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d311;
  tUInt8 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d285;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d313;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d390;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d289;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49;
  tUInt8 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_E_ETC___d331;
  tUInt8 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332;
  tUInt8 DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321;
  tUInt8 DEF_b__h11630;
  tUInt8 DEF_b__h3045;
  tUInt32 DEF__theResult___fst_exp__h20807;
  tUInt8 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d420;
  tUInt32 DEF__theResult___snd_fst_exp__h32674;
  tUInt32 DEF__theResult___snd_fst_exp__h32677;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d419;
  tUInt32 DEF__theResult___snd_fst_exp__h32701;
  tUInt32 DEF__theResult___fst__h32662;
  tUInt32 DEF_x__h32881;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60;
  tUInt8 DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320;
  tUInt64 DEF__theResult___fst_sfd__h21297;
  tUInt64 DEF__theResult___fst_sfd__h20808;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351;
  tUInt64 DEF__theResult___snd_fst_sfd__h32702;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43;
  tUInt8 DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322;
  tUInt32 DEF_value__h32890;
  tUInt32 DEF_shift___1__h32665;
  tUInt32 DEF_value__h32714;
  tUInt32 DEF_x__h32713;
  tUInt32 DEF_x__h1541;
  tUInt32 DEF_x__h1086;
  tUInt64 DEF_x_first_snd_fst_sfd__h1560;
  tUInt64 DEF_x_first_fst_sfd__h1096;
  DEF_fpu_div_fOperands_S0_first____d36 = INST_fpu_div_fOperands_S0.METH_first();
  DEF_x_first_fst_sfd__h1096 = primExtract64(52u,
					     131u,
					     DEF_fpu_div_fOperands_S0_first____d36,
					     32u,
					     118u,
					     32u,
					     67u);
  DEF_x_first_snd_fst_sfd__h1560 = primExtract64(52u,
						 131u,
						 DEF_fpu_div_fOperands_S0_first____d36,
						 32u,
						 54u,
						 32u,
						 3u);
  DEF_x__h1086 = primExtract32(11u,
			       131u,
			       DEF_fpu_div_fOperands_S0_first____d36,
			       32u,
			       129u,
			       32u,
			       119u);
  DEF_x__h1541 = primExtract32(11u, 131u, DEF_fpu_div_fOperands_S0_first____d36, 32u, 65u, 32u, 55u);
  DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322 = DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
														 0u,
														 3u);
  DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43 = DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
													    22u,
													    1u);
  DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52 = DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
													   22u,
													   1u);
  DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 = DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(4u,
															  2u,
															  1u) == DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																							 2u,
																							 1u);
  switch (DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322) {
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h20808 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 0llu : 4503599627370495llu;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h20808 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 4503599627370495llu : 0llu;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h20808 = 4503599627370495llu;
    break;
  default:
    DEF__theResult___fst_sfd__h20808 = 0llu;
  }
  switch (DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322) {
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h21297 = 1llu;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h21297 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 1llu : 0llu;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h21297 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 0llu : 1llu;
    break;
  default:
    DEF__theResult___fst_sfd__h21297 = 0llu;
  }
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60 = DEF_x__h1086 == 0u;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57 = DEF_x__h1541 == 0u;
  switch (DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h20807 = 2047u;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h20807 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 2047u : 2046u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h20807 = DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320 ? 2046u : 2047u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h20807 = 2046u;
    break;
  default:
    DEF__theResult___fst_exp__h20807 = 0u;
  }
  DEF_b__h3045 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60 ? (DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43 ? (tUInt8)1u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																									 21u,
																									 1u) ? (tUInt8)2u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																		     20u,
																																		     1u) ? (tUInt8)3u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																												 19u,
																																												 1u) ? (tUInt8)4u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																					     18u,
																																																					     1u) ? (tUInt8)5u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																															 17u,
																																																															 1u) ? (tUInt8)6u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																								     16u,
																																																																								     1u) ? (tUInt8)7u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																		 15u,
																																																																																		 1u) ? (tUInt8)8u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																											     14u,
																																																																																											     1u) ? (tUInt8)9u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																					 13u,
																																																																																																					 1u) ? (tUInt8)10u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																														      12u,
																																																																																																														      1u) ? (tUInt8)11u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																								   11u,
																																																																																																																								   1u) ? (tUInt8)12u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																		10u,
																																																																																																																																		1u) ? (tUInt8)13u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																											     9u,
																																																																																																																																											     1u) ? (tUInt8)14u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																					  8u,
																																																																																																																																																					  1u) ? (tUInt8)15u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																														       7u,
																																																																																																																																																														       1u) ? (tUInt8)16u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																								    6u,
																																																																																																																																																																								    1u) ? (tUInt8)17u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																		 5u,
																																																																																																																																																																																		 1u) ? (tUInt8)18u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																											      4u,
																																																																																																																																																																																											      1u) ? (tUInt8)19u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																																					   3u,
																																																																																																																																																																																																					   1u) ? (tUInt8)20u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																																															2u,
																																																																																																																																																																																																															1u) ? (tUInt8)21u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																																																								     1u,
																																																																																																																																																																																																																								     1u) ? (tUInt8)22u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(3u,
																																																																																																																																																																																																																																		  0u,
																																																																																																																																																																																																																																		  1u) ? (tUInt8)23u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																											       31u,
																																																																																																																																																																																																																																											       1u) ? (tUInt8)24u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																					    30u,
																																																																																																																																																																																																																																																					    1u) ? (tUInt8)25u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																															 29u,
																																																																																																																																																																																																																																																															 1u) ? (tUInt8)26u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																								      28u,
																																																																																																																																																																																																																																																																								      1u) ? (tUInt8)27u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																		   27u,
																																																																																																																																																																																																																																																																																		   1u) ? (tUInt8)28u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																												26u,
																																																																																																																																																																																																																																																																																												1u) ? (tUInt8)29u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																					     25u,
																																																																																																																																																																																																																																																																																																					     1u) ? (tUInt8)30u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																															  24u,
																																																																																																																																																																																																																																																																																																															  1u) ? (tUInt8)31u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																								       23u,
																																																																																																																																																																																																																																																																																																																								       1u) ? (tUInt8)32u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																		    22u,
																																																																																																																																																																																																																																																																																																																																		    1u) ? (tUInt8)33u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																												 21u,
																																																																																																																																																																																																																																																																																																																																												 1u) ? (tUInt8)34u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																					      20u,
																																																																																																																																																																																																																																																																																																																																																					      1u) ? (tUInt8)35u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																															   19u,
																																																																																																																																																																																																																																																																																																																																																															   1u) ? (tUInt8)36u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																									18u,
																																																																																																																																																																																																																																																																																																																																																																									1u) ? (tUInt8)37u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																		     17u,
																																																																																																																																																																																																																																																																																																																																																																																		     1u) ? (tUInt8)38u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																												  16u,
																																																																																																																																																																																																																																																																																																																																																																																												  1u) ? (tUInt8)39u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																					       15u,
																																																																																																																																																																																																																																																																																																																																																																																																					       1u) ? (tUInt8)40u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																															    14u,
																																																																																																																																																																																																																																																																																																																																																																																																															    1u) ? (tUInt8)41u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																									 13u,
																																																																																																																																																																																																																																																																																																																																																																																																																									 1u) ? (tUInt8)42u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																		      12u,
																																																																																																																																																																																																																																																																																																																																																																																																																																		      1u) ? (tUInt8)43u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																												   11u,
																																																																																																																																																																																																																																																																																																																																																																																																																																												   1u) ? (tUInt8)44u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																						10u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																						1u) ? (tUInt8)45u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																															     9u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																															     1u) ? (tUInt8)46u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																									  8u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																									  1u) ? (tUInt8)47u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		       7u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		       1u) ? (tUInt8)48u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												    6u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												    1u) ? (tUInt8)49u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						 5u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						 1u) ? (tUInt8)50u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															      4u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															      1u) ? (tUInt8)51u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   3u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   1u) ? (tUInt8)52u : (tUInt8)53u)))))))))))))))))))))))))))))))))))))))))))))))))))) : (tUInt8)0u;
  DEF_b__h11630 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57 ? (DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52 ? (tUInt8)1u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																									 21u,
																									 1u) ? (tUInt8)2u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																		     20u,
																																		     1u) ? (tUInt8)3u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																												 19u,
																																												 1u) ? (tUInt8)4u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																					     18u,
																																																					     1u) ? (tUInt8)5u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																															 17u,
																																																															 1u) ? (tUInt8)6u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																								     16u,
																																																																								     1u) ? (tUInt8)7u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																		 15u,
																																																																																		 1u) ? (tUInt8)8u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																											     14u,
																																																																																											     1u) ? (tUInt8)9u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																					 13u,
																																																																																																					 1u) ? (tUInt8)10u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																														      12u,
																																																																																																														      1u) ? (tUInt8)11u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																								   11u,
																																																																																																																								   1u) ? (tUInt8)12u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																		10u,
																																																																																																																																		1u) ? (tUInt8)13u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																											     9u,
																																																																																																																																											     1u) ? (tUInt8)14u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																					  8u,
																																																																																																																																																					  1u) ? (tUInt8)15u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																														       7u,
																																																																																																																																																														       1u) ? (tUInt8)16u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																								    6u,
																																																																																																																																																																								    1u) ? (tUInt8)17u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																		 5u,
																																																																																																																																																																																		 1u) ? (tUInt8)18u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																											      4u,
																																																																																																																																																																																											      1u) ? (tUInt8)19u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																																					   3u,
																																																																																																																																																																																																					   1u) ? (tUInt8)20u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																																															2u,
																																																																																																																																																																																																															1u) ? (tUInt8)21u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																																																								     1u,
																																																																																																																																																																																																																								     1u) ? (tUInt8)22u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(1u,
																																																																																																																																																																																																																																		  0u,
																																																																																																																																																																																																																																		  1u) ? (tUInt8)23u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																											       31u,
																																																																																																																																																																																																																																											       1u) ? (tUInt8)24u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																					    30u,
																																																																																																																																																																																																																																																					    1u) ? (tUInt8)25u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																															 29u,
																																																																																																																																																																																																																																																															 1u) ? (tUInt8)26u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																								      28u,
																																																																																																																																																																																																																																																																								      1u) ? (tUInt8)27u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																		   27u,
																																																																																																																																																																																																																																																																																		   1u) ? (tUInt8)28u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																												26u,
																																																																																																																																																																																																																																																																																												1u) ? (tUInt8)29u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																					     25u,
																																																																																																																																																																																																																																																																																																					     1u) ? (tUInt8)30u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																															  24u,
																																																																																																																																																																																																																																																																																																															  1u) ? (tUInt8)31u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																								       23u,
																																																																																																																																																																																																																																																																																																																								       1u) ? (tUInt8)32u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																		    22u,
																																																																																																																																																																																																																																																																																																																																		    1u) ? (tUInt8)33u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																												 21u,
																																																																																																																																																																																																																																																																																																																																												 1u) ? (tUInt8)34u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																					      20u,
																																																																																																																																																																																																																																																																																																																																																					      1u) ? (tUInt8)35u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																															   19u,
																																																																																																																																																																																																																																																																																																																																																															   1u) ? (tUInt8)36u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																									18u,
																																																																																																																																																																																																																																																																																																																																																																									1u) ? (tUInt8)37u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																		     17u,
																																																																																																																																																																																																																																																																																																																																																																																		     1u) ? (tUInt8)38u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																												  16u,
																																																																																																																																																																																																																																																																																																																																																																																												  1u) ? (tUInt8)39u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																					       15u,
																																																																																																																																																																																																																																																																																																																																																																																																					       1u) ? (tUInt8)40u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																															    14u,
																																																																																																																																																																																																																																																																																																																																																																																																															    1u) ? (tUInt8)41u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																									 13u,
																																																																																																																																																																																																																																																																																																																																																																																																																									 1u) ? (tUInt8)42u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																		      12u,
																																																																																																																																																																																																																																																																																																																																																																																																																																		      1u) ? (tUInt8)43u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																												   11u,
																																																																																																																																																																																																																																																																																																																																																																																																																																												   1u) ? (tUInt8)44u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																						10u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																						1u) ? (tUInt8)45u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																															     9u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																															     1u) ? (tUInt8)46u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																									  8u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																									  1u) ? (tUInt8)47u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		       7u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		       1u) ? (tUInt8)48u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												    6u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												    1u) ? (tUInt8)49u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						 5u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						 1u) ? (tUInt8)50u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															      4u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															      1u) ? (tUInt8)51u : (DEF_fpu_div_fOperands_S0_first____d36.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   3u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   1u) ? (tUInt8)52u : (tUInt8)53u)))))))))))))))))))))))))))))))))))))))))))))))))))) : (tUInt8)0u;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321 = !DEF_fpu_div_fOperands_S0_first__6_BIT_130_18_EQ_fp_ETC___d320;
  DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_E_ETC___d331 = DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322 == (tUInt8)4u && DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321;
  switch (DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332 = DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321;
    break;
  default:
    DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332 = DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_E_ETC___d331;
  }
  switch (DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335 = DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321;
    break;
  default:
    DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335 = DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_E_ETC___d331;
  }
  DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49 = DEF_x_first_snd_fst_sfd__h1560 == 0llu;
  DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40 = DEF_x_first_fst_sfd__h1096 == 0llu;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47 = DEF_x__h1541 == 2047u;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47 && DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38 = DEF_x__h1086 == 2047u;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38 && DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d312 = !DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_ETC___d50 = !DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d313 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d312 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_ETC___d50;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d390 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d313;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d310 = !DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_118_TO__ETC___d41 = !DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d311 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d310 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_118_TO__ETC___d41;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d307 = !DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382 = (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d307 || DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49) || DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d308 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d307 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_ETC___d50;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_54_2___d53 = !DEF_fpu_div_fOperands_S0_first__6_BIT_54___d52;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 = (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47 && DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_ETC___d50) && DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_54_2___d53;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d307 || DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_54_2___d53;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d305 = !DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380 = (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d305 || DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40) || DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d305 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_118_TO__ETC___d41;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_118_3___d44 = !DEF_fpu_div_fOperands_S0_first__6_BIT_118___d43;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 = (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38 && DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_118_TO__ETC___d41) && DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_118_3___d44;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d305 || DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_118_3___d44;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57 && DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d38 && DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d61 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60 && DEF_fpu_div_fOperands_S0_first__6_BITS_118_TO_67_9_ETC___d40;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d62 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d47 && DEF_fpu_div_fOperands_S0_first__6_BITS_54_TO_3_8_EQ_0___d49;
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351 = (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 && DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d62) || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d61 && DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58);
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d61 || DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d62;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 || DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63);
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d419 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 || DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317)));
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d391 = DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d311 && DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d308;
  DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315 = (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d308) && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d311 || DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d313);
  DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282 = 8191u & ((8191u & ((DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d60 ? 7170u : primSignExt32(13u,
																					   11u,
																					   (tUInt32)(2047u & (DEF_x__h1086 - 1023u)))) - (8191u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_b__h3045))))) - (8191u & ((DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d57 ? 7170u : primSignExt32(13u,
																																																   11u,
																																																   (tUInt32)(2047u & (DEF_x__h1541 - 1023u)))) - (8191u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_b__h11630))))));
  DEF_value__h32714 = 8191u & (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282 + 1023u);
  DEF_x__h32713 = (tUInt32)(2047u & DEF_value__h32714);
  DEF_value__h32890 = 8191u & (7170u - DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282);
  DEF_shift___1__h32665 = (tUInt32)(2047u & DEF_value__h32890);
  DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 = primSLE8(1u,
									   13u,
									   (tUInt32)(DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282),
									   13u,
									   1024u);
  DEF__theResult___snd_fst_sfd__h32702 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d419 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? 0llu : 4503599627370495llu;
  DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d420 = primSLT8(1u,
									   13u,
									   (tUInt32)(DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282),
									   13u,
									   7170u);
  DEF__theResult___fst__h32662 = DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d420 ? DEF_shift___1__h32665 : 0u;
  DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d285 = primSLT8(1u,
									   13u,
									   (tUInt32)(DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d282),
									   13u,
									   7116u);
  DEF__theResult___snd_fst_exp__h32674 = DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d285 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d420 ? 0u : DEF_x__h32713;
  DEF__theResult___snd_fst_exp__h32677 = DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF__theResult___snd_fst_exp__h32674 : 2046u;
  DEF__theResult___snd_fst_exp__h32701 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d419 ? 0u : DEF__theResult___snd_fst_exp__h32677;
  DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d284 = !DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283;
  DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d286 = DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d284 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d285;
  DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d289 = DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63 || DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d286));
  DEF_x__h32881 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 || DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d289))) ? 0u : DEF__theResult___fst__h32662;
  DEF_sfdB__h1042 = 9007199254740991llu & ((((tUInt64)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d312)) << 52u) | DEF_x_first_snd_fst_sfd__h1560);
  DEF_sfdA__h1041 = 9007199254740991llu & ((((tUInt64)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d310)) << 52u) | DEF_x_first_fst_sfd__h1096);
  DEF_sfdA__h1045 = primShiftL64(53u, 53u, (tUInt64)(DEF_sfdA__h1041), 6u, (tUInt8)(DEF_b__h3045));
  DEF_sfdB__h1047 = primShiftL64(53u, 53u, (tUInt64)(DEF_sfdB__h1042), 6u, (tUInt8)(DEF_b__h11630));
  DEF_x__h32827 = 144115188075855871llu & ((DEF_sfdB__h1047 << 4u) | (tUInt64)((tUInt8)0u));
  DEF_value__h32769 = 18014398509481983llu & ((((tUInt64)((tUInt8)0u)) << 53u) | DEF_sfdA__h1045);
  DEF_x__h32766.set_bits_in_word((tUInt32)(DEF_value__h32769 >> 36u),
				 3u,
				 0u,
				 18u).set_whole_word((tUInt32)(DEF_value__h32769 >> 4u),
						     2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)15u & DEF_value__h32769))) << 28u) | (tUInt32)(0llu),
									1u).set_whole_word((tUInt32)(0llu), 0u);
  DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.set_bits_in_word(primExtract32(22u,
												114u,
												DEF_x__h32766,
												32u,
												113u,
												32u,
												92u),
										  5u,
										  0u,
										  22u).set_whole_word(primExtract32(32u,
														    114u,
														    DEF_x__h32766,
														    32u,
														    91u,
														    32u,
														    60u),
												      4u).set_whole_word(primExtract32(32u,
																       114u,
																       DEF_x__h32766,
																       32u,
																       59u,
																       32u,
																       28u),
															 3u).set_whole_word((DEF_x__h32766.get_bits_in_word32(0u,
																					      0u,
																					      28u) << 4u) | (tUInt32)((tUInt8)(DEF_x__h32827 >> 53u)),
																	    2u).set_whole_word((tUInt32)(DEF_x__h32827 >> 21u),
																			       1u).set_whole_word((((tUInt32)(2097151u & DEF_x__h32827)) << 11u) | DEF_x__h32881,
																						  0u);
  DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.set_bits_in_word(33554431u & ((((((tUInt32)(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0___d322)) << 22u) | (((tUInt32)(DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321)) << 21u)) | (DEF__theResult___snd_fst_exp__h32701 << 10u)) | (tUInt32)(DEF__theResult___snd_fst_sfd__h32702 >> 42u)),
										 7u,
										 0u,
										 25u).set_whole_word((tUInt32)(DEF__theResult___snd_fst_sfd__h32702 >> 10u),
												     6u).set_whole_word((((tUInt32)(1023u & DEF__theResult___snd_fst_sfd__h32702)) << 22u) | DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_bits_in_word32(5u,
																																	       0u,
																																	       22u),
															5u).set_whole_word(DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_whole_word(4u),
																	   4u).set_whole_word(DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_whole_word(3u),
																			      3u).set_whole_word(DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_whole_word(2u),
																						 2u).set_whole_word(DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_whole_word(1u),
																								    1u).set_whole_word(DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445.get_whole_word(0u),
																										       0u);
  DEF_sfd__h20274 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | primExtract64(51u,
											    131u,
											    DEF_fpu_div_fOperands_S0_first____d36,
											    32u,
											    117u,
											    32u,
											    67u));
  DEF_sfd__h20277 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | primExtract64(51u,
											    131u,
											    DEF_fpu_div_fOperands_S0_first____d36,
											    32u,
											    53u,
											    32u,
											    3u));
  DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447.set_bits_in_word(2147483647u & ((((tUInt32)(DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 || (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 || DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d289))))) << 30u) | (tUInt32)((DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 ? (((tUInt64)(primExtract32(12u,
																																																																				131u,
																																																																				DEF_fpu_div_fOperands_S0_first____d36,
																																																																				32u,
																																																																				130u,
																																																																				32u,
																																																																				119u))) << 52u) | DEF_sfd__h20274 : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 ? (((tUInt64)(primExtract32(12u,
																																																																																			      131u,
																																																																																			      DEF_fpu_div_fOperands_S0_first____d36,
																																																																																			      32u,
																																																																																			      66u,
																																																																																			      32u,
																																																																																			      55u))) << 52u) | DEF_sfd__h20277 : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 ? primExtract64(64u,
																																																																																																	       131u,
																																																																																																	       DEF_fpu_div_fOperands_S0_first____d36,
																																																																																																	       32u,
																																																																																																	       130u,
																																																																																																	       32u,
																																																																																																	       67u) : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 ? primExtract64(64u,
																																																																																																												    131u,
																																																																																																												    DEF_fpu_div_fOperands_S0_first____d36,
																																																																																																												    32u,
																																																																																																												    66u,
																																																																																																												    32u,
																																																																																																												    3u) : ((((tUInt64)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315 && (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321 : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332 : DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335)))) << 63u) | (((tUInt64)(DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 || DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 ? 2047u : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? 0u : DEF__theResult___fst_exp__h20807))) << 52u)) | (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351 ? 2251799813685248llu : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? 0llu : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF__theResult___fst_sfd__h21297 : DEF__theResult___fst_sfd__h20808))))))) >> 34u)),
										 9u,
										 0u,
										 31u).set_whole_word((tUInt32)((DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 ? (((tUInt64)(primExtract32(12u,
																									 131u,
																									 DEF_fpu_div_fOperands_S0_first____d36,
																									 32u,
																									 130u,
																									 32u,
																									 119u))) << 52u) | DEF_sfd__h20274 : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 ? (((tUInt64)(primExtract32(12u,
																																								       131u,
																																								       DEF_fpu_div_fOperands_S0_first____d36,
																																								       32u,
																																								       66u,
																																								       32u,
																																								       55u))) << 52u) | DEF_sfd__h20277 : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 ? primExtract64(64u,
																																																							131u,
																																																							DEF_fpu_div_fOperands_S0_first____d36,
																																																							32u,
																																																							130u,
																																																							32u,
																																																							67u) : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 ? primExtract64(64u,
																																																																	     131u,
																																																																	     DEF_fpu_div_fOperands_S0_first____d36,
																																																																	     32u,
																																																																	     66u,
																																																																	     32u,
																																																																	     3u) : ((((tUInt64)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315 && (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321 : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332 : DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335)))) << 63u) | (((tUInt64)(DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 || DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 ? 2047u : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? 0u : DEF__theResult___fst_exp__h20807))) << 52u)) | (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351 ? 2251799813685248llu : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? 0llu : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF__theResult___fst_sfd__h21297 : DEF__theResult___fst_sfd__h20808))))))) >> 2u),
												     8u).set_whole_word(((((((((tUInt32)((tUInt8)((tUInt8)3u & (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 ? (((tUInt64)(primExtract32(12u,
																															 131u,
																															 DEF_fpu_div_fOperands_S0_first____d36,
																															 32u,
																															 130u,
																															 32u,
																															 119u))) << 52u) | DEF_sfd__h20274 : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 ? (((tUInt64)(primExtract32(12u,
																																														       131u,
																																														       DEF_fpu_div_fOperands_S0_first____d36,
																																														       32u,
																																														       66u,
																																														       32u,
																																														       55u))) << 52u) | DEF_sfd__h20277 : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d55 ? primExtract64(64u,
																																																													131u,
																																																													DEF_fpu_div_fOperands_S0_first____d36,
																																																													32u,
																																																													130u,
																																																													32u,
																																																													67u) : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d56 ? primExtract64(64u,
																																																																							     131u,
																																																																							     DEF_fpu_div_fOperands_S0_first____d36,
																																																																							     32u,
																																																																							     66u,
																																																																							     32u,
																																																																							     3u) : ((((tUInt64)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315 && (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? DEF_NOT_fpu_div_fOperands_S0_first__6_BIT_130_18_E_ETC___d321 : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d332 : DEF_IF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_2_ETC___d335)))) << 63u) | (((tUInt64)(DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 || DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d59 ? 2047u : (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d63 || DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? 0u : DEF__theResult___fst_exp__h20807))) << 52u)) | (DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351 ? 2251799813685248llu : (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d317 ? 0llu : (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 ? DEF__theResult___fst_sfd__h21297 : DEF__theResult___fst_sfd__h20808)))))))))) << 30u) | (((tUInt32)(DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d45 || (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d54 || (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 && DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d351))))) << 29u)) | (((tUInt32)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d315 && (DEF_fpu_div_fOperands_S0_first__6_BITS_65_TO_55_6__ETC___d58 && DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306))))))) << 28u)) | (((tUInt32)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d390 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d391 && DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d284)))))))) << 27u)) | (((tUInt32)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d390 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d391 && (DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d283 && DEF_IF_fpu_div_fOperands_S0_first__6_BITS_129_TO_1_ETC___d285))))))))) << 26u)) | (((tUInt32)(DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d380 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d382 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d372 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d373 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_65_TO_5_ETC___d390 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d306 && (DEF_NOT_fpu_div_fOperands_S0_first__6_BITS_129_TO__ETC___d391 && DEF_NOT_IF_fpu_div_fOperands_S0_first__6_BITS_129__ETC___d286)))))))) << 25u)) | DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_bits_in_word32(7u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						      0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						      25u),
															7u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(6u),
																	   6u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(5u),
																			      5u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(4u),
																						 4u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(3u),
																								    3u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(2u),
																										       2u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(1u),
																													  1u).set_whole_word(DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446.get_whole_word(0u),
																															     0u);
  INST_fpu_div_fOperands_S0.METH_deq();
  INST_fpu_div_fState_S1.METH_enq(DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447);
}

void MOD_mkFPU::RL_fpu_div_s2_stage()
{
  tUInt64 DEF_b__h33276;
  tUInt8 DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456;
  tUInt32 DEF_x__h33594;
  tUInt64 DEF_value__h33277;
  DEF_fpu_div_fState_S1_first____d450 = INST_fpu_div_fState_S1.METH_first();
  wop_primExtractWide(137u,
		      319u,
		      DEF_fpu_div_fState_S1_first____d450,
		      32u,
		      318u,
		      32u,
		      182u,
		      DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461);
  wop_primExtractWide(114u,
		      319u,
		      DEF_fpu_div_fState_S1_first____d450,
		      32u,
		      181u,
		      32u,
		      68u,
		      DEF_value__h33398);
  DEF_value__h33277 = primExtract64(57u,
				    319u,
				    DEF_fpu_div_fState_S1_first____d450,
				    32u,
				    67u,
				    32u,
				    11u);
  DEF_x__h33594 = DEF_fpu_div_fState_S1_first____d450.get_bits_in_word32(0u, 0u, 11u);
  DEF_fpu_div_fState_S1_first__50_BIT_318___d451 = DEF_fpu_div_fState_S1_first____d450.get_bits_in_word8(9u,
													 30u,
													 1u);
  DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456 = !DEF_fpu_div_fState_S1_first__50_BIT_318___d451;
  DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463.set_bits_in_word(primExtract32(20u,
											       137u,
											       DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461,
											       32u,
											       136u,
											       32u,
											       117u),
										 4u,
										 0u,
										 20u).set_whole_word(primExtract32(32u,
														   137u,
														   DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461,
														   32u,
														   116u,
														   32u,
														   85u),
												     3u).set_whole_word(primExtract32(32u,
																      137u,
																      DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461,
																      32u,
																      84u,
																      32u,
																      53u),
															2u).set_whole_word(primExtract32(32u,
																			 137u,
																			 DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461,
																			 32u,
																			 52u,
																			 32u,
																			 21u),
																	   1u).set_whole_word((DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461.get_bits_in_word32(0u,
																													 0u,
																													 21u) << 11u) | DEF_x__h33594,
																			      0u);
  DEF_b__h33397.set_bits_in_word(1048575u & ((((tUInt32)((tUInt8)0u)) << 18u) | DEF_value__h33398.get_bits_in_word32(3u,
														     0u,
														     18u)),
				 3u,
				 0u,
				 20u).set_whole_word(DEF_value__h33398.get_whole_word(2u),
						     2u).set_whole_word(DEF_value__h33398.get_whole_word(1u),
									1u).set_whole_word(DEF_value__h33398.get_whole_word(0u),
											   0u);
  DEF_b__h33276 = 288230376151711743llu & ((((tUInt64)((tUInt8)0u)) << 57u) | DEF_value__h33277);
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_rg_busy.METH_write((tUInt8)1u);
  INST_fpu_div_fState_S1.METH_deq();
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_crg_done.METH_port1__write((tUInt8)0u);
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_rg_index.METH_write((tUInt8)0u);
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_rg_d.METH_write(DEF_b__h33276);
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_rg_q.METH_write(0llu);
  if (DEF_NOT_fpu_div_fState_S1_first__50_BIT_318_51___d456)
    INST_rg_r.METH_write(DEF_b__h33397);
  INST_fpu_div_fState_S2.METH_enq(DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463);
}

void MOD_mkFPU::RL_fpu_div_s3_stage()
{
  tUInt32 DEF_x__h34106;
  tUInt8 DEF_NOT_fpu_div_fState_S2_first__66_BIT_147_67___d472;
  tUInt8 DEF_sfdlsb__h33980;
  tUInt64 DEF_x__h34099;
  tUInt64 DEF_rg_q_PLUS_NEG_INV_rg_q_80_81___d482;
  tUInt64 DEF_result__h34160;
  tUInt64 DEF_result__h33985;
  tUInt64 DEF_result__h33954;
  tUInt64 DEF_v__h33795;
  tUInt8 DEF_value_BIT_0___h34097;
  tUInt32 DEF_shift__h33746;
  tUInt64 DEF_value__h33998;
  tUInt64 DEF_IF_rg_r_0_BIT_115_1_THEN_rg_q_PLUS_NEG_INV_rg__ETC___d485;
  tUInt64 DEF__theResult____h33860;
  DEF_fpu_div_fState_S2_first____d466 = INST_fpu_div_fState_S2.METH_first();
  DEF_b__h636 = INST_rg_r.METH_read();
  DEF_b__h740 = INST_rg_q.METH_read();
  DEF_value__h33922 = INST_rg_d.METH_read();
  wop_primExtractWide(137u,
		      148u,
		      DEF_fpu_div_fState_S2_first____d466,
		      32u,
		      147u,
		      32u,
		      11u,
		      DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473);
  DEF_shift__h33746 = DEF_fpu_div_fState_S2_first____d466.get_bits_in_word32(0u, 0u, 11u);
  DEF_fpu_div_fState_S2_first__66_BIT_147___d467 = DEF_fpu_div_fState_S2_first____d466.get_bits_in_word8(4u,
													 19u,
													 1u);
  DEF_rg_r_BIT_115___h33904 = DEF_b__h636.get_bits_in_word8(3u, 19u, 1u);
  DEF_rg_q_PLUS_NEG_INV_rg_q_80_81___d482 = 288230376151711743llu & (DEF_b__h740 + (288230376151711743llu & -(288230376151711743llu & ~DEF_b__h740)));
  DEF_IF_rg_r_0_BIT_115_1_THEN_rg_q_PLUS_NEG_INV_rg__ETC___d485 = (tUInt64)(144115188075855871llu & (DEF_rg_r_BIT_115___h33904 ? 288230376151711743llu & (DEF_rg_q_PLUS_NEG_INV_rg_q_80_81___d482 - 1llu) : DEF_rg_q_PLUS_NEG_INV_rg_q_80_81___d482));
  DEF_value__h33998 = primShiftR64(57u,
				   57u,
				   (tUInt64)(DEF_IF_rg_r_0_BIT_115_1_THEN_rg_q_PLUS_NEG_INV_rg__ETC___d485),
				   11u,
				   (tUInt32)(DEF_shift__h33746));
  DEF_value_BIT_0___h34097 = (tUInt8)((tUInt8)1u & DEF_value__h33998);
  DEF_result__h34160 = DEF_IF_rg_r_0_BIT_115_1_THEN_rg_q_PLUS_NEG_INV_rg__ETC___d485 == 0llu ? 0llu : 1llu;
  DEF_NOT_fpu_div_fState_S2_first__66_BIT_147_67___d472 = !DEF_fpu_div_fState_S2_first__66_BIT_147___d467;
  DEF_x__h34106 = 2047u & (58u - DEF_shift__h33746);
  DEF_x__h34099 = primShiftL64(58u,
			       58u,
			       (tUInt64)(288230376151711743llu & ((((tUInt64)((tUInt8)0u)) << 57u) | DEF_IF_rg_r_0_BIT_115_1_THEN_rg_q_PLUS_NEG_INV_rg__ETC___d485)),
			       11u,
			       (tUInt32)(DEF_x__h34106));
  DEF_sfdlsb__h33980 = !(DEF_x__h34099 == 0llu);
  DEF_result__h33985 = 288230376151711743llu & (((((tUInt64)((tUInt8)0u)) << 57u) | (((tUInt64)(DEF_value__h33998 >> 1u)) << 1u)) | (tUInt64)(DEF_value_BIT_0___h34097 | DEF_sfdlsb__h33980));
  DEF__theResult____h33860 = DEF_shift__h33746 < 58u ? DEF_result__h33985 : DEF_result__h34160;
  DEF_result__h33954 = 288230376151711743llu & ((((tUInt64)(DEF__theResult____h33860 >> 1u)) << 1u) | (tUInt64)((tUInt8)1u));
  DEF_b__h33920.set_bits_in_word((tUInt32)(DEF_value__h33922 >> 38u),
				 3u,
				 0u,
				 20u).set_whole_word((tUInt32)(DEF_value__h33922 >> 6u),
						     2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)63u & DEF_value__h33922))) << 26u) | (tUInt32)(0llu),
									1u).set_whole_word((tUInt32)(0llu), 0u);
  wop_add(DEF_b__h636, DEF_b__h33920, DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474);
  DEF_value__h33878 = DEF_rg_r_BIT_115___h33904 ? DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474 : DEF_b__h636;
  DEF_v__h33795 = primExtract64(57u,
				116u,
				DEF_value__h33878,
				32u,
				114u,
				32u,
				58u) == 0llu ? DEF__theResult____h33860 : DEF_result__h33954;
  DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502.set_bits_in_word(DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473.get_bits_in_word8(4u,
																			 6u,
																			 3u),
										 6u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  137u,
														  DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473,
														  32u,
														  133u,
														  32u,
														  102u),
												    5u).set_whole_word(primExtract32(32u,
																     137u,
																     DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473,
																     32u,
																     101u,
																     32u,
																     70u),
														       4u).set_whole_word(primExtract32(32u,
																			137u,
																			DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473,
																			32u,
																			69u,
																			32u,
																			38u),
																	  3u).set_whole_word(primExtract32(32u,
																					   137u,
																					   DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473,
																					   32u,
																					   37u,
																					   32u,
																					   6u),
																			     2u).set_whole_word((((tUInt32)(DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473.get_bits_in_word8(0u,
																																    0u,
																																    6u))) << 26u) | (tUInt32)(DEF_v__h33795 >> 32u),
																						1u).set_whole_word((tUInt32)(DEF_v__h33795),
																								   0u);
  INST_fpu_div_fState_S2.METH_deq();
  if (DEF_NOT_fpu_div_fState_S2_first__66_BIT_147_67___d472)
    INST_crg_done.METH_port0__write((tUInt8)0u);
  INST_fpu_div_fState_S3.METH_enq(DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502);
}

void MOD_mkFPU::RL_fpu_div_s4_stage()
{
  tUInt8 DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d800;
  tUInt32 DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d801;
  tUInt8 DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d568;
  tUInt8 DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d511;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d526;
  tUInt8 DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d543;
  tUInt8 DEF_NOT_fpu_div_fState_S3_first__06_BIT_194_12___d538;
  tUInt8 DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d546;
  tUInt8 DEF__theResult___snd_fst__h45045;
  tUInt8 DEF_guard__h35275;
  tUInt32 DEF__theResult___fst_exp__h44890;
  tUInt32 DEF__theResult___fst_exp__h44893;
  tUInt32 DEF__theResult___fst_exp__h44896;
  tUInt32 DEF__theResult___fst_exp__h44962;
  tUInt32 DEF__theResult___fst_exp__h45017;
  tUInt32 DEF__theResult___fst_exp__h45023;
  tUInt32 DEF__theResult___fst_exp__h44978;
  tUInt32 DEF__theResult___fst_exp__h45026;
  tUInt32 DEF__theResult___fst_exp__h44939;
  tUInt32 DEF__theResult___fst_exp__h44942;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d560;
  tUInt32 DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d563;
  tUInt64 DEF__theResult___snd__h36044;
  tUInt64 DEF__theResult___snd_snd_snd__h35292;
  tUInt64 DEF__theResult___snd__h44956;
  tUInt64 DEF__theResult___snd__h45010;
  tUInt64 DEF__theResult___snd__h45015;
  tUInt8 DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d803;
  tUInt64 DEF__theResult___snd__h44992;
  tUInt8 DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d741;
  tUInt64 DEF__theResult___snd__h44986;
  tUInt64 DEF__theResult___snd__h44973;
  tUInt8 DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d570;
  tUInt64 DEF__theResult___snd__h44971;
  tUInt64 DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508;
  tUInt32 DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d802;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d683;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d681;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d679;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d677;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d675;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d673;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d671;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d669;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d667;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d665;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d663;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d661;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d659;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d657;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d655;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d653;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d651;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d649;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d647;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d645;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d643;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d641;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d639;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d637;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d635;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d633;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d631;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d629;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d627;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d625;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d623;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d621;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d619;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d617;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d615;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d613;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d611;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d609;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d607;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d605;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d603;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d601;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d599;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d597;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d595;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d593;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d591;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d589;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d587;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d585;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d583;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d581;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d579;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d577;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d575;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d573;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d569;
  tUInt8 DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BIT_121___d523;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BIT_125___d545;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BIT_126___d544;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BIT_127___d542;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BIT_194___d512;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BITS_129_TO_128___d541;
  tUInt8 DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515;
  tUInt32 DEF_x_first_snd_snd_snd_fst_exp__h34589;
  tUInt64 DEF_sfdin__h44933;
  tUInt64 DEF__theResult___fst_sfd__h44940;
  tUInt64 DEF_x_first_snd_snd_snd_fst_sfd__h34590;
  tUInt64 DEF_sfdin__h35447;
  tUInt64 DEF_rsfd__h34542;
  DEF_fpu_div_fState_S3_first____d506 = INST_fpu_div_fState_S3.METH_first();
  wop_primExtractWide(65u,
		      195u,
		      DEF_fpu_div_fState_S3_first____d506,
		      32u,
		      194u,
		      32u,
		      130u,
		      DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536);
  DEF_rsfd__h34542 = primExtract64(58u, 195u, DEF_fpu_div_fState_S3_first____d506, 32u, 57u, 32u, 0u);
  DEF_x_first_snd_snd_snd_fst_sfd__h34590 = primExtract64(52u,
							  195u,
							  DEF_fpu_div_fState_S3_first____d506,
							  32u,
							  109u,
							  32u,
							  58u);
  DEF_x_first_snd_snd_snd_fst_exp__h34589 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word32(3u,
												   14u,
												   11u);
  DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(3u,
														 26u,
														 3u);
  DEF_fpu_div_fState_S3_first__06_BITS_129_TO_128___d541 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(4u,
														 0u,
														 2u);
  DEF_fpu_div_fState_S3_first__06_BIT_126___d544 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(3u,
													 30u,
													 1u);
  DEF_fpu_div_fState_S3_first__06_BIT_194___d512 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(6u,
													 2u,
													 1u);
  DEF_fpu_div_fState_S3_first__06_BIT_127___d542 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(3u,
													 31u,
													 1u);
  DEF_fpu_div_fState_S3_first__06_BIT_125___d545 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(3u,
													 29u,
													 1u);
  DEF_fpu_div_fState_S3_first__06_BIT_121___d523 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(3u,
													 25u,
													 1u);
  DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 = DEF_x_first_snd_snd_snd_fst_exp__h34589 == 2047u;
  DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 = DEF_fpu_div_fState_S3_first____d506.get_bits_in_word8(1u,
															24u,
															2u) == (tUInt8)0u;
  switch (DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532 = 9218868437227405312llu;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532 = DEF_fpu_div_fState_S3_first__06_BIT_121___d523 ? 9218868437227405311llu : 9218868437227405312llu;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532 = DEF_fpu_div_fState_S3_first__06_BIT_121___d523 ? 9218868437227405312llu : 9218868437227405311llu;
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532 = 9218868437227405311llu;
    break;
  default:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532 = 0llu;
  }
  DEF__theResult___snd__h36044 = 288230376151711743llu & ((primExtract64(57u,
									 195u,
									 DEF_fpu_div_fState_S3_first____d506,
									 32u,
									 56u,
									 32u,
									 0u) << 1u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd_snd_snd__h35292 = DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? DEF__theResult___snd__h36044 : DEF_rsfd__h34542;
  DEF_sfdin__h35447 = DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF__theResult___snd_snd_snd__h35292 : DEF_rsfd__h34542;
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556 = (tUInt8)(DEF_sfdin__h35447 >> 57u);
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d569 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 56u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d573 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 55u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d575 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 54u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d577 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 53u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d581 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 51u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d579 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 52u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d583 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 50u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d585 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 49u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d587 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 48u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d593 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 45u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d589 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 47u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d595 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 44u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d591 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 46u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d597 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 43u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d599 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 42u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d601 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 41u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d603 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 40u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d605 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 39u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d607 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 38u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d611 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 36u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d609 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 37u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d613 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 35u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d615 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 34u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d617 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 33u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d623 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 30u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d619 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 32u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d625 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 29u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d621 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 31u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d627 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 28u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d629 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 27u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d633 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 25u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d631 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 26u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d635 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 24u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d637 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 23u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d641 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 21u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d639 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 22u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d643 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 20u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d645 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 19u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d647 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 18u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d653 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 15u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d649 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 17u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d655 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 14u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d651 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 16u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d657 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 13u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d659 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 12u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d663 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 10u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d661 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 11u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d665 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 9u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d667 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 8u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d671 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 6u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d669 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 7u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d673 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 5u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d675 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 4u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d677 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 3u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d683 = (tUInt8)((tUInt8)1u & DEF_sfdin__h35447);
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d679 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 2u));
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d681 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h35447 >> 1u));
  DEF__theResult___snd__h44973 = 288230376151711743llu & ((((tUInt64)(72057594037927935llu & DEF_sfdin__h35447)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h44956 = 288230376151711743llu & ((((tUInt64)(144115188075855871llu & DEF_sfdin__h35447)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___fst_exp__h44890 = 2047u & (DEF_x_first_snd_snd_snd_fst_exp__h34589 - 1u);
  DEF__theResult___fst_exp__h44893 = DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? DEF__theResult___fst_exp__h44890 : 2046u;
  DEF__theResult___fst_exp__h44896 = DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF__theResult___fst_exp__h44893 : DEF_x_first_snd_snd_snd_fst_exp__h34589;
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d560 = DEF__theResult___fst_exp__h44896 == 0u;
  DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d563 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d560 ? 3074u : primSignExt32(12u,
																			11u,
																			(tUInt32)(2047u & (DEF__theResult___fst_exp__h44896 - 1023u)));
  DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d802 = 4095u & (DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d563 - 3074u);
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556 && DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d563 == 1023u;
  DEF__theResult___snd__h45010 = primShiftL64(58u,
					      58u,
					      (tUInt64)(DEF_sfdin__h35447),
					      12u,
					      (tUInt32)(DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d802));
  DEF__theResult___fst_exp__h44978 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d560 ? 1u : DEF__theResult___fst_exp__h44896;
  DEF__theResult___fst_exp__h44962 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d560 ? 2u : 2047u & (DEF__theResult___fst_exp__h44896 + 1u);
  DEF_NOT_fpu_div_fState_S3_first__06_BIT_194_12___d538 = !DEF_fpu_div_fState_S3_first__06_BIT_194___d512;
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540 = DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 && DEF_NOT_fpu_div_fState_S3_first__06_BIT_194_12___d538 : DEF_NOT_fpu_div_fState_S3_first__06_BIT_194_12___d538;
  switch (DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d526 = DEF_fpu_div_fState_S3_first__06_BIT_121___d523;
    break;
  default:
    DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d526 = DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515 == (tUInt8)4u && DEF_fpu_div_fState_S3_first__06_BIT_121___d523;
  }
  DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d511 = !DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510;
  DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d511 || DEF_fpu_div_fState_S3_first__06_BIT_194___d512)) << 32u) | (tUInt64)((tUInt32)((DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? primExtract64(64u,
																																									 195u,
																																									 DEF_fpu_div_fState_S3_first____d506,
																																									 32u,
																																									 193u,
																																									 32u,
																																									 130u) : (((tUInt64)(DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d526)) << 63u) | DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532) >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? primExtract64(64u,
																							 195u,
																							 DEF_fpu_div_fState_S3_first____d506,
																							 32u,
																							 193u,
																							 32u,
																							 130u) : (((tUInt64)(DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d526)) << 63u) | DEF_IF_fpu_div_fState_S3_first__06_BITS_124_TO_122_ETC___d532),
												 0u);
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537 = DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535 : DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536;
  DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d546 = DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d511 || DEF_fpu_div_fState_S3_first__06_BIT_125___d545;
  DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d543 = DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d511 || DEF_fpu_div_fState_S3_first__06_BIT_127___d542;
  DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d568 = !DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556;
  DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d570 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d568 && DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d569;
  DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d741 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d568 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d569 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d573 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d575 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d577 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d579 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d581 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d583 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d585 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d587 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d589 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d591 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d593 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d595 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d597 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d599 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d601 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d603 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d605 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d607 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d609 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d611 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d613 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d615 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d617 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d619 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d621 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d623 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d625 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d627 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d629 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d631 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d633 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d635 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d637 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d639 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d641 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d643 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d645 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d647 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d649 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d651 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d653 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d655 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d657 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d659 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d661 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d663 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d665 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d667 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d669 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d671 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d673 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d675 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d677 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d679 && (!DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d681 && !DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d683))))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d800 = (tUInt8)63u & ((DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556 ? (tUInt8)0u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d569 ? (tUInt8)1u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d573 ? (tUInt8)2u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d575 ? (tUInt8)3u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d577 ? (tUInt8)4u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d579 ? (tUInt8)5u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d581 ? (tUInt8)6u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d583 ? (tUInt8)7u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d585 ? (tUInt8)8u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d587 ? (tUInt8)9u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d589 ? (tUInt8)10u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d591 ? (tUInt8)11u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d593 ? (tUInt8)12u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d595 ? (tUInt8)13u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d597 ? (tUInt8)14u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d599 ? (tUInt8)15u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d601 ? (tUInt8)16u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d603 ? (tUInt8)17u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d605 ? (tUInt8)18u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d607 ? (tUInt8)19u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d609 ? (tUInt8)20u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d611 ? (tUInt8)21u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d613 ? (tUInt8)22u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d615 ? (tUInt8)23u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d617 ? (tUInt8)24u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d619 ? (tUInt8)25u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d621 ? (tUInt8)26u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d623 ? (tUInt8)27u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d625 ? (tUInt8)28u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d627 ? (tUInt8)29u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d629 ? (tUInt8)30u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d631 ? (tUInt8)31u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d633 ? (tUInt8)32u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d635 ? (tUInt8)33u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d637 ? (tUInt8)34u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d639 ? (tUInt8)35u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d641 ? (tUInt8)36u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d643 ? (tUInt8)37u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d645 ? (tUInt8)38u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d647 ? (tUInt8)39u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d649 ? (tUInt8)40u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d651 ? (tUInt8)41u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d653 ? (tUInt8)42u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d655 ? (tUInt8)43u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d657 ? (tUInt8)44u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d659 ? (tUInt8)45u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d661 ? (tUInt8)46u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d663 ? (tUInt8)47u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d665 ? (tUInt8)48u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d667 ? (tUInt8)49u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d669 ? (tUInt8)50u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d671 ? (tUInt8)51u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d673 ? (tUInt8)52u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d675 ? (tUInt8)53u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d677 ? (tUInt8)54u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d679 ? (tUInt8)55u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d681 ? (tUInt8)56u : (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d683 ? (tUInt8)57u : (tUInt8)58u)))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h45017 = 2047u & (DEF__theResult___fst_exp__h44896 - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d800))));
  DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d801 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d800));
  DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d803 = primSLE8(1u,
									    12u,
									    (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d801),
									    12u,
									    (tUInt32)(DEF_IF_IF_fpu_div_fState_S3_first__06_BITS_120_TO__ETC___d802));
  DEF__theResult___snd__h45015 = primShiftL64(58u,
					      58u,
					      (tUInt64)(DEF_sfdin__h35447),
					      12u,
					      (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d801));
  DEF__theResult___snd__h44992 = 288230376151711743llu & ((((tUInt64)(72057594037927935llu & (DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d803 ? DEF__theResult___snd__h45015 : DEF__theResult___snd__h45010))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h44986 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d741 ? DEF_sfdin__h35447 : DEF__theResult___snd__h44992;
  DEF__theResult___snd__h44971 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d570 ? DEF__theResult___snd__h44973 : DEF__theResult___snd__h44986;
  DEF_sfdin__h44933 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556 ? DEF__theResult___snd__h44956 : DEF__theResult___snd__h44971;
  DEF__theResult___fst_sfd__h44940 = (tUInt64)(DEF_sfdin__h44933 >> 6u);
  DEF__theResult___fst_exp__h45023 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d741 || !DEF__0_CONCAT_IF_IF_fpu_div_fState_S3_first__06_BIT_ETC___d803 ? 0u : DEF__theResult___fst_exp__h45017;
  DEF__theResult___fst_exp__h45026 = DEF_NOT_IF_fpu_div_fState_S3_first__06_BITS_120_TO_ETC___d570 ? DEF__theResult___fst_exp__h44978 : DEF__theResult___fst_exp__h45023;
  DEF__theResult___fst_exp__h44939 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d556 ? DEF__theResult___fst_exp__h44962 : DEF__theResult___fst_exp__h45026;
  DEF__theResult___fst_exp__h44942 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 ? 2046u : DEF__theResult___fst_exp__h44939;
  DEF__theResult___snd_fst__h45045 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h44933 >> 5u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((144115188075855871llu & (((tUInt64)((tUInt8)((tUInt8)31u & DEF_sfdin__h44933))) << 52u)) == 0llu));
  DEF_guard__h35275 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 ? (tUInt8)3u : DEF__theResult___snd_fst__h45045;
  DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857.set_bits_in_word((tUInt8)31u & (((DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122___d515 << 2u) | (DEF_fpu_div_fState_S3_first__06_BIT_121___d523 << 1u)) | (tUInt8)((DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540 ? (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44939)) << 52u) | DEF__theResult___fst_sfd__h44940)) : (DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? (DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44890)) << 52u) | DEF_x_first_snd_snd_snd_fst_sfd__h34590) : 9218868437227405311llu) : primExtract64(63u,
																																																																																																				195u,
																																																																																																				DEF_fpu_div_fState_S3_first____d506,
																																																																																																				32u,
																																																																																																				120u,
																																																																																																				32u,
																																																																																																				58u))) >> 62u)),
										 2u,
										 0u,
										 5u).set_whole_word((tUInt32)((DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540 ? (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44939)) << 52u) | DEF__theResult___fst_sfd__h44940)) : (DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? (DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44890)) << 52u) | DEF_x_first_snd_snd_snd_fst_sfd__h34590) : 9218868437227405311llu) : primExtract64(63u,
																																																																																					 195u,
																																																																																					 DEF_fpu_div_fState_S3_first____d506,
																																																																																					 32u,
																																																																																					 120u,
																																																																																					 32u,
																																																																																					 58u))) >> 30u),
												    1u).set_whole_word((((tUInt32)(1073741823u & (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540 ? (DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44939)) << 52u) | DEF__theResult___fst_sfd__h44940)) : (DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? (DEF_fpu_div_fState_S3_first__06_BITS_57_TO_56_09_E_ETC___d510 ? 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h44890)) << 52u) | DEF_x_first_snd_snd_snd_fst_sfd__h34590) : 9218868437227405311llu) : primExtract64(63u,
																																																																																									    195u,
																																																																																									    DEF_fpu_div_fState_S3_first____d506,
																																																																																									    32u,
																																																																																									    120u,
																																																																																									    32u,
																																																																																									    58u))))) << 2u) | (tUInt32)(DEF_guard__h35275),
														       0u);
  DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858.set_bits_in_word(primExtract32(11u,
											       65u,
											       DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537,
											       32u,
											       64u,
											       32u,
											       54u),
										 4u,
										 0u,
										 11u).set_whole_word(primExtract32(32u,
														   65u,
														   DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537,
														   32u,
														   53u,
														   32u,
														   22u),
												     3u).set_whole_word(((DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537.get_bits_in_word32(0u,
																									   0u,
																									   22u) << 10u) | (((tUInt32)(DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d540 ? (DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? (tUInt8)31u & ((((DEF_fpu_div_fState_S3_first__06_BITS_129_TO_128___d541 << 3u) | (DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d543 << 2u)) | (DEF_fpu_div_fState_S3_first__06_BIT_126___d544 << 1u)) | DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d546) : primExtract8(5u,
																																																																																	  195u,
																																																																																	  DEF_fpu_div_fState_S3_first____d506,
																																																																																	  32u,
																																																																																	  129u,
																																																																																	  32u,
																																																																																	  125u)) | ((tUInt8)31u & (((DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565 << 2u) | ((DEF__theResult___fst_exp__h44942 == 0u && !(DEF_guard__h35275 == (tUInt8)0u)) << 1u)) | DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d565)) : (tUInt8)31u & ((((DEF_fpu_div_fState_S3_first__06_BITS_129_TO_128___d541 << 3u) | ((DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d543 : DEF_fpu_div_fState_S3_first__06_BIT_127___d542) << 2u)) | (DEF_fpu_div_fState_S3_first__06_BIT_126___d544 << 1u)) | (DEF_fpu_div_fState_S3_first__06_BITS_120_TO_110_07_ETC___d508 ? DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d546 : DEF_fpu_div_fState_S3_first__06_BIT_125___d545)))) << 5u)) | (tUInt32)(DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857.get_bits_in_word8(2u,
																																																																																																																																																																																													0u,
																																																																																																																																																																																													5u)),
															2u).set_whole_word(DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857.get_whole_word(1u),
																	   1u).set_whole_word(DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857.get_whole_word(0u),
																			      0u);
  INST_fpu_div_fState_S3.METH_deq();
  INST_fpu_div_fState_S4.METH_enq(DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858);
}

void MOD_mkFPU::RL_fpu_div_s5_stage()
{
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_EQ_0___d882;
  tUInt8 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d879;
  tUInt8 DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d917;
  tUInt32 DEF_din_inc___2_exp__h46164;
  tUInt32 DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d896;
  tUInt32 DEF_out_exp__h46076;
  tUInt32 DEF__theResult___exp__h46073;
  tUInt32 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d937;
  tUInt32 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935;
  tUInt32 DEF__theResult___fst_exp__h46151;
  tUInt32 DEF__theResult___fst_exp__h46154;
  tUInt64 DEF_out_sfd__h46077;
  tUInt64 DEF__theResult___sfd__h46074;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d955;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953;
  tUInt64 DEF__theResult___fst_sfd__h46152;
  tUInt64 DEF__theResult___fst_sfd__h46155;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d877;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d888;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d909;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924;
  tUInt64 DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d918;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871;
  tUInt64 DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866;
  tUInt8 DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d887;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BIT_2___d881;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
  tUInt8 DEF_sfd_BITS_53_TO_52___h46065;
  tUInt8 DEF_guard__h45536;
  tUInt8 DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868;
  tUInt32 DEF_x_first_snd_snd_snd_fst_exp__h45559;
  tUInt64 DEF_sfd_BITS_51_TO_0___h46226;
  tUInt64 DEF_sfd__h45580;
  tUInt64 DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d890;
  tUInt64 DEF_x_first_snd_snd_snd_fst_sfd__h45560;
  tUInt64 DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880;
  tUInt64 DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867;
  DEF_fpu_div_fState_S4_first____d862 = INST_fpu_div_fState_S4.METH_first();
  wop_primExtractWide(69u,
		      139u,
		      DEF_fpu_div_fState_S4_first____d862,
		      32u,
		      137u,
		      32u,
		      69u,
		      DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864);
  DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867 = primExtract64(64u,
								      139u,
								      DEF_fpu_div_fState_S4_first____d862,
								      32u,
								      65u,
								      32u,
								      2u);
  DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880 = primExtract64(63u,
								      139u,
								      DEF_fpu_div_fState_S4_first____d862,
								      32u,
								      64u,
								      32u,
								      2u);
  DEF_x_first_snd_snd_snd_fst_sfd__h45560 = primExtract64(52u,
							  139u,
							  DEF_fpu_div_fState_S4_first____d862,
							  32u,
							  53u,
							  32u,
							  2u);
  DEF_x_first_snd_snd_snd_fst_exp__h45559 = primExtract32(11u,
							  139u,
							  DEF_fpu_div_fState_S4_first____d862,
							  32u,
							  64u,
							  32u,
							  54u);
  DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868 = DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(2u,
													       2u,
													       3u);
  DEF_guard__h45536 = DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(0u, 0u, 2u);
  DEF_fpu_div_fState_S4_first__62_BIT_65___d876 = DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(2u,
													1u,
													1u);
  DEF_fpu_div_fState_S4_first__62_BIT_2___d881 = DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(0u,
												       2u,
												       1u);
  DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 = DEF_x_first_snd_snd_snd_fst_exp__h45559 == 2047u;
  DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 = DEF_guard__h45536 == (tUInt8)0u;
  DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d918 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 || DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
  DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d888 = DEF_x_first_snd_snd_snd_fst_exp__h45559 == 2046u;
  DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d877 = DEF_guard__h45536 == (tUInt8)3u;
  DEF_din_inc___2_exp__h46164 = 2047u & (DEF_x_first_snd_snd_snd_fst_exp__h45559 + 1u);
  switch (DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868) {
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d917 = DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d917 = DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868 == (tUInt8)4u && DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
  }
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d879 = DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d879 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d877 && DEF_fpu_div_fState_S4_first__62_BIT_65___d876;
  }
  DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_EQ_0___d882 = DEF_x_first_snd_snd_snd_fst_exp__h45559 == 0u;
  DEF_sfd__h45580 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_EQ_0___d882)) << 52u)) | DEF_x_first_snd_snd_snd_fst_sfd__h45560)) + 1llu);
  DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d890 = (tUInt64)(4503599627370495llu & (DEF_sfd__h45580 >> 1u));
  DEF_sfd_BITS_51_TO_0___h46226 = (tUInt64)(4503599627370495llu & DEF_sfd__h45580);
  DEF_sfd_BITS_53_TO_52___h46065 = (tUInt8)(DEF_sfd__h45580 >> 52u);
  DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d887 = (tUInt8)(DEF_sfd__h45580 >> 53u);
  DEF__theResult___sfd__h46074 = DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d887 ? (DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d888 ? 0llu : DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d890) : DEF_sfd_BITS_51_TO_0___h46226;
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d955 = DEF_x_first_snd_snd_snd_fst_sfd__h45560;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d955 = DEF__theResult___sfd__h46074;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d955 = 0llu;
  }
  DEF_out_sfd__h46077 = DEF_fpu_div_fState_S4_first__62_BIT_2___d881 ? DEF__theResult___sfd__h46074 : DEF_x_first_snd_snd_snd_fst_sfd__h45560;
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953 = DEF_x_first_snd_snd_snd_fst_sfd__h45560;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953 = DEF_out_sfd__h46077;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953 = DEF__theResult___sfd__h46074;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953 = 0llu;
  }
  switch (DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h46152 = DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d953;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h46152 = DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d955;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h46152 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d918 ? DEF_x_first_snd_snd_snd_fst_sfd__h45560 : DEF__theResult___sfd__h46074;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h46152 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 ? DEF_x_first_snd_snd_snd_fst_sfd__h45560 : (DEF_fpu_div_fState_S4_first__62_BIT_65___d876 ? DEF__theResult___sfd__h46074 : DEF_x_first_snd_snd_snd_fst_sfd__h45560);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h46152 = DEF_x_first_snd_snd_snd_fst_sfd__h45560;
    break;
  default:
    DEF__theResult___fst_sfd__h46152 = 0llu;
  }
  DEF__theResult___fst_sfd__h46155 = DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 ? DEF_x_first_snd_snd_snd_fst_sfd__h45560 : DEF__theResult___fst_sfd__h46152;
  DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d896 = DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_EQ_0___d882 && DEF_sfd_BITS_53_TO_52___h46065 == (tUInt8)1u ? 1u : DEF_x_first_snd_snd_snd_fst_exp__h45559;
  DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899 = DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d887 ? (DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d888 ? 9218868437227405312llu : 9223372036854775807llu & ((((tUInt64)(DEF_din_inc___2_exp__h46164)) << 52u) | DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d890)) : 9223372036854775807llu & ((((tUInt64)(DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d896)) << 52u) | DEF_sfd_BITS_51_TO_0___h46226);
  switch (DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868) {
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d918 ? DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880 : DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 ? DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880 : (DEF_fpu_div_fState_S4_first__62_BIT_65___d876 ? DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899 : DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880);
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924 = DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924 = 0llu;
  }
  switch (DEF_guard__h45536) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d909 = DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d909 = 0llu;
  }
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903 = DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903 = DEF_fpu_div_fState_S4_first__62_BIT_2___d881 ? DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899 : DEF_fpu_div_fState_S4_first__62_BITS_64_TO_2___d880;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903 = DEF_IF_0b0_CONCAT_NOT_fpu_div_fState_S4_first__62__ETC___d899;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903 = 0llu;
  }
  switch (DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868) {
  case (tUInt8)0u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927 = (((tUInt64)(DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d879)) << 63u) | DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d903;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 ? DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867 : (((tUInt64)((DEF_guard__h45536 == (tUInt8)1u || (DEF_guard__h45536 == (tUInt8)2u || DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d877)) && DEF_fpu_div_fState_S4_first__62_BIT_65___d876)) << 63u) | DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d909;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927 = (((tUInt64)(DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d917)) << 63u) | DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d924;
  }
  DEF__theResult___exp__h46073 = DEF__0b0_CONCAT_NOT_fpu_div_fState_S4_first__62_BIT_ETC___d887 ? (DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d888 ? 2047u : DEF_din_inc___2_exp__h46164) : DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d896;
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d937 = DEF_x_first_snd_snd_snd_fst_exp__h45559;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d937 = DEF__theResult___exp__h46073;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d937 = 0u;
  }
  DEF_out_exp__h46076 = DEF_fpu_div_fState_S4_first__62_BIT_2___d881 ? DEF__theResult___exp__h46073 : DEF_x_first_snd_snd_snd_fst_exp__h45559;
  switch (DEF_guard__h45536) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935 = DEF_x_first_snd_snd_snd_fst_exp__h45559;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935 = DEF_out_exp__h46076;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935 = DEF__theResult___exp__h46073;
    break;
  default:
    DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935 = 0u;
  }
  switch (DEF_fpu_div_fState_S4_first__62_BITS_68_TO_66___d868) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h46151 = DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d935;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h46151 = DEF_IF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70__ETC___d937;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h46151 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ__ETC___d918 ? DEF_x_first_snd_snd_snd_fst_exp__h45559 : DEF__theResult___exp__h46073;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h46151 = DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871 ? DEF_x_first_snd_snd_snd_fst_exp__h45559 : (DEF_fpu_div_fState_S4_first__62_BIT_65___d876 ? DEF__theResult___exp__h46073 : DEF_x_first_snd_snd_snd_fst_exp__h45559);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h46151 = DEF_x_first_snd_snd_snd_fst_exp__h45559;
    break;
  default:
    DEF__theResult___fst_exp__h46151 = 0u;
  }
  DEF__theResult___fst_exp__h46154 = DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 ? DEF_x_first_snd_snd_snd_fst_exp__h45559 : DEF__theResult___fst_exp__h46151;
  DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973.set_bits_in_word((tUInt8)((DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 ? DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867 : DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927) >> 59u),
										 2u,
										 0u,
										 5u).set_whole_word((tUInt32)((DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 ? DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867 : DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927) >> 27u),
												    1u).set_whole_word((((tUInt32)(134217727u & (DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 ? DEF_fpu_div_fState_S4_first__62_BITS_65_TO_2___d867 : DEF_IF_fpu_div_fState_S4_first__62_BITS_68_TO_66_6_ETC___d927))) << 5u) | (tUInt32)(DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(2u,
																																																		 5u,
																																																		 5u) | ((tUInt8)31u & (((DEF__theResult___fst_exp__h46154 == 2047u && DEF__theResult___fst_sfd__h46155 == 0llu) << 2u) | (!DEF_fpu_div_fState_S4_first__62_BITS_64_TO_54_65_E_ETC___d866 && !DEF_fpu_div_fState_S4_first__62_BITS_1_TO_0_70_EQ_0b0___d871)))),
														       0u);
  DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974 = DEF_fpu_div_fState_S4_first____d862.get_bits_in_word8(4u,
															10u,
															1u) ? DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864 : DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973;
  INST_fpu_div_fState_S4.METH_deq();
  INST_fpu_div_fResult_S5.METH_enq(DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974);
}

void MOD_mkFPU::RL_work_1()
{
  tUInt8 DEF_rg_index_1_76_PLUS_1___d978;
  tUInt8 DEF_rg_index_1_76_EQ_29___d977;
  tUInt8 DEF_rg_b_81_EQ_0___d982;
  tUInt8 DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_95___d996;
  tUInt8 DEF_NOT_rg_res_84_BIT_116_85___d986;
  tUInt8 DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994;
  tUInt8 DEF_rg_s_000_ULT_rg_r_1_99_PLUS_rg_b_81_001___d1002;
  tUInt8 DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1026;
  tUInt8 DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988;
  tUInt8 DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979;
  tUInt8 DEF_rg_index_1__h47011;
  tUInt8 DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82___d989;
  tUInt8 DEF_rg_index_1_76_ULE_58___d980;
  DEF_b__h46732 = INST_rg_b.METH_read();
  DEF_rg_res___d984 = INST_rg_res.METH_read();
  DEF_rg_res_84_BIT_116___d985 = DEF_rg_res___d984.get_bits_in_word8(3u, 20u, 1u);
  DEF_rg_r_1___d999 = INST_rg_r_1.METH_read();
  DEF_s__h46730 = INST_rg_s.METH_read();
  DEF_rg_index_1__h47011 = INST_rg_index_1.METH_read();
  DEF_rg_index_1_76_ULE_58___d980 = DEF_rg_index_1__h47011 <= (tUInt8)58u;
  wop_primExtractWide(116u, 117u, DEF_rg_res___d984, 32u, 115u, 32u, 0u, DEF_x__h47186);
  wop_primExtractWide(115u,
		      116u,
		      DEF_rg_r_1___d999,
		      32u,
		      115u,
		      32u,
		      1u,
		      DEF_rg_r_1_BITS_115_TO_1___h47185);
  wop_primExtractWide(114u, 116u, DEF_b__h46732, 32u, 115u, 32u, 2u, DEF_rg_b_BITS_115_TO_2___h47131);
  DEF_r__h47182.set_bits_in_word(1048575u & ((((tUInt32)((tUInt8)0u)) << 19u) | DEF_rg_r_1_BITS_115_TO_1___h47185.get_bits_in_word32(3u,
																     0u,
																     19u)),
				 3u,
				 0u,
				 20u).set_whole_word(DEF_rg_r_1_BITS_115_TO_1___h47185.get_whole_word(2u),
						     2u).set_whole_word(DEF_rg_r_1_BITS_115_TO_1___h47185.get_whole_word(1u),
									1u).set_whole_word(DEF_rg_r_1_BITS_115_TO_1___h47185.get_whole_word(0u),
											   0u);
  wop_add(DEF_r__h47182, DEF_b__h46732, DEF_r__h47178);
  DEF_b__h47127.set_bits_in_word(1048575u & ((((tUInt32)((tUInt8)0u)) << 18u) | DEF_rg_b_BITS_115_TO_2___h47131.get_bits_in_word32(3u,
																   0u,
																   18u)),
				 3u,
				 0u,
				 20u).set_whole_word(DEF_rg_b_BITS_115_TO_2___h47131.get_whole_word(2u),
						     2u).set_whole_word(DEF_rg_b_BITS_115_TO_2___h47131.get_whole_word(1u),
									1u).set_whole_word(DEF_rg_b_BITS_115_TO_2___h47131.get_whole_word(0u),
											   0u);
  DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012 = DEF_x__h47186;
  DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010 = DEF_rg_r_1___d999;
  DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011 = DEF_rg_res_84_BIT_116___d985 ? DEF_x__h47186 : DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013 = DEF_rg_index_1_76_ULE_58___d980 ? DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011 : DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012;
  DEF_NOT_rg_res_84_BIT_116_85___d986 = !DEF_rg_res_84_BIT_116___d985;
  DEF_rg_b_81_EQ_0___d982 = DEF_b__h46732 == UWide_literal_116_h0;
  DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82___d989 = DEF_rg_res_84_BIT_116___d985 || DEF_rg_b_81_EQ_0___d982;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988 = DEF_rg_index_1_76_ULE_58___d980 ? !DEF_rg_b_81_EQ_0___d982 && DEF_NOT_rg_res_84_BIT_116_85___d986 : DEF_NOT_rg_res_84_BIT_116_85___d986;
  DEF__theResult___fst__h47029 = DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82___d989 ? DEF_b__h46732 : DEF_b__h47127;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993 = DEF_rg_index_1_76_ULE_58___d980 ? DEF__theResult___fst__h47029 : DEF_b__h46732;
  wop_primExtractWide(114u,
		      116u,
		      DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993,
		      32u,
		      115u,
		      32u,
		      2u,
		      DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039);
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993 == UWide_literal_116_h0;
  DEF_b__h47240.set_bits_in_word(1048575u & ((((tUInt32)((tUInt8)0u)) << 18u) | DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039.get_bits_in_word32(3u,
																				  0u,
																				  18u)),
				 3u,
				 0u,
				 20u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039.get_whole_word(2u),
						     2u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039.get_whole_word(1u),
									1u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039.get_whole_word(0u),
											   0u);
  DEF__theResult___fst__h47119 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 ? DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993 : DEF_b__h47240;
  DEF__theResult___fst__h46990 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988 ? DEF__theResult___fst__h47119 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993;
  DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_95___d996 = DEF_rg_res_84_BIT_116___d985 || DEF_rg_b_81_EQ_0___d982;
  DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016.set_bits_in_word(2097151u & ((((tUInt32)(DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_95___d996)) << 20u) | DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011.get_bits_in_word32(3u,
																																   0u,
																																   20u)),
										  3u,
										  0u,
										  21u).set_whole_word(DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011.get_whole_word(2u),
												      2u).set_whole_word(DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011.get_whole_word(1u),
															 1u).set_whole_word(DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011.get_whole_word(0u),
																	    0u);
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017 = DEF_rg_index_1_76_ULE_58___d980 ? DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016 : DEF_rg_res___d984;
  DEF_rg_index_1_76_EQ_29___d977 = DEF_rg_index_1__h47011 == (tUInt8)29u;
  wop_add(DEF_rg_r_1___d999, DEF_b__h46732, DEF_sum__h47125);
  wop_sub(DEF_s__h46730, DEF_sum__h47125, DEF_s__h47177);
  DEF_rg_s_000_ULT_rg_r_1_99_PLUS_rg_b_81_001___d1002 = DEF_s__h46730 < DEF_sum__h47125;
  DEF__theResult___snd_fst__h47031 = DEF_rg_res_84_BIT_116___d985 || (DEF_rg_b_81_EQ_0___d982 || DEF_rg_s_000_ULT_rg_r_1_99_PLUS_rg_b_81_001___d1002) ? DEF_s__h46730 : DEF_s__h47177;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024 = DEF_rg_index_1_76_ULE_58___d980 ? DEF__theResult___snd_fst__h47031 : DEF_s__h46730;
  DEF__theResult___snd_snd__h47168 = DEF_rg_s_000_ULT_rg_r_1_99_PLUS_rg_b_81_001___d1002 ? DEF_r__h47182 : DEF_r__h47178;
  DEF__theResult___snd_snd_snd__h47034 = DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82___d989 ? DEF_rg_r_1___d999 : DEF__theResult___snd_snd__h47168;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008 = DEF_rg_index_1_76_ULE_58___d980 ? DEF__theResult___snd_snd_snd__h47034 : DEF_rg_r_1___d999;
  wop_primExtractWide(115u,
		      116u,
		      DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008,
		      32u,
		      115u,
		      32u,
		      1u,
		      DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032);
  DEF_r__h47290.set_bits_in_word(1048575u & ((((tUInt32)((tUInt8)0u)) << 19u) | DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032.get_bits_in_word32(3u,
																				  0u,
																				  19u)),
				 3u,
				 0u,
				 20u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032.get_whole_word(2u),
						     2u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032.get_whole_word(1u),
									1u).set_whole_word(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032.get_whole_word(0u),
											   0u);
  wop_add(DEF_r__h47290,
	  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993,
	  DEF_r__h47252);
  DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 ? DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013;
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015.set_bits_in_word(2097151u & ((((tUInt32)(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 || (DEF_rg_index_1_76_ULE_58___d980 ? DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_95___d996 : DEF_rg_res_84_BIT_116___d985))) << 20u) | DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014.get_bits_in_word32(3u,
																																																       0u,
																																																       20u)),
										  3u,
										  0u,
										  21u).set_whole_word(DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014.get_whole_word(2u),
												      2u).set_whole_word(DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014.get_whole_word(1u),
															 1u).set_whole_word(DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014.get_whole_word(0u),
																	    0u);
  DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988 ? DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017;
  wop_add(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008,
	  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993,
	  DEF_sum__h47238);
  wop_sub(DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024,
	  DEF_sum__h47238,
	  DEF_s__h47251);
  DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1026 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024 < DEF_sum__h47238;
  DEF__theResult___snd_fst__h47121 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 || DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1026 ? DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024 : DEF_s__h47251;
  DEF__theResult___snd_snd__h47243 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1026 ? DEF_r__h47290 : DEF_r__h47252;
  DEF__theResult___snd_fst__h46992 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988 ? DEF__theResult___snd_fst__h47121 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024;
  DEF__theResult___snd_snd_snd__h47124 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d994 ? DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008 : DEF__theResult___snd_snd__h47243;
  DEF__theResult___snd_snd_snd__h46995 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_EQ_ETC___d988 ? DEF__theResult___snd_snd_snd__h47124 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008;
  DEF_rg_index_1_76_PLUS_1___d978 = (tUInt8)63u & (DEF_rg_index_1__h47011 + (tUInt8)1u);
  DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979 = DEF_rg_index_1_76_PLUS_1___d978 <= (tUInt8)58u;
  DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019 = DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979 ? DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017;
  DEF_x__h47298 = DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979 ? DEF__theResult___fst__h46990 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993;
  DEF_x__h47219 = DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979 ? DEF__theResult___snd_fst__h46992 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024;
  DEF_x__h47266 = DEF_rg_index_1_76_PLUS_1_78_ULE_58___d979 ? DEF__theResult___snd_snd_snd__h46995 : DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008;
  if (DEF_rg_index_1_76_EQ_29___d977)
    INST_rg_busy_1.METH_write((tUInt8)0u);
  if (DEF_rg_index_1_76_EQ_29___d977)
    INST_crg_done_1.METH_port1__write((tUInt8)1u);
  INST_rg_index_1.METH_write(DEF_rg_index_1_76_PLUS_1___d978);
  INST_rg_res.METH_write(DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019);
  INST_rg_s.METH_write(DEF_x__h47219);
  INST_rg_r_1.METH_write(DEF_x__h47266);
  INST_rg_b.METH_write(DEF_x__h47298);
}

void MOD_mkFPU::RL_fpu_sqr_s1_stage()
{
  tUInt64 DEF_value__h56841;
  tUInt64 DEF_sfd__h48506;
  tUInt8 DEF_x__h65654;
  tUInt64 DEF_sfd__h48453;
  tUInt32 DEF_x__h56236;
  tUInt8 DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1049;
  tUInt8 DEF_fpu_sqr_fOperand_S0_first__047_BITS_54_TO_3_05_ETC___d1051;
  tUInt8 DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1181;
  tUInt8 DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063;
  tUInt64 DEF_sfd___1__h65624;
  tUInt64 DEF_x__h65615;
  tUInt32 DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1183;
  tUInt8 DEF_fpu_sqr_fOperand_S0_first__047_BIT_54___d1054;
  tUInt8 DEF_fpu_sqr_fOperand_S0_first__047_BIT_66___d1067;
  tUInt32 DEF_x__h56218;
  tUInt32 DEF_d_exp__h56211;
  tUInt32 DEF_x__h47563;
  tUInt64 DEF_x__h47591;
  tUInt64 DEF_sfd__h48455;
  DEF_fpu_sqr_fOperand_S0_first____d1047 = INST_fpu_sqr_fOperand_S0.METH_first();
  DEF_x__h47591 = primExtract64(52u, 67u, DEF_fpu_sqr_fOperand_S0_first____d1047, 32u, 54u, 32u, 3u);
  DEF_x__h47563 = primExtract32(11u, 67u, DEF_fpu_sqr_fOperand_S0_first____d1047, 32u, 65u, 32u, 55u);
  DEF_fpu_sqr_fOperand_S0_first__047_BIT_66___d1067 = DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(2u,
													       2u,
													       1u);
  DEF_fpu_sqr_fOperand_S0_first__047_BIT_54___d1054 = DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
													       22u,
													       1u);
  DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(2u,
																					       1u,
																					       2u)),
										   6u,
										   0u,
										   3u).set_whole_word(primExtract32(32u,
														    67u,
														    DEF_fpu_sqr_fOperand_S0_first____d1047,
														    32u,
														    64u,
														    32u,
														    33u),
												      5u).set_whole_word((primExtract32(30u,
																	67u,
																	DEF_fpu_sqr_fOperand_S0_first____d1047,
																	32u,
																	32u,
																	32u,
																	3u) << 2u) | (tUInt32)(UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																												    0u,
																												    2u)),
															 4u).set_whole_word(UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																	    3u).set_whole_word(UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																			       2u).set_whole_word(UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																						  1u).set_whole_word(UWide_literal_130_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																								     0u);
  DEF__885371657944020549648_CONCAT_DONTCARE___d1073.set_bits_in_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(6u,
																			     0u,
																			     3u),
								      6u,
								      0u,
								      3u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
											 5u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
													    4u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
															       3u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																		  2u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																				     1u).set_whole_word(UWide_literal_195_h5ffe00000000000020aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																							0u);
  DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063 = DEF_x__h47563 == 0u;
  DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1181 = DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063 ? (DEF_fpu_sqr_fOperand_S0_first__047_BIT_54___d1054 ? (tUInt8)2u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																21u,
																																1u) ? (tUInt8)3u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																									     20u,
																																									     1u) ? (tUInt8)4u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																			  19u,
																																																			  1u) ? (tUInt8)5u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																												       18u,
																																																												       1u) ? (tUInt8)6u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																						    17u,
																																																																						    1u) ? (tUInt8)7u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																 16u,
																																																																																 1u) ? (tUInt8)8u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																									      15u,
																																																																																									      1u) ? (tUInt8)9u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																			   14u,
																																																																																																			   1u) ? (tUInt8)10u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																													 13u,
																																																																																																													 1u) ? (tUInt8)11u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																						       12u,
																																																																																																																						       1u) ? (tUInt8)12u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																     11u,
																																																																																																																																     1u) ? (tUInt8)13u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																										   10u,
																																																																																																																																										   1u) ? (tUInt8)14u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																				 9u,
																																																																																																																																																				 1u) ? (tUInt8)15u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																													       8u,
																																																																																																																																																													       1u) ? (tUInt8)16u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																							     7u,
																																																																																																																																																																							     1u) ? (tUInt8)17u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																	   6u,
																																																																																																																																																																																	   1u) ? (tUInt8)18u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																											 5u,
																																																																																																																																																																																											 1u) ? (tUInt8)19u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																																				       4u,
																																																																																																																																																																																																				       1u) ? (tUInt8)20u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																																														     3u,
																																																																																																																																																																																																														     1u) ? (tUInt8)21u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																																																								   2u,
																																																																																																																																																																																																																								   1u) ? (tUInt8)22u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																																																																		 1u,
																																																																																																																																																																																																																																		 1u) ? (tUInt8)23u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(1u,
																																																																																																																																																																																																																																											       0u,
																																																																																																																																																																																																																																											       1u) ? (tUInt8)24u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																					     31u,
																																																																																																																																																																																																																																																					     1u) ? (tUInt8)25u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																															   30u,
																																																																																																																																																																																																																																																															   1u) ? (tUInt8)26u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																									 29u,
																																																																																																																																																																																																																																																																									 1u) ? (tUInt8)27u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																		       28u,
																																																																																																																																																																																																																																																																																		       1u) ? (tUInt8)28u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																												     27u,
																																																																																																																																																																																																																																																																																												     1u) ? (tUInt8)29u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																						   26u,
																																																																																																																																																																																																																																																																																																						   1u) ? (tUInt8)30u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																 25u,
																																																																																																																																																																																																																																																																																																																 1u) ? (tUInt8)31u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																									       24u,
																																																																																																																																																																																																																																																																																																																									       1u) ? (tUInt8)32u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																			     23u,
																																																																																																																																																																																																																																																																																																																																			     1u) ? (tUInt8)33u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																													   22u,
																																																																																																																																																																																																																																																																																																																																													   1u) ? (tUInt8)34u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																							 21u,
																																																																																																																																																																																																																																																																																																																																																							 1u) ? (tUInt8)35u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																       20u,
																																																																																																																																																																																																																																																																																																																																																																       1u) ? (tUInt8)36u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																										     19u,
																																																																																																																																																																																																																																																																																																																																																																										     1u) ? (tUInt8)37u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																				   18u,
																																																																																																																																																																																																																																																																																																																																																																																				   1u) ? (tUInt8)38u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																														 17u,
																																																																																																																																																																																																																																																																																																																																																																																														 1u) ? (tUInt8)39u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																							       16u,
																																																																																																																																																																																																																																																																																																																																																																																																							       1u) ? (tUInt8)40u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																	     15u,
																																																																																																																																																																																																																																																																																																																																																																																																																	     1u) ? (tUInt8)41u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																											   14u,
																																																																																																																																																																																																																																																																																																																																																																																																																											   1u) ? (tUInt8)42u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																					 13u,
																																																																																																																																																																																																																																																																																																																																																																																																																																					 1u) ? (tUInt8)43u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																														       12u,
																																																																																																																																																																																																																																																																																																																																																																																																																																														       1u) ? (tUInt8)44u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																								     11u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																								     1u) ? (tUInt8)45u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																		   10u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																		   1u) ? (tUInt8)46u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																												 9u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																												 1u) ? (tUInt8)47u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					       8u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					       1u) ? (tUInt8)48u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															     7u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															     1u) ? (tUInt8)49u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   6u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									   1u) ? (tUInt8)50u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			 5u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			 1u) ? (tUInt8)51u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												       4u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												       1u) ? (tUInt8)52u : (DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						     3u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						     1u) ? (tUInt8)53u : (tUInt8)58u)))))))))))))))))))))))))))))))))))))))))))))))))))) : (tUInt8)1u;
  DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1183 = 8191u & ((DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063 ? 7170u : primSignExt32(13u,
																				    11u,
																				    (tUInt32)(2047u & (DEF_x__h47563 - 1023u)))) - (8191u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1181))));
  DEF_fpu_sqr_fOperand_S0_first__047_BITS_54_TO_3_05_ETC___d1051 = DEF_x__h47591 == 0llu;
  DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1049 = DEF_x__h47563 == 2047u;
  DEF_x__h56236 = primShiftRA32(13u,
				13u,
				(tUInt32)(DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1183),
				32u,
				1u);
  DEF_x__h56218 = 8191u & (DEF_x__h56236 + 1024u);
  DEF_d_exp__h56211 = (tUInt32)(2047u & DEF_x__h56218);
  DEF_x__h65654 = (tUInt8)63u & (DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1181 - (tUInt8)1u);
  DEF_sfd__h48506 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | primExtract64(51u,
											    67u,
											    DEF_fpu_sqr_fOperand_S0_first____d1047,
											    32u,
											    53u,
											    32u,
											    3u));
  DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061.set_bits_in_word((tUInt8)7u & (((tUInt8)1u << 2u) | DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(2u,
																					       1u,
																					       2u)),
										   6u,
										   0u,
										   3u).set_whole_word((primExtract32(10u,
														     67u,
														     DEF_fpu_sqr_fOperand_S0_first____d1047,
														     32u,
														     64u,
														     32u,
														     55u) << 22u) | (tUInt32)(DEF_sfd__h48506 >> 30u),
												      5u).set_whole_word((((tUInt32)(1073741823u & DEF_sfd__h48506)) << 2u) | (tUInt32)(UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																															       0u,
																															       2u)),
															 4u).set_whole_word(UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																	    3u).set_whole_word(UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																			       2u).set_whole_word(UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																						  1u).set_whole_word(UWide_literal_130_h20aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																								     0u);
  DEF_value__h56841 = 18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063)) << 52u)) | DEF_x__h47591);
  DEF_sfd__h48453 = 288230376151711743llu & ((DEF_value__h56841 << 4u) | (tUInt64)((tUInt8)0u));
  DEF_sfd__h48455 = primShiftL64(58u, 58u, (tUInt64)(DEF_sfd__h48453), 6u, (tUInt8)(DEF_x__h65654));
  DEF_sfd___1__h65624 = 288230376151711743llu & ((((tUInt64)((tUInt8)0u)) << 57u) | (tUInt64)(DEF_sfd__h48455 >> 1u));
  DEF_x__h65615 = (tUInt8)((tUInt8)1u & DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1183) ? DEF_sfd__h48455 : DEF_sfd___1__h65624;
  DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197.set_bits_in_word(536870911u & ((((((tUInt32)(DEF_fpu_sqr_fOperand_S0_first____d1047.get_bits_in_word8(0u,
																				       0u,
																				       3u))) << 26u) | (((tUInt32)(DEF_fpu_sqr_fOperand_S0_first__047_BIT_66___d1067)) << 25u)) | (DEF_d_exp__h56211 << 14u)) | (tUInt32)(DEF_x__h47591 >> 38u)),
										  3u,
										  0u,
										  29u).set_whole_word((tUInt32)(DEF_x__h47591 >> 6u),
												      2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)63u & DEF_x__h47591))) << 26u) | (tUInt32)(DEF_x__h65615 >> 32u),
															 1u).set_whole_word((tUInt32)(DEF_x__h65615),
																	    0u);
  DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198.set_bits_in_word(UWide_literal_70_h155555555555555540.get_bits_in_word8(2u,
																	  3u,
																	  3u),
										   6u,
										   0u,
										   3u).set_whole_word(primExtract32(32u,
														    70u,
														    UWide_literal_70_h155555555555555540,
														    32u,
														    66u,
														    32u,
														    35u),
												      5u).set_whole_word(primExtract32(32u,
																       70u,
																       UWide_literal_70_h155555555555555540,
																       32u,
																       34u,
																       32u,
																       3u),
															 4u).set_whole_word((((tUInt32)(UWide_literal_70_h155555555555555540.get_bits_in_word8(0u,
																									       0u,
																									       3u))) << 29u) | DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197.get_bits_in_word32(3u,
																																						 0u,
																																						 29u),
																	    3u).set_whole_word(DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197.get_whole_word(2u),
																			       2u).set_whole_word(DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197.get_whole_word(1u),
																						  1u).set_whole_word(DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197.get_whole_word(0u),
																								     0u);
  DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199 = DEF_fpu_sqr_fOperand_S0_first__047_BIT_66___d1067 ? DEF__885371657944020549648_CONCAT_DONTCARE___d1073 : DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198;
  DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200 = ((DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1049 && DEF_fpu_sqr_fOperand_S0_first__047_BIT_54___d1054) || (DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1063 && DEF_fpu_sqr_fOperand_S0_first__047_BITS_54_TO_3_05_ETC___d1051)) || ((DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1049 && DEF_fpu_sqr_fOperand_S0_first__047_BITS_54_TO_3_05_ETC___d1051) && !DEF_fpu_sqr_fOperand_S0_first__047_BIT_66___d1067) ? DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072 : DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199;
  DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201 = (DEF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_55_0_ETC___d1049 && !DEF_fpu_sqr_fOperand_S0_first__047_BITS_54_TO_3_05_ETC___d1051) && !DEF_fpu_sqr_fOperand_S0_first__047_BIT_54___d1054 ? DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061 : DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200;
  INST_fpu_sqr_fOperand_S0.METH_deq();
  INST_fpu_sqr_fState_S1.METH_enq(DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201);
}

void MOD_mkFPU::RL_fpu_sqr_s2_stage()
{
  tUInt8 DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210;
  tUInt8 DEF_x__h92980;
  tUInt8 DEF_IF_fpu_sqr_fState_S1_first__204_BIT_57_214_THE_ETC___d1330;
  tUInt8 DEF_value_BIT_17___h69748;
  tUInt8 DEF_value_BIT_18___h69684;
  tUInt8 DEF_value_BIT_19___h69620;
  tUInt8 DEF_fpu_sqr_fState_S1_first__204_BIT_57___d1214;
  tUInt64 DEF_value__h66046;
  DEF_fpu_sqr_fState_S1_first____d1204 = INST_fpu_sqr_fState_S1.METH_first();
  wop_primExtractWide(137u,
		      195u,
		      DEF_fpu_sqr_fState_S1_first____d1204,
		      32u,
		      194u,
		      32u,
		      58u,
		      DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336);
  DEF_value__h66046 = primExtract64(58u,
				    195u,
				    DEF_fpu_sqr_fState_S1_first____d1204,
				    32u,
				    57u,
				    32u,
				    0u);
  DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205 = DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(6u,
													    2u,
													    1u);
  DEF_value_BIT_19___h69620 = DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u, 19u, 1u);
  DEF_fpu_sqr_fState_S1_first__204_BIT_57___d1214 = DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
													   25u,
													   1u);
  DEF_value_BIT_18___h69684 = DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u, 18u, 1u);
  DEF_value_BIT_17___h69748 = DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u, 17u, 1u);
  DEF_IF_fpu_sqr_fState_S1_first__204_BIT_57_214_THE_ETC___d1330 = (tUInt8)127u & ((DEF_fpu_sqr_fState_S1_first__204_BIT_57___d1214 ? (tUInt8)0u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																									   24u,
																									   1u) ? (tUInt8)1u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																		      23u,
																																		      1u) ? (tUInt8)2u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																												 22u,
																																												 1u) ? (tUInt8)3u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																					    21u,
																																																					    1u) ? (tUInt8)4u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																														       20u,
																																																														       1u) ? (tUInt8)5u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																								  19u,
																																																																								  1u) ? (tUInt8)6u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																	     18u,
																																																																																	     1u) ? (tUInt8)7u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																											17u,
																																																																																											1u) ? (tUInt8)8u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																				   16u,
																																																																																																				   1u) ? (tUInt8)9u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																													      15u,
																																																																																																													      1u) ? (tUInt8)10u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																							  14u,
																																																																																																																							  1u) ? (tUInt8)11u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																      13u,
																																																																																																																																      1u) ? (tUInt8)12u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																										  12u,
																																																																																																																																										  1u) ? (tUInt8)13u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																			      11u,
																																																																																																																																																			      1u) ? (tUInt8)14u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																													  10u,
																																																																																																																																																													  1u) ? (tUInt8)15u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																						      9u,
																																																																																																																																																																						      1u) ? (tUInt8)16u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																  8u,
																																																																																																																																																																																  1u) ? (tUInt8)17u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																									      7u,
																																																																																																																																																																																									      1u) ? (tUInt8)18u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																			  6u,
																																																																																																																																																																																																			  1u) ? (tUInt8)19u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																												      5u,
																																																																																																																																																																																																												      1u) ? (tUInt8)20u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																																						  4u,
																																																																																																																																																																																																																						  1u) ? (tUInt8)21u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																																															      3u,
																																																																																																																																																																																																																															      1u) ? (tUInt8)22u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																																																									  2u,
																																																																																																																																																																																																																																									  1u) ? (tUInt8)23u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																																																																		      1u,
																																																																																																																																																																																																																																																		      1u) ? (tUInt8)24u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(1u,
																																																																																																																																																																																																																																																												  0u,
																																																																																																																																																																																																																																																												  1u) ? (tUInt8)25u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																					      31u,
																																																																																																																																																																																																																																																																					      1u) ? (tUInt8)26u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																															  30u,
																																																																																																																																																																																																																																																																															  1u) ? (tUInt8)27u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																								      29u,
																																																																																																																																																																																																																																																																																								      1u) ? (tUInt8)28u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																		  28u,
																																																																																																																																																																																																																																																																																																		  1u) ? (tUInt8)29u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																											      27u,
																																																																																																																																																																																																																																																																																																											      1u) ? (tUInt8)30u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																					  26u,
																																																																																																																																																																																																																																																																																																																					  1u) ? (tUInt8)31u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																														      25u,
																																																																																																																																																																																																																																																																																																																														      1u) ? (tUInt8)32u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																								  24u,
																																																																																																																																																																																																																																																																																																																																								  1u) ? (tUInt8)33u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																	      23u,
																																																																																																																																																																																																																																																																																																																																																	      1u) ? (tUInt8)34u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																											  22u,
																																																																																																																																																																																																																																																																																																																																																											  1u) ? (tUInt8)35u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																				      21u,
																																																																																																																																																																																																																																																																																																																																																																				      1u) ? (tUInt8)36u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																														  20u,
																																																																																																																																																																																																																																																																																																																																																																														  1u) ? (tUInt8)37u : (DEF_value_BIT_19___h69620 ? (tUInt8)38u : (DEF_value_BIT_18___h69684 ? (tUInt8)39u : (DEF_value_BIT_17___h69748 ? (tUInt8)40u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																							       16u,
																																																																																																																																																																																																																																																																																																																																																																																																							       1u) ? (tUInt8)41u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																	   15u,
																																																																																																																																																																																																																																																																																																																																																																																																																	   1u) ? (tUInt8)42u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																										       14u,
																																																																																																																																																																																																																																																																																																																																																																																																																										       1u) ? (tUInt8)43u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																				   13u,
																																																																																																																																																																																																																																																																																																																																																																																																																																				   1u) ? (tUInt8)44u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																													       12u,
																																																																																																																																																																																																																																																																																																																																																																																																																																													       1u) ? (tUInt8)45u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																							   11u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																							   1u) ? (tUInt8)46u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																       10u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																       1u) ? (tUInt8)47u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																										   9u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																										   1u) ? (tUInt8)48u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			       8u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			       1u) ? (tUInt8)49u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													   7u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													   1u) ? (tUInt8)50u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						       6u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						       1u) ? (tUInt8)51u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																   5u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																   1u) ? (tUInt8)52u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									       4u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									       1u) ? (tUInt8)53u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			   3u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			   1u) ? (tUInt8)54u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												       2u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												       1u) ? (tUInt8)55u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						   1u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						   1u) ? (tUInt8)56u : (DEF_fpu_sqr_fState_S1_first____d1204.get_bits_in_word8(0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															       0u,
																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															       1u) ? (tUInt8)57u : (tUInt8)116u)))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF_x__h92980 = (tUInt8)((tUInt8)1u & DEF_IF_fpu_sqr_fState_S1_first__204_BIT_57_214_THE_ETC___d1330) ? (tUInt8)127u & (DEF_IF_fpu_sqr_fState_S1_first__204_BIT_57_214_THE_ETC___d1330 + (tUInt8)1u) : DEF_IF_fpu_sqr_fState_S1_first__204_BIT_57_214_THE_ETC___d1330;
  wop_primShiftRWide(116u,
		     116u,
		     UWide_literal_116_h40000000000000000000000000000,
		     7u,
		     (tUInt8)(DEF_x__h92980),
		     DEF_b___1__h84675);
  DEF_x__h66123 = DEF_fpu_sqr_fState_S1_first__204_BIT_57___d1214 ? UWide_literal_116_h40000000000000000000000000000 : DEF_b___1__h84675;
  DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210 = !DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205;
  DEF_s__h65878.set_bits_in_word((tUInt32)(DEF_value__h66046 >> 38u),
				 3u,
				 0u,
				 20u).set_whole_word((tUInt32)(DEF_value__h66046 >> 6u),
						     2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)63u & DEF_value__h66046))) << 26u) | (tUInt32)(0llu),
									1u).set_whole_word((tUInt32)(0llu), 0u);
  DEF__0_CONCAT_DONTCARE___d1211.set_bits_in_word(UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(3u,
														      0u,
														      21u),
						  3u,
						  0u,
						  21u).set_whole_word(UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
								      2u).set_whole_word(UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
											 1u).set_whole_word(UWide_literal_117_haaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
													    0u);
  INST_fpu_sqr_fState_S1.METH_deq();
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_crg_done_1.METH_port1__write((tUInt8)0u);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_busy_1.METH_write((tUInt8)1u);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_index_1.METH_write((tUInt8)0u);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_res.METH_write(DEF__0_CONCAT_DONTCARE___d1211);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_s.METH_write(DEF_s__h65878);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_r_1.METH_write(UWide_literal_116_h0);
  INST_fpu_sqr_fState_S2.METH_enq(DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336);
  if (DEF_NOT_fpu_sqr_fState_S1_first__204_BIT_194_205___d1210)
    INST_rg_b.METH_write(DEF_x__h66123);
}

void MOD_mkFPU::RL_fpu_sqr_s3_stage()
{
  tUInt8 DEF_NOT_fpu_sqr_fState_S2_first__339_BIT_136_340___d1345;
  tUInt64 DEF_result__h93406;
  tUInt64 DEF_v__h93336;
  tUInt64 DEF_x_BITS_58_TO_0__BITS_58_TO_1___h93450;
  tUInt64 DEF_sfd__h93393;
  DEF_fpu_sqr_fState_S2_first____d1339 = INST_fpu_sqr_fState_S2.METH_first();
  DEF_rg_res___d984 = INST_rg_res.METH_read();
  DEF_rg_res_84_BIT_116___d985 = DEF_rg_res___d984.get_bits_in_word8(3u, 20u, 1u);
  DEF_s__h46730 = INST_rg_s.METH_read();
  wop_primExtractWide(116u, 117u, DEF_rg_res___d984, 32u, 115u, 32u, 0u, DEF_x__h47186);
  DEF_x__h93412 = DEF_rg_res_84_BIT_116___d985 ? DEF_x__h47186 : UWide_literal_116_h0;
  DEF_sfd__h93393 = primExtract64(59u, 116u, DEF_x__h93412, 32u, 58u, 32u, 0u);
  DEF_x_BITS_58_TO_0__BITS_58_TO_1___h93450 = primExtract64(58u,
							    116u,
							    DEF_x__h93412,
							    32u,
							    58u,
							    32u,
							    1u);
  DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340 = DEF_fpu_sqr_fState_S2_first____d1339.get_bits_in_word8(4u,
													    8u,
													    1u);
  DEF_result__h93406 = 576460752303423487llu & ((DEF_x_BITS_58_TO_0__BITS_58_TO_1___h93450 << 1u) | (tUInt64)((tUInt8)1u));
  DEF_v__h93336 = DEF_s__h46730 == UWide_literal_116_h0 ? DEF_sfd__h93393 : DEF_result__h93406;
  DEF_NOT_fpu_sqr_fState_S2_first__339_BIT_136_340___d1345 = !DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340;
  DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352.set_bits_in_word(DEF_fpu_sqr_fState_S2_first____d1339.get_bits_in_word8(4u,
																	 5u,
																	 4u),
										  6u,
										  0u,
										  4u).set_whole_word(primExtract32(32u,
														   137u,
														   DEF_fpu_sqr_fState_S2_first____d1339,
														   32u,
														   132u,
														   32u,
														   101u),
												     5u).set_whole_word(primExtract32(32u,
																      137u,
																      DEF_fpu_sqr_fState_S2_first____d1339,
																      32u,
																      100u,
																      32u,
																      69u),
															4u).set_whole_word(primExtract32(32u,
																			 137u,
																			 DEF_fpu_sqr_fState_S2_first____d1339,
																			 32u,
																			 68u,
																			 32u,
																			 37u),
																	   3u).set_whole_word(primExtract32(32u,
																					    137u,
																					    DEF_fpu_sqr_fState_S2_first____d1339,
																					    32u,
																					    36u,
																					    32u,
																					    5u),
																			      2u).set_whole_word((((tUInt32)(DEF_fpu_sqr_fState_S2_first____d1339.get_bits_in_word8(0u,
																														    0u,
																														    5u))) << 27u) | (tUInt32)(DEF_v__h93336 >> 32u),
																						 1u).set_whole_word((tUInt32)(DEF_v__h93336),
																								    0u);
  INST_fpu_sqr_fState_S2.METH_deq();
  if (DEF_NOT_fpu_sqr_fState_S2_first__339_BIT_136_340___d1345)
    INST_crg_done_1.METH_port0__write((tUInt8)0u);
  INST_fpu_sqr_fState_S3.METH_enq(DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352);
}

void MOD_mkFPU::RL_fpu_sqr_s4_stage()
{
  tUInt8 DEF_IF_fpu_sqr_fState_S3_first__356_BIT_58_364_THE_ETC___d1610;
  tUInt32 DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1611;
  tUInt8 DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364___d1374;
  tUInt8 DEF__theResult___snd_fst__h103629;
  tUInt8 DEF_guard__h93909;
  tUInt32 DEF__theResult___fst_exp__h103546;
  tUInt32 DEF__theResult___fst_exp__h103601;
  tUInt32 DEF__theResult___fst_exp__h103607;
  tUInt32 DEF__theResult___fst_exp__h103562;
  tUInt32 DEF__theResult___fst_exp__h103610;
  tUInt32 DEF__theResult___fst_exp__h103523;
  tUInt32 DEF__theResult___fst_exp__h103526;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BITS_121_TO_111_3_ETC___d1366;
  tUInt32 DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1369;
  tUInt64 DEF__theResult___snd__h103540;
  tUInt64 DEF__theResult___snd__h103594;
  tUInt64 DEF__theResult___snd__h103599;
  tUInt8 DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1613;
  tUInt64 DEF__theResult___snd__h103576;
  tUInt8 DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1550;
  tUInt64 DEF__theResult___snd__h103570;
  tUInt64 DEF__theResult___snd__h103557;
  tUInt8 DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1376;
  tUInt64 DEF__theResult___snd__h103555;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371;
  tUInt32 DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1612;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_0___d1491;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_1___d1489;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_2___d1487;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_3___d1485;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_4___d1483;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_5___d1481;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_6___d1479;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_7___d1477;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_8___d1475;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_9___d1473;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_10___d1471;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_11___d1469;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_12___d1467;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_13___d1465;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_14___d1463;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_15___d1461;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_16___d1459;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_17___d1457;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_18___d1455;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_19___d1453;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_20___d1451;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_21___d1449;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_22___d1447;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_23___d1445;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_24___d1443;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_25___d1441;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_26___d1439;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_27___d1437;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_28___d1435;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_29___d1433;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_30___d1431;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_31___d1429;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_32___d1427;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_33___d1425;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_34___d1423;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_35___d1421;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_36___d1419;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_37___d1417;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_38___d1415;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_39___d1413;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_40___d1411;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_41___d1409;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_42___d1407;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_43___d1405;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_44___d1403;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_45___d1401;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_46___d1399;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_47___d1397;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_48___d1395;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_49___d1393;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_50___d1391;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_51___d1389;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_52___d1387;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_53___d1385;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_54___d1383;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_55___d1381;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_56___d1379;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_57___d1375;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364;
  tUInt8 DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358;
  tUInt32 DEF_x_first_snd_snd_snd_fst_exp__h103477;
  tUInt64 DEF_sfdin__h103517;
  tUInt64 DEF__theResult___fst_sfd__h103524;
  tUInt64 DEF_sfdin__h93914;
  DEF_fpu_sqr_fState_S3_first____d1356 = INST_fpu_sqr_fState_S3.METH_first();
  wop_primExtractWide(65u,
		      196u,
		      DEF_fpu_sqr_fState_S3_first____d1356,
		      32u,
		      195u,
		      32u,
		      131u,
		      DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357);
  DEF_sfdin__h93914 = primExtract64(59u,
				    196u,
				    DEF_fpu_sqr_fState_S3_first____d1356,
				    32u,
				    58u,
				    32u,
				    0u);
  DEF_x_first_snd_snd_snd_fst_exp__h103477 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word32(3u,
												     15u,
												     11u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(6u,
													    3u,
													    1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   26u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_57___d1375 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   25u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_56___d1379 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   24u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_55___d1381 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   23u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_53___d1385 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   21u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_54___d1383 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   22u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_52___d1387 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   20u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_51___d1389 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   19u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_50___d1391 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   18u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_49___d1393 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   17u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_48___d1395 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   16u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_47___d1397 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   15u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_46___d1399 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   14u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_44___d1403 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   12u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_45___d1401 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   13u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_43___d1405 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   11u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_42___d1407 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   10u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_41___d1409 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   9u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_40___d1411 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   8u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_38___d1415 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   6u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_39___d1413 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   7u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_37___d1417 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   5u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_36___d1419 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   4u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_35___d1421 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   3u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_34___d1423 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   2u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_32___d1427 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   0u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_33___d1425 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(1u,
													   1u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_31___d1429 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   31u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_30___d1431 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   30u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_29___d1433 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   29u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_28___d1435 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   28u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_27___d1437 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   27u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_26___d1439 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   26u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_25___d1441 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   25u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_24___d1443 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   24u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_23___d1445 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   23u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_22___d1447 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   22u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_20___d1451 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   20u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_21___d1449 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   21u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_19___d1453 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   19u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_18___d1455 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   18u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_17___d1457 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   17u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_16___d1459 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   16u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_15___d1461 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   15u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_14___d1463 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   14u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_13___d1465 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   13u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_12___d1467 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   12u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_11___d1469 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   11u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_10___d1471 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													   10u,
													   1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_8___d1475 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  8u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_9___d1473 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  9u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_7___d1477 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  7u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_6___d1479 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  6u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_5___d1481 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  5u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_4___d1483 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  4u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_3___d1485 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  3u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_2___d1487 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  2u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_1___d1489 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  1u,
													  1u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_0___d1491 = DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(0u,
													  0u,
													  1u);
  DEF__theResult___snd__h103557 = 576460752303423487llu & ((primExtract64(57u,
									  196u,
									  DEF_fpu_sqr_fState_S3_first____d1356,
									  32u,
									  56u,
									  32u,
									  0u) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h103540 = 576460752303423487llu & ((primExtract64(58u,
									  196u,
									  DEF_fpu_sqr_fState_S3_first____d1356,
									  32u,
									  57u,
									  32u,
									  0u) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_fpu_sqr_fState_S3_first__356_BITS_121_TO_111_3_ETC___d1366 = DEF_x_first_snd_snd_snd_fst_exp__h103477 == 0u;
  DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1369 = DEF_fpu_sqr_fState_S3_first__356_BITS_121_TO_111_3_ETC___d1366 ? 3074u : primSignExt32(12u,
																			  11u,
																			  (tUInt32)(2047u & (DEF_x_first_snd_snd_snd_fst_exp__h103477 - 1023u)));
  DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1612 = 4095u & (DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1369 - 3074u);
  DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 = DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364 && DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1369 == 1023u;
  DEF__theResult___snd__h103594 = primShiftL64(59u,
					       59u,
					       (tUInt64)(DEF_sfdin__h93914),
					       12u,
					       (tUInt32)(DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1612));
  DEF__theResult___fst_exp__h103562 = DEF_fpu_sqr_fState_S3_first__356_BITS_121_TO_111_3_ETC___d1366 ? 1u : DEF_x_first_snd_snd_snd_fst_exp__h103477;
  DEF__theResult___fst_exp__h103546 = DEF_fpu_sqr_fState_S3_first__356_BITS_121_TO_111_3_ETC___d1366 ? 2u : 2047u & (DEF_x_first_snd_snd_snd_fst_exp__h103477 + 1u);
  DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364___d1374 = !DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364;
  DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1376 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364___d1374 && DEF_fpu_sqr_fState_S3_first__356_BIT_57___d1375;
  DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1550 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364___d1374 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_57___d1375 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_56___d1379 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_55___d1381 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_54___d1383 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_53___d1385 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_52___d1387 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_51___d1389 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_50___d1391 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_49___d1393 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_48___d1395 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_47___d1397 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_46___d1399 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_45___d1401 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_44___d1403 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_43___d1405 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_42___d1407 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_41___d1409 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_40___d1411 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_39___d1413 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_38___d1415 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_37___d1417 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_36___d1419 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_35___d1421 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_34___d1423 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_33___d1425 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_32___d1427 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_31___d1429 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_30___d1431 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_29___d1433 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_28___d1435 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_27___d1437 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_26___d1439 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_25___d1441 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_24___d1443 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_23___d1445 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_22___d1447 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_21___d1449 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_20___d1451 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_19___d1453 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_18___d1455 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_17___d1457 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_16___d1459 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_15___d1461 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_14___d1463 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_13___d1465 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_12___d1467 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_11___d1469 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_10___d1471 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_9___d1473 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_8___d1475 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_7___d1477 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_6___d1479 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_5___d1481 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_4___d1483 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_3___d1485 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_2___d1487 && (!DEF_fpu_sqr_fState_S3_first__356_BIT_1___d1489 && !DEF_fpu_sqr_fState_S3_first__356_BIT_0___d1491)))))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_IF_fpu_sqr_fState_S3_first__356_BIT_58_364_THE_ETC___d1610 = (tUInt8)63u & ((DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364 ? (tUInt8)0u : (DEF_fpu_sqr_fState_S3_first__356_BIT_57___d1375 ? (tUInt8)1u : (DEF_fpu_sqr_fState_S3_first__356_BIT_56___d1379 ? (tUInt8)2u : (DEF_fpu_sqr_fState_S3_first__356_BIT_55___d1381 ? (tUInt8)3u : (DEF_fpu_sqr_fState_S3_first__356_BIT_54___d1383 ? (tUInt8)4u : (DEF_fpu_sqr_fState_S3_first__356_BIT_53___d1385 ? (tUInt8)5u : (DEF_fpu_sqr_fState_S3_first__356_BIT_52___d1387 ? (tUInt8)6u : (DEF_fpu_sqr_fState_S3_first__356_BIT_51___d1389 ? (tUInt8)7u : (DEF_fpu_sqr_fState_S3_first__356_BIT_50___d1391 ? (tUInt8)8u : (DEF_fpu_sqr_fState_S3_first__356_BIT_49___d1393 ? (tUInt8)9u : (DEF_fpu_sqr_fState_S3_first__356_BIT_48___d1395 ? (tUInt8)10u : (DEF_fpu_sqr_fState_S3_first__356_BIT_47___d1397 ? (tUInt8)11u : (DEF_fpu_sqr_fState_S3_first__356_BIT_46___d1399 ? (tUInt8)12u : (DEF_fpu_sqr_fState_S3_first__356_BIT_45___d1401 ? (tUInt8)13u : (DEF_fpu_sqr_fState_S3_first__356_BIT_44___d1403 ? (tUInt8)14u : (DEF_fpu_sqr_fState_S3_first__356_BIT_43___d1405 ? (tUInt8)15u : (DEF_fpu_sqr_fState_S3_first__356_BIT_42___d1407 ? (tUInt8)16u : (DEF_fpu_sqr_fState_S3_first__356_BIT_41___d1409 ? (tUInt8)17u : (DEF_fpu_sqr_fState_S3_first__356_BIT_40___d1411 ? (tUInt8)18u : (DEF_fpu_sqr_fState_S3_first__356_BIT_39___d1413 ? (tUInt8)19u : (DEF_fpu_sqr_fState_S3_first__356_BIT_38___d1415 ? (tUInt8)20u : (DEF_fpu_sqr_fState_S3_first__356_BIT_37___d1417 ? (tUInt8)21u : (DEF_fpu_sqr_fState_S3_first__356_BIT_36___d1419 ? (tUInt8)22u : (DEF_fpu_sqr_fState_S3_first__356_BIT_35___d1421 ? (tUInt8)23u : (DEF_fpu_sqr_fState_S3_first__356_BIT_34___d1423 ? (tUInt8)24u : (DEF_fpu_sqr_fState_S3_first__356_BIT_33___d1425 ? (tUInt8)25u : (DEF_fpu_sqr_fState_S3_first__356_BIT_32___d1427 ? (tUInt8)26u : (DEF_fpu_sqr_fState_S3_first__356_BIT_31___d1429 ? (tUInt8)27u : (DEF_fpu_sqr_fState_S3_first__356_BIT_30___d1431 ? (tUInt8)28u : (DEF_fpu_sqr_fState_S3_first__356_BIT_29___d1433 ? (tUInt8)29u : (DEF_fpu_sqr_fState_S3_first__356_BIT_28___d1435 ? (tUInt8)30u : (DEF_fpu_sqr_fState_S3_first__356_BIT_27___d1437 ? (tUInt8)31u : (DEF_fpu_sqr_fState_S3_first__356_BIT_26___d1439 ? (tUInt8)32u : (DEF_fpu_sqr_fState_S3_first__356_BIT_25___d1441 ? (tUInt8)33u : (DEF_fpu_sqr_fState_S3_first__356_BIT_24___d1443 ? (tUInt8)34u : (DEF_fpu_sqr_fState_S3_first__356_BIT_23___d1445 ? (tUInt8)35u : (DEF_fpu_sqr_fState_S3_first__356_BIT_22___d1447 ? (tUInt8)36u : (DEF_fpu_sqr_fState_S3_first__356_BIT_21___d1449 ? (tUInt8)37u : (DEF_fpu_sqr_fState_S3_first__356_BIT_20___d1451 ? (tUInt8)38u : (DEF_fpu_sqr_fState_S3_first__356_BIT_19___d1453 ? (tUInt8)39u : (DEF_fpu_sqr_fState_S3_first__356_BIT_18___d1455 ? (tUInt8)40u : (DEF_fpu_sqr_fState_S3_first__356_BIT_17___d1457 ? (tUInt8)41u : (DEF_fpu_sqr_fState_S3_first__356_BIT_16___d1459 ? (tUInt8)42u : (DEF_fpu_sqr_fState_S3_first__356_BIT_15___d1461 ? (tUInt8)43u : (DEF_fpu_sqr_fState_S3_first__356_BIT_14___d1463 ? (tUInt8)44u : (DEF_fpu_sqr_fState_S3_first__356_BIT_13___d1465 ? (tUInt8)45u : (DEF_fpu_sqr_fState_S3_first__356_BIT_12___d1467 ? (tUInt8)46u : (DEF_fpu_sqr_fState_S3_first__356_BIT_11___d1469 ? (tUInt8)47u : (DEF_fpu_sqr_fState_S3_first__356_BIT_10___d1471 ? (tUInt8)48u : (DEF_fpu_sqr_fState_S3_first__356_BIT_9___d1473 ? (tUInt8)49u : (DEF_fpu_sqr_fState_S3_first__356_BIT_8___d1475 ? (tUInt8)50u : (DEF_fpu_sqr_fState_S3_first__356_BIT_7___d1477 ? (tUInt8)51u : (DEF_fpu_sqr_fState_S3_first__356_BIT_6___d1479 ? (tUInt8)52u : (DEF_fpu_sqr_fState_S3_first__356_BIT_5___d1481 ? (tUInt8)53u : (DEF_fpu_sqr_fState_S3_first__356_BIT_4___d1483 ? (tUInt8)54u : (DEF_fpu_sqr_fState_S3_first__356_BIT_3___d1485 ? (tUInt8)55u : (DEF_fpu_sqr_fState_S3_first__356_BIT_2___d1487 ? (tUInt8)56u : (DEF_fpu_sqr_fState_S3_first__356_BIT_1___d1489 ? (tUInt8)57u : (DEF_fpu_sqr_fState_S3_first__356_BIT_0___d1491 ? (tUInt8)58u : (tUInt8)59u))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h103601 = 2047u & (DEF_x_first_snd_snd_snd_fst_exp__h103477 - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_fpu_sqr_fState_S3_first__356_BIT_58_364_THE_ETC___d1610))));
  DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1611 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_fpu_sqr_fState_S3_first__356_BIT_58_364_THE_ETC___d1610));
  DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1613 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1611),
									     12u,
									     (tUInt32)(DEF_IF_fpu_sqr_fState_S3_first__356_BITS_121_TO_11_ETC___d1612));
  DEF__theResult___snd__h103599 = primShiftL64(59u,
					       59u,
					       (tUInt64)(DEF_sfdin__h93914),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1611));
  DEF__theResult___snd__h103576 = 576460752303423487llu & ((((tUInt64)(144115188075855871llu & (DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1613 ? DEF__theResult___snd__h103599 : DEF__theResult___snd__h103594))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h103570 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1550 ? DEF_sfdin__h93914 : DEF__theResult___snd__h103576;
  DEF__theResult___snd__h103555 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1376 ? DEF__theResult___snd__h103557 : DEF__theResult___snd__h103570;
  DEF_sfdin__h103517 = DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364 ? DEF__theResult___snd__h103540 : DEF__theResult___snd__h103555;
  DEF__theResult___fst_sfd__h103524 = (tUInt64)(DEF_sfdin__h103517 >> 7u);
  DEF__theResult___fst_exp__h103607 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1550 || !DEF__0_CONCAT_IF_fpu_sqr_fState_S3_first__356_BIT_5_ETC___d1613 ? 0u : DEF__theResult___fst_exp__h103601;
  DEF__theResult___fst_exp__h103610 = DEF_NOT_fpu_sqr_fState_S3_first__356_BIT_58_364_37_ETC___d1376 ? DEF__theResult___fst_exp__h103562 : DEF__theResult___fst_exp__h103607;
  DEF__theResult___fst_exp__h103523 = DEF_fpu_sqr_fState_S3_first__356_BIT_58___d1364 ? DEF__theResult___fst_exp__h103546 : DEF__theResult___fst_exp__h103610;
  DEF__theResult___fst_exp__h103526 = DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 ? 2046u : DEF__theResult___fst_exp__h103523;
  DEF__theResult___snd_fst__h103629 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h103517 >> 6u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((288230376151711743llu & (((tUInt64)((tUInt8)((tUInt8)63u & DEF_sfdin__h103517))) << 52u)) == 0llu));
  DEF_guard__h93909 = DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 ? (tUInt8)3u : DEF__theResult___snd_fst__h103629;
  DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661.set_bits_in_word((tUInt8)31u & (((DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(3u,
																			  27u,
																			  3u) << 2u) | (DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(3u,
																											       26u,
																											       1u) << 1u)) | (tUInt8)((DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 ? primExtract64(63u,
																																							196u,
																																							DEF_fpu_sqr_fState_S3_first____d1356,
																																							32u,
																																							121u,
																																							32u,
																																							59u) : (DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h103523)) << 52u) | DEF__theResult___fst_sfd__h103524))) >> 62u)),
										  2u,
										  0u,
										  5u).set_whole_word((tUInt32)((DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 ? primExtract64(63u,
																						 196u,
																						 DEF_fpu_sqr_fState_S3_first____d1356,
																						 32u,
																						 121u,
																						 32u,
																						 59u) : (DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h103523)) << 52u) | DEF__theResult___fst_sfd__h103524))) >> 30u),
												     1u).set_whole_word((((tUInt32)(1073741823u & (DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 ? primExtract64(63u,
																										    196u,
																										    DEF_fpu_sqr_fState_S3_first____d1356,
																										    32u,
																										    121u,
																										    32u,
																										    59u) : (DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h103523)) << 52u) | DEF__theResult___fst_sfd__h103524))))) << 2u) | (tUInt32)(DEF_guard__h93909),
															0u);
  DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662.set_bits_in_word(primExtract32(11u,
												65u,
												DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357,
												32u,
												64u,
												32u,
												54u),
										  4u,
										  0u,
										  11u).set_whole_word(primExtract32(32u,
														    65u,
														    DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357,
														    32u,
														    53u,
														    32u,
														    22u),
												      3u).set_whole_word(((((DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357.get_bits_in_word32(0u,
																									 0u,
																									 22u) << 10u) | (((tUInt32)(DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 && DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(4u,
																																									       2u,
																																									       1u))) << 9u)) | (((tUInt32)(DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 && DEF_fpu_sqr_fState_S3_first____d1356.get_bits_in_word8(4u,
																																																										      1u,
																																																										      1u))) << 8u)) | (((tUInt32)(DEF_fpu_sqr_fState_S3_first__356_BIT_195___d1358 ? primExtract8(3u,
																																																																						  196u,
																																																																						  DEF_fpu_sqr_fState_S3_first____d1356,
																																																																						  32u,
																																																																						  128u,
																																																																						  32u,
																																																																						  126u) : (tUInt8)7u & (((DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371 << 2u) | ((DEF__theResult___fst_exp__h103526 == 0u && !(DEF_guard__h93909 == (tUInt8)0u)) << 1u)) | DEF_fpu_sqr_fState_S3_first__356_BIT_58_364_AND_IF_ETC___d1371))) << 5u)) | (tUInt32)(DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661.get_bits_in_word8(2u,
																																																																																																																		    0u,
																																																																																																																		    5u)),
															 2u).set_whole_word(DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661.get_whole_word(1u),
																	    1u).set_whole_word(DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661.get_whole_word(0u),
																			       0u);
  INST_fpu_sqr_fState_S3.METH_deq();
  INST_fpu_sqr_fState_S4.METH_enq(DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662);
}

void MOD_mkFPU::RL_fpu_sqr_s5_stage()
{
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1686;
  tUInt8 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1683;
  tUInt8 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1721;
  tUInt32 DEF_din_inc___2_exp__h104765;
  tUInt32 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1700;
  tUInt32 DEF_out_exp__h104677;
  tUInt32 DEF__theResult___exp__h104674;
  tUInt32 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1741;
  tUInt32 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739;
  tUInt32 DEF__theResult___fst_exp__h104752;
  tUInt32 DEF__theResult___fst_exp__h104755;
  tUInt64 DEF_out_sfd__h104678;
  tUInt64 DEF__theResult___sfd__h104675;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1759;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757;
  tUInt64 DEF__theResult___fst_sfd__h104753;
  tUInt64 DEF__theResult___fst_sfd__h104756;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1681;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1692;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1713;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728;
  tUInt64 DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1722;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675;
  tUInt64 DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670;
  tUInt8 DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1691;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BIT_2___d1685;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
  tUInt8 DEF_sfd_BITS_53_TO_52___h104666;
  tUInt8 DEF_guard__h104137;
  tUInt8 DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672;
  tUInt32 DEF_x_first_snd_snd_snd_fst_exp__h104160;
  tUInt64 DEF_sfd_BITS_51_TO_0___h104827;
  tUInt64 DEF_sfd__h104181;
  tUInt64 DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1694;
  tUInt64 DEF_x_first_snd_snd_snd_fst_sfd__h104161;
  tUInt64 DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684;
  tUInt64 DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671;
  DEF_fpu_sqr_fState_S4_first____d1666 = INST_fpu_sqr_fState_S4.METH_first();
  wop_primExtractWide(69u,
		      139u,
		      DEF_fpu_sqr_fState_S4_first____d1666,
		      32u,
		      137u,
		      32u,
		      69u,
		      DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668);
  DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671 = primExtract64(64u,
									139u,
									DEF_fpu_sqr_fState_S4_first____d1666,
									32u,
									65u,
									32u,
									2u);
  DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684 = primExtract64(63u,
									139u,
									DEF_fpu_sqr_fState_S4_first____d1666,
									32u,
									64u,
									32u,
									2u);
  DEF_x_first_snd_snd_snd_fst_sfd__h104161 = primExtract64(52u,
							   139u,
							   DEF_fpu_sqr_fState_S4_first____d1666,
							   32u,
							   53u,
							   32u,
							   2u);
  DEF_x_first_snd_snd_snd_fst_exp__h104160 = primExtract32(11u,
							   139u,
							   DEF_fpu_sqr_fState_S4_first____d1666,
							   32u,
							   64u,
							   32u,
							   54u);
  DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672 = DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(2u,
														  2u,
														  3u);
  DEF_guard__h104137 = DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(0u, 0u, 2u);
  DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680 = DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(2u,
													   1u,
													   1u);
  DEF_fpu_sqr_fState_S4_first__666_BIT_2___d1685 = DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(0u,
													  2u,
													  1u);
  DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 = DEF_x_first_snd_snd_snd_fst_exp__h104160 == 2047u;
  DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 = DEF_guard__h104137 == (tUInt8)0u;
  DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1722 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 || DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
  DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1692 = DEF_x_first_snd_snd_snd_fst_exp__h104160 == 2046u;
  DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1681 = DEF_guard__h104137 == (tUInt8)3u;
  DEF_din_inc___2_exp__h104765 = 2047u & (DEF_x_first_snd_snd_snd_fst_exp__h104160 + 1u);
  switch (DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672) {
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1721 = DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1721 = DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672 == (tUInt8)4u && DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
  }
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1683 = DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1683 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1681 && DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680;
  }
  DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1686 = DEF_x_first_snd_snd_snd_fst_exp__h104160 == 0u;
  DEF_sfd__h104181 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1686)) << 52u)) | DEF_x_first_snd_snd_snd_fst_sfd__h104161)) + 1llu);
  DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1694 = (tUInt64)(4503599627370495llu & (DEF_sfd__h104181 >> 1u));
  DEF_sfd_BITS_51_TO_0___h104827 = (tUInt64)(4503599627370495llu & DEF_sfd__h104181);
  DEF_sfd_BITS_53_TO_52___h104666 = (tUInt8)(DEF_sfd__h104181 >> 52u);
  DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1691 = (tUInt8)(DEF_sfd__h104181 >> 53u);
  DEF__theResult___sfd__h104675 = DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1691 ? (DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1692 ? 0llu : DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1694) : DEF_sfd_BITS_51_TO_0___h104827;
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1759 = DEF_x_first_snd_snd_snd_fst_sfd__h104161;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1759 = DEF__theResult___sfd__h104675;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1759 = 0llu;
  }
  DEF_out_sfd__h104678 = DEF_fpu_sqr_fState_S4_first__666_BIT_2___d1685 ? DEF__theResult___sfd__h104675 : DEF_x_first_snd_snd_snd_fst_sfd__h104161;
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757 = DEF_x_first_snd_snd_snd_fst_sfd__h104161;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757 = DEF_out_sfd__h104678;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757 = DEF__theResult___sfd__h104675;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757 = 0llu;
  }
  switch (DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h104753 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1757;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h104753 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1759;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h104753 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1722 ? DEF_x_first_snd_snd_snd_fst_sfd__h104161 : DEF__theResult___sfd__h104675;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h104753 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 ? DEF_x_first_snd_snd_snd_fst_sfd__h104161 : (DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680 ? DEF__theResult___sfd__h104675 : DEF_x_first_snd_snd_snd_fst_sfd__h104161);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h104753 = DEF_x_first_snd_snd_snd_fst_sfd__h104161;
    break;
  default:
    DEF__theResult___fst_sfd__h104753 = 0llu;
  }
  DEF__theResult___fst_sfd__h104756 = DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 ? DEF_x_first_snd_snd_snd_fst_sfd__h104161 : DEF__theResult___fst_sfd__h104753;
  DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1700 = DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1686 && DEF_sfd_BITS_53_TO_52___h104666 == (tUInt8)1u ? 1u : DEF_x_first_snd_snd_snd_fst_exp__h104160;
  DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703 = DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1691 ? (DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1692 ? 9218868437227405312llu : 9223372036854775807llu & ((((tUInt64)(DEF_din_inc___2_exp__h104765)) << 52u) | DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1694)) : 9223372036854775807llu & ((((tUInt64)(DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1700)) << 52u) | DEF_sfd_BITS_51_TO_0___h104827);
  switch (DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672) {
  case (tUInt8)2u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1722 ? DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684 : DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 ? DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684 : (DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680 ? DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703 : DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684);
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728 = DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728 = 0llu;
  }
  switch (DEF_guard__h104137) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1713 = DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1713 = 0llu;
  }
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707 = DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707 = DEF_fpu_sqr_fState_S4_first__666_BIT_2___d1685 ? DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703 : DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_2___d1684;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707 = DEF_IF_0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_ETC___d1703;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707 = 0llu;
  }
  switch (DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672) {
  case (tUInt8)0u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731 = (((tUInt64)(DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1683)) << 63u) | DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1707;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 ? DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671 : (((tUInt64)((DEF_guard__h104137 == (tUInt8)1u || (DEF_guard__h104137 == (tUInt8)2u || DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1681)) && DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680)) << 63u) | DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1713;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731 = (((tUInt64)(DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1721)) << 63u) | DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1728;
  }
  DEF__theResult___exp__h104674 = DEF__0b0_CONCAT_NOT_fpu_sqr_fState_S4_first__666_BI_ETC___d1691 ? (DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1692 ? 2047u : DEF_din_inc___2_exp__h104765) : DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1700;
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1741 = DEF_x_first_snd_snd_snd_fst_exp__h104160;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1741 = DEF__theResult___exp__h104674;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1741 = 0u;
  }
  DEF_out_exp__h104677 = DEF_fpu_sqr_fState_S4_first__666_BIT_2___d1685 ? DEF__theResult___exp__h104674 : DEF_x_first_snd_snd_snd_fst_exp__h104160;
  switch (DEF_guard__h104137) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739 = DEF_x_first_snd_snd_snd_fst_exp__h104160;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739 = DEF_out_exp__h104677;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739 = DEF__theResult___exp__h104674;
    break;
  default:
    DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739 = 0u;
  }
  switch (DEF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66___d1672) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h104752 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1739;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h104752 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_67_ETC___d1741;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h104752 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1722 ? DEF_x_first_snd_snd_snd_fst_exp__h104160 : DEF__theResult___exp__h104674;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h104752 = DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675 ? DEF_x_first_snd_snd_snd_fst_exp__h104160 : (DEF_fpu_sqr_fState_S4_first__666_BIT_65___d1680 ? DEF__theResult___exp__h104674 : DEF_x_first_snd_snd_snd_fst_exp__h104160);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h104752 = DEF_x_first_snd_snd_snd_fst_exp__h104160;
    break;
  default:
    DEF__theResult___fst_exp__h104752 = 0u;
  }
  DEF__theResult___fst_exp__h104755 = DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 ? DEF_x_first_snd_snd_snd_fst_exp__h104160 : DEF__theResult___fst_exp__h104752;
  DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777.set_bits_in_word((tUInt8)((DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 ? DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671 : DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731) >> 59u),
										  2u,
										  0u,
										  5u).set_whole_word((tUInt32)((DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 ? DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671 : DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731) >> 27u),
												     1u).set_whole_word((((tUInt32)(134217727u & (DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 ? DEF_fpu_sqr_fState_S4_first__666_BITS_65_TO_2___d1671 : DEF_IF_fpu_sqr_fState_S4_first__666_BITS_68_TO_66__ETC___d1731))) << 5u) | (tUInt32)(DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(2u,
																																																		       5u,
																																																		       5u) | ((tUInt8)31u & (((DEF__theResult___fst_exp__h104755 == 2047u && DEF__theResult___fst_sfd__h104756 == 0llu) << 2u) | (!DEF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54_669_ETC___d1670 && !DEF_fpu_sqr_fState_S4_first__666_BITS_1_TO_0_674_E_ETC___d1675)))),
															0u);
  DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778 = DEF_fpu_sqr_fState_S4_first____d1666.get_bits_in_word8(4u,
															  10u,
															  1u) ? DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668 : DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777;
  INST_fpu_sqr_fState_S4.METH_deq();
  INST_fpu_sqr_fResult_S5.METH_enq(DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778);
}

void MOD_mkFPU::RL_fpu_madd_s1_stage()
{
  tUInt64 DEF_sfd__h108159;
  tUInt64 DEF_sfd__h108162;
  tUInt64 DEF_sfd__h108165;
  tUInt64 DEF_x__h123012;
  tUInt64 DEF_x__h123000;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1818;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1817;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1825;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1823;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_118_801___d1802;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1861;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1863;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1866;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_54_810___d1811;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1868;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1790;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1793;
  tUInt8 DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1872;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1789;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_118_TO_67_ETC___d1798;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_54_TO_3_8_ETC___d1807;
  tUInt8 DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829;
  tUInt32 DEF_x__h105291;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1822;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1824;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819;
  tUInt64 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1887;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1815;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1814;
  tUInt64 DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1813;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794;
  tUInt8 DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1792;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BIT_54___d1810;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BIT_118___d1801;
  tUInt8 DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783;
  tUInt32 DEF_x__h106251;
  tUInt32 DEF_x__h105800;
  tUInt32 DEF_opA_exp__h105347;
  tUInt64 DEF__theResult___fst_sfd__h105365;
  tUInt64 DEF_x_first_snd_snd_fst_sfd__h106269;
  tUInt64 DEF_x_first_snd_fst_sfd__h105819;
  tUInt64 DEF_opA_sfd__h105348;
  DEF_fpu_madd_fOperand_S0_first____d1782 = INST_fpu_madd_fOperand_S0.METH_first();
  DEF_opA_sfd__h105348 = primExtract64(52u,
				       196u,
				       DEF_fpu_madd_fOperand_S0_first____d1782,
				       32u,
				       182u,
				       32u,
				       131u);
  DEF_x_first_snd_fst_sfd__h105819 = primExtract64(52u,
						   196u,
						   DEF_fpu_madd_fOperand_S0_first____d1782,
						   32u,
						   118u,
						   32u,
						   67u);
  DEF_x_first_snd_snd_fst_sfd__h106269 = primExtract64(52u,
						       196u,
						       DEF_fpu_madd_fOperand_S0_first____d1782,
						       32u,
						       54u,
						       32u,
						       3u);
  DEF_opA_exp__h105347 = primExtract32(11u,
				       196u,
				       DEF_fpu_madd_fOperand_S0_first____d1782,
				       32u,
				       193u,
				       32u,
				       183u);
  DEF_x__h105800 = primExtract32(11u,
				 196u,
				 DEF_fpu_madd_fOperand_S0_first____d1782,
				 32u,
				 129u,
				 32u,
				 119u);
  DEF_x__h106251 = primExtract32(11u,
				 196u,
				 DEF_fpu_madd_fOperand_S0_first____d1782,
				 32u,
				 65u,
				 32u,
				 55u);
  DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783 = DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(6u,
														  3u,
														  1u);
  DEF__theResult___fst_sfd__h105365 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783 ? DEF_opA_sfd__h105348 : 0llu;
  DEF_fpu_madd_fOperand_S0_first__782_BIT_118___d1801 = DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(3u,
														  22u,
														  1u);
  DEF_fpu_madd_fOperand_S0_first__782_BIT_54___d1810 = DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(1u,
														 22u,
														 1u);
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1792 = (tUInt8)(DEF__theResult___fst_sfd__h105365 >> 51u);
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783 ? primExtract64(63u,
																       196u,
																       DEF_fpu_madd_fOperand_S0_first____d1782,
																       32u,
																       193u,
																       32u,
																       131u) : 0llu;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1822 = DEF_x__h105800 == 0u;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1824 = DEF_x__h106251 == 0u;
  DEF_x__h105291 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783 ? DEF_opA_exp__h105347 : 0u;
  DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783 && DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(6u,
																						    2u,
																						    1u);
  DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858 = (((tUInt64)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829)) << 63u) | DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833 = !(DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(4u,
															       2u,
															       1u) == DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(2u,
																								2u,
																								1u));
  DEF_fpu_madd_fOperand_S0_first__782_BITS_118_TO_67_ETC___d1798 = DEF_x_first_snd_fst_sfd__h105819 == 0llu;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_54_TO_3_8_ETC___d1807 = DEF_x_first_snd_snd_fst_sfd__h106269 == 0llu;
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1789 = DEF__theResult___fst_sfd__h105365 == 0llu;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805 = DEF_x__h106251 == 2047u;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1815 = DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805 && DEF_fpu_madd_fOperand_S0_first__782_BIT_54___d1810;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796 = DEF_x__h105800 == 2047u;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1814 = DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796 && DEF_fpu_madd_fOperand_S0_first__782_BIT_118___d1801;
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786 = DEF_x__h105291 == 2047u;
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1813 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786 && DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1792;
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786 && DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1789;
  DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829 == DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1872 = !DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1793 = !DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1792;
  DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1790 = !DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1789;
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794 = (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1786 && DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1790) && DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1793;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1868 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_54_810___d1811 = !DEF_fpu_madd_fOperand_S0_first__782_BIT_54___d1810;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_54_TO_3_8_ETC___d1807;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812 = (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805 && DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808) && DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_54_810___d1811;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869 = DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1868 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1866 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1822;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_118_TO_67_ETC___d1798;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1863 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1824;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1861 = !DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862 = DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1861 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799;
  DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_118_801___d1802 = !DEF_fpu_madd_fOperand_S0_first__782_BIT_118___d1801;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803 = (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796 && DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799) && DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_118_801___d1802;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1823 = DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1822 && DEF_fpu_madd_fOperand_S0_first__782_BITS_118_TO_67_ETC___d1798;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1817 = DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1796 && DEF_fpu_madd_fOperand_S0_first__782_BITS_118_TO_67_ETC___d1798;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1825 = DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1824 && DEF_fpu_madd_fOperand_S0_first__782_BITS_54_TO_3_8_ETC___d1807;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1818 = DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1805 && DEF_fpu_madd_fOperand_S0_first__782_BITS_54_TO_3_8_ETC___d1807;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 = DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1817 || DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1818;
  DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1887 = ((DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1817 && DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1825) || (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1823 && DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1818)) || ((DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 && DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819) && !DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834);
  DEF_x__h123000 = 9007199254740991llu & ((((tUInt64)(DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1866)) << 52u) | DEF_x_first_snd_fst_sfd__h105819);
  DEF_x__h123012 = 9007199254740991llu & ((((tUInt64)(DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1863)) << 52u) | DEF_x_first_snd_snd_fst_sfd__h106269);
  DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919.set_bits_in_word(8388607u & (((8191u & ((DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1822 ? 7170u : primSignExt32(13u,
																								 11u,
																								 (tUInt32)(2047u & (DEF_x__h105800 - 1023u)))) + (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1824 ? 7170u : primSignExt32(13u,
																																									 11u,
																																									 (tUInt32)(2047u & (DEF_x__h106251 - 1023u)))))) << 10u) | (tUInt32)(DEF_x__h123000 >> 43u)),
										  3u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_x__h123000 >> 11u),
												      2u).set_whole_word((((tUInt32)(2047u & DEF_x__h123000)) << 21u) | (tUInt32)(DEF_x__h123012 >> 32u),
															 1u).set_whole_word((tUInt32)(DEF_x__h123012),
																	    0u);
  DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.set_bits_in_word((tUInt32)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858 >> 40u),
										  5u,
										  0u,
										  24u).set_whole_word((tUInt32)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858 >> 8u),
												      4u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)255u & DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858))) << 24u) | (((tUInt32)(DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833)) << 23u)) | DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919.get_bits_in_word32(3u,
																																																		    0u,
																																																		    23u),
															 3u).set_whole_word(DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919.get_whole_word(2u),
																	    2u).set_whole_word(DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919.get_whole_word(1u),
																			       1u).set_whole_word(DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919.get_whole_word(0u),
																						  0u);
  DEF_sfd__h108165 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | primExtract64(51u,
											     196u,
											     DEF_fpu_madd_fOperand_S0_first____d1782,
											     32u,
											     53u,
											     32u,
											     3u));
  DEF_sfd__h108162 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | primExtract64(51u,
											     196u,
											     DEF_fpu_madd_fOperand_S0_first____d1782,
											     32u,
											     117u,
											     32u,
											     67u));
  DEF_sfd__h108159 = 4503599627370495llu & ((((tUInt64)((tUInt8)1u)) << 51u) | (tUInt64)(2251799813685247llu & DEF__theResult___fst_sfd__h105365));
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898.build_concat(8589934591llu & ((((tUInt64)(DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812 || (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1813 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1814 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1815 || (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 || (((DEF_x__h105291 == 0u && DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1789) && (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1823 || DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1825)) && DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834)))))))))) << 32u) | (tUInt64)((tUInt32)((DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794 ? ((((tUInt64)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829)) << 63u) | (((tUInt64)(DEF_x__h105291)) << 52u)) | DEF_sfd__h108159 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803 ? (((tUInt64)(primExtract32(12u,
																																																																																																																																																															       196u,
																																																																																																																																																															       DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																																																																															       32u,
																																																																																																																																																															       130u,
																																																																																																																																																															       32u,
																																																																																																																																																															       119u))) << 52u) | DEF_sfd__h108162 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812 ? (((tUInt64)(primExtract32(12u,
																																																																																																																																																																																196u,
																																																																																																																																																																																DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																																																																																																32u,
																																																																																																																																																																																66u,
																																																																																																																																																																																32u,
																																																																																																																																																																																55u))) << 52u) | DEF_sfd__h108165 : (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1813 ? DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1814 ? primExtract64(64u,
																																																																																																																																																																																																														       196u,
																																																																																																																																																																																																														       DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																																																																																																																														       32u,
																																																																																																																																																																																																														       130u,
																																																																																																																																																																																																														       32u,
																																																																																																																																																																																																														       67u) : (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1815 ? primExtract64(64u,
																																																																																																																																																																																																																									      196u,
																																																																																																																																																																																																																									      DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																																																																																																																																									      32u,
																																																																																																																																																																																																																									      66u,
																																																																																																																																																																																																																									      32u,
																																																																																																																																																																																																																									      3u) : (((tUInt64)((((DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862 || (DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1863 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808)) && ((DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1866 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799) || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869)) && (((DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1872 || DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1790) || (DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862 && DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869)) || DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834)) && (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 ? DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 ? DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833 : DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829)))) << 63u) | (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1887 ? 9221120237041090560llu : (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 ? DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 ? 9218868437227405312llu : DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857))))))))) >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794 ? ((((tUInt64)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829)) << 63u) | (((tUInt64)(DEF_x__h105291)) << 52u)) | DEF_sfd__h108159 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803 ? (((tUInt64)(primExtract32(12u,
																																																			    196u,
																																																			    DEF_fpu_madd_fOperand_S0_first____d1782,
																																																			    32u,
																																																			    130u,
																																																			    32u,
																																																			    119u))) << 52u) | DEF_sfd__h108162 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812 ? (((tUInt64)(primExtract32(12u,
																																																																			     196u,
																																																																			     DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																			     32u,
																																																																			     66u,
																																																																			     32u,
																																																																			     55u))) << 52u) | DEF_sfd__h108165 : (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1813 ? DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1858 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1814 ? primExtract64(64u,
																																																																																																		    196u,
																																																																																																		    DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																		    32u,
																																																																																																		    130u,
																																																																																																		    32u,
																																																																																																		    67u) : (DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1815 ? primExtract64(64u,
																																																																																																													   196u,
																																																																																																													   DEF_fpu_madd_fOperand_S0_first____d1782,
																																																																																																													   32u,
																																																																																																													   66u,
																																																																																																													   32u,
																																																																																																													   3u) : (((tUInt64)((((DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862 || (DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1863 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_54_TO_ETC___d1808)) && ((DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1866 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_118_T_ETC___d1799) || DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869)) && (((DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1872 || DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1790) || (DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1862 && DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1869)) || DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1834)) && (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 ? DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 ? DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_130_83_ETC___d1833 : DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1829)))) << 63u) | (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1887 ? 9221120237041090560llu : (DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1816 ? DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857 : (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1819 ? 9218868437227405312llu : DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1857))))))))),
												  0u);
  DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921.set_bits_in_word(primExtract8(2u,
											       65u,
											       DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898,
											       32u,
											       64u,
											       32u,
											       63u),
										  8u,
										  0u,
										  2u).set_whole_word(primExtract32(32u,
														   65u,
														   DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898,
														   32u,
														   62u,
														   32u,
														   31u),
												     7u).build_concat((((((((tUInt64)(DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898.get_bits_in_word32(0u,
																											0u,
																											31u))) << 33u) | (((tUInt64)((DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1794 || (DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1803 || DEF_fpu_madd_fOperand_S0_first__782_BITS_65_TO_55__ETC___d1812)) || (((DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1872 || DEF_NOT_IF_fpu_madd_fOperand_S0_first__782_BIT_195_ETC___d1793) && ((DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_129_T_ETC___d1861 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_118_801___d1802) && (DEF_NOT_fpu_madd_fOperand_S0_first__782_BITS_65_TO_ETC___d1868 || DEF_NOT_fpu_madd_fOperand_S0_first__782_BIT_54_810___d1811))) && DEF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_11_ETC___d1887))) << 32u)) | (((tUInt64)((tUInt8)0u)) << 28u)) | (((tUInt64)(DEF_fpu_madd_fOperand_S0_first____d1782.get_bits_in_word8(0u,
																																																																																																																																      0u,
																																																																																																																																      3u))) << 25u)) | (((tUInt64)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195___d1783)) << 24u)) | (tUInt64)(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_bits_in_word32(5u,
																																																																																																																																																								0u,
																																																																																																																																																								24u)),
														      160u,
														      64u).set_whole_word(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_whole_word(4u),
																	  4u).set_whole_word(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_whole_word(3u),
																			     3u).set_whole_word(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_whole_word(2u),
																						2u).set_whole_word(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_whole_word(1u),
																								   1u).set_whole_word(DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920.get_whole_word(0u),
																										      0u);
  INST_fpu_madd_fOperand_S0.METH_deq();
  INST_fpu_madd_fState_S1.METH_enq(DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921);
}

void MOD_mkFPU::RL_fpu_madd_s2_stage()
{
  DEF_fpu_madd_fState_S1_first____d1927 = INST_fpu_madd_fState_S1.METH_first();
  wop_primExtractWide(152u,
		      258u,
		      DEF_fpu_madd_fState_S1_first____d1927,
		      32u,
		      257u,
		      32u,
		      106u,
		      DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931);
  wop_mul(WideData(53u,
		   primExtract64(53u, 258u, DEF_fpu_madd_fState_S1_first____d1927, 32u, 105u, 32u, 53u)),
	  WideData(53u, primExtract64(53u, 258u, DEF_fpu_madd_fState_S1_first____d1927, 32u, 52u, 32u, 0u)),
	  DEF_sfdBC__h123258);
  INST_fpu_madd_fState_S1.METH_deq();
  INST_fpu_madd_fProd_S2.METH_enq(DEF_sfdBC__h123258);
  INST_fpu_madd_fState_S2.METH_enq(DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931);
}

void MOD_mkFPU::RL_fpu_madd_s3_stage()
{
  DEF_fpu_madd_fState_S2_first____d1940 = INST_fpu_madd_fState_S2.METH_first();
  DEF_v__h123766 = INST_fpu_madd_fProd_S2.METH_first();
  INST_fpu_madd_fState_S2.METH_deq();
  INST_fpu_madd_fProd_S2.METH_deq();
  INST_fpu_madd_fProd_S3.METH_enq(DEF_v__h123766);
  INST_fpu_madd_fState_S3.METH_enq(DEF_fpu_madd_fState_S2_first____d1940);
}

void MOD_mkFPU::RL_fpu_madd_s4_stage()
{
  tUInt8 DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2409;
  tUInt32 DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2410;
  tUInt8 DEF_sfdlsb__h125534;
  tUInt8 DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1985;
  tUInt8 DEF_NOT_fpu_madd_fProd_S3_first__958_EQ_0_460___d2461;
  tUInt8 DEF__theResult___snd_snd_snd__h142399;
  tUInt8 DEF__theResult___snd_fst__h142093;
  tUInt8 DEF_guardBC__h124375;
  tUInt8 DEF__theResult___snd_snd_snd__h142411;
  tUInt8 DEF_fpu_madd_fProd_S3_first__958_EQ_0___d2460;
  tUInt8 DEF__theResult___snd_snd__h142413;
  tUInt32 DEF_din_exp__h141908;
  tUInt32 DEF__theResult___fst_exp__h142013;
  tUInt32 DEF__theResult___fst_exp__h142067;
  tUInt32 DEF__theResult___fst_exp__h142073;
  tUInt32 DEF__theResult___fst_exp__h142028;
  tUInt32 DEF__theResult___fst_exp__h142076;
  tUInt32 DEF__theResult___fst_exp__h141991;
  tUInt32 DEF__theResult___fst_exp__h141994;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1977;
  tUInt8 DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1957;
  tUInt8 DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2412;
  tUInt8 DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d2302;
  tUInt8 DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1987;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450;
  tUInt32 DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2411;
  tUInt32 DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1956;
  tUInt32 DEF_x__h125638;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2196;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2194;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2192;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2190;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2188;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2186;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2184;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2182;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2180;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2178;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2176;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2174;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2172;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2170;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2168;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2166;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2164;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2162;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2160;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2158;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2156;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2154;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2152;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2150;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2148;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2146;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2144;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2142;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2140;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2138;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2136;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2134;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2132;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2130;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2128;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2126;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2124;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2122;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2120;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2118;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2116;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2114;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2112;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2110;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2108;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2106;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2104;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2102;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2100;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2098;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2096;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2094;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2092;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2090;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2088;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2086;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2084;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2082;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2080;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2078;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2076;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2074;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2072;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2070;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2068;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2066;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2064;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2062;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2060;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2058;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2056;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2054;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2052;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2050;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2048;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2046;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2044;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2042;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2040;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2038;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2036;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2034;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2032;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2030;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2028;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2026;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2024;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2022;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2020;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2018;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2016;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2014;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2012;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2010;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2008;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2006;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2004;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2002;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2000;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1998;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1996;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1994;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1992;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1990;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1986;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82___d1949;
  tUInt32 DEF_value__h141925;
  tUInt32 DEF_x__h141924;
  tUInt32 DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950;
  tUInt64 DEF__theResult___fst_sfd__h141992;
  tUInt8 DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982;
  tUInt32 DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d1980;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BIT_83___d2462;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953;
  tUInt8 DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1952;
  tUInt8 DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1954;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948;
  tUInt8 DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951;
  DEF_fpu_madd_fState_S3_first____d1946 = INST_fpu_madd_fState_S3.METH_first();
  DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 = DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(4u,
													      23u,
													      1u);
  DEF_fpu_madd_fState_S3_first__946_BIT_83___d2462 = DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
													     19u,
													     1u);
  DEF_v__h124169 = INST_fpu_madd_fProd_S3.METH_first();
  wop_primExtractWide(65u,
		      152u,
		      DEF_fpu_madd_fState_S3_first____d1946,
		      32u,
		      151u,
		      32u,
		      87u,
		      DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947);
  wop_primExtractWide(65u,
		      152u,
		      DEF_fpu_madd_fState_S3_first____d1946,
		      32u,
		      78u,
		      32u,
		      14u,
		      DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477);
  DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950 = DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word32(0u,
														    0u,
														    13u);
  DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 = primSLE8(1u,
									    13u,
									    (tUInt32)(DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950),
									    13u,
									    1023u);
  DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1952 = !DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951;
  DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 = primSLT8(1u,
									    13u,
									    (tUInt32)(DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950),
									    13u,
									    7116u);
  DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1954 = DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1952 || DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953;
  DEF_value__h141925 = 8191u & (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950 + 1023u);
  DEF_x__h141924 = (tUInt32)(2047u & DEF_value__h141925);
  DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82___d1949 = DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
														    18u,
														    5u);
  DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1956 = 8191u & (7170u - DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0___d1950);
  wop_primShiftRWide(106u,
		     106u,
		     DEF_v__h124169,
		     13u,
		     (tUInt32)(DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1956),
		     DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961);
  wop_primExtractWide(105u,
		      106u,
		      DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961,
		      32u,
		      105u,
		      32u,
		      1u,
		      DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962);
  DEF_x__h125638 = 8191u & (106u - DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1956);
  DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1957 = primSLE8(1u,
									     13u,
									     (tUInt32)(DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1956),
									     13u,
									     0u);
  DEF_din_exp__h141908 = DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1957 ? DEF_x__h141924 : 0u;
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1977 = DEF_din_exp__h141908 == 0u;
  DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d1980 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1977 ? 3074u : primSignExt32(12u,
																			  11u,
																			  (tUInt32)(2047u & (DEF_din_exp__h141908 - 1023u)));
  DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2411 = 4095u & (DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d1980 - 3074u);
  DEF__theResult___fst_exp__h142028 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1977 ? 1u : DEF_din_exp__h141908;
  DEF__theResult___fst_exp__h142013 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1977 ? 2u : 2047u & (DEF_din_exp__h141908 + 1u);
  DEF_fpu_madd_fProd_S3_first__958_EQ_0___d2460 = DEF_v__h124169 == UWide_literal_106_h0;
  DEF__theResult___snd_snd__h142413 = DEF_fpu_madd_fProd_S3_first__958_EQ_0___d2460 ? (tUInt8)0u : (tUInt8)1u;
  wop_primShiftLWide(106u, 106u, DEF_v__h124169, 13u, (tUInt32)(DEF_x__h125638), DEF_x__h125605);
  DEF_NOT_fpu_madd_fProd_S3_first__958_EQ_0_460___d2461 = !DEF_fpu_madd_fProd_S3_first__958_EQ_0___d2460;
  DEF_sfdlsb__h125534 = !(DEF_x__h125605 == UWide_literal_106_h0);
  DEF__theResult___fst__h125536.set_bits_in_word(primExtract32(10u,
							       105u,
							       DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962,
							       32u,
							       104u,
							       32u,
							       95u),
						 3u,
						 0u,
						 10u).set_whole_word(primExtract32(32u,
										   105u,
										   DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962,
										   32u,
										   94u,
										   32u,
										   63u),
								     2u).set_whole_word(primExtract32(32u,
												      105u,
												      DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962,
												      32u,
												      62u,
												      32u,
												      31u),
											1u).set_whole_word((DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962.get_bits_in_word32(0u,
																							      0u,
																							      31u) << 1u) | (tUInt32)(DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961.get_bits_in_word8(0u,
																																				       0u,
																																				       1u) | DEF_sfdlsb__h125534),
													   0u);
  DEF_sfdBC__h124371 = DEF__7170_MINUS_fpu_madd_fState_S3_first__946_BITS__ETC___d1957 ? DEF_v__h124169 : DEF__theResult___fst__h125536;
  wop_primExtractWide(105u,
		      106u,
		      DEF_sfdBC__h124371,
		      32u,
		      104u,
		      32u,
		      0u,
		      DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422);
  wop_primExtractWide(104u,
		      106u,
		      DEF_sfdBC__h124371,
		      32u,
		      103u,
		      32u,
		      0u,
		      DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													9u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973 && DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d1980 == 1023u;
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1986 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													8u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1990 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													7u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1992 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													6u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1994 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													5u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1996 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													4u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1998 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													3u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2000 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													2u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2002 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													1u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2004 = DEF_sfdBC__h124371.get_bits_in_word8(3u,
													0u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2006 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													31u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2008 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													30u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2010 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													29u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2012 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													28u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2014 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													27u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2016 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													26u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2018 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													25u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2020 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													24u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2022 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													23u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2024 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													22u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2026 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													21u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2028 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													20u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2036 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													16u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2030 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													19u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2032 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													18u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2034 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													17u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2038 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													15u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2040 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													14u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2042 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													13u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2044 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													12u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2046 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													11u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2048 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													10u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2050 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													9u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2058 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													5u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2052 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													8u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2054 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													7u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2056 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													6u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2060 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													4u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2062 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													3u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2064 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													2u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2066 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													1u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2068 = DEF_sfdBC__h124371.get_bits_in_word8(2u,
													0u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2070 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													31u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2072 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													30u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2074 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													29u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2078 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													27u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2076 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													28u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2080 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													26u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2082 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													25u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2084 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													24u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2086 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													23u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2088 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													22u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2090 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													21u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2092 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													20u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2094 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													19u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2100 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													16u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2096 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													18u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2098 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													17u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2102 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													15u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2104 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													14u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2106 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													13u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2108 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													12u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2110 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													11u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2112 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													10u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2114 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													9u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2116 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													8u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2120 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													6u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2118 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													7u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2122 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													5u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2124 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													4u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2126 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													3u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2128 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													2u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2130 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													1u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2132 = DEF_sfdBC__h124371.get_bits_in_word8(1u,
													0u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2134 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													31u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2136 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													30u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2144 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													26u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2138 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													29u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2140 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													28u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2142 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													27u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2146 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													25u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2148 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													24u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2150 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													23u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2152 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													22u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2154 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													21u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2156 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													20u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2158 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													19u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2160 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													18u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2164 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													16u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2162 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													17u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2166 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													15u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2168 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													14u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2170 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													13u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2172 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													12u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2174 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													11u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2176 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													10u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2178 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													9u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2180 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													8u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2188 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													4u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2182 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													7u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2184 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													6u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2186 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													5u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2190 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													3u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2192 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													2u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2194 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													1u,
													1u);
  DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2196 = DEF_sfdBC__h124371.get_bits_in_word8(0u,
													0u,
													1u);
  DEF__theResult___snd__h142024.set_bits_in_word(primExtract32(10u,
							       104u,
							       DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424,
							       32u,
							       103u,
							       32u,
							       94u),
						 3u,
						 0u,
						 10u).set_whole_word(primExtract32(32u,
										   104u,
										   DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424,
										   32u,
										   93u,
										   32u,
										   62u),
								     2u).set_whole_word(primExtract32(32u,
												      104u,
												      DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424,
												      32u,
												      61u,
												      32u,
												      30u),
											1u).set_whole_word((DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424.get_bits_in_word32(0u,
																							      0u,
																							      30u) << 2u) | (tUInt32)((tUInt8)0u),
													   0u);
  wop_primShiftLWide(106u,
		     106u,
		     DEF_sfdBC__h124371,
		     12u,
		     (tUInt32)(DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2411),
		     DEF__theResult___snd__h142060);
  DEF__theResult___snd__h142008.set_bits_in_word(primExtract32(10u,
							       105u,
							       DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422,
							       32u,
							       104u,
							       32u,
							       95u),
						 3u,
						 0u,
						 10u).set_whole_word(primExtract32(32u,
										   105u,
										   DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422,
										   32u,
										   94u,
										   32u,
										   63u),
								     2u).set_whole_word(primExtract32(32u,
												      105u,
												      DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422,
												      32u,
												      62u,
												      32u,
												      31u),
											1u).set_whole_word((DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422.get_bits_in_word32(0u,
																							      0u,
																							      31u) << 1u) | (tUInt32)((tUInt8)0u),
													   0u);
  DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1985 = !DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973;
  DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1987 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1985 && DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1986;
  DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d2302 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1985 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1986 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1990 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1992 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1994 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1996 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1998 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2000 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2002 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2004 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2006 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2008 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2010 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2012 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2014 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2016 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2018 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2020 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2022 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2024 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2026 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2028 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2030 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2032 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2034 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2036 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2038 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2040 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2042 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2044 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2046 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2048 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2050 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2052 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2054 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2056 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2058 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2060 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2062 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2064 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2066 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2068 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2070 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2072 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2074 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2076 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2078 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2080 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2082 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2084 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2086 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2088 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2090 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2092 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2094 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2096 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2098 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2100 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2102 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2104 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2106 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2108 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2110 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2112 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2114 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2116 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2118 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2120 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2122 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2124 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2126 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2128 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2130 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2132 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2134 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2136 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2138 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2140 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2142 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2144 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2146 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2148 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2150 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2152 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2154 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2156 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2158 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2160 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2162 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2164 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2166 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2168 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2170 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2172 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2174 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2176 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2178 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2180 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2182 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2184 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2186 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2188 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2190 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2192 && (!DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2194 && !DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2196))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2409 = (tUInt8)127u & ((DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973 ? (tUInt8)0u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1986 ? (tUInt8)1u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1990 ? (tUInt8)2u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1992 ? (tUInt8)3u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1994 ? (tUInt8)4u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1996 ? (tUInt8)5u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1998 ? (tUInt8)6u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2000 ? (tUInt8)7u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2002 ? (tUInt8)8u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2004 ? (tUInt8)9u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2006 ? (tUInt8)10u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2008 ? (tUInt8)11u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2010 ? (tUInt8)12u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2012 ? (tUInt8)13u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2014 ? (tUInt8)14u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2016 ? (tUInt8)15u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2018 ? (tUInt8)16u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2020 ? (tUInt8)17u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2022 ? (tUInt8)18u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2024 ? (tUInt8)19u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2026 ? (tUInt8)20u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2028 ? (tUInt8)21u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2030 ? (tUInt8)22u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2032 ? (tUInt8)23u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2034 ? (tUInt8)24u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2036 ? (tUInt8)25u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2038 ? (tUInt8)26u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2040 ? (tUInt8)27u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2042 ? (tUInt8)28u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2044 ? (tUInt8)29u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2046 ? (tUInt8)30u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2048 ? (tUInt8)31u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2050 ? (tUInt8)32u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2052 ? (tUInt8)33u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2054 ? (tUInt8)34u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2056 ? (tUInt8)35u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2058 ? (tUInt8)36u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2060 ? (tUInt8)37u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2062 ? (tUInt8)38u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2064 ? (tUInt8)39u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2066 ? (tUInt8)40u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2068 ? (tUInt8)41u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2070 ? (tUInt8)42u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2072 ? (tUInt8)43u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2074 ? (tUInt8)44u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2076 ? (tUInt8)45u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2078 ? (tUInt8)46u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2080 ? (tUInt8)47u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2082 ? (tUInt8)48u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2084 ? (tUInt8)49u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2086 ? (tUInt8)50u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2088 ? (tUInt8)51u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2090 ? (tUInt8)52u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2092 ? (tUInt8)53u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2094 ? (tUInt8)54u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2096 ? (tUInt8)55u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2098 ? (tUInt8)56u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2100 ? (tUInt8)57u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2102 ? (tUInt8)58u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2104 ? (tUInt8)59u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2106 ? (tUInt8)60u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2108 ? (tUInt8)61u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2110 ? (tUInt8)62u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2112 ? (tUInt8)63u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2114 ? (tUInt8)64u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2116 ? (tUInt8)65u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2118 ? (tUInt8)66u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2120 ? (tUInt8)67u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2122 ? (tUInt8)68u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2124 ? (tUInt8)69u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2126 ? (tUInt8)70u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2128 ? (tUInt8)71u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2130 ? (tUInt8)72u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2132 ? (tUInt8)73u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2134 ? (tUInt8)74u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2136 ? (tUInt8)75u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2138 ? (tUInt8)76u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2140 ? (tUInt8)77u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2142 ? (tUInt8)78u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2144 ? (tUInt8)79u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2146 ? (tUInt8)80u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2148 ? (tUInt8)81u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2150 ? (tUInt8)82u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2152 ? (tUInt8)83u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2154 ? (tUInt8)84u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2156 ? (tUInt8)85u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2158 ? (tUInt8)86u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2160 ? (tUInt8)87u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2162 ? (tUInt8)88u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2164 ? (tUInt8)89u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2166 ? (tUInt8)90u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2168 ? (tUInt8)91u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2170 ? (tUInt8)92u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2172 ? (tUInt8)93u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2174 ? (tUInt8)94u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2176 ? (tUInt8)95u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2178 ? (tUInt8)96u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2180 ? (tUInt8)97u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2182 ? (tUInt8)98u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2184 ? (tUInt8)99u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2186 ? (tUInt8)100u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2188 ? (tUInt8)101u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2190 ? (tUInt8)102u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2192 ? (tUInt8)103u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2194 ? (tUInt8)104u : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2196 ? (tUInt8)105u : (tUInt8)106u)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h142067 = 2047u & (DEF_din_exp__h141908 - (2047u & ((((tUInt32)((tUInt8)0u)) << 7u) | (tUInt32)(DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2409))));
  DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2410 = 4095u & ((((tUInt32)((tUInt8)0u)) << 7u) | (tUInt32)(DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2409));
  DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2412 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2410),
									     12u,
									     (tUInt32)(DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2411));
  wop_primShiftLWide(106u,
		     106u,
		     DEF_sfdBC__h124371,
		     12u,
		     (tUInt32)(DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2410),
		     DEF__theResult___snd__h142065);
  DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430 = DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2412 ? DEF__theResult___snd__h142065 : DEF__theResult___snd__h142060;
  wop_primExtractWide(104u,
		      106u,
		      DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430,
		      32u,
		      103u,
		      32u,
		      0u,
		      DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431);
  DEF__theResult___snd__h142042.set_bits_in_word(primExtract32(10u,
							       104u,
							       DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431,
							       32u,
							       103u,
							       32u,
							       94u),
						 3u,
						 0u,
						 10u).set_whole_word(primExtract32(32u,
										   104u,
										   DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431,
										   32u,
										   93u,
										   32u,
										   62u),
								     2u).set_whole_word(primExtract32(32u,
												      104u,
												      DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431,
												      32u,
												      61u,
												      32u,
												      30u),
											1u).set_whole_word((DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431.get_bits_in_word32(0u,
																							      0u,
																							      30u) << 2u) | (tUInt32)((tUInt8)0u),
													   0u);
  DEF__theResult___snd__h142036 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d2302 ? DEF_sfdBC__h124371 : DEF__theResult___snd__h142042;
  DEF__theResult___snd__h142022 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1987 ? DEF__theResult___snd__h142024 : DEF__theResult___snd__h142036;
  DEF_sfdin__h141985 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973 ? DEF__theResult___snd__h142008 : DEF__theResult___snd__h142022;
  DEF__theResult___fst_sfd__h141992 = primExtract64(52u,
						    106u,
						    DEF_sfdin__h141985,
						    32u,
						    105u,
						    32u,
						    54u);
  DEF__theResult___fst_exp__h142073 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d2302 || !DEF__0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2412 ? 0u : DEF__theResult___fst_exp__h142067;
  DEF__theResult___fst_exp__h142076 = DEF_NOT_IF_7170_MINUS_fpu_madd_fState_S3_first__94_ETC___d1987 ? DEF__theResult___fst_exp__h142028 : DEF__theResult___fst_exp__h142073;
  DEF__theResult___fst_exp__h141991 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1973 ? DEF__theResult___fst_exp__h142013 : DEF__theResult___fst_exp__h142076;
  DEF__theResult___fst_exp__h141994 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 ? 2046u : DEF__theResult___fst_exp__h141991;
  DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440.set_bits_in_word(DEF_sfdin__h141985.get_bits_in_word32(1u,
															12u,
															9u),
										  3u,
										  0u,
										  9u).set_whole_word(primExtract32(32u,
														   106u,
														   DEF_sfdin__h141985,
														   32u,
														   43u,
														   32u,
														   12u),
												     2u).set_whole_word((DEF_sfdin__h141985.get_bits_in_word32(0u,
																			       0u,
																			       12u) << 20u) | (tUInt32)(0llu),
															1u).set_whole_word((tUInt32)(0llu),
																	   0u);
  DEF__theResult___snd_fst__h142093 = (tUInt8)3u & ((((tUInt8)((DEF_sfdin__h141985.get_bits_in_word8(1u,
												     21u,
												     1u) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !(DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440 == UWide_literal_105_h0));
  DEF_guardBC__h124375 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 ? (tUInt8)3u : DEF__theResult___snd_fst__h142093;
  DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450 = DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82___d1949 | ((tUInt8)31u & (((DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 << 2u) | ((DEF__theResult___fst_exp__h141994 == 0u && !(DEF_guardBC__h124375 == (tUInt8)0u)) << 1u)) | DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982));
  DEF__theResult___snd_snd_snd__h142411 = DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? DEF__theResult___snd_snd__h142413 : DEF_guardBC__h124375;
  DEF__theResult___snd_snd_snd__h142399 = DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 ? DEF__theResult___snd_snd_snd__h142411 : (tUInt8)3u;
  DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490.set_bits_in_word((tUInt8)3u & (((!DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 && DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(0u,
																										13u,
																										1u)) << 1u) | (tUInt8)((DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 ? 0llu : (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 ? (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? 0llu : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h141991)) << 52u) | DEF__theResult___fst_sfd__h141992))) : 9218868437227405311llu)) >> 62u)),
										  2u,
										  0u,
										  2u).set_whole_word((tUInt32)((DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 ? 0llu : (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 ? (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? 0llu : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h141991)) << 52u) | DEF__theResult___fst_sfd__h141992))) : 9218868437227405311llu)) >> 30u),
												     1u).set_whole_word((((tUInt32)(1073741823u & (DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 ? 0llu : (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 ? (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? 0llu : (DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d1982 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h141991)) << 52u) | DEF__theResult___fst_sfd__h141992))) : 9218868437227405311llu)))) << 2u) | (tUInt32)(DEF__theResult___snd_snd_snd__h142399),
															0u);
  DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491.set_bits_in_word(primExtract32(12u,
												65u,
												DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947,
												32u,
												64u,
												32u,
												53u),
										  6u,
										  0u,
										  12u).set_whole_word(primExtract32(32u,
														    65u,
														    DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947,
														    32u,
														    52u,
														    32u,
														    21u),
												      5u).set_whole_word((((DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947.get_bits_in_word32(0u,
																									0u,
																									21u) << 11u) | (((tUInt32)(DEF_fpu_madd_fState_S3_first__946_BIT_151___d1948 ? DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82___d1949 : (tUInt8)31u & ((((((DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1954 ? DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
																																																											      22u,
																																																											      1u) : (tUInt8)(DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450 >> 4u)) << 4u) | ((DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1954 ? DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
																																																																																							21u,
																																																																																							1u) : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450 >> 3u))) << 3u)) | ((DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1952 || (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
																																																																																																																												     20u,
																																																																																																																												     1u) : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450 >> 2u)))) << 2u)) | ((DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1951 ? (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? DEF_NOT_fpu_madd_fProd_S3_first__958_EQ_0_460___d2461 || DEF_fpu_madd_fState_S3_first__946_BIT_83___d2462 : (tUInt8)((tUInt8)1u & (DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450 >> 1u))) : DEF_fpu_madd_fState_S3_first__946_BIT_83___d2462) << 1u)) | (DEF_NOT_fpu_madd_fState_S3_first__946_BITS_12_TO_0_ETC___d1952 || (DEF_fpu_madd_fState_S3_first__946_BITS_12_TO_0_950_ETC___d1953 ? DEF_NOT_fpu_madd_fProd_S3_first__958_EQ_0_460___d2461 || DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
																																																																																																																																																																																																																											 18u,
																																																																																																																																																																																																																											 1u) : (tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S3_first__946_BITS_86_TO_82_94_ETC___d2450)))))) << 6u)) | (((tUInt32)(DEF_fpu_madd_fState_S3_first____d1946.get_bits_in_word8(2u,
																																																																																																																																																																																																																																																	15u,
																																																																																																																																																																																																																																																	3u))) << 3u)) | (tUInt32)(primExtract8(3u,
																																																																																																																																																																																																																																																					       65u,
																																																																																																																																																																																																																																																					       DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477,
																																																																																																																																																																																																																																																					       32u,
																																																																																																																																																																																																																																																					       64u,
																																																																																																																																																																																																																																																					       32u,
																																																																																																																																																																																																																																																					       62u)),
															 4u).set_whole_word(primExtract32(32u,
																			  65u,
																			  DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477,
																			  32u,
																			  61u,
																			  32u,
																			  30u),
																	    3u).set_whole_word((DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477.get_bits_in_word32(0u,
																													   0u,
																													   30u) << 2u) | (tUInt32)(DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490.get_bits_in_word8(2u,
																																										    0u,
																																										    2u)),
																			       2u).set_whole_word(DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490.get_whole_word(1u),
																						  1u).set_whole_word(DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490.get_whole_word(0u),
																								     0u);
  INST_fpu_madd_fState_S3.METH_deq();
  INST_fpu_madd_fProd_S3.METH_deq();
  INST_fpu_madd_fState_S4.METH_enq(DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491);
}

void MOD_mkFPU::RL_fpu_madd_s5_stage()
{
  tUInt64 DEF_x__h142978;
  tUInt64 DEF_x__h142974;
  tUInt64 DEF_sfdA__h142606;
  tUInt64 DEF_sfdBC__h142607;
  tUInt8 DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_50_ETC___d2504;
  tUInt8 DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118__ETC___d2509;
  tUInt32 DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512;
  tUInt32 DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507;
  tUInt64 DEF_NOT_fpu_madd_fState_S4_first__495_BITS_128_TO__ETC___d2523;
  tUInt64 DEF_NOT_fpu_madd_fState_S4_first__495_BITS_64_TO_5_ETC___d2519;
  tUInt8 DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528;
  tUInt8 DEF_fpu_madd_fState_S4_first__495_BIT_65___d2498;
  tUInt8 DEF_fpu_madd_fState_S4_first__495_BIT_129___d2497;
  tUInt32 DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54___d2503;
  tUInt32 DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118___d2508;
  DEF_fpu_madd_fState_S4_first____d2495 = INST_fpu_madd_fState_S4.METH_first();
  wop_primExtractWide(74u,
		      204u,
		      DEF_fpu_madd_fState_S4_first____d2495,
		      32u,
		      203u,
		      32u,
		      130u,
		      DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496);
  DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118___d2508 = primExtract32(11u,
									    204u,
									    DEF_fpu_madd_fState_S4_first____d2495,
									    32u,
									    128u,
									    32u,
									    118u);
  DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54___d2503 = primExtract32(11u,
									  204u,
									  DEF_fpu_madd_fState_S4_first____d2495,
									  32u,
									  64u,
									  32u,
									  54u);
  DEF_fpu_madd_fState_S4_first__495_BIT_65___d2498 = DEF_fpu_madd_fState_S4_first____d2495.get_bits_in_word8(2u,
													     1u,
													     1u);
  DEF_fpu_madd_fState_S4_first__495_BIT_129___d2497 = DEF_fpu_madd_fState_S4_first____d2495.get_bits_in_word8(4u,
													      1u,
													      1u);
  DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118__ETC___d2509 = DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118___d2508 == 0u;
  DEF_NOT_fpu_madd_fState_S4_first__495_BITS_128_TO__ETC___d2523 = 72057594037927935llu & (((((tUInt64)(!DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118__ETC___d2509)) << 55u) | (primExtract64(52u,
																								   204u,
																								   DEF_fpu_madd_fState_S4_first____d2495,
																								   32u,
																								   117u,
																								   32u,
																								   66u) << 3u)) | (tUInt64)((tUInt8)0u));
  DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512 = DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118__ETC___d2509 ? 7170u : primSignExt32(13u,
																			  11u,
																			  (tUInt32)(2047u & (DEF_fpu_madd_fState_S4_first__495_BITS_128_TO_118___d2508 - 1023u)));
  DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_50_ETC___d2504 = DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54___d2503 == 0u;
  DEF_NOT_fpu_madd_fState_S4_first__495_BITS_64_TO_5_ETC___d2519 = 72057594037927935llu & (((((tUInt64)(!DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_50_ETC___d2504)) << 55u) | (primExtract64(54u,
																								   204u,
																								   DEF_fpu_madd_fState_S4_first____d2495,
																								   32u,
																								   53u,
																								   32u,
																								   0u) << 1u)) | (tUInt64)((tUInt8)0u));
  DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507 = DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_50_ETC___d2504 ? 7170u : primSignExt32(13u,
																			  11u,
																			  (tUInt32)(2047u & (DEF_fpu_madd_fState_S4_first__495_BITS_64_TO_54___d2503 - 1023u)));
  DEF_sfdBC__h142607 = 144115188075855871llu & ((((tUInt64)((tUInt8)0u)) << 56u) | DEF_NOT_fpu_madd_fState_S4_first__495_BITS_64_TO_5_ETC___d2519);
  DEF_sfdA__h142606 = 144115188075855871llu & ((((tUInt64)((tUInt8)0u)) << 56u) | DEF_NOT_fpu_madd_fState_S4_first__495_BITS_128_TO__ETC___d2523);
  DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 = (!DEF_fpu_madd_fState_S4_first____d2495.get_bits_in_word8(4u,
															     2u,
															     1u) || !primSLE8(1u,
																	      13u,
																	      (tUInt32)(DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507),
																	      13u,
																	      (tUInt32)(DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512))) || (DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507 == DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512 && !(DEF_sfdBC__h142607 <= DEF_sfdA__h142606));
  DEF_x__h142974 = 144115188075855871llu & ((((tUInt64)((tUInt8)0u)) << 56u) | (DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? DEF_NOT_fpu_madd_fState_S4_first__495_BITS_64_TO_5_ETC___d2519 : DEF_NOT_fpu_madd_fState_S4_first__495_BITS_128_TO__ETC___d2523));
  DEF_x__h142978 = 144115188075855871llu & ((((tUInt64)((tUInt8)0u)) << 56u) | (DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? DEF_NOT_fpu_madd_fState_S4_first__495_BITS_128_TO__ETC___d2523 : DEF_NOT_fpu_madd_fState_S4_first__495_BITS_64_TO_5_ETC___d2519));
  DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538.set_bits_in_word(2147483647u & (((DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? 8191u & (DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507 - DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512) : 8191u & (DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512 - DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507)) << 18u) | (tUInt32)(DEF_x__h142974 >> 39u)),
										  3u,
										  0u,
										  31u).set_whole_word((tUInt32)(DEF_x__h142974 >> 7u),
												      2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)127u & DEF_x__h142974))) << 25u) | (tUInt32)(DEF_x__h142978 >> 32u),
															 1u).set_whole_word((tUInt32)(DEF_x__h142978),
																	    0u);
  DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.set_bits_in_word(8191u & ((((tUInt32)(DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? DEF_fpu_madd_fState_S4_first__495_BIT_65___d2498 : DEF_fpu_madd_fState_S4_first__495_BIT_129___d2497)) << 12u) | (tUInt32)((DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507 : DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512) >> 1u)),
										  4u,
										  0u,
										  13u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)1u & (DEF_NOT_fpu_madd_fState_S4_first__495_BIT_130_501__ETC___d2528 ? DEF_IF_fpu_madd_fState_S4_first__495_BITS_64_TO_54_ETC___d2507 : DEF_IF_fpu_madd_fState_S4_first__495_BITS_128_TO_1_ETC___d2512)))) << 31u) | DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538.get_bits_in_word32(3u,
																																																					  0u,
																																																					  31u),
												      3u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538.get_whole_word(2u),
															 2u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538.get_whole_word(0u),
																			       0u);
  DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540.set_bits_in_word(primExtract32(24u,
												74u,
												DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496,
												32u,
												73u,
												32u,
												50u),
										  6u,
										  0u,
										  24u).set_whole_word(primExtract32(32u,
														    74u,
														    DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496,
														    32u,
														    49u,
														    32u,
														    18u),
												      5u).set_whole_word(((DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496.get_bits_in_word32(0u,
																									0u,
																									18u) << 14u) | (((tUInt32)(!(DEF_fpu_madd_fState_S4_first__495_BIT_129___d2497 == DEF_fpu_madd_fState_S4_first__495_BIT_65___d2498))) << 13u)) | DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.get_bits_in_word32(4u,
																																																					   0u,
																																																					   13u),
															 4u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.get_whole_word(3u),
																	    3u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.get_whole_word(2u),
																			       2u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.get_whole_word(1u),
																						  1u).set_whole_word(DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539.get_whole_word(0u),
																								     0u);
  INST_fpu_madd_fState_S4.METH_deq();
  INST_fpu_madd_fState_S5.METH_enq(DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540);
}

void MOD_mkFPU::RL_fpu_madd_s6_stage()
{
  tUInt64 DEF_guard__h143393;
  tUInt64 DEF_result__h143398;
  tUInt64 DEF_x__h143385;
  tUInt32 DEF_x__h143497;
  tUInt32 DEF_fpu_madd_fState_S5_first__544_BITS_126_TO_114___d2551;
  tUInt64 DEF_fpu_madd_fState_S5_first__544_BITS_56_TO_0_550_ETC___d2555;
  tUInt64 DEF_y__h143134;
  tUInt64 DEF_x__h143369;
  DEF_fpu_madd_fState_S5_first____d2544 = INST_fpu_madd_fState_S5.METH_first();
  wop_primExtractWide(76u,
		      216u,
		      DEF_fpu_madd_fState_S5_first____d2544,
		      32u,
		      215u,
		      32u,
		      140u,
		      DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545);
  DEF_x__h143369 = primExtract64(57u,
				 216u,
				 DEF_fpu_madd_fState_S5_first____d2544,
				 32u,
				 113u,
				 32u,
				 57u);
  DEF_y__h143134 = primExtract64(57u, 216u, DEF_fpu_madd_fState_S5_first____d2544, 32u, 56u, 32u, 0u);
  DEF_fpu_madd_fState_S5_first__544_BITS_126_TO_114___d2551 = DEF_fpu_madd_fState_S5_first____d2544.get_bits_in_word32(3u,
														       18u,
														       13u);
  DEF_fpu_madd_fState_S5_first__544_BITS_56_TO_0_550_ETC___d2555 = primShiftR64(57u,
										57u,
										(tUInt64)(DEF_y__h143134),
										13u,
										(tUInt32)(DEF_fpu_madd_fState_S5_first__544_BITS_126_TO_114___d2551));
  DEF_x__h143497 = 8191u & (57u - DEF_fpu_madd_fState_S5_first__544_BITS_126_TO_114___d2551);
  DEF_guard__h143393 = primShiftL64(57u,
				    57u,
				    (tUInt64)(DEF_y__h143134),
				    13u,
				    (tUInt32)(DEF_x__h143497));
  DEF_result__h143398 = 144115188075855871llu & ((((tUInt64)(DEF_fpu_madd_fState_S5_first__544_BITS_56_TO_0_550_ETC___d2555 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S5_first__544_BITS_56_TO_0_550_ETC___d2555) | !(DEF_guard__h143393 == 0llu)));
  DEF_x__h143385 = DEF_fpu_madd_fState_S5_first____d2544.get_bits_in_word8(6u,
									   23u,
									   1u) ? DEF_y__h143134 : (primSLT8(1u,
													    13u,
													    (tUInt32)(DEF_fpu_madd_fState_S5_first__544_BITS_126_TO_114___d2551),
													    13u,
													    57u) ? DEF_result__h143398 : (DEF_y__h143134 == 0llu ? DEF_y__h143134 : 1llu));
  DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548.set_bits_in_word(DEF_fpu_madd_fState_S5_first____d2544.get_bits_in_word8(4u,
																	  6u,
																	  6u),
										  2u,
										  0u,
										  6u).set_whole_word((((tUInt32)(primExtract8(7u,
															      216u,
															      DEF_fpu_madd_fState_S5_first____d2544,
															      32u,
															      133u,
															      32u,
															      127u))) << 25u) | (tUInt32)(DEF_x__h143369 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_x__h143369),
															0u);
  DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570.set_bits_in_word(DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545.get_bits_in_word32(2u,
																			       1u,
																			       11u),
										  6u,
										  0u,
										  11u).set_whole_word(primExtract32(32u,
														    76u,
														    DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545,
														    32u,
														    64u,
														    32u,
														    33u),
												      5u).set_whole_word(primExtract32(32u,
																       76u,
																       DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545,
																       32u,
																       32u,
																       32u,
																       1u),
															 4u).set_whole_word((((tUInt32)(DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545.get_bits_in_word8(0u,
																												    0u,
																												    1u))) << 31u) | primExtract32(31u,
																																  70u,
																																  DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548,
																																  32u,
																																  69u,
																																  32u,
																																  39u),
																	    3u).set_whole_word(primExtract32(32u,
																					     70u,
																					     DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548,
																					     32u,
																					     38u,
																					     32u,
																					     7u),
																			       2u).set_whole_word((((tUInt32)(DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548.get_bits_in_word8(0u,
																																	       0u,
																																	       7u))) << 25u) | (tUInt32)(DEF_x__h143385 >> 32u),
																						  1u).set_whole_word((tUInt32)(DEF_x__h143385),
																								     0u);
  INST_fpu_madd_fState_S5.METH_deq();
  INST_fpu_madd_fState_S6.METH_enq(DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570);
}

void MOD_mkFPU::RL_fpu_madd_s7_stage()
{
  tUInt64 DEF_x__h143889;
  tUInt64 DEF_x__h143898;
  tUInt64 DEF_y__h143696;
  tUInt64 DEF_x__h143695;
  DEF_fpu_madd_fState_S6_first____d2574 = INST_fpu_madd_fState_S6.METH_first();
  wop_primExtractWide(89u,
		      203u,
		      DEF_fpu_madd_fState_S6_first____d2574,
		      32u,
		      202u,
		      32u,
		      114u,
		      DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575);
  DEF_x__h143695 = primExtract64(57u,
				 203u,
				 DEF_fpu_madd_fState_S6_first____d2574,
				 32u,
				 113u,
				 32u,
				 57u);
  DEF_y__h143696 = primExtract64(57u, 203u, DEF_fpu_madd_fState_S6_first____d2574, 32u, 56u, 32u, 0u);
  DEF_x__h143898 = 144115188075855871llu & (DEF_x__h143695 - DEF_y__h143696);
  DEF_x__h143889 = 144115188075855871llu & (DEF_x__h143695 + DEF_y__h143696);
  DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580.set_bits_in_word(DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575.get_bits_in_word32(2u,
																			       14u,
																			       11u),
										  6u,
										  0u,
										  11u).set_whole_word(primExtract32(32u,
														    89u,
														    DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575,
														    32u,
														    77u,
														    32u,
														    46u),
												      5u).set_whole_word(primExtract32(32u,
																       89u,
																       DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575,
																       32u,
																       45u,
																       32u,
																       14u),
															 4u).set_whole_word((DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575.get_bits_in_word32(0u,
																											  0u,
																											  14u) << 18u) | (tUInt32)(DEF_x__h143889 >> 39u),
																	    3u).set_whole_word((tUInt32)(DEF_x__h143889 >> 7u),
																			       2u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)127u & DEF_x__h143889))) << 25u) | (tUInt32)(DEF_x__h143898 >> 32u),
																						  1u).set_whole_word((tUInt32)(DEF_x__h143898),
																								     0u);
  INST_fpu_madd_fState_S6.METH_deq();
  INST_fpu_madd_fState_S7.METH_enq(DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580);
}

void MOD_mkFPU::RL_fpu_madd_s8_stage()
{
  tUInt8 DEF_IF_IF_fpu_madd_fState_S7_first__584_BIT_128_58_ETC___d2832;
  tUInt32 DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2833;
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2604;
  tUInt8 DEF__theResult___snd_fst__h153742;
  tUInt8 DEF_guard__h144133;
  tUInt8 DEF_x__h154025;
  tUInt32 DEF__theResult___fst_exp__h153662;
  tUInt32 DEF__theResult___fst_exp__h153716;
  tUInt32 DEF__theResult___fst_exp__h153722;
  tUInt32 DEF__theResult___fst_exp__h153677;
  tUInt32 DEF__theResult___fst_exp__h153725;
  tUInt32 DEF__theResult___fst_exp__h153640;
  tUInt32 DEF__theResult___fst_exp__h153643;
  tUInt8 DEF_fpu_madd_fState_S7_first__584_BITS_126_TO_114__ETC___d2596;
  tUInt32 DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2599;
  tUInt64 DEF__theResult___snd__h153657;
  tUInt64 DEF__theResult___snd__h153709;
  tUInt64 DEF__theResult___snd__h153714;
  tUInt8 DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2835;
  tUInt64 DEF__theResult___snd__h153691;
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2774;
  tUInt64 DEF__theResult___snd__h153685;
  tUInt64 DEF__theResult___snd__h153673;
  tUInt8 DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2606;
  tUInt64 DEF__theResult___snd__h153671;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601;
  tUInt32 DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2834;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2717;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2715;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2713;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2711;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2709;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2707;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2705;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2703;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2701;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2699;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2697;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2695;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2693;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2691;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2689;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2687;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2685;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2683;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2681;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2679;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2677;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2675;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2673;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2671;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2669;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2667;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2665;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2663;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2661;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2659;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2657;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2655;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2653;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2651;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2649;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2647;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2645;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2643;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2641;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2639;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2637;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2635;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2633;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2631;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2629;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2627;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2625;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2623;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2621;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2619;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2617;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2615;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2613;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2611;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2609;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2605;
  tUInt8 DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592;
  tUInt8 DEF_fpu_madd_fState_S7_first__584_BIT_128___d2588;
  tUInt8 DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586;
  tUInt8 DEF_fpu_madd_fState_S7_first__584_BITS_137_TO_133___d2587;
  tUInt32 DEF_value__h153572;
  tUInt32 DEF_din_exp__h153562;
  tUInt64 DEF_sfdin__h153634;
  tUInt64 DEF__theResult___fst_sfd__h153641;
  tUInt64 DEF_sfd__h144129;
  DEF_fpu_madd_fState_S7_first____d2584 = INST_fpu_madd_fState_S7.METH_first();
  wop_primExtractWide(65u,
		      203u,
		      DEF_fpu_madd_fState_S7_first____d2584,
		      32u,
		      202u,
		      32u,
		      138u,
		      DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585);
  DEF_value__h153572 = 8191u & (DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word32(3u,
											 18u,
											 13u) + 1023u);
  DEF_din_exp__h153562 = (tUInt32)(2047u & DEF_value__h153572);
  DEF_fpu_madd_fState_S7_first__584_BITS_137_TO_133___d2587 = DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(4u,
														      5u,
														      5u);
  DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 = DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(6u,
													      10u,
													      1u);
  DEF_fpu_madd_fState_S7_first__584_BIT_128___d2588 = DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(4u,
													      0u,
													      1u);
  DEF_sfd__h144129 = DEF_fpu_madd_fState_S7_first__584_BIT_128___d2588 ? primExtract64(57u,
										       203u,
										       DEF_fpu_madd_fState_S7_first____d2584,
										       32u,
										       56u,
										       32u,
										       0u) : primExtract64(57u,
													   203u,
													   DEF_fpu_madd_fState_S7_first____d2584,
													   32u,
													   113u,
													   32u,
													   57u);
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592 = (tUInt8)(DEF_sfd__h144129 >> 56u);
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2605 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 55u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2609 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 54u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2613 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 52u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2611 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 53u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2615 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 51u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2617 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 50u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2619 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 49u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2621 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 48u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2623 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 47u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2625 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 46u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2627 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 45u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2631 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 43u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2629 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 44u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2633 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 42u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2635 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 41u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2637 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 40u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2641 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 38u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2639 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 39u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2643 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 37u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2645 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 36u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2647 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 35u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2649 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 34u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2653 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 32u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2651 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 33u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2655 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 31u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2657 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 30u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2659 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 29u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2661 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 28u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2663 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 27u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2665 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 26u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2667 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 25u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2669 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 24u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2671 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 23u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2673 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 22u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2677 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 20u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2675 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 21u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2679 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 19u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2681 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 18u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2683 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 17u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2687 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 15u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2685 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 16u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2689 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 14u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2691 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 13u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2693 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 12u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2695 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 11u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2697 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 10u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2699 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 9u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2703 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 7u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2701 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 8u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2705 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 6u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2707 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 5u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2709 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 4u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2711 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 3u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2713 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 2u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2715 = (tUInt8)((tUInt8)1u & (DEF_sfd__h144129 >> 1u));
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2717 = (tUInt8)((tUInt8)1u & DEF_sfd__h144129);
  DEF__theResult___snd__h153673 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF_sfd__h144129)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h153657 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF_sfd__h144129)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_fpu_madd_fState_S7_first__584_BITS_126_TO_114__ETC___d2596 = DEF_din_exp__h153562 == 0u;
  DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2599 = DEF_fpu_madd_fState_S7_first__584_BITS_126_TO_114__ETC___d2596 ? 3074u : primSignExt32(12u,
																			  11u,
																			  (tUInt32)(2047u & (DEF_din_exp__h153562 - 1023u)));
  DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2834 = 4095u & (DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2599 - 3074u);
  DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 = DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592 && DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2599 == 1023u;
  DEF__theResult___snd__h153709 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h144129),
					       12u,
					       (tUInt32)(DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2834));
  DEF__theResult___fst_exp__h153677 = DEF_fpu_madd_fState_S7_first__584_BITS_126_TO_114__ETC___d2596 ? 1u : DEF_din_exp__h153562;
  DEF__theResult___fst_exp__h153662 = DEF_fpu_madd_fState_S7_first__584_BITS_126_TO_114__ETC___d2596 ? 2u : 2047u & (DEF_din_exp__h153562 + 1u);
  DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2604 = !DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592;
  DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2606 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2604 && DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2605;
  DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2774 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2604 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2605 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2609 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2611 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2613 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2615 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2617 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2619 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2621 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2623 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2625 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2627 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2629 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2631 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2633 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2635 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2637 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2639 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2641 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2643 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2645 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2647 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2649 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2651 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2653 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2655 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2657 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2659 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2661 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2663 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2665 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2667 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2669 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2671 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2673 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2675 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2677 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2679 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2681 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2683 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2685 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2687 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2689 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2691 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2693 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2695 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2697 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2699 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2701 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2703 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2705 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2707 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2709 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2711 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2713 && (!DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2715 && !DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2717)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_IF_IF_fpu_madd_fState_S7_first__584_BIT_128_58_ETC___d2832 = (tUInt8)63u & ((DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592 ? (tUInt8)0u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2605 ? (tUInt8)1u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2609 ? (tUInt8)2u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2611 ? (tUInt8)3u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2613 ? (tUInt8)4u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2615 ? (tUInt8)5u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2617 ? (tUInt8)6u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2619 ? (tUInt8)7u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2621 ? (tUInt8)8u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2623 ? (tUInt8)9u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2625 ? (tUInt8)10u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2627 ? (tUInt8)11u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2629 ? (tUInt8)12u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2631 ? (tUInt8)13u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2633 ? (tUInt8)14u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2635 ? (tUInt8)15u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2637 ? (tUInt8)16u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2639 ? (tUInt8)17u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2641 ? (tUInt8)18u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2643 ? (tUInt8)19u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2645 ? (tUInt8)20u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2647 ? (tUInt8)21u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2649 ? (tUInt8)22u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2651 ? (tUInt8)23u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2653 ? (tUInt8)24u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2655 ? (tUInt8)25u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2657 ? (tUInt8)26u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2659 ? (tUInt8)27u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2661 ? (tUInt8)28u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2663 ? (tUInt8)29u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2665 ? (tUInt8)30u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2667 ? (tUInt8)31u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2669 ? (tUInt8)32u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2671 ? (tUInt8)33u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2673 ? (tUInt8)34u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2675 ? (tUInt8)35u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2677 ? (tUInt8)36u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2679 ? (tUInt8)37u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2681 ? (tUInt8)38u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2683 ? (tUInt8)39u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2685 ? (tUInt8)40u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2687 ? (tUInt8)41u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2689 ? (tUInt8)42u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2691 ? (tUInt8)43u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2693 ? (tUInt8)44u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2695 ? (tUInt8)45u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2697 ? (tUInt8)46u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2699 ? (tUInt8)47u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2701 ? (tUInt8)48u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2703 ? (tUInt8)49u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2705 ? (tUInt8)50u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2707 ? (tUInt8)51u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2709 ? (tUInt8)52u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2711 ? (tUInt8)53u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2713 ? (tUInt8)54u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2715 ? (tUInt8)55u : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2717 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h153716 = 2047u & (DEF_din_exp__h153562 - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_fpu_madd_fState_S7_first__584_BIT_128_58_ETC___d2832))));
  DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2833 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_fpu_madd_fState_S7_first__584_BIT_128_58_ETC___d2832));
  DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2835 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2833),
									     12u,
									     (tUInt32)(DEF_IF_fpu_madd_fState_S7_first__584_BITS_126_TO_1_ETC___d2834));
  DEF__theResult___snd__h153714 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h144129),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2833));
  DEF__theResult___snd__h153691 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2835 ? DEF__theResult___snd__h153714 : DEF__theResult___snd__h153709))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h153685 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2774 ? DEF_sfd__h144129 : DEF__theResult___snd__h153691;
  DEF__theResult___snd__h153671 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2606 ? DEF__theResult___snd__h153673 : DEF__theResult___snd__h153685;
  DEF_sfdin__h153634 = DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592 ? DEF__theResult___snd__h153657 : DEF__theResult___snd__h153671;
  DEF__theResult___fst_sfd__h153641 = (tUInt64)(DEF_sfdin__h153634 >> 5u);
  DEF__theResult___fst_exp__h153722 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2774 || !DEF__0_CONCAT_IF_IF_fpu_madd_fState_S7_first__584_B_ETC___d2835 ? 0u : DEF__theResult___fst_exp__h153716;
  DEF__theResult___fst_exp__h153725 = DEF_NOT_IF_fpu_madd_fState_S7_first__584_BIT_128_5_ETC___d2606 ? DEF__theResult___fst_exp__h153677 : DEF__theResult___fst_exp__h153722;
  DEF__theResult___fst_exp__h153640 = DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2592 ? DEF__theResult___fst_exp__h153662 : DEF__theResult___fst_exp__h153725;
  DEF__theResult___fst_exp__h153643 = DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 ? 2046u : DEF__theResult___fst_exp__h153640;
  DEF__theResult___snd_fst__h153742 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h153634 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF_sfdin__h153634))) << 52u)) == 0llu));
  DEF_guard__h144133 = DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 ? (tUInt8)3u : DEF__theResult___snd_fst__h153742;
  DEF_x__h154025 = DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 ? (tUInt8)0u : DEF_guard__h144133;
  DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886.set_bits_in_word((tUInt8)7u & (((!DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 && DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(3u,
																										31u,
																										1u)) << 2u) | (tUInt8)((DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 ? 0llu : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h153640)) << 52u) | DEF__theResult___fst_sfd__h153641))) >> 61u)),
										  2u,
										  0u,
										  3u).set_whole_word((tUInt32)((DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 ? 0llu : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h153640)) << 52u) | DEF__theResult___fst_sfd__h153641))) >> 29u),
												     1u).set_whole_word(((((tUInt32)(536870911u & (DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 ? 0llu : (DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 ? 9218868437227405311llu : 9223372036854775807llu & ((((tUInt64)(DEF__theResult___fst_exp__h153640)) << 52u) | DEF__theResult___fst_sfd__h153641))))) << 3u) | (((tUInt32)(DEF_x__h154025)) << 1u)) | (tUInt32)(DEF_fpu_madd_fState_S7_first__584_BIT_128___d2588),
															0u);
  DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887.set_bits_in_word(primExtract32(13u,
												65u,
												DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585,
												32u,
												64u,
												32u,
												52u),
										  4u,
										  0u,
										  13u).set_whole_word(primExtract32(32u,
														    65u,
														    DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585,
														    32u,
														    51u,
														    32u,
														    20u),
												      3u).set_whole_word(((((DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585.get_bits_in_word32(0u,
																									  0u,
																									  20u) << 12u) | (((tUInt32)(DEF_fpu_madd_fState_S7_first__584_BIT_202___d2586 ? DEF_fpu_madd_fState_S7_first__584_BITS_137_TO_133___d2587 : DEF_fpu_madd_fState_S7_first__584_BITS_137_TO_133___d2587 | ((tUInt8)31u & (((DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601 << 2u) | ((DEF__theResult___fst_exp__h153643 == 0u && !(DEF_guard__h144133 == (tUInt8)0u)) << 1u)) | DEF_IF_fpu_madd_fState_S7_first__584_BIT_128_588_T_ETC___d2601)))) << 7u)) | (((tUInt32)(DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(4u,
																																																																																											2u,
																																																																																											3u))) << 4u)) | (((tUInt32)(DEF_fpu_madd_fState_S7_first____d2584.get_bits_in_word8(4u,
																																																																																																					    1u,
																																																																																																					    1u))) << 3u)) | (tUInt32)(DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886.get_bits_in_word8(2u,
																																																																																																																		       0u,
																																																																																																																		       3u)),
															 2u).set_whole_word(DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886.get_whole_word(1u),
																	    1u).set_whole_word(DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886.get_whole_word(0u),
																			       0u);
  INST_fpu_madd_fState_S7.METH_deq();
  INST_fpu_madd_fState_S8.METH_enq(DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887);
}

void MOD_mkFPU::RL_fpu_madd_s9_stage()
{
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2905;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2963;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989;
  tUInt8 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2982;
  tUInt32 DEF_din_inc___2_exp__h154883;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2917;
  tUInt32 DEF_out_exp__h154801;
  tUInt32 DEF__theResult___exp__h154798;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2928;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923;
  tUInt32 DEF__theResult___fst_exp__h154876;
  tUInt32 DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2942;
  tUInt64 DEF_out_sfd__h154802;
  tUInt64 DEF__theResult___sfd__h154799;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2953;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951;
  tUInt64 DEF__theResult___fst_sfd__h154877;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2911;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2920;
  tUInt64 DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2931;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3002;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000;
  tUInt64 DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_75_TO_71_96_ETC___d2974;
  tUInt8 DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2910;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BIT_3___d2904;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
  tUInt8 DEF_sfd_BITS_53_TO_52___h154790;
  tUInt8 DEF_guard__h154265;
  tUInt8 DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897;
  tUInt32 DEF_x_first_snd_snd_fst_exp__h154280;
  tUInt64 DEF_sfd_BITS_51_TO_0___h154922;
  tUInt64 DEF_sfd__h154297;
  tUInt64 DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2944;
  tUInt64 DEF_x_first_snd_snd_fst_sfd__h154281;
  tUInt64 DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992;
  DEF_fpu_madd_fState_S8_first____d2891 = INST_fpu_madd_fState_S8.METH_first();
  wop_primExtractWide(69u,
		      141u,
		      DEF_fpu_madd_fState_S8_first____d2891,
		      32u,
		      139u,
		      32u,
		      71u,
		      DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893);
  DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 = primExtract64(63u,
									 141u,
									 DEF_fpu_madd_fState_S8_first____d2891,
									 32u,
									 65u,
									 32u,
									 3u);
  DEF_x_first_snd_snd_fst_sfd__h154281 = primExtract64(52u,
						       141u,
						       DEF_fpu_madd_fState_S8_first____d2891,
						       32u,
						       54u,
						       32u,
						       3u);
  DEF_x_first_snd_snd_fst_exp__h154280 = primExtract32(11u,
						       141u,
						       DEF_fpu_madd_fState_S8_first____d2891,
						       32u,
						       65u,
						       32u,
						       55u);
  DEF_guard__h154265 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(0u, 1u, 2u);
  DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(2u,
														    4u,
														    3u);
  DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(2u,
													     2u,
													     1u);
  DEF_fpu_madd_fState_S8_first__891_BIT_3___d2904 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(0u,
													    3u,
													    1u);
  DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 = DEF_x_first_snd_snd_fst_exp__h154280 == 2047u;
  DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2920 = DEF_guard__h154265 == (tUInt8)3u;
  DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2911 = DEF_x_first_snd_snd_fst_exp__h154280 == 2046u;
  DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 = DEF_guard__h154265 == (tUInt8)0u;
  DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2931 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 || DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
  DEF_din_inc___2_exp__h154883 = 2047u & (DEF_x_first_snd_snd_fst_exp__h154280 + 1u);
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2982 = DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2982 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2920 && DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
  }
  switch (DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2982;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 ? DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 : (DEF_guard__h154265 == (tUInt8)1u || (DEF_guard__h154265 == (tUInt8)2u || DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2920)) && DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989 = DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989 = DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897 == (tUInt8)4u && DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930;
  }
  DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2905 = DEF_x_first_snd_snd_fst_exp__h154280 == 0u;
  DEF_sfd__h154297 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2905)) << 52u)) | DEF_x_first_snd_snd_fst_sfd__h154281)) + 1llu);
  DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2944 = (tUInt64)(4503599627370495llu & (DEF_sfd__h154297 >> 1u));
  DEF_sfd_BITS_51_TO_0___h154922 = (tUInt64)(4503599627370495llu & DEF_sfd__h154297);
  DEF_sfd_BITS_53_TO_52___h154790 = (tUInt8)(DEF_sfd__h154297 >> 52u);
  DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2910 = (tUInt8)(DEF_sfd__h154297 >> 53u);
  DEF__theResult___sfd__h154799 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2910 ? (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2911 ? 0llu : DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2944) : DEF_sfd_BITS_51_TO_0___h154922;
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2953 = DEF_x_first_snd_snd_fst_sfd__h154281;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2953 = DEF__theResult___sfd__h154799;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2953 = 0llu;
  }
  DEF_out_sfd__h154802 = DEF_fpu_madd_fState_S8_first__891_BIT_3___d2904 ? DEF__theResult___sfd__h154799 : DEF_x_first_snd_snd_fst_sfd__h154281;
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951 = DEF_x_first_snd_snd_fst_sfd__h154281;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951 = DEF_out_sfd__h154802;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951 = DEF__theResult___sfd__h154799;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951 = 0llu;
  }
  switch (DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h154877 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2951;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h154877 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2953;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h154877 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2931 ? DEF_x_first_snd_snd_fst_sfd__h154281 : DEF__theResult___sfd__h154799;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h154877 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 ? DEF_x_first_snd_snd_fst_sfd__h154281 : (DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 ? DEF__theResult___sfd__h154799 : DEF_x_first_snd_snd_fst_sfd__h154281);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h154877 = DEF_x_first_snd_snd_fst_sfd__h154281;
    break;
  default:
    DEF__theResult___fst_sfd__h154877 = 0llu;
  }
  DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2917 = DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2905 && DEF_sfd_BITS_53_TO_52___h154790 == (tUInt8)1u ? 1u : DEF_x_first_snd_snd_fst_exp__h154280;
  DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2910 ? (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2911 ? 9218868437227405312llu : 9223372036854775807llu & ((((tUInt64)(DEF_din_inc___2_exp__h154883)) << 52u) | DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2944)) : 9223372036854775807llu & ((((tUInt64)(DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2917)) << 52u) | DEF_sfd_BITS_51_TO_0___h154922);
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000 = DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000 = DEF_fpu_madd_fState_S8_first__891_BIT_3___d2904 ? DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996 : DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000 = DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000 = 0llu;
  }
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3002 = DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3002 = DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3002 = 0llu;
  }
  switch (DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3000;
    break;
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d3002;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2931 ? DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 : DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 ? DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 : (DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 ? DEF_IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__89_ETC___d2996 : DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992);
    break;
  case (tUInt8)4u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010 = 0llu;
  }
  DEF__theResult___exp__h154798 = DEF__0b0_CONCAT_NOT_fpu_madd_fState_S8_first__891_B_ETC___d2910 ? (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2911 ? 2047u : DEF_din_inc___2_exp__h154883) : DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2917;
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2928 = DEF_x_first_snd_snd_fst_exp__h154280;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2928 = DEF__theResult___exp__h154798;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2928 = 0u;
  }
  DEF_out_exp__h154801 = DEF_fpu_madd_fState_S8_first__891_BIT_3___d2904 ? DEF__theResult___exp__h154798 : DEF_x_first_snd_snd_fst_exp__h154280;
  switch (DEF_guard__h154265) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923 = DEF_x_first_snd_snd_fst_exp__h154280;
    break;
  case (tUInt8)2u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923 = DEF_out_exp__h154801;
    break;
  case (tUInt8)3u:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923 = DEF__theResult___exp__h154798;
    break;
  default:
    DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923 = 0u;
  }
  switch (DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h154876 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2923;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h154876 = DEF_IF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_8_ETC___d2928;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h154876 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2931 ? DEF_x_first_snd_snd_fst_exp__h154280 : DEF__theResult___exp__h154798;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h154876 = DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900 ? DEF_x_first_snd_snd_fst_exp__h154280 : (DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 ? DEF__theResult___exp__h154798 : DEF_x_first_snd_snd_fst_exp__h154280);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h154876 = DEF_x_first_snd_snd_fst_exp__h154280;
    break;
  default:
    DEF__theResult___fst_exp__h154876 = 0u;
  }
  DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2942 = DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_x_first_snd_snd_fst_exp__h154280 : DEF__theResult___fst_exp__h154876;
  DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2963 = (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_x_first_snd_snd_fst_sfd__h154281 : DEF__theResult___fst_sfd__h154877) == 0llu;
  DEF_fpu_madd_fState_S8_first__891_BITS_75_TO_71_96_ETC___d2974 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(2u,
															   7u,
															   5u) | ((tUInt8)31u & (((DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2942 == 2047u && DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2963) << 2u) | (!DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 && !DEF_fpu_madd_fState_S8_first__891_BITS_2_TO_1_899__ETC___d2900)));
  DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012.set_bits_in_word((tUInt8)31u & (((((DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(2u,
																			     3u,
																			     1u) && (DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2942 == 0u && DEF_IF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_ETC___d2963)) && !((tUInt8)((tUInt8)1u & DEF_fpu_madd_fState_S8_first__891_BITS_75_TO_71_96_ETC___d2974))) && DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(0u,
																																																								      0u,
																																																								      1u) ? DEF_fpu_madd_fState_S8_first__891_BITS_70_TO_68___d2897 == (tUInt8)3u : (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_fpu_madd_fState_S8_first__891_BIT_66___d2930 : DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d2989)) << 4u) | (tUInt8)((DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 : DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010) >> 59u)),
										  2u,
										  0u,
										  5u).set_whole_word((tUInt32)((DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 : DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010) >> 27u),
												     1u).set_whole_word((((tUInt32)(134217727u & (DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_55_89_ETC___d2896 ? DEF_fpu_madd_fState_S8_first__891_BITS_65_TO_3___d2992 : DEF_IF_fpu_madd_fState_S8_first__891_BITS_70_TO_68_ETC___d3010))) << 5u) | (tUInt32)(DEF_fpu_madd_fState_S8_first__891_BITS_75_TO_71_96_ETC___d2974),
															0u);
  DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013 = DEF_fpu_madd_fState_S8_first____d2891.get_bits_in_word8(4u,
															   12u,
															   1u) ? DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893 : DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012;
  INST_fpu_madd_fState_S8.METH_deq();
  INST_fpu_madd_fResult_S9.METH_enq(DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013);
}

void MOD_mkFPU::RL_start_op()
{
  tUInt64 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_7_ETC___d4483;
  tUInt64 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_255__ETC___d5257;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3202;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3503;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3913;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4211;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4687;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4985;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3207;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3918;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4692;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3203;
  tUInt32 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3504;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3914;
  tUInt32 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4212;
  tUInt32 DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4688;
  tUInt32 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4986;
  tUInt32 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3119;
  tUInt32 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3839;
  tUInt32 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4613;
  tUInt32 DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254;
  tUInt32 DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962;
  tUInt32 DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736;
  tUInt8 DEF_NOT_iFifo_first__018_BIT_201_046___d3047;
  tUInt8 DEF_guard__h179246;
  tUInt8 DEF_guard__h265289;
  tUInt8 DEF_guard__h222117;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3276;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3984;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4758;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_OR_i_ETC___d3058;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_7_032_OR_i_ETC___d3048;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_OR_i_ETC___d3130;
  tUInt8 DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126___d4492;
  tUInt8 DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122__ETC___d4496;
  tUInt8 DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4498;
  tUInt8 DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d4515;
  tUInt8 DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4527;
  tUInt8 DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5263;
  tUInt8 DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d5280;
  tUInt8 DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5292;
  tUInt8 DEF_guard__h168166;
  tUInt8 DEF_guard__h178648;
  tUInt8 DEF_guard__h188942;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3942;
  tUInt8 DEF_guard__h254209;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4242;
  tUInt8 DEF_guard__h264691;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4288;
  tUInt8 DEF_guard__h274985;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4716;
  tUInt8 DEF_guard__h211037;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5016;
  tUInt8 DEF_guard__h221519;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5062;
  tUInt8 DEF_guard__h231813;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_2___d3022;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3600;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3639;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3670;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4308;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4346;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4377;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5082;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5120;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5151;
  tUInt32 DEF_value__h161714;
  tUInt32 DEF_value__h247757;
  tUInt32 DEF_value__h204585;
  tUInt64 DEF_x__h179348;
  tUInt64 DEF_x__h265391;
  tUInt64 DEF_x__h222219;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_4___d3028;
  tUInt8 DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_3___d3026;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3237;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953;
  tUInt8 DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727;
  tUInt8 DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272;
  tUInt8 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3540;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3586;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3251;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d3948;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4500;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510;
  tUInt8 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4248;
  tUInt8 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4517;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4294;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4529;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3959;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4513;
  tUInt8 DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3790;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d4722;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5265;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275;
  tUInt8 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5022;
  tUInt8 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5282;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5068;
  tUInt8 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5294;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4733;
  tUInt8 DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d5278;
  tUInt8 DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4564;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255___d3062;
  tUInt32 DEF__theResult___fst_exp__h177351;
  tUInt32 DEF__theResult___fst_exp__h177357;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3619;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617;
  tUInt32 DEF__theResult___fst_exp__h178083;
  tUInt32 DEF__theResult___fst_exp__h178086;
  tUInt32 DEF__theResult___snd_fst_exp__h178089;
  tUInt32 DEF__theResult___fst_exp__h188196;
  tUInt32 DEF__theResult___fst_exp__h188202;
  tUInt32 DEF__theResult___fst_exp__h188205;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3658;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656;
  tUInt32 DEF__theResult___fst_exp__h188928;
  tUInt32 DEF__theResult___fst_exp__h198117;
  tUInt32 DEF__theResult___fst_exp__h198156;
  tUInt32 DEF__theResult___fst_exp__h198162;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3689;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687;
  tUInt32 DEF__theResult___fst_exp__h198913;
  tUInt32 DEF__theResult___fst_exp__h198916;
  tUInt32 DEF__theResult___fst_exp__h188931;
  tUInt32 DEF__theResult___fst_exp__h161082;
  tUInt32 DEF__theResult___snd_fst_exp__h198919;
  tUInt32 DEF_din_inc___2_exp__h198981;
  tUInt32 DEF_out_exp__h178008;
  tUInt32 DEF__theResult___exp__h178005;
  tUInt32 DEF__theResult___fst_exp__h177360;
  tUInt32 DEF_din_inc___2_exp__h199016;
  tUInt32 DEF_out_exp__h188853;
  tUInt32 DEF__theResult___exp__h188850;
  tUInt32 DEF__theResult___fst_exp__h188131;
  tUInt32 DEF_din_inc___2_exp__h199042;
  tUInt32 DEF_out_exp__h198838;
  tUInt32 DEF__theResult___exp__h198835;
  tUInt32 DEF__theResult___fst_exp__h198165;
  tUInt32 DEF__theResult___fst_exp__h198925;
  tUInt32 DEF__theResult___fst_exp__h198928;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255___d3782;
  tUInt32 DEF__theResult___fst_exp__h263394;
  tUInt32 DEF__theResult___fst_exp__h263400;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4327;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325;
  tUInt32 DEF__theResult___fst_exp__h264126;
  tUInt32 DEF__theResult___fst_exp__h264129;
  tUInt32 DEF__theResult___snd_fst_exp__h264132;
  tUInt32 DEF__theResult___fst_exp__h274239;
  tUInt32 DEF__theResult___fst_exp__h274245;
  tUInt32 DEF__theResult___fst_exp__h274248;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4365;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363;
  tUInt32 DEF__theResult___fst_exp__h274971;
  tUInt32 DEF__theResult___fst_exp__h284160;
  tUInt32 DEF__theResult___fst_exp__h284199;
  tUInt32 DEF__theResult___fst_exp__h284205;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4396;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394;
  tUInt32 DEF__theResult___fst_exp__h284956;
  tUInt32 DEF__theResult___fst_exp__h284959;
  tUInt32 DEF__theResult___fst_exp__h274974;
  tUInt32 DEF__theResult___fst_exp__h247127;
  tUInt32 DEF__theResult___snd_fst_exp__h284962;
  tUInt32 DEF_din_inc___2_exp__h285024;
  tUInt32 DEF_out_exp__h264051;
  tUInt32 DEF__theResult___exp__h264048;
  tUInt32 DEF__theResult___fst_exp__h263403;
  tUInt32 DEF_din_inc___2_exp__h285059;
  tUInt32 DEF_out_exp__h274896;
  tUInt32 DEF__theResult___exp__h274893;
  tUInt32 DEF__theResult___fst_exp__h274174;
  tUInt32 DEF_din_inc___2_exp__h285085;
  tUInt32 DEF_out_exp__h284881;
  tUInt32 DEF__theResult___exp__h284878;
  tUInt32 DEF__theResult___fst_exp__h284208;
  tUInt32 DEF__theResult___fst_exp__h284968;
  tUInt32 DEF__theResult___fst_exp__h284971;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255___d4556;
  tUInt32 DEF__theResult___fst_exp__h220222;
  tUInt32 DEF__theResult___fst_exp__h220228;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5101;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099;
  tUInt32 DEF__theResult___fst_exp__h220954;
  tUInt32 DEF__theResult___fst_exp__h220957;
  tUInt32 DEF__theResult___snd_fst_exp__h220960;
  tUInt32 DEF__theResult___fst_exp__h231067;
  tUInt32 DEF__theResult___fst_exp__h231073;
  tUInt32 DEF__theResult___fst_exp__h231076;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5139;
  tUInt32 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137;
  tUInt32 DEF__theResult___fst_exp__h231799;
  tUInt32 DEF__theResult___fst_exp__h240988;
  tUInt32 DEF__theResult___fst_exp__h241027;
  tUInt32 DEF__theResult___fst_exp__h241033;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5170;
  tUInt32 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168;
  tUInt32 DEF__theResult___fst_exp__h241784;
  tUInt32 DEF__theResult___fst_exp__h241787;
  tUInt32 DEF__theResult___fst_exp__h231802;
  tUInt32 DEF__theResult___fst_exp__h203955;
  tUInt32 DEF__theResult___snd_fst_exp__h241790;
  tUInt32 DEF_din_inc___2_exp__h241852;
  tUInt32 DEF_out_exp__h220879;
  tUInt32 DEF__theResult___exp__h220876;
  tUInt32 DEF__theResult___fst_exp__h220231;
  tUInt32 DEF_din_inc___2_exp__h241887;
  tUInt32 DEF_out_exp__h231724;
  tUInt32 DEF__theResult___exp__h231721;
  tUInt32 DEF__theResult___fst_exp__h231002;
  tUInt32 DEF_din_inc___2_exp__h241913;
  tUInt32 DEF_out_exp__h241709;
  tUInt32 DEF__theResult___exp__h241706;
  tUInt32 DEF__theResult___fst_exp__h241036;
  tUInt32 DEF__theResult___fst_exp__h241796;
  tUInt32 DEF__theResult___fst_exp__h241799;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3550;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d4258;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d5032;
  tUInt64 DEF_out___1_sfd__h156519;
  tUInt8 DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064;
  tUInt64 DEF__theResult___snd_fst_sfd__h156770;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3066;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_3___d3125;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_2___d3124;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_1___d3123;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0___d3122;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3716;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3235;
  tUInt64 DEF__theResult___fst_sfd__h178084;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3211;
  tUInt64 DEF__theResult___fst_sfd__h178087;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3121;
  tUInt64 DEF__theResult___snd_fst_sfd__h178090;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3120;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3743;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3538;
  tUInt64 DEF__theResult___fst_sfd__h188929;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3513;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3762;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3584;
  tUInt64 DEF__theResult___fst_sfd__h198914;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3562;
  tUInt64 DEF__theResult___fst_sfd__h198917;
  tUInt64 DEF__theResult___fst_sfd__h188932;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3256;
  tUInt64 DEF__theResult___fst_sfd__h161083;
  tUInt64 DEF__theResult___snd_fst_sfd__h198920;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3255;
  tUInt64 DEF__theResult___fst_sfd__h198926;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3069;
  tUInt64 DEF__theResult___fst_sfd__h198932;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3606;
  tUInt64 DEF_out_sfd__h178009;
  tUInt64 DEF__theResult___sfd__h178006;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3620;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3645;
  tUInt64 DEF_out_sfd__h188854;
  tUInt64 DEF__theResult___sfd__h188851;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3659;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3676;
  tUInt64 DEF_out_sfd__h198839;
  tUInt64 DEF__theResult___sfd__h198836;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3690;
  tUInt64 DEF_out___1_sfd__h242564;
  tUInt8 DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784;
  tUInt64 DEF__theResult___snd_fst_sfd__h242815;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3786;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4423;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3946;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3944;
  tUInt64 DEF__theResult___fst_sfd__h264127;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922;
  tUInt64 DEF__theResult___fst_sfd__h264130;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841;
  tUInt64 DEF__theResult___snd_fst_sfd__h264133;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4449;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4246;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4244;
  tUInt64 DEF__theResult___fst_sfd__h274972;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4468;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4292;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4290;
  tUInt64 DEF__theResult___fst_sfd__h284957;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270;
  tUInt64 DEF__theResult___fst_sfd__h284960;
  tUInt64 DEF__theResult___fst_sfd__h274975;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964;
  tUInt64 DEF__theResult___fst_sfd__h247128;
  tUInt64 DEF__theResult___snd_fst_sfd__h284963;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963;
  tUInt64 DEF__theResult___fst_sfd__h284969;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3789;
  tUInt64 DEF__theResult___fst_sfd__h284975;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4314;
  tUInt64 DEF_out_sfd__h264052;
  tUInt64 DEF__theResult___sfd__h264049;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4328;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4352;
  tUInt64 DEF_out_sfd__h274897;
  tUInt64 DEF__theResult___sfd__h274894;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4366;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4383;
  tUInt64 DEF_out_sfd__h284882;
  tUInt64 DEF__theResult___sfd__h284879;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4397;
  tUInt64 DEF_out___1_sfd__h199392;
  tUInt8 DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558;
  tUInt64 DEF__theResult___snd_fst_sfd__h199643;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4560;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5197;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4720;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4718;
  tUInt64 DEF__theResult___fst_sfd__h220955;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696;
  tUInt64 DEF__theResult___fst_sfd__h220958;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615;
  tUInt64 DEF__theResult___snd_fst_sfd__h220961;
  tUInt8 DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5223;
  tUInt64 DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5020;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5018;
  tUInt64 DEF__theResult___fst_sfd__h231800;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5242;
  tUInt64 DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5066;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5064;
  tUInt64 DEF__theResult___fst_sfd__h241785;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044;
  tUInt64 DEF__theResult___fst_sfd__h241788;
  tUInt64 DEF__theResult___fst_sfd__h231803;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738;
  tUInt64 DEF__theResult___fst_sfd__h203956;
  tUInt64 DEF__theResult___snd_fst_sfd__h241791;
  tUInt8 DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737;
  tUInt64 DEF__theResult___fst_sfd__h241797;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4563;
  tUInt64 DEF__theResult___fst_sfd__h241803;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5088;
  tUInt64 DEF_out_sfd__h220880;
  tUInt64 DEF__theResult___sfd__h220877;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5102;
  tUInt8 DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5126;
  tUInt64 DEF_out_sfd__h231725;
  tUInt64 DEF__theResult___sfd__h231722;
  tUInt8 DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5140;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5157;
  tUInt64 DEF_out_sfd__h241710;
  tUInt64 DEF__theResult___sfd__h241707;
  tUInt8 DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5171;
  tUInt64 DEF__theResult___snd__h177313;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3204;
  tUInt64 DEF__theResult___snd__h177326;
  tUInt64 DEF__theResult___snd__h177320;
  tUInt64 DEF__theResult___snd__h198131;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177;
  tUInt64 DEF__theResult___snd__h198125;
  tUInt64 DEF_sfd__h156820;
  tUInt64 DEF_result__h179251;
  tUInt64 DEF__theResult___snd__h188142;
  tUInt64 DEF__theResult___snd__h188194;
  tUInt8 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3505;
  tUInt64 DEF__theResult___snd__h188171;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3445;
  tUInt64 DEF__theResult___snd__h188165;
  tUInt64 DEF__theResult___snd__h188155;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3278;
  tUInt64 DEF__theResult___snd__h188153;
  tUInt64 DEF__theResult___snd__h198149;
  tUInt64 DEF__theResult___snd__h177349;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3555;
  tUInt64 DEF__theResult___snd__h263356;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3915;
  tUInt64 DEF__theResult___snd__h263369;
  tUInt64 DEF__theResult___snd__h263363;
  tUInt64 DEF__theResult___snd__h284174;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888;
  tUInt64 DEF__theResult___snd__h284168;
  tUInt64 DEF_sfd__h242865;
  tUInt64 DEF_result__h265294;
  tUInt64 DEF__theResult___snd__h274185;
  tUInt64 DEF__theResult___snd__h274237;
  tUInt8 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4213;
  tUInt64 DEF__theResult___snd__h274214;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d4153;
  tUInt64 DEF__theResult___snd__h274208;
  tUInt64 DEF__theResult___snd__h274198;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3986;
  tUInt64 DEF__theResult___snd__h274196;
  tUInt64 DEF__theResult___snd__h284192;
  tUInt64 DEF__theResult___snd__h263392;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d4263;
  tUInt64 DEF__theResult___snd__h220184;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4689;
  tUInt64 DEF__theResult___snd__h220197;
  tUInt64 DEF__theResult___snd__h220191;
  tUInt64 DEF__theResult___snd__h241002;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662;
  tUInt64 DEF__theResult___snd__h240996;
  tUInt64 DEF_sfd__h199693;
  tUInt64 DEF_result__h222122;
  tUInt64 DEF__theResult___snd__h231013;
  tUInt64 DEF__theResult___snd__h231065;
  tUInt8 DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4987;
  tUInt64 DEF__theResult___snd__h231042;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4927;
  tUInt64 DEF__theResult___snd__h231036;
  tUInt64 DEF__theResult___snd__h231026;
  tUInt8 DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4760;
  tUInt64 DEF__theResult___snd__h231024;
  tUInt64 DEF__theResult___snd__h241020;
  tUInt64 DEF__theResult___snd__h220220;
  tUInt8 DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d5037;
  tUInt64 DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316;
  tUInt64 DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4549;
  tUInt64 DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4486;
  tUInt64 DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779;
  tUInt64 DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553;
  tUInt64 DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317;
  tUInt64 DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260;
  tUInt32 DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_167_TO_1_ETC___d3257;
  tUInt32 DEF_x__h179381;
  tUInt32 DEF_IF_SEXT_iFifo_first__018_BITS_167_TO_160_061_M_ETC___d3554;
  tUInt32 DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_30_ETC___d3965;
  tUInt32 DEF_x__h265424;
  tUInt32 DEF_IF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MIN_ETC___d4262;
  tUInt32 DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_102_TO_9_ETC___d4739;
  tUInt32 DEF_x__h222252;
  tUInt32 DEF_IF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MI_ETC___d5036;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3605;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d3644;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3675;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4313;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d4351;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4382;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5087;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d5125;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5156;
  tUInt8 DEF_sfdin_BIT_5___h177574;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3388;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3386;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3384;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3382;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3380;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3378;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3376;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3374;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3372;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3370;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3368;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3366;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3364;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3362;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3360;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3358;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3356;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3354;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3352;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3350;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3348;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3346;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3344;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3342;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3340;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3338;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3336;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3334;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3332;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3330;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3328;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3326;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3324;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3322;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3320;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3318;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3316;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3314;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3312;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3310;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3308;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3306;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3304;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3302;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3300;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3298;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3296;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3294;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3292;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3290;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3288;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3286;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3284;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3282;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3280;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3277;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275;
  tUInt8 DEF_sfdin_BIT_5___h188419;
  tUInt8 DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3669;
  tUInt8 DEF_sfdin_BIT_5___h263617;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4096;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4094;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4092;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4090;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4088;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4086;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4084;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4082;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4080;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4078;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4076;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4074;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4072;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4070;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4068;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4066;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4064;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4062;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4060;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4058;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4056;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4054;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4052;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4050;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4048;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4046;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4044;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4042;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4040;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4038;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4036;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4034;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4032;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4030;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4028;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4026;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4024;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4022;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4020;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4018;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4016;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4014;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4012;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4010;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4008;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4006;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4004;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4002;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4000;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3998;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3996;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3994;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3992;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3990;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3988;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3985;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983;
  tUInt8 DEF_sfdin_BIT_5___h274462;
  tUInt8 DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4376;
  tUInt8 DEF_sfdin_BIT_5___h220445;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4870;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4868;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4866;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4864;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4862;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4860;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4858;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4856;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4854;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4852;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4850;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4848;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4846;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4844;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4842;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4840;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4838;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4836;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4834;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4832;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4830;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4828;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4826;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4824;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4822;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4820;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4818;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4816;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4814;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4812;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4810;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4808;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4806;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4804;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4802;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4800;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4798;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4796;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4794;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4792;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4790;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4788;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4786;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4784;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4782;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4780;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4778;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4776;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4774;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4772;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4770;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4768;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4766;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4764;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4762;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4759;
  tUInt8 DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757;
  tUInt8 DEF_sfdin_BIT_5___h231290;
  tUInt8 DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5150;
  tUInt8 DEF_iFifo_first__018_BIT_7___d3814;
  tUInt8 DEF_iFifo_first__018_BIT_8___d3813;
  tUInt8 DEF_iFifo_first__018_BIT_9___d3812;
  tUInt8 DEF_iFifo_first__018_BIT_10___d3811;
  tUInt8 DEF_iFifo_first__018_BIT_11___d3810;
  tUInt8 DEF_iFifo_first__018_BIT_12___d3809;
  tUInt8 DEF_iFifo_first__018_BIT_13___d3808;
  tUInt8 DEF_iFifo_first__018_BIT_14___d3807;
  tUInt8 DEF_iFifo_first__018_BIT_15___d3806;
  tUInt8 DEF_iFifo_first__018_BIT_16___d3805;
  tUInt8 DEF_iFifo_first__018_BIT_17___d3804;
  tUInt8 DEF_iFifo_first__018_BIT_18___d3803;
  tUInt8 DEF_iFifo_first__018_BIT_19___d3802;
  tUInt8 DEF_iFifo_first__018_BIT_20___d3801;
  tUInt8 DEF_iFifo_first__018_BIT_21___d3800;
  tUInt8 DEF_iFifo_first__018_BIT_22___d3799;
  tUInt8 DEF_iFifo_first__018_BIT_23___d3798;
  tUInt8 DEF_iFifo_first__018_BIT_24___d3797;
  tUInt8 DEF_iFifo_first__018_BIT_25___d3796;
  tUInt8 DEF_iFifo_first__018_BIT_26___d3795;
  tUInt8 DEF_iFifo_first__018_BIT_27___d3794;
  tUInt8 DEF_iFifo_first__018_BIT_28___d3793;
  tUInt8 DEF_iFifo_first__018_BIT_29___d3792;
  tUInt8 DEF_iFifo_first__018_BIT_38___d3791;
  tUInt8 DEF_iFifo_first__018_BIT_71___d3780;
  tUInt8 DEF_iFifo_first__018_BIT_72___d4588;
  tUInt8 DEF_iFifo_first__018_BIT_73___d4587;
  tUInt8 DEF_iFifo_first__018_BIT_74___d4586;
  tUInt8 DEF_iFifo_first__018_BIT_75___d4585;
  tUInt8 DEF_iFifo_first__018_BIT_76___d4584;
  tUInt8 DEF_iFifo_first__018_BIT_77___d4583;
  tUInt8 DEF_iFifo_first__018_BIT_78___d4582;
  tUInt8 DEF_iFifo_first__018_BIT_79___d4581;
  tUInt8 DEF_iFifo_first__018_BIT_80___d4580;
  tUInt8 DEF_iFifo_first__018_BIT_81___d4579;
  tUInt8 DEF_iFifo_first__018_BIT_82___d4578;
  tUInt8 DEF_iFifo_first__018_BIT_83___d4577;
  tUInt8 DEF_iFifo_first__018_BIT_84___d4576;
  tUInt8 DEF_iFifo_first__018_BIT_85___d4575;
  tUInt8 DEF_iFifo_first__018_BIT_86___d4574;
  tUInt8 DEF_iFifo_first__018_BIT_87___d4573;
  tUInt8 DEF_iFifo_first__018_BIT_88___d4572;
  tUInt8 DEF_iFifo_first__018_BIT_89___d4571;
  tUInt8 DEF_iFifo_first__018_BIT_90___d4570;
  tUInt8 DEF_iFifo_first__018_BIT_91___d4569;
  tUInt8 DEF_iFifo_first__018_BIT_92___d4568;
  tUInt8 DEF_iFifo_first__018_BIT_93___d4567;
  tUInt8 DEF_iFifo_first__018_BIT_94___d4566;
  tUInt8 DEF_iFifo_first__018_BIT_103___d4565;
  tUInt8 DEF_iFifo_first__018_BIT_136___d4554;
  tUInt8 DEF_iFifo_first__018_BIT_137___d3094;
  tUInt8 DEF_iFifo_first__018_BIT_138___d3093;
  tUInt8 DEF_iFifo_first__018_BIT_139___d3092;
  tUInt8 DEF_iFifo_first__018_BIT_140___d3091;
  tUInt8 DEF_iFifo_first__018_BIT_141___d3090;
  tUInt8 DEF_iFifo_first__018_BIT_142___d3089;
  tUInt8 DEF_iFifo_first__018_BIT_143___d3088;
  tUInt8 DEF_iFifo_first__018_BIT_144___d3087;
  tUInt8 DEF_iFifo_first__018_BIT_145___d3086;
  tUInt8 DEF_iFifo_first__018_BIT_146___d3085;
  tUInt8 DEF_iFifo_first__018_BIT_147___d3084;
  tUInt8 DEF_iFifo_first__018_BIT_148___d3083;
  tUInt8 DEF_iFifo_first__018_BIT_149___d3082;
  tUInt8 DEF_iFifo_first__018_BIT_150___d3081;
  tUInt8 DEF_iFifo_first__018_BIT_151___d3080;
  tUInt8 DEF_iFifo_first__018_BIT_152___d3079;
  tUInt8 DEF_iFifo_first__018_BIT_153___d3078;
  tUInt8 DEF_iFifo_first__018_BIT_154___d3077;
  tUInt8 DEF_iFifo_first__018_BIT_155___d3076;
  tUInt8 DEF_iFifo_first__018_BIT_156___d3075;
  tUInt8 DEF_iFifo_first__018_BIT_157___d3074;
  tUInt8 DEF_iFifo_first__018_BIT_158___d3073;
  tUInt8 DEF_iFifo_first__018_BIT_159___d3072;
  tUInt8 DEF_iFifo_first__018_BIT_168___d3071;
  tUInt8 DEF_iFifo_first__018_BIT_201___d3046;
  tUInt8 DEF_sfd_BITS_53_TO_52___h177997;
  tUInt8 DEF_sfd_BITS_53_TO_52___h188842;
  tUInt8 DEF_sfd_BITS_53_TO_52___h198827;
  tUInt8 DEF_sfd_BITS_53_TO_52___h264040;
  tUInt8 DEF_sfd_BITS_53_TO_52___h274885;
  tUInt8 DEF_sfd_BITS_53_TO_52___h284870;
  tUInt8 DEF_sfd_BITS_53_TO_52___h220868;
  tUInt8 DEF_sfd_BITS_53_TO_52___h231713;
  tUInt8 DEF_sfd_BITS_53_TO_52___h241698;
  tUInt8 DEF_iFifo_first__018_BITS_6_TO_4___d3049;
  tUInt8 DEF_iFifo_first__018_BITS_37_TO_30___d3781;
  tUInt8 DEF_iFifo_first__018_BITS_102_TO_95___d4555;
  tUInt8 DEF_iFifo_first__018_BITS_167_TO_160___d3061;
  tUInt32 DEF_din_exp__h198036;
  tUInt32 DEF_din_exp__h284079;
  tUInt32 DEF_din_exp__h240907;
  tUInt32 DEF_iFifo_first__018_BITS_29_TO_7___d3783;
  tUInt32 DEF_iFifo_first__018_BITS_94_TO_72___d4557;
  tUInt32 DEF_iFifo_first__018_BITS_159_TO_137___d3063;
  tUInt64 DEF_sfd_BITS_51_TO_0___h199204;
  tUInt64 DEF_sfd__h177378;
  tUInt64 DEF_sfd_BITS_51_TO_0___h199237;
  tUInt64 DEF_sfd__h188223;
  tUInt64 DEF_sfd_BITS_51_TO_0___h199264;
  tUInt64 DEF_sfd__h198184;
  tUInt64 DEF_sfd_BITS_51_TO_0___h285247;
  tUInt64 DEF_sfd__h263421;
  tUInt64 DEF_sfd_BITS_51_TO_0___h285280;
  tUInt64 DEF_sfd__h274266;
  tUInt64 DEF_sfd_BITS_51_TO_0___h285307;
  tUInt64 DEF_sfd__h284227;
  tUInt64 DEF_sfd_BITS_51_TO_0___h242075;
  tUInt64 DEF_sfd__h220249;
  tUInt64 DEF_sfd_BITS_51_TO_0___h242108;
  tUInt64 DEF_sfd__h231094;
  tUInt64 DEF_sfd_BITS_51_TO_0___h242135;
  tUInt64 DEF_sfd__h241055;
  tUInt64 DEF__theResult___snd__h177311;
  tUInt64 DEF__theResult___fst_sfd__h177290;
  tUInt64 DEF_sfdin__h188125;
  tUInt64 DEF__theResult___fst_sfd__h188132;
  tUInt64 DEF__theResult___snd__h198111;
  tUInt64 DEF__theResult___fst_sfd__h198081;
  tUInt64 DEF__theResult___snd__h263354;
  tUInt64 DEF__theResult___fst_sfd__h263333;
  tUInt64 DEF_sfdin__h274168;
  tUInt64 DEF__theResult___fst_sfd__h274175;
  tUInt64 DEF__theResult___snd__h284154;
  tUInt64 DEF__theResult___fst_sfd__h284124;
  tUInt64 DEF__theResult___snd__h220182;
  tUInt64 DEF__theResult___fst_sfd__h220161;
  tUInt64 DEF_sfdin__h230996;
  tUInt64 DEF__theResult___fst_sfd__h231003;
  tUInt64 DEF__theResult___snd__h240982;
  tUInt64 DEF__theResult___fst_sfd__h240952;
  tUInt64 DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_167_TO_16_ETC___d3261;
  tUInt64 DEF__theResult____h178638;
  tUInt64 DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_37_TO_30__ETC___d3969;
  tUInt64 DEF__theResult____h264681;
  tUInt64 DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_102_TO_95_ETC___d4743;
  tUInt64 DEF__theResult____h221509;
  DEF_iFifo_first____d3018 = INST_iFifo.METH_first();
  DEF_iFifo_first__018_BITS_159_TO_137___d3063 = DEF_iFifo_first____d3018.get_bits_in_word32(4u,
											     9u,
											     23u);
  DEF_iFifo_first__018_BITS_94_TO_72___d4557 = DEF_iFifo_first____d3018.get_bits_in_word32(2u,
											   8u,
											   23u);
  DEF_iFifo_first__018_BITS_29_TO_7___d3783 = DEF_iFifo_first____d3018.get_bits_in_word32(0u,
											  7u,
											  23u);
  DEF_iFifo_first__018_BITS_167_TO_160___d3061 = DEF_iFifo_first____d3018.get_bits_in_word8(5u,
											    0u,
											    8u);
  DEF_iFifo_first__018_BITS_102_TO_95___d4555 = primExtract8(8u,
							     202u,
							     DEF_iFifo_first____d3018,
							     32u,
							     102u,
							     32u,
							     95u);
  DEF_iFifo_first__018_BITS_37_TO_30___d3781 = primExtract8(8u,
							    202u,
							    DEF_iFifo_first____d3018,
							    32u,
							    37u,
							    32u,
							    30u);
  DEF_iFifo_first__018_BITS_3_TO_0___d3019 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 0u, 4u);
  DEF_iFifo_first__018_BITS_6_TO_4___d3049 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 4u, 3u);
  DEF_iFifo_first__018_BIT_201___d3046 = DEF_iFifo_first____d3018.get_bits_in_word8(6u, 9u, 1u);
  DEF_iFifo_first__018_BIT_168___d3071 = DEF_iFifo_first____d3018.get_bits_in_word8(5u, 8u, 1u);
  DEF_iFifo_first__018_BIT_159___d3072 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 31u, 1u);
  DEF_iFifo_first__018_BIT_158___d3073 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 30u, 1u);
  DEF_iFifo_first__018_BIT_157___d3074 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 29u, 1u);
  DEF_iFifo_first__018_BIT_155___d3076 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 27u, 1u);
  DEF_iFifo_first__018_BIT_156___d3075 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 28u, 1u);
  DEF_iFifo_first__018_BIT_154___d3077 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 26u, 1u);
  DEF_iFifo_first__018_BIT_153___d3078 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 25u, 1u);
  DEF_iFifo_first__018_BIT_152___d3079 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 24u, 1u);
  DEF_iFifo_first__018_BIT_151___d3080 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 23u, 1u);
  DEF_iFifo_first__018_BIT_149___d3082 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 21u, 1u);
  DEF_iFifo_first__018_BIT_150___d3081 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 22u, 1u);
  DEF_iFifo_first__018_BIT_148___d3083 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 20u, 1u);
  DEF_iFifo_first__018_BIT_147___d3084 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 19u, 1u);
  DEF_iFifo_first__018_BIT_146___d3085 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 18u, 1u);
  DEF_iFifo_first__018_BIT_145___d3086 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 17u, 1u);
  DEF_iFifo_first__018_BIT_144___d3087 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 16u, 1u);
  DEF_iFifo_first__018_BIT_142___d3089 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 14u, 1u);
  DEF_iFifo_first__018_BIT_143___d3088 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 15u, 1u);
  DEF_iFifo_first__018_BIT_103___d4565 = DEF_iFifo_first____d3018.get_bits_in_word8(3u, 7u, 1u);
  DEF_iFifo_first__018_BIT_141___d3090 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 13u, 1u);
  DEF_iFifo_first__018_BIT_140___d3091 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 12u, 1u);
  DEF_iFifo_first__018_BIT_139___d3092 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 11u, 1u);
  DEF_iFifo_first__018_BIT_138___d3093 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 10u, 1u);
  DEF_iFifo_first__018_BIT_136___d4554 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 8u, 1u);
  DEF_iFifo_first__018_BIT_137___d3094 = DEF_iFifo_first____d3018.get_bits_in_word8(4u, 9u, 1u);
  DEF_iFifo_first__018_BIT_94___d4566 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 30u, 1u);
  DEF_iFifo_first__018_BIT_93___d4567 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 29u, 1u);
  DEF_iFifo_first__018_BIT_92___d4568 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 28u, 1u);
  DEF_iFifo_first__018_BIT_90___d4570 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 26u, 1u);
  DEF_iFifo_first__018_BIT_91___d4569 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 27u, 1u);
  DEF_iFifo_first__018_BIT_89___d4571 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 25u, 1u);
  DEF_iFifo_first__018_BIT_88___d4572 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 24u, 1u);
  DEF_iFifo_first__018_BIT_87___d4573 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 23u, 1u);
  DEF_iFifo_first__018_BIT_86___d4574 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 22u, 1u);
  DEF_iFifo_first__018_BIT_84___d4576 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 20u, 1u);
  DEF_iFifo_first__018_BIT_85___d4575 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 21u, 1u);
  DEF_iFifo_first__018_BIT_83___d4577 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 19u, 1u);
  DEF_iFifo_first__018_BIT_82___d4578 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 18u, 1u);
  DEF_iFifo_first__018_BIT_81___d4579 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 17u, 1u);
  DEF_iFifo_first__018_BIT_80___d4580 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 16u, 1u);
  DEF_iFifo_first__018_BIT_79___d4581 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 15u, 1u);
  DEF_iFifo_first__018_BIT_77___d4583 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 13u, 1u);
  DEF_iFifo_first__018_BIT_78___d4582 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 14u, 1u);
  DEF_iFifo_first__018_BIT_76___d4584 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 12u, 1u);
  DEF_iFifo_first__018_BIT_75___d4585 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 11u, 1u);
  DEF_iFifo_first__018_BIT_74___d4586 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 10u, 1u);
  DEF_iFifo_first__018_BIT_73___d4587 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 9u, 1u);
  DEF_iFifo_first__018_BIT_71___d3780 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 7u, 1u);
  DEF_iFifo_first__018_BIT_72___d4588 = DEF_iFifo_first____d3018.get_bits_in_word8(2u, 8u, 1u);
  DEF_iFifo_first__018_BIT_38___d3791 = DEF_iFifo_first____d3018.get_bits_in_word8(1u, 6u, 1u);
  DEF_iFifo_first__018_BIT_29___d3792 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 29u, 1u);
  DEF_iFifo_first__018_BIT_28___d3793 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 28u, 1u);
  DEF_iFifo_first__018_BIT_27___d3794 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 27u, 1u);
  DEF_iFifo_first__018_BIT_26___d3795 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 26u, 1u);
  DEF_iFifo_first__018_BIT_24___d3797 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 24u, 1u);
  DEF_iFifo_first__018_BIT_25___d3796 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 25u, 1u);
  DEF_iFifo_first__018_BIT_23___d3798 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 23u, 1u);
  DEF_iFifo_first__018_BIT_22___d3799 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 22u, 1u);
  DEF_iFifo_first__018_BIT_21___d3800 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 21u, 1u);
  DEF_iFifo_first__018_BIT_20___d3801 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 20u, 1u);
  DEF_iFifo_first__018_BIT_18___d3803 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 18u, 1u);
  DEF_iFifo_first__018_BIT_19___d3802 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 19u, 1u);
  DEF_iFifo_first__018_BIT_17___d3804 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 17u, 1u);
  DEF_iFifo_first__018_BIT_16___d3805 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 16u, 1u);
  DEF_iFifo_first__018_BIT_15___d3806 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 15u, 1u);
  DEF_iFifo_first__018_BIT_14___d3807 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 14u, 1u);
  DEF_iFifo_first__018_BIT_13___d3808 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 13u, 1u);
  DEF_iFifo_first__018_BIT_11___d3810 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 11u, 1u);
  DEF_iFifo_first__018_BIT_12___d3809 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 12u, 1u);
  DEF_iFifo_first__018_BIT_10___d3811 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 10u, 1u);
  DEF_iFifo_first__018_BIT_9___d3812 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 9u, 1u);
  DEF_iFifo_first__018_BIT_8___d3813 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 8u, 1u);
  DEF_iFifo_first__018_BIT_7___d3814 = DEF_iFifo_first____d3018.get_bits_in_word8(0u, 7u, 1u);
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 = DEF_iFifo_first__018_BITS_102_TO_95___d4555 == (tUInt8)0u;
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 && (!DEF_iFifo_first__018_BIT_94___d4566 && (!DEF_iFifo_first__018_BIT_93___d4567 && (!DEF_iFifo_first__018_BIT_92___d4568 && (!DEF_iFifo_first__018_BIT_91___d4569 && (!DEF_iFifo_first__018_BIT_90___d4570 && (!DEF_iFifo_first__018_BIT_89___d4571 && (!DEF_iFifo_first__018_BIT_88___d4572 && (!DEF_iFifo_first__018_BIT_87___d4573 && (!DEF_iFifo_first__018_BIT_86___d4574 && (!DEF_iFifo_first__018_BIT_85___d4575 && (!DEF_iFifo_first__018_BIT_84___d4576 && (!DEF_iFifo_first__018_BIT_83___d4577 && (!DEF_iFifo_first__018_BIT_82___d4578 && (!DEF_iFifo_first__018_BIT_81___d4579 && (!DEF_iFifo_first__018_BIT_80___d4580 && (!DEF_iFifo_first__018_BIT_79___d4581 && (!DEF_iFifo_first__018_BIT_78___d4582 && (!DEF_iFifo_first__018_BIT_77___d4583 && (!DEF_iFifo_first__018_BIT_76___d4584 && (!DEF_iFifo_first__018_BIT_75___d4585 && (!DEF_iFifo_first__018_BIT_74___d4586 && (!DEF_iFifo_first__018_BIT_73___d4587 && !DEF_iFifo_first__018_BIT_72___d4588))))))))))))))))))))));
  DEF__theResult___snd__h220184 = 144115188075855871llu & (((tUInt64)(DEF_iFifo_first__018_BITS_94_TO_72___d4557)) << 34u);
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 = DEF_iFifo_first__018_BITS_37_TO_30___d3781 == (tUInt8)0u;
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 && (!DEF_iFifo_first__018_BIT_29___d3792 && (!DEF_iFifo_first__018_BIT_28___d3793 && (!DEF_iFifo_first__018_BIT_27___d3794 && (!DEF_iFifo_first__018_BIT_26___d3795 && (!DEF_iFifo_first__018_BIT_25___d3796 && (!DEF_iFifo_first__018_BIT_24___d3797 && (!DEF_iFifo_first__018_BIT_23___d3798 && (!DEF_iFifo_first__018_BIT_22___d3799 && (!DEF_iFifo_first__018_BIT_21___d3800 && (!DEF_iFifo_first__018_BIT_20___d3801 && (!DEF_iFifo_first__018_BIT_19___d3802 && (!DEF_iFifo_first__018_BIT_18___d3803 && (!DEF_iFifo_first__018_BIT_17___d3804 && (!DEF_iFifo_first__018_BIT_16___d3805 && (!DEF_iFifo_first__018_BIT_15___d3806 && (!DEF_iFifo_first__018_BIT_14___d3807 && (!DEF_iFifo_first__018_BIT_13___d3808 && (!DEF_iFifo_first__018_BIT_12___d3809 && (!DEF_iFifo_first__018_BIT_11___d3810 && (!DEF_iFifo_first__018_BIT_10___d3811 && (!DEF_iFifo_first__018_BIT_9___d3812 && (!DEF_iFifo_first__018_BIT_8___d3813 && !DEF_iFifo_first__018_BIT_7___d3814))))))))))))))))))))));
  DEF__theResult___snd__h263356 = 144115188075855871llu & (((tUInt64)(DEF_iFifo_first__018_BITS_29_TO_7___d3783)) << 34u);
  DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 = DEF_iFifo_first__018_BITS_167_TO_160___d3061 == (tUInt8)0u;
  DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 && (!DEF_iFifo_first__018_BIT_159___d3072 && (!DEF_iFifo_first__018_BIT_158___d3073 && (!DEF_iFifo_first__018_BIT_157___d3074 && (!DEF_iFifo_first__018_BIT_156___d3075 && (!DEF_iFifo_first__018_BIT_155___d3076 && (!DEF_iFifo_first__018_BIT_154___d3077 && (!DEF_iFifo_first__018_BIT_153___d3078 && (!DEF_iFifo_first__018_BIT_152___d3079 && (!DEF_iFifo_first__018_BIT_151___d3080 && (!DEF_iFifo_first__018_BIT_150___d3081 && (!DEF_iFifo_first__018_BIT_149___d3082 && (!DEF_iFifo_first__018_BIT_148___d3083 && (!DEF_iFifo_first__018_BIT_147___d3084 && (!DEF_iFifo_first__018_BIT_146___d3085 && (!DEF_iFifo_first__018_BIT_145___d3086 && (!DEF_iFifo_first__018_BIT_144___d3087 && (!DEF_iFifo_first__018_BIT_143___d3088 && (!DEF_iFifo_first__018_BIT_142___d3089 && (!DEF_iFifo_first__018_BIT_141___d3090 && (!DEF_iFifo_first__018_BIT_140___d3091 && (!DEF_iFifo_first__018_BIT_139___d3092 && (!DEF_iFifo_first__018_BIT_138___d3093 && !DEF_iFifo_first__018_BIT_137___d3094))))))))))))))))))))));
  DEF__theResult___snd__h177313 = 144115188075855871llu & (((tUInt64)(DEF_iFifo_first__018_BITS_159_TO_137___d3063)) << 34u);
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h203956 = DEF_iFifo_first__018_BIT_103___d4565 ? 4503599627370495llu : 0llu;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h203956 = DEF_iFifo_first__018_BIT_103___d4565 ? 0llu : 4503599627370495llu;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h203956 = 4503599627370495llu;
    break;
  default:
    DEF__theResult___fst_sfd__h203956 = 0llu;
  }
  DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558 = DEF_iFifo_first__018_BITS_94_TO_72___d4557 == 0u;
  DEF_out___1_sfd__h199392 = 4503599627370495llu & ((((tUInt64)(DEF_iFifo_first__018_BITS_94_TO_72___d4557)) << 29u) | (tUInt64)(0u));
  DEF__theResult___snd_fst_sfd__h199643 = DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558 ? 1125899906842624llu : DEF_out___1_sfd__h199392;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h247128 = DEF_iFifo_first__018_BIT_38___d3791 ? 4503599627370495llu : 0llu;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h247128 = DEF_iFifo_first__018_BIT_38___d3791 ? 0llu : 4503599627370495llu;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h247128 = 4503599627370495llu;
    break;
  default:
    DEF__theResult___fst_sfd__h247128 = 0llu;
  }
  DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784 = DEF_iFifo_first__018_BITS_29_TO_7___d3783 == 0u;
  DEF_out___1_sfd__h242564 = 4503599627370495llu & ((((tUInt64)(DEF_iFifo_first__018_BITS_29_TO_7___d3783)) << 29u) | (tUInt64)(0u));
  DEF__theResult___snd_fst_sfd__h242815 = DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784 ? 1125899906842624llu : DEF_out___1_sfd__h242564;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h161083 = DEF_iFifo_first__018_BIT_168___d3071 ? 4503599627370495llu : 0llu;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h161083 = DEF_iFifo_first__018_BIT_168___d3071 ? 0llu : 4503599627370495llu;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h161083 = 4503599627370495llu;
    break;
  default:
    DEF__theResult___fst_sfd__h161083 = 0llu;
  }
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126 = DEF_iFifo_first__018_BITS_6_TO_4___d3049 == (tUInt8)4u;
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0___d3122 = DEF_iFifo_first__018_BITS_6_TO_4___d3049 == (tUInt8)0u;
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_1___d3123 = DEF_iFifo_first__018_BITS_6_TO_4___d3049 == (tUInt8)1u;
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_2___d3124 = DEF_iFifo_first__018_BITS_6_TO_4___d3049 == (tUInt8)2u;
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_3___d3125 = DEF_iFifo_first__018_BITS_6_TO_4___d3049 == (tUInt8)3u;
  DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064 = DEF_iFifo_first__018_BITS_159_TO_137___d3063 == 0u;
  DEF_out___1_sfd__h156519 = 4503599627370495llu & ((((tUInt64)(DEF_iFifo_first__018_BITS_159_TO_137___d3063)) << 29u) | (tUInt64)(0u));
  DEF__theResult___snd_fst_sfd__h156770 = DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064 ? 1125899906842624llu : DEF_out___1_sfd__h156519;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h203955 = 2047u;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h203955 = DEF_iFifo_first__018_BIT_103___d4565 ? 2046u : 2047u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h203955 = DEF_iFifo_first__018_BIT_103___d4565 ? 2047u : 2046u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h203955 = 2046u;
    break;
  default:
    DEF__theResult___fst_exp__h203955 = 0u;
  }
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255___d4556 = DEF_iFifo_first__018_BITS_102_TO_95___d4555 == (tUInt8)255u;
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4563 = (DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255___d4556 || DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561) && DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558;
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4560 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255___d4556 && !DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h247127 = 2047u;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h247127 = DEF_iFifo_first__018_BIT_38___d3791 ? 2046u : 2047u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h247127 = DEF_iFifo_first__018_BIT_38___d3791 ? 2047u : 2046u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h247127 = 2046u;
    break;
  default:
    DEF__theResult___fst_exp__h247127 = 0u;
  }
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255___d3782 = DEF_iFifo_first__018_BITS_37_TO_30___d3781 == (tUInt8)255u;
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3789 = (DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255___d3782 || DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787) && DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784;
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3786 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255___d3782 && !DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h161082 = 2047u;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h161082 = DEF_iFifo_first__018_BIT_168___d3071 ? 2046u : 2047u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h161082 = DEF_iFifo_first__018_BIT_168___d3071 ? 2047u : 2046u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h161082 = 2046u;
    break;
  default:
    DEF__theResult___fst_exp__h161082 = 0u;
  }
  DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255___d3062 = DEF_iFifo_first__018_BITS_167_TO_160___d3061 == (tUInt8)255u;
  DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3069 = (DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255___d3062 || DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067) && DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064;
  DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3066 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255___d3062 && !DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064;
  DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4564 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4560 || DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4563;
  DEF_NOT_iFifo_first__018_BIT_103_565___d5261 = !DEF_iFifo_first__018_BIT_103___d4565;
  DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3790 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3786 || DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3789;
  DEF_NOT_iFifo_first__018_BIT_38_791___d4487 = !DEF_iFifo_first__018_BIT_38___d3791;
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126 && DEF_iFifo_first__018_BIT_103___d4565;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4733 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4733 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727;
  }
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126 && DEF_iFifo_first__018_BIT_38___d3791;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3959 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3959 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953;
  }
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126 && DEF_iFifo_first__018_BIT_168___d3071;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3251 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3251 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243;
  }
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_3___d3026 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)3u;
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_4___d3028 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)4u;
  DEF_value__h204585 = 33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561)) << 23u)) | DEF_iFifo_first__018_BITS_94_TO_72___d4557);
  DEF_sfd__h199693 = 144115188075855871llu & ((((tUInt64)(DEF_value__h204585)) << 32u) | (tUInt64)(0u));
  DEF_value__h247757 = 33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787)) << 23u)) | DEF_iFifo_first__018_BITS_29_TO_7___d3783);
  DEF_sfd__h242865 = 144115188075855871llu & ((((tUInt64)(DEF_value__h247757)) << 32u) | (tUInt64)(0u));
  DEF_value__h161714 = 33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067)) << 23u)) | DEF_iFifo_first__018_BITS_159_TO_137___d3063);
  DEF_sfd__h156820 = 144115188075855871llu & ((((tUInt64)(DEF_value__h161714)) << 32u) | (tUInt64)(0u));
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)8u;
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_2___d3022 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)2u;
  DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126___d4492 = !DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126;
  DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126___d4492 || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d5278 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d5278 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272;
  }
  DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126___d4492 || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4513 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4513 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507;
  }
  DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122__ETC___d4496 = !DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0___d3122 && (!DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_1___d3123 && (!DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_2___d3124 && (!DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_3___d3125 && DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126___d4492)));
  DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_OR_i_ETC___d3130 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0___d3122 || (DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_1___d3123 || (DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_2___d3124 || (DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_3___d3125 || DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4___d3126)));
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_7_032_OR_i_ETC___d3048 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)7u || DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035;
  DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_OR_i_ETC___d3058 = DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)0u || (DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)1u || (DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_2___d3022 || (!DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_3___d3026 && (!DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_4___d3028 && (DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)5u || (DEF_iFifo_first__018_BITS_3_TO_0___d3019 == (tUInt8)6u || DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_7_032_OR_i_ETC___d3048))))));
  DEF_NOT_iFifo_first__018_BIT_201_046___d3047 = !DEF_iFifo_first__018_BIT_201___d3046;
  DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736 = primSignExt32(12u,
										 8u,
										 (tUInt8)((tUInt8)255u & (DEF_iFifo_first__018_BITS_102_TO_95___d4555 - (tUInt8)127u)));
  DEF_din_exp__h240907 = (tUInt32)(2047u & (4095u & (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736 + 1023u)));
  DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_102_TO_9_ETC___d4739 = 4095u & (3074u - DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736);
  DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_102_TO_95_ETC___d4743 = primShiftR64(57u,
										 57u,
										 (tUInt64)(DEF_sfd__h199693),
										 12u,
										 (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_102_TO_9_ETC___d4739));
  DEF_x__h222252 = 4095u & (57u - DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_102_TO_9_ETC___d4739);
  DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737 = primSLE8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736),
									    12u,
									    1023u);
  DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738 = primSLT8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4736),
									    12u,
									    3074u);
  DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d5032 = DEF_din_exp__h240907 == 0u;
  DEF_IF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MI_ETC___d5036 = 4095u & ((DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d5032 ? 3074u : primSignExt32(12u,
																				    11u,
																				    (tUInt32)(2047u & (DEF_din_exp__h240907 - 1023u)))) - 3074u);
  DEF__theResult___snd__h241020 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h199693),
					       12u,
					       (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MI_ETC___d5036));
  DEF__theResult___fst_exp__h240988 = DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d5032 ? 1u : DEF_din_exp__h240907;
  DEF_x__h222219 = primShiftL64(57u,
				57u,
				(tUInt64)(DEF_sfd__h199693),
				12u,
				(tUInt32)(DEF_x__h222252));
  DEF_guard__h222117 = !(DEF_x__h222219 == 0llu);
  DEF_result__h222122 = 144115188075855871llu & ((((tUInt64)(DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_102_TO_95_ETC___d4743 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_102_TO_95_ETC___d4743) | DEF_guard__h222117));
  DEF__theResult____h221509 = primSLT8(1u,
				       12u,
				       (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_102_TO_9_ETC___d4739),
				       12u,
				       57u) ? DEF_result__h222122 : (DEF_value__h204585 == 0u ? DEF_sfd__h199693 : 1llu);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757 = (tUInt8)(DEF__theResult____h221509 >> 56u);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4759 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 55u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4762 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 54u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4764 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 53u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4766 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 52u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4768 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 51u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4770 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 50u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4772 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 49u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4774 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 48u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4778 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 46u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4776 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 47u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4780 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 45u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4782 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 44u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4786 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 42u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4784 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 43u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4788 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 41u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4790 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 40u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4792 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 39u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4794 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 38u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4796 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 37u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4798 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 36u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4802 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 34u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4800 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 35u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4804 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 33u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4806 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 32u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4808 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 31u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4810 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 30u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4812 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 29u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4814 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 28u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4816 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 27u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4818 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 26u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4820 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 25u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4822 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 24u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4826 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 22u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4824 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 23u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4828 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 21u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4830 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 20u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4832 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 19u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4834 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 18u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4840 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 15u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4836 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 17u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4842 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 14u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4838 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 16u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4844 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 13u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4846 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 12u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4848 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 11u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4852 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 9u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4850 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 10u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4854 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 8u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4856 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 7u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4860 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 5u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4858 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 6u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4862 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 4u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4864 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 3u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4866 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 2u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4868 = (tUInt8)((tUInt8)1u & (DEF__theResult____h221509 >> 1u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4870 = (tUInt8)((tUInt8)1u & DEF__theResult____h221509);
  DEF__theResult___snd__h231026 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF__theResult____h221509)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h231013 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF__theResult____h221509)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4758 = !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4760 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4758 && DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4759;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4927 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4758 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4759 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4762 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4764 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4766 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4768 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4770 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4772 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4774 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4776 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4778 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4780 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4782 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4784 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4786 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4788 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4790 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4792 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4794 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4796 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4798 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4800 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4802 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4804 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4806 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4808 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4810 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4812 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4814 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4816 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4818 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4820 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4822 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4824 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4826 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4828 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4830 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4832 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4834 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4836 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4838 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4840 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4842 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4844 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4846 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4848 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4850 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4852 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4854 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4856 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4858 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4860 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4862 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4864 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4866 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4868 && !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4870)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962 = primSignExt32(12u,
										 8u,
										 (tUInt8)((tUInt8)255u & (DEF_iFifo_first__018_BITS_37_TO_30___d3781 - (tUInt8)127u)));
  DEF_din_exp__h284079 = (tUInt32)(2047u & (4095u & (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962 + 1023u)));
  DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_30_ETC___d3965 = 4095u & (3074u - DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962);
  DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_37_TO_30__ETC___d3969 = primShiftR64(57u,
										 57u,
										 (tUInt64)(DEF_sfd__h242865),
										 12u,
										 (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_30_ETC___d3965));
  DEF_x__h265424 = 4095u & (57u - DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_30_ETC___d3965);
  DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963 = primSLE8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962),
									    12u,
									    1023u);
  DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964 = primSLT8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3962),
									    12u,
									    3074u);
  DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d4258 = DEF_din_exp__h284079 == 0u;
  DEF_IF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MIN_ETC___d4262 = 4095u & ((DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d4258 ? 3074u : primSignExt32(12u,
																				    11u,
																				    (tUInt32)(2047u & (DEF_din_exp__h284079 - 1023u)))) - 3074u);
  DEF__theResult___snd__h284192 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h242865),
					       12u,
					       (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MIN_ETC___d4262));
  DEF__theResult___fst_exp__h284160 = DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d4258 ? 1u : DEF_din_exp__h284079;
  DEF_x__h265391 = primShiftL64(57u,
				57u,
				(tUInt64)(DEF_sfd__h242865),
				12u,
				(tUInt32)(DEF_x__h265424));
  DEF_guard__h265289 = !(DEF_x__h265391 == 0llu);
  DEF_result__h265294 = 144115188075855871llu & ((((tUInt64)(DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_37_TO_30__ETC___d3969 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_37_TO_30__ETC___d3969) | DEF_guard__h265289));
  DEF__theResult____h264681 = primSLT8(1u,
				       12u,
				       (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_30_ETC___d3965),
				       12u,
				       57u) ? DEF_result__h265294 : (DEF_value__h247757 == 0u ? DEF_sfd__h242865 : 1llu);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983 = (tUInt8)(DEF__theResult____h264681 >> 56u);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3985 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 55u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3988 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 54u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3990 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 53u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3992 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 52u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3994 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 51u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3996 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 50u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4000 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 48u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3998 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 49u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4002 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 47u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4004 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 46u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4006 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 45u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4008 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 44u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4012 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 42u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4010 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 43u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4014 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 41u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4016 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 40u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4018 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 39u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4020 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 38u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4022 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 37u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4026 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 35u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4024 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 36u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4028 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 34u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4030 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 33u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4032 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 32u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4034 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 31u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4038 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 29u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4036 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 30u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4040 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 28u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4042 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 27u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4044 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 26u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4046 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 25u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4048 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 24u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4052 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 22u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4050 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 23u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4054 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 21u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4056 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 20u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4058 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 19u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4060 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 18u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4064 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 16u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4062 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 17u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4066 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 15u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4070 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 13u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4068 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 14u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4072 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 12u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4076 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 10u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4074 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 11u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4078 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 9u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4080 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 8u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4082 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 7u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4084 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 6u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4088 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 4u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4086 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 5u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4090 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 3u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4092 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 2u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4094 = (tUInt8)((tUInt8)1u & (DEF__theResult____h264681 >> 1u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4096 = (tUInt8)((tUInt8)1u & DEF__theResult____h264681);
  DEF__theResult___snd__h274198 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF__theResult____h264681)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h274185 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF__theResult____h264681)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3984 = !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3986 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3984 && DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3985;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d4153 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3984 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3985 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3988 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3990 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3992 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3994 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3996 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3998 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4000 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4002 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4004 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4006 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4008 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4010 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4012 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4014 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4016 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4018 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4020 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4022 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4024 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4026 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4028 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4030 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4032 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4034 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4036 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4038 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4040 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4042 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4044 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4046 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4048 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4050 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4052 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4054 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4056 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4058 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4060 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4062 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4064 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4066 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4068 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4070 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4072 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4074 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4076 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4078 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4080 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4082 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4084 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4086 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4088 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4090 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4092 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4094 && !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4096)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254 = primSignExt32(12u,
										 8u,
										 (tUInt8)((tUInt8)255u & (DEF_iFifo_first__018_BITS_167_TO_160___d3061 - (tUInt8)127u)));
  DEF_din_exp__h198036 = (tUInt32)(2047u & (4095u & (DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254 + 1023u)));
  DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_167_TO_1_ETC___d3257 = 4095u & (3074u - DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254);
  DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_167_TO_16_ETC___d3261 = primShiftR64(57u,
										 57u,
										 (tUInt64)(DEF_sfd__h156820),
										 12u,
										 (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_167_TO_1_ETC___d3257));
  DEF_x__h179381 = 4095u & (57u - DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_167_TO_1_ETC___d3257);
  DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3255 = primSLE8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254),
									    12u,
									    1023u);
  DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3256 = primSLT8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3254),
									    12u,
									    3074u);
  DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3550 = DEF_din_exp__h198036 == 0u;
  DEF_IF_SEXT_iFifo_first__018_BITS_167_TO_160_061_M_ETC___d3554 = 4095u & ((DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3550 ? 3074u : primSignExt32(12u,
																				    11u,
																				    (tUInt32)(2047u & (DEF_din_exp__h198036 - 1023u)))) - 3074u);
  DEF__theResult___snd__h198149 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h156820),
					       12u,
					       (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_167_TO_160_061_M_ETC___d3554));
  DEF__theResult___fst_exp__h198117 = DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3550 ? 1u : DEF_din_exp__h198036;
  DEF_x__h179348 = primShiftL64(57u,
				57u,
				(tUInt64)(DEF_sfd__h156820),
				12u,
				(tUInt32)(DEF_x__h179381));
  DEF_guard__h179246 = !(DEF_x__h179348 == 0llu);
  DEF_result__h179251 = 144115188075855871llu & ((((tUInt64)(DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_167_TO_16_ETC___d3261 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF__0b0_CONCAT_NOT_iFifo_first__018_BITS_167_TO_16_ETC___d3261) | DEF_guard__h179246));
  DEF__theResult____h178638 = primSLT8(1u,
				       12u,
				       (tUInt32)(DEF__3074_MINUS_SEXT_iFifo_first__018_BITS_167_TO_1_ETC___d3257),
				       12u,
				       57u) ? DEF_result__h179251 : (DEF_value__h161714 == 0u ? DEF_sfd__h156820 : 1llu);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275 = (tUInt8)(DEF__theResult____h178638 >> 56u);
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3277 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 55u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3280 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 54u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3282 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 53u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3284 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 52u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3286 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 51u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3288 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 50u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3290 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 49u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3292 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 48u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3294 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 47u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3296 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 46u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3298 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 45u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3300 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 44u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3302 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 43u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3306 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 41u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3304 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 42u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3308 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 40u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3310 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 39u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3312 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 38u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3314 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 37u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3320 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 34u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3316 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 36u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3318 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 35u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3322 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 33u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3324 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 32u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3326 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 31u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3328 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 30u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3332 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 28u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3330 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 29u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3334 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 27u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3336 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 26u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3338 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 25u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3340 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 24u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3342 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 23u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3344 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 22u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3346 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 21u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3348 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 20u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3350 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 19u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3352 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 18u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3356 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 16u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3354 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 17u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3358 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 15u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3360 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 14u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3362 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 13u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3364 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 12u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3366 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 11u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3368 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 10u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3370 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 9u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3374 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 7u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3372 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 8u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3376 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 6u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3378 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 5u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3380 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 4u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3382 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 3u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3386 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 1u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3384 = (tUInt8)((tUInt8)1u & (DEF__theResult____h178638 >> 2u));
  DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3388 = (tUInt8)((tUInt8)1u & DEF__theResult____h178638);
  DEF__theResult___snd__h188155 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF__theResult____h178638)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h188142 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF__theResult____h178638)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3276 = !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3278 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3276 && DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3277;
  DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3445 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3276 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3277 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3280 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3282 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3284 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3286 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3288 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3290 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3292 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3294 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3296 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3298 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3300 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3302 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3304 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3306 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3308 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3310 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3312 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3314 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3316 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3318 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3320 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3322 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3324 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3326 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3328 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3330 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3332 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3334 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3336 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3338 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3340 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3342 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3344 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3346 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3348 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3350 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3352 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3354 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3356 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3358 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3360 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3362 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3364 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3366 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3368 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3370 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3372 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3374 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3376 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3378 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3380 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3382 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3384 && (!DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3386 && !DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3388)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4613 = 4095u & (3970u - (4095u & ((((tUInt32)((tUInt8)0u)) << 5u) | (tUInt32)(DEF_iFifo_first__018_BIT_94___d4566 ? (tUInt8)0u : (DEF_iFifo_first__018_BIT_93___d4567 ? (tUInt8)1u : (DEF_iFifo_first__018_BIT_92___d4568 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_91___d4569 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_90___d4570 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_89___d4571 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_88___d4572 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_87___d4573 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_86___d4574 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_85___d4575 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_84___d4576 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_83___d4577 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_82___d4578 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_81___d4579 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_80___d4580 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_79___d4581 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_78___d4582 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_77___d4583 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_76___d4584 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_75___d4585 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_74___d4586 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_73___d4587 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_72___d4588 ? (tUInt8)22u : (tUInt8)23u))))))))))))))))))))))))));
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4613),
									     12u,
									     1023u);
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615 = primSLT8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4613),
									     12u,
									     3074u);
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3839 = 4095u & (3970u - (4095u & ((((tUInt32)((tUInt8)0u)) << 5u) | (tUInt32)(DEF_iFifo_first__018_BIT_29___d3792 ? (tUInt8)0u : (DEF_iFifo_first__018_BIT_28___d3793 ? (tUInt8)1u : (DEF_iFifo_first__018_BIT_27___d3794 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_26___d3795 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_25___d3796 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_24___d3797 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_23___d3798 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_22___d3799 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_21___d3800 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_20___d3801 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_19___d3802 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_18___d3803 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_17___d3804 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_16___d3805 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_15___d3806 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_14___d3807 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_13___d3808 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_12___d3809 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_11___d3810 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_10___d3811 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_9___d3812 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_8___d3813 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_7___d3814 ? (tUInt8)22u : (tUInt8)23u))))))))))))))))))))))))));
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3839),
									     12u,
									     1023u);
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841 = primSLT8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3839),
									     12u,
									     3074u);
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3119 = 4095u & (3970u - (4095u & ((((tUInt32)((tUInt8)0u)) << 5u) | (tUInt32)(DEF_iFifo_first__018_BIT_159___d3072 ? (tUInt8)0u : (DEF_iFifo_first__018_BIT_158___d3073 ? (tUInt8)1u : (DEF_iFifo_first__018_BIT_157___d3074 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_156___d3075 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_155___d3076 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_154___d3077 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_153___d3078 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_152___d3079 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_151___d3080 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_150___d3081 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_149___d3082 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_148___d3083 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_147___d3084 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_146___d3085 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_145___d3086 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_144___d3087 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_143___d3088 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_142___d3089 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_141___d3090 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_140___d3091 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_139___d3092 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_138___d3093 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_137___d3094 ? (tUInt8)22u : (tUInt8)23u))))))))))))))))))))))))));
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3120 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3119),
									     12u,
									     1023u);
  DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3121 = primSLT8(1u,
									     12u,
									     (tUInt32)(DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3119),
									     12u,
									     3074u);
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4985 = (tUInt8)63u & ((DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757 ? (tUInt8)0u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4759 ? (tUInt8)1u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4762 ? (tUInt8)2u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4764 ? (tUInt8)3u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4766 ? (tUInt8)4u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4768 ? (tUInt8)5u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4770 ? (tUInt8)6u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4772 ? (tUInt8)7u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4774 ? (tUInt8)8u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4776 ? (tUInt8)9u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4778 ? (tUInt8)10u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4780 ? (tUInt8)11u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4782 ? (tUInt8)12u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4784 ? (tUInt8)13u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4786 ? (tUInt8)14u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4788 ? (tUInt8)15u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4790 ? (tUInt8)16u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4792 ? (tUInt8)17u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4794 ? (tUInt8)18u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4796 ? (tUInt8)19u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4798 ? (tUInt8)20u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4800 ? (tUInt8)21u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4802 ? (tUInt8)22u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4804 ? (tUInt8)23u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4806 ? (tUInt8)24u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4808 ? (tUInt8)25u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4810 ? (tUInt8)26u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4812 ? (tUInt8)27u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4814 ? (tUInt8)28u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4816 ? (tUInt8)29u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4818 ? (tUInt8)30u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4820 ? (tUInt8)31u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4822 ? (tUInt8)32u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4824 ? (tUInt8)33u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4826 ? (tUInt8)34u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4828 ? (tUInt8)35u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4830 ? (tUInt8)36u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4832 ? (tUInt8)37u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4834 ? (tUInt8)38u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4836 ? (tUInt8)39u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4838 ? (tUInt8)40u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4840 ? (tUInt8)41u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4842 ? (tUInt8)42u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4844 ? (tUInt8)43u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4846 ? (tUInt8)44u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4848 ? (tUInt8)45u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4850 ? (tUInt8)46u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4852 ? (tUInt8)47u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4854 ? (tUInt8)48u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4856 ? (tUInt8)49u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4858 ? (tUInt8)50u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4860 ? (tUInt8)51u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4862 ? (tUInt8)52u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4864 ? (tUInt8)53u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4866 ? (tUInt8)54u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4868 ? (tUInt8)55u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4870 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h231067 = 2047u & (0u - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4985))));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4986 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4985));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4987 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4986),
									     12u,
									     0u);
  DEF__theResult___snd__h231065 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF__theResult____h221509),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4986));
  DEF__theResult___snd__h231042 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4987 ? DEF__theResult___snd__h231065 : DEF__theResult____h221509))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h231036 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4927 ? DEF__theResult____h221509 : DEF__theResult___snd__h231042;
  DEF__theResult___snd__h231024 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4760 ? DEF__theResult___snd__h231026 : DEF__theResult___snd__h231036;
  DEF_sfdin__h230996 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757 ? DEF__theResult___snd__h231013 : DEF__theResult___snd__h231024;
  DEF__theResult___fst_sfd__h231003 = (tUInt64)(DEF_sfdin__h230996 >> 5u);
  DEF_sfdin_BIT_5___h231290 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h230996 >> 5u));
  DEF__theResult___fst_exp__h231073 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4927 || !DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4987 ? 0u : DEF__theResult___fst_exp__h231067;
  DEF__theResult___fst_exp__h231076 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d4760 ? 1u : DEF__theResult___fst_exp__h231073;
  DEF__theResult___fst_exp__h231002 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_102_T_ETC___d4757 ? 2u : DEF__theResult___fst_exp__h231076;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5126 = DEF__theResult___fst_exp__h231002 == 2046u;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995 = DEF__theResult___fst_exp__h231002 == 2047u;
  DEF_din_inc___2_exp__h241887 = 2047u & (DEF__theResult___fst_exp__h231002 + 1u);
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5120 = DEF__theResult___fst_exp__h231002 == 0u;
  DEF_sfd__h231094 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5120)) << 52u)) | DEF__theResult___fst_sfd__h231003)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h242108 = (tUInt64)(4503599627370495llu & DEF_sfd__h231094);
  DEF_sfd_BITS_53_TO_52___h231713 = (tUInt8)(DEF_sfd__h231094 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d5125 = (tUInt8)(DEF_sfd__h231094 >> 53u);
  DEF__theResult___sfd__h231722 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d5125 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5126 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h231094 >> 1u))) : DEF_sfd_BITS_51_TO_0___h242108;
  DEF_out_sfd__h231725 = DEF_sfdin_BIT_5___h231290 ? DEF__theResult___sfd__h231722 : DEF__theResult___fst_sfd__h231003;
  DEF__theResult___exp__h231721 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d5125 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5126 ? 2047u : DEF_din_inc___2_exp__h241887) : (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d5120 && DEF_sfd_BITS_53_TO_52___h231713 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h231002);
  DEF_out_exp__h231724 = DEF_sfdin_BIT_5___h231290 ? DEF__theResult___exp__h231721 : DEF__theResult___fst_exp__h231002;
  DEF_guard__h221519 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h230996 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF_sfdin__h230996))) << 52u)) == 0llu));
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5018 = DEF_guard__h221519 == (tUInt8)2u;
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5020 = DEF_guard__h221519 == (tUInt8)3u;
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5223 = DEF__theResult___fst_sfd__h231003;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5223 = DEF__theResult___sfd__h231722;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5223 = 0llu;
  }
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221 = DEF__theResult___fst_sfd__h231003;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221 = DEF_out_sfd__h231725;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221 = DEF__theResult___sfd__h231722;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221 = 0llu;
  }
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 = DEF_guard__h221519 == (tUInt8)0u;
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5140 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 || DEF_iFifo_first__018_BIT_103___d4565;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h231800 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5221;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h231800 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5223;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h231800 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5140 ? DEF__theResult___fst_sfd__h231003 : DEF__theResult___sfd__h231722;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h231800 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 ? DEF__theResult___fst_sfd__h231003 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___sfd__h231722 : DEF__theResult___fst_sfd__h231003);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h231800 = DEF__theResult___fst_sfd__h231003;
    break;
  default:
    DEF__theResult___fst_sfd__h231800 = 0llu;
  }
  DEF__theResult___fst_sfd__h231803 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995 ? DEF__theResult___fst_sfd__h231003 : DEF__theResult___fst_sfd__h231800;
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137 = DEF__theResult___fst_exp__h231002;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137 = DEF_out_exp__h231724;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137 = DEF__theResult___exp__h231721;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137 = 0u;
  }
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5139 = DEF__theResult___fst_exp__h231002;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5139 = DEF__theResult___exp__h231721;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5139 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h231799 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5137;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h231799 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5139;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h231799 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5140 ? DEF__theResult___fst_exp__h231002 : DEF__theResult___exp__h231721;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h231799 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 ? DEF__theResult___fst_exp__h231002 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___exp__h231721 : DEF__theResult___fst_exp__h231002);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h231799 = DEF__theResult___fst_exp__h231002;
    break;
  default:
    DEF__theResult___fst_exp__h231799 = 0u;
  }
  DEF__theResult___fst_exp__h231802 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995 ? DEF__theResult___fst_exp__h231002 : DEF__theResult___fst_exp__h231799;
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5022 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5022 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5020 && DEF_iFifo_first__018_BIT_103___d4565;
  }
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5016 = DEF_guard__h221519 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5022;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 ? DEF_iFifo_first__018_BIT_103___d4565 : (DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5016 || (DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5018 || DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5020)) && DEF_iFifo_first__018_BIT_103___d4565;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727;
  }
  DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d5280 = !DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5020;
  switch (DEF_guard__h221519) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5282 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5282 = DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d5280 || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d5282;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5015 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : (!DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5016 && (!DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d5018 && DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d5280)) || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272;
  }
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4687 = (tUInt8)63u & ((DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? (DEF_iFifo_first__018_BIT_94___d4566 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_93___d4567 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_92___d4568 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_91___d4569 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_90___d4570 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_89___d4571 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_88___d4572 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_87___d4573 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_86___d4574 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_85___d4575 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_84___d4576 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_83___d4577 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_82___d4578 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_81___d4579 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_80___d4580 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_79___d4581 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_78___d4582 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_77___d4583 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_76___d4584 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_75___d4585 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_74___d4586 ? (tUInt8)22u : (DEF_iFifo_first__018_BIT_73___d4587 ? (tUInt8)23u : (DEF_iFifo_first__018_BIT_72___d4588 ? (tUInt8)24u : (tUInt8)57u))))))))))))))))))))))) : (tUInt8)1u) - (tUInt8)1u);
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4688 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4687));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d5037 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4688),
									     12u,
									     (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MI_ETC___d5036));
  DEF__theResult___snd__h220220 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h199693),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4688));
  DEF__theResult___snd__h241002 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d5037 ? DEF__theResult___snd__h220220 : DEF__theResult___snd__h241020))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h240996 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662 ? DEF_sfd__h199693 : DEF__theResult___snd__h241002;
  DEF__theResult___snd__h240982 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? DEF__theResult___snd__h240996 : DEF__theResult___snd__h220184;
  DEF__theResult___fst_sfd__h240952 = (tUInt64)(DEF__theResult___snd__h240982 >> 5u);
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5150 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h240982 >> 5u));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4689 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4688),
									     12u,
									     896u);
  DEF__theResult___snd__h220197 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4689 ? DEF__theResult___snd__h220220 : 0llu))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h220191 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662 ? DEF_sfd__h199693 : DEF__theResult___snd__h220197;
  DEF__theResult___snd__h220182 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? DEF__theResult___snd__h220191 : DEF__theResult___snd__h220184;
  DEF__theResult___fst_sfd__h220161 = (tUInt64)(DEF__theResult___snd__h220182 >> 5u);
  DEF_sfdin_BIT_5___h220445 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h220182 >> 5u));
  DEF_guard__h231813 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h240982 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h240982))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5064 = DEF_guard__h231813 == (tUInt8)2u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5066 = DEF_guard__h231813 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 = DEF_guard__h231813 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5171 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 || DEF_iFifo_first__018_BIT_103___d4565;
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5068 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5068 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5066 && DEF_iFifo_first__018_BIT_103___d4565;
  }
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5062 = DEF_guard__h231813 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5068;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 ? DEF_iFifo_first__018_BIT_103___d4565 : (DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5062 || (DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5064 || DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5066)) && DEF_iFifo_first__018_BIT_103___d4565;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727;
  }
  DEF_guard__h211037 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h220182 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h220182))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4718 = DEF_guard__h211037 == (tUInt8)2u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4720 = DEF_guard__h211037 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 = DEF_guard__h211037 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5102 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 || DEF_iFifo_first__018_BIT_103___d4565;
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d4722 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d4722 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4720 && DEF_iFifo_first__018_BIT_103___d4565;
  }
  DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4716 = DEF_guard__h211037 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d4722;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 ? DEF_iFifo_first__018_BIT_103___d4565 : (DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4716 || (DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4718 || DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4720)) && DEF_iFifo_first__018_BIT_103___d4565;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730 = DEF_iFifo_first__018_BIT_103___d4565;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d4727;
  }
  DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5292 = !DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5066;
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5294 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5294 = DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5292 || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5294;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : (!DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5062 && (!DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5064 && DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5292)) || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272;
  }
  DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5263 = !DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4720;
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5265 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5265 = DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5263 || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5265;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : (!DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4716 && (!DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4718 && DEF_NOT_IF_IF_iFifo_first__018_BITS_102_TO_95_555__ETC___d5263)) || DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275 = DEF_NOT_iFifo_first__018_BIT_103_565___d5261;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d5272;
  }
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4692 = 2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4687));
  DEF__theResult___fst_exp__h241027 = 2047u & (DEF_din_exp__h240907 - DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4692);
  DEF__theResult___fst_exp__h241033 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d5037 ? 0u : DEF__theResult___fst_exp__h241027;
  DEF__theResult___fst_exp__h241036 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? DEF__theResult___fst_exp__h241033 : DEF__theResult___fst_exp__h240988;
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5157 = DEF__theResult___fst_exp__h241036 == 2046u;
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044 = DEF__theResult___fst_exp__h241036 == 2047u;
  DEF_din_inc___2_exp__h241913 = 2047u & (DEF__theResult___fst_exp__h241036 + 1u);
  DEF__theResult___fst_exp__h220222 = 2047u & (897u - DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4692);
  DEF__theResult___fst_exp__h220228 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_561_A_ETC___d4662 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_102_TO_95_55_ETC___d4689 ? 0u : DEF__theResult___fst_exp__h220222;
  DEF__theResult___fst_exp__h220231 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? DEF__theResult___fst_exp__h220228 : 897u;
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5088 = DEF__theResult___fst_exp__h220231 == 2046u;
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696 = DEF__theResult___fst_exp__h220231 == 2047u;
  DEF_din_inc___2_exp__h241852 = 2047u & (DEF__theResult___fst_exp__h220231 + 1u);
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5151 = DEF__theResult___fst_exp__h241036 == 0u;
  DEF_sfd__h241055 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5151)) << 52u)) | DEF__theResult___fst_sfd__h240952)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h242135 = (tUInt64)(4503599627370495llu & DEF_sfd__h241055);
  DEF_sfd_BITS_53_TO_52___h241698 = (tUInt8)(DEF_sfd__h241055 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5156 = (tUInt8)(DEF_sfd__h241055 >> 53u);
  DEF__theResult___sfd__h241707 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5156 ? (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5157 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h241055 >> 1u))) : DEF_sfd_BITS_51_TO_0___h242135;
  DEF_out_sfd__h241710 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5150 ? DEF__theResult___sfd__h241707 : DEF__theResult___fst_sfd__h240952;
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240 = DEF__theResult___fst_sfd__h240952;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240 = DEF_out_sfd__h241710;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240 = DEF__theResult___sfd__h241707;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240 = 0llu;
  }
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5242 = DEF__theResult___fst_sfd__h240952;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5242 = DEF__theResult___sfd__h241707;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5242 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h241785 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5240;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h241785 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5242;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h241785 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5171 ? DEF__theResult___fst_sfd__h240952 : DEF__theResult___sfd__h241707;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h241785 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 ? DEF__theResult___fst_sfd__h240952 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___sfd__h241707 : DEF__theResult___fst_sfd__h240952);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h241785 = DEF__theResult___fst_sfd__h240952;
    break;
  default:
    DEF__theResult___fst_sfd__h241785 = 0llu;
  }
  DEF__theResult___fst_sfd__h241788 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044 ? DEF__theResult___fst_sfd__h240952 : DEF__theResult___fst_sfd__h241785;
  DEF__theResult___snd_fst_sfd__h241791 = DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738 ? DEF__theResult___fst_sfd__h231803 : DEF__theResult___fst_sfd__h241788;
  DEF__theResult___exp__h241706 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5156 ? (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5157 ? 2047u : DEF_din_inc___2_exp__h241913) : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5151 && DEF_sfd_BITS_53_TO_52___h241698 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h241036);
  DEF_out_exp__h241709 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5150 ? DEF__theResult___exp__h241706 : DEF__theResult___fst_exp__h241036;
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168 = DEF__theResult___fst_exp__h241036;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168 = DEF_out_exp__h241709;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168 = DEF__theResult___exp__h241706;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168 = 0u;
  }
  switch (DEF_guard__h231813) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5170 = DEF__theResult___fst_exp__h241036;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5170 = DEF__theResult___exp__h241706;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5170 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h241784 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5168;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h241784 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5170;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h241784 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5171 ? DEF__theResult___fst_exp__h241036 : DEF__theResult___exp__h241706;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h241784 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5061 ? DEF__theResult___fst_exp__h241036 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___exp__h241706 : DEF__theResult___fst_exp__h241036);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h241784 = DEF__theResult___fst_exp__h241036;
    break;
  default:
    DEF__theResult___fst_exp__h241784 = 0u;
  }
  DEF__theResult___fst_exp__h241787 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044 ? DEF__theResult___fst_exp__h241036 : DEF__theResult___fst_exp__h241784;
  DEF__theResult___snd_fst_exp__h241790 = DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738 ? DEF__theResult___fst_exp__h231802 : DEF__theResult___fst_exp__h241787;
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5082 = DEF__theResult___fst_exp__h220231 == 0u;
  DEF_sfd__h220249 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5082)) << 52u)) | DEF__theResult___fst_sfd__h220161)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h242075 = (tUInt64)(4503599627370495llu & DEF_sfd__h220249);
  DEF_sfd_BITS_53_TO_52___h220868 = (tUInt8)(DEF_sfd__h220249 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5087 = (tUInt8)(DEF_sfd__h220249 >> 53u);
  DEF__theResult___sfd__h220877 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5087 ? (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5088 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h220249 >> 1u))) : DEF_sfd_BITS_51_TO_0___h242075;
  DEF_out_sfd__h220880 = DEF_sfdin_BIT_5___h220445 ? DEF__theResult___sfd__h220877 : DEF__theResult___fst_sfd__h220161;
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195 = DEF__theResult___fst_sfd__h220161;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195 = DEF_out_sfd__h220880;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195 = DEF__theResult___sfd__h220877;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195 = 0llu;
  }
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5197 = DEF__theResult___fst_sfd__h220161;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5197 = DEF__theResult___sfd__h220877;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5197 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h220955 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5195;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h220955 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5197;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h220955 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5102 ? DEF__theResult___fst_sfd__h220161 : DEF__theResult___sfd__h220877;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h220955 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 ? DEF__theResult___fst_sfd__h220161 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___sfd__h220877 : DEF__theResult___fst_sfd__h220161);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h220955 = DEF__theResult___fst_sfd__h220161;
    break;
  default:
    DEF__theResult___fst_sfd__h220955 = 0llu;
  }
  DEF__theResult___fst_sfd__h220958 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696 ? DEF__theResult___fst_sfd__h220161 : DEF__theResult___fst_sfd__h220955;
  DEF__theResult___snd_fst_sfd__h220961 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615 ? 0llu : DEF__theResult___fst_sfd__h220958;
  DEF__theResult___fst_sfd__h241797 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614 ? DEF__theResult___snd_fst_sfd__h220961 : DEF__theResult___fst_sfd__h203956) : (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737 ? DEF__theResult___snd_fst_sfd__h241791 : DEF__theResult___fst_sfd__h203956);
  DEF__theResult___fst_sfd__h241803 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4563 ? 0llu : DEF__theResult___fst_sfd__h241797;
  DEF__theResult___exp__h220876 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_102_TO_ETC___d5087 ? (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5088 ? 2047u : DEF_din_inc___2_exp__h241852) : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5082 && DEF_sfd_BITS_53_TO_52___h220868 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h220231);
  DEF_out_exp__h220879 = DEF_sfdin_BIT_5___h220445 ? DEF__theResult___exp__h220876 : DEF__theResult___fst_exp__h220231;
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099 = DEF__theResult___fst_exp__h220231;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099 = DEF_out_exp__h220879;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099 = DEF__theResult___exp__h220876;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099 = 0u;
  }
  switch (DEF_guard__h211037) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5101 = DEF__theResult___fst_exp__h220231;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5101 = DEF__theResult___exp__h220876;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5101 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h220954 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5099;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h220954 = DEF_IF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_E_ETC___d5101;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h220954 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d5102 ? DEF__theResult___fst_exp__h220231 : DEF__theResult___exp__h220876;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h220954 = DEF_IF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_ETC___d4715 ? DEF__theResult___fst_exp__h220231 : (DEF_iFifo_first__018_BIT_103___d4565 ? DEF__theResult___exp__h220876 : DEF__theResult___fst_exp__h220231);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h220954 = DEF__theResult___fst_exp__h220231;
    break;
  default:
    DEF__theResult___fst_exp__h220954 = 0u;
  }
  DEF__theResult___fst_exp__h220957 = DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696 ? DEF__theResult___fst_exp__h220231 : DEF__theResult___fst_exp__h220954;
  DEF__theResult___snd_fst_exp__h220960 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615 ? 0u : DEF__theResult___fst_exp__h220957;
  DEF__theResult___fst_exp__h241796 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614 ? DEF__theResult___snd_fst_exp__h220960 : DEF__theResult___fst_exp__h203955) : (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737 ? DEF__theResult___snd_fst_exp__h241790 : DEF__theResult___fst_exp__h203955);
  DEF__theResult___fst_exp__h241799 = DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 && DEF_iFifo_first__018_BITS_94_TO_72_557_EQ_0___d4558 ? 0u : DEF__theResult___fst_exp__h241796;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4211 = (tUInt8)63u & ((DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983 ? (tUInt8)0u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3985 ? (tUInt8)1u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3988 ? (tUInt8)2u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3990 ? (tUInt8)3u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3992 ? (tUInt8)4u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3994 ? (tUInt8)5u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3996 ? (tUInt8)6u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3998 ? (tUInt8)7u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4000 ? (tUInt8)8u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4002 ? (tUInt8)9u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4004 ? (tUInt8)10u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4006 ? (tUInt8)11u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4008 ? (tUInt8)12u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4010 ? (tUInt8)13u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4012 ? (tUInt8)14u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4014 ? (tUInt8)15u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4016 ? (tUInt8)16u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4018 ? (tUInt8)17u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4020 ? (tUInt8)18u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4022 ? (tUInt8)19u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4024 ? (tUInt8)20u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4026 ? (tUInt8)21u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4028 ? (tUInt8)22u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4030 ? (tUInt8)23u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4032 ? (tUInt8)24u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4034 ? (tUInt8)25u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4036 ? (tUInt8)26u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4038 ? (tUInt8)27u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4040 ? (tUInt8)28u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4042 ? (tUInt8)29u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4044 ? (tUInt8)30u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4046 ? (tUInt8)31u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4048 ? (tUInt8)32u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4050 ? (tUInt8)33u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4052 ? (tUInt8)34u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4054 ? (tUInt8)35u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4056 ? (tUInt8)36u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4058 ? (tUInt8)37u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4060 ? (tUInt8)38u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4062 ? (tUInt8)39u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4064 ? (tUInt8)40u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4066 ? (tUInt8)41u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4068 ? (tUInt8)42u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4070 ? (tUInt8)43u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4072 ? (tUInt8)44u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4074 ? (tUInt8)45u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4076 ? (tUInt8)46u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4078 ? (tUInt8)47u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4080 ? (tUInt8)48u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4082 ? (tUInt8)49u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4084 ? (tUInt8)50u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4086 ? (tUInt8)51u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4088 ? (tUInt8)52u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4090 ? (tUInt8)53u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4092 ? (tUInt8)54u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4094 ? (tUInt8)55u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d4096 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h274239 = 2047u & (0u - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4211))));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4212 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4211));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4213 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4212),
									     12u,
									     0u);
  DEF__theResult___snd__h274237 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF__theResult____h264681),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4212));
  DEF__theResult___snd__h274214 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4213 ? DEF__theResult___snd__h274237 : DEF__theResult____h264681))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h274208 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d4153 ? DEF__theResult____h264681 : DEF__theResult___snd__h274214;
  DEF__theResult___snd__h274196 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3986 ? DEF__theResult___snd__h274198 : DEF__theResult___snd__h274208;
  DEF_sfdin__h274168 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983 ? DEF__theResult___snd__h274185 : DEF__theResult___snd__h274196;
  DEF__theResult___fst_sfd__h274175 = (tUInt64)(DEF_sfdin__h274168 >> 5u);
  DEF_sfdin_BIT_5___h274462 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h274168 >> 5u));
  DEF__theResult___fst_exp__h274245 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d4153 || !DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d4213 ? 0u : DEF__theResult___fst_exp__h274239;
  DEF__theResult___fst_exp__h274248 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_3_ETC___d3986 ? 1u : DEF__theResult___fst_exp__h274245;
  DEF__theResult___fst_exp__h274174 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_TO_ETC___d3983 ? 2u : DEF__theResult___fst_exp__h274248;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4352 = DEF__theResult___fst_exp__h274174 == 2046u;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221 = DEF__theResult___fst_exp__h274174 == 2047u;
  DEF_din_inc___2_exp__h285059 = 2047u & (DEF__theResult___fst_exp__h274174 + 1u);
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4346 = DEF__theResult___fst_exp__h274174 == 0u;
  DEF_sfd__h274266 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4346)) << 52u)) | DEF__theResult___fst_sfd__h274175)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h285280 = (tUInt64)(4503599627370495llu & DEF_sfd__h274266);
  DEF_sfd_BITS_53_TO_52___h274885 = (tUInt8)(DEF_sfd__h274266 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d4351 = (tUInt8)(DEF_sfd__h274266 >> 53u);
  DEF__theResult___sfd__h274894 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d4351 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4352 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h274266 >> 1u))) : DEF_sfd_BITS_51_TO_0___h285280;
  DEF_out_sfd__h274897 = DEF_sfdin_BIT_5___h274462 ? DEF__theResult___sfd__h274894 : DEF__theResult___fst_sfd__h274175;
  DEF__theResult___exp__h274893 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d4351 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4352 ? 2047u : DEF_din_inc___2_exp__h285059) : (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4346 && DEF_sfd_BITS_53_TO_52___h274885 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h274174);
  DEF_out_exp__h274896 = DEF_sfdin_BIT_5___h274462 ? DEF__theResult___exp__h274893 : DEF__theResult___fst_exp__h274174;
  DEF_guard__h264691 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h274168 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF_sfdin__h274168))) << 52u)) == 0llu));
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4244 = DEF_guard__h264691 == (tUInt8)2u;
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4246 = DEF_guard__h264691 == (tUInt8)3u;
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4449 = DEF__theResult___fst_sfd__h274175;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4449 = DEF__theResult___sfd__h274894;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4449 = 0llu;
  }
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447 = DEF__theResult___fst_sfd__h274175;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447 = DEF_out_sfd__h274897;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447 = DEF__theResult___sfd__h274894;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447 = 0llu;
  }
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 = DEF_guard__h264691 == (tUInt8)0u;
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4366 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 || DEF_iFifo_first__018_BIT_38___d3791;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h274972 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4447;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h274972 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4449;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h274972 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4366 ? DEF__theResult___fst_sfd__h274175 : DEF__theResult___sfd__h274894;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h274972 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 ? DEF__theResult___fst_sfd__h274175 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___sfd__h274894 : DEF__theResult___fst_sfd__h274175);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h274972 = DEF__theResult___fst_sfd__h274175;
    break;
  default:
    DEF__theResult___fst_sfd__h274972 = 0llu;
  }
  DEF__theResult___fst_sfd__h274975 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221 ? DEF__theResult___fst_sfd__h274175 : DEF__theResult___fst_sfd__h274972;
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363 = DEF__theResult___fst_exp__h274174;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363 = DEF_out_exp__h274896;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363 = DEF__theResult___exp__h274893;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363 = 0u;
  }
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4365 = DEF__theResult___fst_exp__h274174;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4365 = DEF__theResult___exp__h274893;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4365 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h274971 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4363;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h274971 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4365;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h274971 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4366 ? DEF__theResult___fst_exp__h274174 : DEF__theResult___exp__h274893;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h274971 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 ? DEF__theResult___fst_exp__h274174 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___exp__h274893 : DEF__theResult___fst_exp__h274174);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h274971 = DEF__theResult___fst_exp__h274174;
    break;
  default:
    DEF__theResult___fst_exp__h274971 = 0u;
  }
  DEF__theResult___fst_exp__h274974 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221 ? DEF__theResult___fst_exp__h274174 : DEF__theResult___fst_exp__h274971;
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4248 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4248 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4246 && DEF_iFifo_first__018_BIT_38___d3791;
  }
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4242 = DEF_guard__h264691 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4248;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 ? DEF_iFifo_first__018_BIT_38___d3791 : (DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4242 || (DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4244 || DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4246)) && DEF_iFifo_first__018_BIT_38___d3791;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953;
  }
  DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d4515 = !DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4246;
  switch (DEF_guard__h264691) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4517 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4517 = DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d4515 || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d4517;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4241 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : (!DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4242 && (!DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d4244 && DEF_NOT_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018__ETC___d4515)) || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507;
  }
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3913 = (tUInt8)63u & ((DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? (DEF_iFifo_first__018_BIT_29___d3792 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_28___d3793 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_27___d3794 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_26___d3795 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_25___d3796 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_24___d3797 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_23___d3798 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_22___d3799 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_21___d3800 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_20___d3801 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_19___d3802 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_18___d3803 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_17___d3804 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_16___d3805 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_15___d3806 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_14___d3807 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_13___d3808 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_12___d3809 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_11___d3810 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_10___d3811 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_9___d3812 ? (tUInt8)22u : (DEF_iFifo_first__018_BIT_8___d3813 ? (tUInt8)23u : (DEF_iFifo_first__018_BIT_7___d3814 ? (tUInt8)24u : (tUInt8)57u))))))))))))))))))))))) : (tUInt8)1u) - (tUInt8)1u);
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3914 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3913));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d4263 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3914),
									     12u,
									     (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MIN_ETC___d4262));
  DEF__theResult___snd__h263392 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h242865),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3914));
  DEF__theResult___snd__h284174 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d4263 ? DEF__theResult___snd__h263392 : DEF__theResult___snd__h284192))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h284168 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888 ? DEF_sfd__h242865 : DEF__theResult___snd__h284174;
  DEF__theResult___snd__h284154 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? DEF__theResult___snd__h284168 : DEF__theResult___snd__h263356;
  DEF__theResult___fst_sfd__h284124 = (tUInt64)(DEF__theResult___snd__h284154 >> 5u);
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4376 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h284154 >> 5u));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3915 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3914),
									     12u,
									     896u);
  DEF__theResult___snd__h263369 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3915 ? DEF__theResult___snd__h263392 : 0llu))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h263363 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888 ? DEF_sfd__h242865 : DEF__theResult___snd__h263369;
  DEF__theResult___snd__h263354 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? DEF__theResult___snd__h263363 : DEF__theResult___snd__h263356;
  DEF__theResult___fst_sfd__h263333 = (tUInt64)(DEF__theResult___snd__h263354 >> 5u);
  DEF_sfdin_BIT_5___h263617 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h263354 >> 5u));
  DEF_guard__h274985 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h284154 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h284154))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4290 = DEF_guard__h274985 == (tUInt8)2u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4292 = DEF_guard__h274985 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 = DEF_guard__h274985 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4397 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 || DEF_iFifo_first__018_BIT_38___d3791;
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4294 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4294 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4292 && DEF_iFifo_first__018_BIT_38___d3791;
  }
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4288 = DEF_guard__h274985 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4294;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 ? DEF_iFifo_first__018_BIT_38___d3791 : (DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4288 || (DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4290 || DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4292)) && DEF_iFifo_first__018_BIT_38___d3791;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953;
  }
  DEF_guard__h254209 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h263354 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h263354))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3944 = DEF_guard__h254209 == (tUInt8)2u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3946 = DEF_guard__h254209 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 = DEF_guard__h254209 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4328 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 || DEF_iFifo_first__018_BIT_38___d3791;
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d3948 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d3948 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3946 && DEF_iFifo_first__018_BIT_38___d3791;
  }
  DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3942 = DEF_guard__h254209 == (tUInt8)1u;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d3948;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 ? DEF_iFifo_first__018_BIT_38___d3791 : (DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3942 || (DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3944 || DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3946)) && DEF_iFifo_first__018_BIT_38___d3791;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956 = DEF_iFifo_first__018_BIT_38___d3791;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3953;
  }
  DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4527 = !DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4292;
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4529 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4529 = DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4527 || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4529;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : (!DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4288 && (!DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4290 && DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4527)) || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507;
  }
  DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4498 = !DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3946;
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4500 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4500 = DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4498 || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4500;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : (!DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3942 && (!DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3944 && DEF_NOT_IF_IF_iFifo_first__018_BITS_37_TO_30_781_E_ETC___d4498)) || DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510 = DEF_NOT_iFifo_first__018_BIT_38_791___d4487;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510 = DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126__ETC___d4507;
  }
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3918 = 2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3913));
  DEF__theResult___fst_exp__h284199 = 2047u & (DEF_din_exp__h284079 - DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3918);
  DEF__theResult___fst_exp__h284205 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d4263 ? 0u : DEF__theResult___fst_exp__h284199;
  DEF__theResult___fst_exp__h284208 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? DEF__theResult___fst_exp__h284205 : DEF__theResult___fst_exp__h284160;
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4383 = DEF__theResult___fst_exp__h284208 == 2046u;
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270 = DEF__theResult___fst_exp__h284208 == 2047u;
  DEF_din_inc___2_exp__h285085 = 2047u & (DEF__theResult___fst_exp__h284208 + 1u);
  DEF__theResult___fst_exp__h263394 = 2047u & (897u - DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3918);
  DEF__theResult___fst_exp__h263400 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_AN_ETC___d3888 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_37_TO_30_781_ETC___d3915 ? 0u : DEF__theResult___fst_exp__h263394;
  DEF__theResult___fst_exp__h263403 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? DEF__theResult___fst_exp__h263400 : 897u;
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4314 = DEF__theResult___fst_exp__h263403 == 2046u;
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922 = DEF__theResult___fst_exp__h263403 == 2047u;
  DEF_din_inc___2_exp__h285024 = 2047u & (DEF__theResult___fst_exp__h263403 + 1u);
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4377 = DEF__theResult___fst_exp__h284208 == 0u;
  DEF_sfd__h284227 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4377)) << 52u)) | DEF__theResult___fst_sfd__h284124)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h285307 = (tUInt64)(4503599627370495llu & DEF_sfd__h284227);
  DEF_sfd_BITS_53_TO_52___h284870 = (tUInt8)(DEF_sfd__h284227 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4382 = (tUInt8)(DEF_sfd__h284227 >> 53u);
  DEF__theResult___sfd__h284879 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4382 ? (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4383 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h284227 >> 1u))) : DEF_sfd_BITS_51_TO_0___h285307;
  DEF_out_sfd__h284882 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4376 ? DEF__theResult___sfd__h284879 : DEF__theResult___fst_sfd__h284124;
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466 = DEF__theResult___fst_sfd__h284124;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466 = DEF_out_sfd__h284882;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466 = DEF__theResult___sfd__h284879;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466 = 0llu;
  }
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4468 = DEF__theResult___fst_sfd__h284124;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4468 = DEF__theResult___sfd__h284879;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4468 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h284957 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4466;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h284957 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4468;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h284957 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4397 ? DEF__theResult___fst_sfd__h284124 : DEF__theResult___sfd__h284879;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h284957 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 ? DEF__theResult___fst_sfd__h284124 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___sfd__h284879 : DEF__theResult___fst_sfd__h284124);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h284957 = DEF__theResult___fst_sfd__h284124;
    break;
  default:
    DEF__theResult___fst_sfd__h284957 = 0llu;
  }
  DEF__theResult___fst_sfd__h284960 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270 ? DEF__theResult___fst_sfd__h284124 : DEF__theResult___fst_sfd__h284957;
  DEF__theResult___snd_fst_sfd__h284963 = DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964 ? DEF__theResult___fst_sfd__h274975 : DEF__theResult___fst_sfd__h284960;
  DEF__theResult___exp__h284878 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4382 ? (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4383 ? 2047u : DEF_din_inc___2_exp__h285085) : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4377 && DEF_sfd_BITS_53_TO_52___h284870 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h284208);
  DEF_out_exp__h284881 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4376 ? DEF__theResult___exp__h284878 : DEF__theResult___fst_exp__h284208;
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394 = DEF__theResult___fst_exp__h284208;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394 = DEF_out_exp__h284881;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394 = DEF__theResult___exp__h284878;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394 = 0u;
  }
  switch (DEF_guard__h274985) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4396 = DEF__theResult___fst_exp__h284208;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4396 = DEF__theResult___exp__h284878;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4396 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h284956 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4394;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h284956 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4396;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h284956 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4397 ? DEF__theResult___fst_exp__h284208 : DEF__theResult___exp__h284878;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h284956 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4287 ? DEF__theResult___fst_exp__h284208 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___exp__h284878 : DEF__theResult___fst_exp__h284208);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h284956 = DEF__theResult___fst_exp__h284208;
    break;
  default:
    DEF__theResult___fst_exp__h284956 = 0u;
  }
  DEF__theResult___fst_exp__h284959 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270 ? DEF__theResult___fst_exp__h284208 : DEF__theResult___fst_exp__h284956;
  DEF__theResult___snd_fst_exp__h284962 = DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964 ? DEF__theResult___fst_exp__h274974 : DEF__theResult___fst_exp__h284959;
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4308 = DEF__theResult___fst_exp__h263403 == 0u;
  DEF_sfd__h263421 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4308)) << 52u)) | DEF__theResult___fst_sfd__h263333)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h285247 = (tUInt64)(4503599627370495llu & DEF_sfd__h263421);
  DEF_sfd_BITS_53_TO_52___h264040 = (tUInt8)(DEF_sfd__h263421 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4313 = (tUInt8)(DEF_sfd__h263421 >> 53u);
  DEF__theResult___sfd__h264049 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4313 ? (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4314 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h263421 >> 1u))) : DEF_sfd_BITS_51_TO_0___h285247;
  DEF_out_sfd__h264052 = DEF_sfdin_BIT_5___h263617 ? DEF__theResult___sfd__h264049 : DEF__theResult___fst_sfd__h263333;
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421 = DEF__theResult___fst_sfd__h263333;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421 = DEF_out_sfd__h264052;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421 = DEF__theResult___sfd__h264049;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421 = 0llu;
  }
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4423 = DEF__theResult___fst_sfd__h263333;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4423 = DEF__theResult___sfd__h264049;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4423 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h264127 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4421;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h264127 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4423;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h264127 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4328 ? DEF__theResult___fst_sfd__h263333 : DEF__theResult___sfd__h264049;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h264127 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 ? DEF__theResult___fst_sfd__h263333 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___sfd__h264049 : DEF__theResult___fst_sfd__h263333);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h264127 = DEF__theResult___fst_sfd__h263333;
    break;
  default:
    DEF__theResult___fst_sfd__h264127 = 0llu;
  }
  DEF__theResult___fst_sfd__h264130 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922 ? DEF__theResult___fst_sfd__h263333 : DEF__theResult___fst_sfd__h264127;
  DEF__theResult___snd_fst_sfd__h264133 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841 ? 0llu : DEF__theResult___fst_sfd__h264130;
  DEF__theResult___fst_sfd__h284969 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840 ? DEF__theResult___snd_fst_sfd__h264133 : DEF__theResult___fst_sfd__h247128) : (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963 ? DEF__theResult___snd_fst_sfd__h284963 : DEF__theResult___fst_sfd__h247128);
  DEF__theResult___fst_sfd__h284975 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3789 ? 0llu : DEF__theResult___fst_sfd__h284969;
  DEF__theResult___exp__h264048 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_37_TO__ETC___d4313 ? (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4314 ? 2047u : DEF_din_inc___2_exp__h285024) : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4308 && DEF_sfd_BITS_53_TO_52___h264040 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h263403);
  DEF_out_exp__h264051 = DEF_sfdin_BIT_5___h263617 ? DEF__theResult___exp__h264048 : DEF__theResult___fst_exp__h263403;
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325 = DEF__theResult___fst_exp__h263403;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325 = DEF_out_exp__h264051;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325 = DEF__theResult___exp__h264048;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325 = 0u;
  }
  switch (DEF_guard__h254209) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4327 = DEF__theResult___fst_exp__h263403;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4327 = DEF__theResult___exp__h264048;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4327 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h264126 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4325;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h264126 = DEF_IF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_ETC___d4327;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h264126 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d4328 ? DEF__theResult___fst_exp__h263403 : DEF__theResult___exp__h264048;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h264126 = DEF_IF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0__ETC___d3941 ? DEF__theResult___fst_exp__h263403 : (DEF_iFifo_first__018_BIT_38___d3791 ? DEF__theResult___exp__h264048 : DEF__theResult___fst_exp__h263403);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h264126 = DEF__theResult___fst_exp__h263403;
    break;
  default:
    DEF__theResult___fst_exp__h264126 = 0u;
  }
  DEF__theResult___fst_exp__h264129 = DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922 ? DEF__theResult___fst_exp__h263403 : DEF__theResult___fst_exp__h264126;
  DEF__theResult___snd_fst_exp__h264132 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841 ? 0u : DEF__theResult___fst_exp__h264129;
  DEF__theResult___fst_exp__h284968 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840 ? DEF__theResult___snd_fst_exp__h264132 : DEF__theResult___fst_exp__h247127) : (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963 ? DEF__theResult___snd_fst_exp__h284962 : DEF__theResult___fst_exp__h247127);
  DEF__theResult___fst_exp__h284971 = DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 && DEF_iFifo_first__018_BITS_29_TO_7_783_EQ_0___d3784 ? 0u : DEF__theResult___fst_exp__h284968;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3503 = (tUInt8)63u & ((DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275 ? (tUInt8)0u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3277 ? (tUInt8)1u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3280 ? (tUInt8)2u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3282 ? (tUInt8)3u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3284 ? (tUInt8)4u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3286 ? (tUInt8)5u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3288 ? (tUInt8)6u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3290 ? (tUInt8)7u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3292 ? (tUInt8)8u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3294 ? (tUInt8)9u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3296 ? (tUInt8)10u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3298 ? (tUInt8)11u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3300 ? (tUInt8)12u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3302 ? (tUInt8)13u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3304 ? (tUInt8)14u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3306 ? (tUInt8)15u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3308 ? (tUInt8)16u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3310 ? (tUInt8)17u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3312 ? (tUInt8)18u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3314 ? (tUInt8)19u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3316 ? (tUInt8)20u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3318 ? (tUInt8)21u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3320 ? (tUInt8)22u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3322 ? (tUInt8)23u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3324 ? (tUInt8)24u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3326 ? (tUInt8)25u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3328 ? (tUInt8)26u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3330 ? (tUInt8)27u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3332 ? (tUInt8)28u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3334 ? (tUInt8)29u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3336 ? (tUInt8)30u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3338 ? (tUInt8)31u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3340 ? (tUInt8)32u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3342 ? (tUInt8)33u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3344 ? (tUInt8)34u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3346 ? (tUInt8)35u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3348 ? (tUInt8)36u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3350 ? (tUInt8)37u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3352 ? (tUInt8)38u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3354 ? (tUInt8)39u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3356 ? (tUInt8)40u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3358 ? (tUInt8)41u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3360 ? (tUInt8)42u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3362 ? (tUInt8)43u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3364 ? (tUInt8)44u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3366 ? (tUInt8)45u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3368 ? (tUInt8)46u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3370 ? (tUInt8)47u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3372 ? (tUInt8)48u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3374 ? (tUInt8)49u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3376 ? (tUInt8)50u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3378 ? (tUInt8)51u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3380 ? (tUInt8)52u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3382 ? (tUInt8)53u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3384 ? (tUInt8)54u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3386 ? (tUInt8)55u : (DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3388 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h188196 = 2047u & (0u - (2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3503))));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3504 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3503));
  DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3505 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3504),
									     12u,
									     0u);
  DEF__theResult___snd__h188194 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF__theResult____h178638),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3504));
  DEF__theResult___snd__h188171 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3505 ? DEF__theResult___snd__h188194 : DEF__theResult____h178638))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h188165 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3445 ? DEF__theResult____h178638 : DEF__theResult___snd__h188171;
  DEF__theResult___snd__h188153 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3278 ? DEF__theResult___snd__h188155 : DEF__theResult___snd__h188165;
  DEF_sfdin__h188125 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275 ? DEF__theResult___snd__h188142 : DEF__theResult___snd__h188153;
  DEF__theResult___fst_sfd__h188132 = (tUInt64)(DEF_sfdin__h188125 >> 5u);
  DEF_sfdin_BIT_5___h188419 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h188125 >> 5u));
  DEF__theResult___fst_exp__h188202 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3445 || !DEF__0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__01_ETC___d3505 ? 0u : DEF__theResult___fst_exp__h188196;
  DEF__theResult___fst_exp__h188205 = DEF_NOT_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_1_ETC___d3278 ? 1u : DEF__theResult___fst_exp__h188202;
  DEF__theResult___fst_exp__h188131 = DEF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_167_T_ETC___d3275 ? 2u : DEF__theResult___fst_exp__h188205;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3645 = DEF__theResult___fst_exp__h188131 == 2046u;
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3513 = DEF__theResult___fst_exp__h188131 == 2047u;
  DEF_din_inc___2_exp__h199016 = 2047u & (DEF__theResult___fst_exp__h188131 + 1u);
  DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3639 = DEF__theResult___fst_exp__h188131 == 0u;
  DEF_sfd__h188223 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3639)) << 52u)) | DEF__theResult___fst_sfd__h188132)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h199237 = (tUInt64)(4503599627370495llu & DEF_sfd__h188223);
  DEF_sfd_BITS_53_TO_52___h188842 = (tUInt8)(DEF_sfd__h188223 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d3644 = (tUInt8)(DEF_sfd__h188223 >> 53u);
  DEF__theResult___sfd__h188851 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d3644 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3645 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h188223 >> 1u))) : DEF_sfd_BITS_51_TO_0___h199237;
  DEF_out_sfd__h188854 = DEF_sfdin_BIT_5___h188419 ? DEF__theResult___sfd__h188851 : DEF__theResult___fst_sfd__h188132;
  DEF__theResult___exp__h188850 = DEF__0b0_CONCAT_NOT_IF_IF_3074_MINUS_SEXT_iFifo_fir_ETC___d3644 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3645 ? 2047u : DEF_din_inc___2_exp__h199016) : (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3639 && DEF_sfd_BITS_53_TO_52___h188842 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h188131);
  DEF_out_exp__h188853 = DEF_sfdin_BIT_5___h188419 ? DEF__theResult___exp__h188850 : DEF__theResult___fst_exp__h188131;
  DEF_guard__h178648 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h188125 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF_sfdin__h188125))) << 52u)) == 0llu));
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3538 = DEF_guard__h178648 == (tUInt8)3u;
  switch (DEF_guard__h178648) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741 = DEF__theResult___fst_sfd__h188132;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741 = DEF_out_sfd__h188854;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741 = DEF__theResult___sfd__h188851;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741 = 0llu;
  }
  switch (DEF_guard__h178648) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3743 = DEF__theResult___fst_sfd__h188132;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3743 = DEF__theResult___sfd__h188851;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3743 = 0llu;
  }
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533 = DEF_guard__h178648 == (tUInt8)0u;
  DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3659 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533 || DEF_iFifo_first__018_BIT_168___d3071;
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h188929 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3741;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h188929 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3743;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h188929 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3659 ? DEF__theResult___fst_sfd__h188132 : DEF__theResult___sfd__h188851;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h188929 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533 ? DEF__theResult___fst_sfd__h188132 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___sfd__h188851 : DEF__theResult___fst_sfd__h188132);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h188929 = DEF__theResult___fst_sfd__h188132;
    break;
  default:
    DEF__theResult___fst_sfd__h188929 = 0llu;
  }
  DEF__theResult___fst_sfd__h188932 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3513 ? DEF__theResult___fst_sfd__h188132 : DEF__theResult___fst_sfd__h188929;
  switch (DEF_guard__h178648) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656 = DEF__theResult___fst_exp__h188131;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656 = DEF_out_exp__h188853;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656 = DEF__theResult___exp__h188850;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656 = 0u;
  }
  switch (DEF_guard__h178648) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3658 = DEF__theResult___fst_exp__h188131;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3658 = DEF__theResult___exp__h188850;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3658 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h188928 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3656;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h188928 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3658;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h188928 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3659 ? DEF__theResult___fst_exp__h188131 : DEF__theResult___exp__h188850;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h188928 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533 ? DEF__theResult___fst_exp__h188131 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___exp__h188850 : DEF__theResult___fst_exp__h188131);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h188928 = DEF__theResult___fst_exp__h188131;
    break;
  default:
    DEF__theResult___fst_exp__h188928 = 0u;
  }
  DEF__theResult___fst_exp__h188931 = DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3513 ? DEF__theResult___fst_exp__h188131 : DEF__theResult___fst_exp__h188928;
  switch (DEF_guard__h178648) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3540 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3540 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3538 && DEF_iFifo_first__018_BIT_168___d3071;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546 = DEF_IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_B_ETC___d3540;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546 = DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3533 ? DEF_iFifo_first__018_BIT_168___d3071 : (DEF_guard__h178648 == (tUInt8)1u || (DEF_guard__h178648 == (tUInt8)2u || DEF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_ETC___d3538)) && DEF_iFifo_first__018_BIT_168___d3071;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243;
  }
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3202 = (tUInt8)63u & ((DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? (DEF_iFifo_first__018_BIT_159___d3072 ? (tUInt8)2u : (DEF_iFifo_first__018_BIT_158___d3073 ? (tUInt8)3u : (DEF_iFifo_first__018_BIT_157___d3074 ? (tUInt8)4u : (DEF_iFifo_first__018_BIT_156___d3075 ? (tUInt8)5u : (DEF_iFifo_first__018_BIT_155___d3076 ? (tUInt8)6u : (DEF_iFifo_first__018_BIT_154___d3077 ? (tUInt8)7u : (DEF_iFifo_first__018_BIT_153___d3078 ? (tUInt8)8u : (DEF_iFifo_first__018_BIT_152___d3079 ? (tUInt8)9u : (DEF_iFifo_first__018_BIT_151___d3080 ? (tUInt8)10u : (DEF_iFifo_first__018_BIT_150___d3081 ? (tUInt8)11u : (DEF_iFifo_first__018_BIT_149___d3082 ? (tUInt8)12u : (DEF_iFifo_first__018_BIT_148___d3083 ? (tUInt8)13u : (DEF_iFifo_first__018_BIT_147___d3084 ? (tUInt8)14u : (DEF_iFifo_first__018_BIT_146___d3085 ? (tUInt8)15u : (DEF_iFifo_first__018_BIT_145___d3086 ? (tUInt8)16u : (DEF_iFifo_first__018_BIT_144___d3087 ? (tUInt8)17u : (DEF_iFifo_first__018_BIT_143___d3088 ? (tUInt8)18u : (DEF_iFifo_first__018_BIT_142___d3089 ? (tUInt8)19u : (DEF_iFifo_first__018_BIT_141___d3090 ? (tUInt8)20u : (DEF_iFifo_first__018_BIT_140___d3091 ? (tUInt8)21u : (DEF_iFifo_first__018_BIT_139___d3092 ? (tUInt8)22u : (DEF_iFifo_first__018_BIT_138___d3093 ? (tUInt8)23u : (DEF_iFifo_first__018_BIT_137___d3094 ? (tUInt8)24u : (tUInt8)57u))))))))))))))))))))))) : (tUInt8)1u) - (tUInt8)1u);
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3203 = 4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3202));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3555 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3203),
									     12u,
									     (tUInt32)(DEF_IF_SEXT_iFifo_first__018_BITS_167_TO_160_061_M_ETC___d3554));
  DEF__theResult___snd__h177349 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h156820),
					       12u,
					       (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3203));
  DEF__theResult___snd__h198131 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3555 ? DEF__theResult___snd__h177349 : DEF__theResult___snd__h198149))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h198125 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177 ? DEF_sfd__h156820 : DEF__theResult___snd__h198131;
  DEF__theResult___snd__h198111 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? DEF__theResult___snd__h198125 : DEF__theResult___snd__h177313;
  DEF__theResult___fst_sfd__h198081 = (tUInt64)(DEF__theResult___snd__h198111 >> 5u);
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3669 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h198111 >> 5u));
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3204 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3203),
									     12u,
									     896u);
  DEF__theResult___snd__h177326 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3204 ? DEF__theResult___snd__h177349 : 0llu))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h177320 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177 ? DEF_sfd__h156820 : DEF__theResult___snd__h177326;
  DEF__theResult___snd__h177311 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? DEF__theResult___snd__h177320 : DEF__theResult___snd__h177313;
  DEF__theResult___fst_sfd__h177290 = (tUInt64)(DEF__theResult___snd__h177311 >> 5u);
  DEF_sfdin_BIT_5___h177574 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h177311 >> 5u));
  DEF_guard__h188942 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h198111 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h198111))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3584 = DEF_guard__h188942 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579 = DEF_guard__h188942 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3690 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579 || DEF_iFifo_first__018_BIT_168___d3071;
  switch (DEF_guard__h188942) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3586 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3586 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3584 && DEF_iFifo_first__018_BIT_168___d3071;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3586;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579 ? DEF_iFifo_first__018_BIT_168___d3071 : (DEF_guard__h188942 == (tUInt8)1u || (DEF_guard__h188942 == (tUInt8)2u || DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3584)) && DEF_iFifo_first__018_BIT_168___d3071;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243;
  }
  DEF_guard__h168166 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h177311 >> 4u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & (((tUInt64)((tUInt8)((tUInt8)15u & DEF__theResult___snd__h177311))) << 52u)) == 0llu));
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3235 = DEF_guard__h168166 == (tUInt8)3u;
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230 = DEF_guard__h168166 == (tUInt8)0u;
  DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3620 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230 || DEF_iFifo_first__018_BIT_168___d3071;
  switch (DEF_guard__h168166) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3237 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3237 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3235 && DEF_iFifo_first__018_BIT_168___d3071;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3237;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230 ? DEF_iFifo_first__018_BIT_168___d3071 : (DEF_guard__h168166 == (tUInt8)1u || (DEF_guard__h168166 == (tUInt8)2u || DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3235)) && DEF_iFifo_first__018_BIT_168___d3071;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246 = DEF_iFifo_first__018_BIT_168___d3071;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246 = DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_4_126_AND__ETC___d3243;
  }
  DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3207 = 2047u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3202));
  DEF__theResult___fst_exp__h198156 = 2047u & (DEF_din_exp__h198036 - DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3207);
  DEF__theResult___fst_exp__h198162 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3555 ? 0u : DEF__theResult___fst_exp__h198156;
  DEF__theResult___fst_exp__h198165 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? DEF__theResult___fst_exp__h198162 : DEF__theResult___fst_exp__h198117;
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3676 = DEF__theResult___fst_exp__h198165 == 2046u;
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3562 = DEF__theResult___fst_exp__h198165 == 2047u;
  DEF_din_inc___2_exp__h199042 = 2047u & (DEF__theResult___fst_exp__h198165 + 1u);
  DEF__theResult___fst_exp__h177351 = 2047u & (897u - DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3207);
  DEF__theResult___fst_exp__h177357 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_067__ETC___d3177 || !DEF__0_CONCAT_IF_iFifo_first__018_BITS_167_TO_160_0_ETC___d3204 ? 0u : DEF__theResult___fst_exp__h177351;
  DEF__theResult___fst_exp__h177360 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? DEF__theResult___fst_exp__h177357 : 897u;
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3606 = DEF__theResult___fst_exp__h177360 == 2046u;
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3211 = DEF__theResult___fst_exp__h177360 == 2047u;
  DEF_din_inc___2_exp__h198981 = 2047u & (DEF__theResult___fst_exp__h177360 + 1u);
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3670 = DEF__theResult___fst_exp__h198165 == 0u;
  DEF_sfd__h198184 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3670)) << 52u)) | DEF__theResult___fst_sfd__h198081)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h199264 = (tUInt64)(4503599627370495llu & DEF_sfd__h198184);
  DEF_sfd_BITS_53_TO_52___h198827 = (tUInt8)(DEF_sfd__h198184 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3675 = (tUInt8)(DEF_sfd__h198184 >> 53u);
  DEF__theResult___sfd__h198836 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3675 ? (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3676 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h198184 >> 1u))) : DEF_sfd_BITS_51_TO_0___h199264;
  DEF_out_sfd__h198839 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3669 ? DEF__theResult___sfd__h198836 : DEF__theResult___fst_sfd__h198081;
  switch (DEF_guard__h188942) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760 = DEF__theResult___fst_sfd__h198081;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760 = DEF_out_sfd__h198839;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760 = DEF__theResult___sfd__h198836;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760 = 0llu;
  }
  switch (DEF_guard__h188942) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3762 = DEF__theResult___fst_sfd__h198081;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3762 = DEF__theResult___sfd__h198836;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3762 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h198914 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3760;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h198914 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3762;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h198914 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3690 ? DEF__theResult___fst_sfd__h198081 : DEF__theResult___sfd__h198836;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h198914 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579 ? DEF__theResult___fst_sfd__h198081 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___sfd__h198836 : DEF__theResult___fst_sfd__h198081);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h198914 = DEF__theResult___fst_sfd__h198081;
    break;
  default:
    DEF__theResult___fst_sfd__h198914 = 0llu;
  }
  DEF__theResult___fst_sfd__h198917 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3562 ? DEF__theResult___fst_sfd__h198081 : DEF__theResult___fst_sfd__h198914;
  DEF__theResult___snd_fst_sfd__h198920 = DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3256 ? DEF__theResult___fst_sfd__h188932 : DEF__theResult___fst_sfd__h198917;
  DEF__theResult___exp__h198835 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3675 ? (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3676 ? 2047u : DEF_din_inc___2_exp__h199042) : (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3670 && DEF_sfd_BITS_53_TO_52___h198827 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h198165);
  DEF_out_exp__h198838 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3669 ? DEF__theResult___exp__h198835 : DEF__theResult___fst_exp__h198165;
  switch (DEF_guard__h188942) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687 = DEF__theResult___fst_exp__h198165;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687 = DEF_out_exp__h198838;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687 = DEF__theResult___exp__h198835;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687 = 0u;
  }
  switch (DEF_guard__h188942) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3689 = DEF__theResult___fst_exp__h198165;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3689 = DEF__theResult___exp__h198835;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3689 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h198913 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3687;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h198913 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3689;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h198913 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3690 ? DEF__theResult___fst_exp__h198165 : DEF__theResult___exp__h198835;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h198913 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3579 ? DEF__theResult___fst_exp__h198165 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___exp__h198835 : DEF__theResult___fst_exp__h198165);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h198913 = DEF__theResult___fst_exp__h198165;
    break;
  default:
    DEF__theResult___fst_exp__h198913 = 0u;
  }
  DEF__theResult___fst_exp__h198916 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3562 ? DEF__theResult___fst_exp__h198165 : DEF__theResult___fst_exp__h198913;
  DEF__theResult___snd_fst_exp__h198919 = DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3256 ? DEF__theResult___fst_exp__h188931 : DEF__theResult___fst_exp__h198916;
  DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3600 = DEF__theResult___fst_exp__h177360 == 0u;
  DEF_sfd__h177378 = 18014398509481983llu & ((18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(!DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3600)) << 52u)) | DEF__theResult___fst_sfd__h177290)) + 1llu);
  DEF_sfd_BITS_51_TO_0___h199204 = (tUInt64)(4503599627370495llu & DEF_sfd__h177378);
  DEF_sfd_BITS_53_TO_52___h177997 = (tUInt8)(DEF_sfd__h177378 >> 52u);
  DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3605 = (tUInt8)(DEF_sfd__h177378 >> 53u);
  DEF__theResult___sfd__h178006 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3605 ? (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3606 ? 0llu : (tUInt64)(4503599627370495llu & (DEF_sfd__h177378 >> 1u))) : DEF_sfd_BITS_51_TO_0___h199204;
  DEF_out_sfd__h178009 = DEF_sfdin_BIT_5___h177574 ? DEF__theResult___sfd__h178006 : DEF__theResult___fst_sfd__h177290;
  switch (DEF_guard__h168166) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714 = DEF__theResult___fst_sfd__h177290;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714 = DEF_out_sfd__h178009;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714 = DEF__theResult___sfd__h178006;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714 = 0llu;
  }
  switch (DEF_guard__h168166) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3716 = DEF__theResult___fst_sfd__h177290;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3716 = DEF__theResult___sfd__h178006;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3716 = 0llu;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h178084 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3714;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h178084 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3716;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h178084 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3620 ? DEF__theResult___fst_sfd__h177290 : DEF__theResult___sfd__h178006;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h178084 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230 ? DEF__theResult___fst_sfd__h177290 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___sfd__h178006 : DEF__theResult___fst_sfd__h177290);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h178084 = DEF__theResult___fst_sfd__h177290;
    break;
  default:
    DEF__theResult___fst_sfd__h178084 = 0llu;
  }
  DEF__theResult___fst_sfd__h178087 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3211 ? DEF__theResult___fst_sfd__h177290 : DEF__theResult___fst_sfd__h178084;
  DEF__theResult___snd_fst_sfd__h178090 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3121 ? 0llu : DEF__theResult___fst_sfd__h178087;
  DEF__theResult___fst_sfd__h198926 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3120 ? DEF__theResult___snd_fst_sfd__h178090 : DEF__theResult___fst_sfd__h161083) : (DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3255 ? DEF__theResult___snd_fst_sfd__h198920 : DEF__theResult___fst_sfd__h161083);
  DEF__theResult___fst_sfd__h198932 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3069 ? 0llu : DEF__theResult___fst_sfd__h198926;
  DEF__theResult___exp__h178005 = DEF__0b0_CONCAT_NOT_IF_iFifo_first__018_BITS_167_TO_ETC___d3605 ? (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3606 ? 2047u : DEF_din_inc___2_exp__h198981) : (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3600 && DEF_sfd_BITS_53_TO_52___h177997 == (tUInt8)1u ? 1u : DEF__theResult___fst_exp__h177360);
  DEF_out_exp__h178008 = DEF_sfdin_BIT_5___h177574 ? DEF__theResult___exp__h178005 : DEF__theResult___fst_exp__h177360;
  switch (DEF_guard__h168166) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617 = DEF__theResult___fst_exp__h177360;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617 = DEF_out_exp__h178008;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617 = DEF__theResult___exp__h178005;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617 = 0u;
  }
  switch (DEF_guard__h168166) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3619 = DEF__theResult___fst_exp__h177360;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3619 = DEF__theResult___exp__h178005;
    break;
  default:
    DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3619 = 0u;
  }
  switch (DEF_iFifo_first__018_BITS_6_TO_4___d3049) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h178083 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3617;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h178083 = DEF_IF_IF_IF_iFifo_first__018_BITS_167_TO_160_061__ETC___d3619;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h178083 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3620 ? DEF__theResult___fst_exp__h177360 : DEF__theResult___exp__h178005;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h178083 = DEF_IF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ__ETC___d3230 ? DEF__theResult___fst_exp__h177360 : (DEF_iFifo_first__018_BIT_168___d3071 ? DEF__theResult___exp__h178005 : DEF__theResult___fst_exp__h177360);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h178083 = DEF__theResult___fst_exp__h177360;
    break;
  default:
    DEF__theResult___fst_exp__h178083 = 0u;
  }
  DEF__theResult___fst_exp__h178086 = DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3211 ? DEF__theResult___fst_exp__h177360 : DEF__theResult___fst_exp__h178083;
  DEF__theResult___snd_fst_exp__h178089 = DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3121 ? 0u : DEF__theResult___fst_exp__h178086;
  DEF__theResult___fst_exp__h198925 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3120 ? DEF__theResult___snd_fst_exp__h178089 : DEF__theResult___fst_exp__h161082) : (DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3255 ? DEF__theResult___snd_fst_exp__h198919 : DEF__theResult___fst_exp__h161082);
  DEF__theResult___fst_exp__h198928 = DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 && DEF_iFifo_first__018_BITS_159_TO_137_063_EQ_0___d3064 ? 0u : DEF__theResult___fst_exp__h198925;
  DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779 = DEF_iFifo_first__018_BIT_201___d3046 ? ((((tUInt64)(DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3066 || DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3069 ? DEF_iFifo_first__018_BIT_168___d3071 : (DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_0___d3067 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3120 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_15_ETC___d3121 ? DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_OR_i_ETC___d3130 && DEF_iFifo_first__018_BIT_168___d3071 : (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3211 ? DEF_iFifo_first__018_BIT_168___d3071 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3246)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3251) : (DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3255 ? (DEF_SEXT_iFifo_first__018_BITS_167_TO_160_061_MINU_ETC___d3256 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_16_ETC___d3513 ? DEF_iFifo_first__018_BIT_168___d3071 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3546) : (DEF_IF_iFifo_first__018_BITS_167_TO_160_061_EQ_0_0_ETC___d3562 ? DEF_iFifo_first__018_BIT_168___d3071 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3592)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3251)))) << 63u) | (((tUInt64)(DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255___d3062 ? 2047u : DEF__theResult___fst_exp__h198928)) << 52u)) | (DEF_iFifo_first__018_BITS_167_TO_160_061_EQ_255_06_ETC___d3066 ? DEF__theResult___snd_fst_sfd__h156770 : DEF__theResult___fst_sfd__h198932) : primExtract64(64u,
																																																																																																																																																																																																															 202u,
																																																																																																																																																																																																															 DEF_iFifo_first____d3018,
																																																																																																																																																																																																															 32u,
																																																																																																																																																																																																															 200u,
																																																																																																																																																																																																															 32u,
																																																																																																																																																																																																															 137u);
  DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321.set_bits_in_word((tUInt8)(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779 >> 61u),
										  2u,
										  0u,
										  3u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779 >> 29u),
												     1u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779)) << 3u) | (tUInt32)(DEF_iFifo_first__018_BITS_6_TO_4___d3049),
															0u);
  DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_255__ETC___d5257 = 9223372036854775807llu & ((((tUInt64)(DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255___d4556 ? 2047u : DEF__theResult___fst_exp__h241799)) << 52u) | (DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4560 ? DEF__theResult___snd_fst_sfd__h199643 : DEF__theResult___fst_sfd__h241803));
  DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260 = DEF_iFifo_first__018_BIT_136___d4554 ? (((tUInt64)(DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4564 ? DEF_iFifo_first__018_BIT_103___d4565 : (DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615 ? DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_OR_i_ETC___d3130 && DEF_iFifo_first__018_BIT_103___d4565 : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696 ? DEF_iFifo_first__018_BIT_103___d4565 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4730)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4733) : (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737 ? (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995 ? DEF_iFifo_first__018_BIT_103___d4565 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5028) : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044 ? DEF_iFifo_first__018_BIT_103___d4565 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5074)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4733)))) << 63u) | DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_255__ETC___d5257 : primExtract64(64u,
																																																																																																																																																																													  202u,
																																																																																																																																																																													  DEF_iFifo_first____d3018,
																																																																																																																																																																													  32u,
																																																																																																																																																																													  135u,
																																																																																																																																																																													  32u,
																																																																																																																																																																													  72u);
  switch (DEF_iFifo_first__018_BITS_3_TO_0___d3019) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317 = 4607182418800017408llu;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317 = DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260;
  }
  switch (DEF_iFifo_first__018_BITS_3_TO_0___d3019) {
  case (tUInt8)0u:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316 = DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260;
    break;
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316 = DEF_iFifo_first__018_BIT_136___d4554 ? (((tUInt64)(DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_255_556_ETC___d4564 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : (DEF_iFifo_first__018_BITS_102_TO_95_555_EQ_0___d4561 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4614 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_94_ETC___d4615 ? DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122__ETC___d4496 || DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d4696 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5275)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d5278) : (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4737 ? (DEF_SEXT_iFifo_first__018_BITS_102_TO_95_555_MINUS_ETC___d4738 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_10_ETC___d4995 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5290) : (DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_0_56_ETC___d5044 ? DEF_NOT_iFifo_first__018_BIT_103_565___d5261 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d5302)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d5278)))) << 63u) | DEF_IF_iFifo_first__018_BITS_102_TO_95_555_EQ_255__ETC___d5257 : (((tUInt64)(DEF_iFifo_first__018_BIT_136___d4554 || !DEF_iFifo_first____d3018.get_bits_in_word8(4u,
																																																																																																																																																																																												      7u,
																																																																																																																																																																																												      1u))) << 63u) | primExtract64(63u,
																																																																																																																																																																																																    202u,
																																																																																																																																																																																																    DEF_iFifo_first____d3018,
																																																																																																																																																																																																    32u,
																																																																																																																																																																																																    134u,
																																																																																																																																																																																																    32u,
																																																																																																																																																																																																    72u);
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779;
  }
  DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318.set_bits_in_word((tUInt8)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317 >> 61u),
										  2u,
										  0u,
										  3u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317 >> 29u),
												     1u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5317)) << 3u) | (tUInt32)(DEF_iFifo_first__018_BITS_6_TO_4___d3049),
															0u);
  DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320.set_bits_in_word((tUInt8)(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779 >> 61u),
										  4u,
										  0u,
										  3u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779 >> 29u),
												     3u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779)) << 3u) | (tUInt32)((tUInt8)(DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260 >> 61u)),
															2u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260 >> 29u),
																	   1u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BIT_136_554_THEN_IF_iFifo__ETC___d5260)) << 3u) | (tUInt32)(DEF_iFifo_first__018_BITS_6_TO_4___d3049),
																			      0u);
  DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_7_ETC___d4483 = 9223372036854775807llu & ((((tUInt64)(DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255___d3782 ? 2047u : DEF__theResult___fst_exp__h284971)) << 52u) | (DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3786 ? DEF__theResult___snd_fst_sfd__h242815 : DEF__theResult___fst_sfd__h284975));
  DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4486 = DEF_iFifo_first__018_BIT_71___d3780 ? (((tUInt64)(DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3790 ? DEF_iFifo_first__018_BIT_38___d3791 : (DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841 ? DEF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_OR_i_ETC___d3130 && DEF_iFifo_first__018_BIT_38___d3791 : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922 ? DEF_iFifo_first__018_BIT_38___d3791 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d3956)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3959) : (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963 ? (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221 ? DEF_iFifo_first__018_BIT_38___d3791 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4254) : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270 ? DEF_iFifo_first__018_BIT_38___d3791 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4300)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d3959)))) << 63u) | DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_7_ETC___d4483 : primExtract64(64u,
																																																																																																																																																																												   202u,
																																																																																																																																																																												   DEF_iFifo_first____d3018,
																																																																																																																																																																												   32u,
																																																																																																																																																																												   70u,
																																																																																																																																																																												   32u,
																																																																																																																																																																												   7u);
  DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4549 = DEF_iFifo_first__018_BIT_71___d3780 ? (((tUInt64)(DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_782__ETC___d3790 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : (DEF_iFifo_first__018_BITS_37_TO_30_781_EQ_0___d3787 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3840 ? (DEF__3970_MINUS_0_CONCAT_IF_iFifo_first__018_BIT_29_ETC___d3841 ? DEF_NOT_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122__ETC___d4496 || DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d3922 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4510)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4513) : (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3963 ? (DEF_SEXT_iFifo_first__018_BITS_37_TO_30_781_MINUS__ETC___d3964 ? (DEF_IF_IF_3074_MINUS_SEXT_iFifo_first__018_BITS_37_ETC___d4221 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4525) : (DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_0_787_ETC___d4270 ? DEF_NOT_iFifo_first__018_BIT_38_791___d4487 : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_T_ETC___d4537)) : DEF_IF_iFifo_first__018_BITS_6_TO_4_049_EQ_0_122_O_ETC___d4513)))) << 63u) | DEF_IF_iFifo_first__018_BITS_37_TO_30_781_EQ_255_7_ETC___d4483 : (((tUInt64)(DEF_iFifo_first__018_BIT_71___d3780 || !DEF_iFifo_first____d3018.get_bits_in_word8(2u,
																																																																																																																																																																																											    6u,
																																																																																																																																																																																											    1u))) << 63u) | primExtract64(63u,
																																																																																																																																																																																															  202u,
																																																																																																																																																																																															  DEF_iFifo_first____d3018,
																																																																																																																																																																																															  32u,
																																																																																																																																																																																															  69u,
																																																																																																																																																																																															  32u,
																																																																																																																																																																																															  7u);
  switch (DEF_iFifo_first__018_BITS_3_TO_0___d3019) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d3779;
    break;
  case (tUInt8)5u:
  case (tUInt8)7u:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553 = DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4486;
    break;
  default:
    DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553 = DEF_IF_iFifo_first__018_BIT_71_780_THEN_IF_iFifo_f_ETC___d4549;
  }
  DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319.set_bits_in_word((tUInt8)15u & ((!DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_2___d3022 << 3u) | (tUInt8)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553 >> 61u)),
										  6u,
										  0u,
										  4u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553 >> 29u),
												     5u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d4553)) << 3u) | (tUInt32)((tUInt8)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316 >> 61u)),
															4u).set_whole_word((tUInt32)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316 >> 29u),
																	   3u).set_whole_word((((tUInt32)(536870911u & DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_T_ETC___d5316)) << 3u) | (tUInt32)(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318.get_bits_in_word8(2u,
																																											    0u,
																																											    3u)),
																			      2u).set_whole_word(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318.get_whole_word(0u),
																								    0u);
  INST_iFifo.METH_deq();
  INST_isDoubleFifo.METH_enq(DEF_NOT_iFifo_first__018_BIT_201_046___d3047);
  INST_isNegateFifo.METH_enq(DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_7_032_OR_i_ETC___d3048);
  INST_rmdFifo.METH_enq(DEF_iFifo_first__018_BITS_6_TO_4___d3049);
  if (DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_OR_i_ETC___d3058)
    INST_fpu_madd_fOperand_S0.METH_enq(DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319);
  if (DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_3___d3026)
    INST_fpu_div_fOperands_S0.METH_enq(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320);
  if (DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_4___d3028)
    INST_fpu_sqr_fOperand_S0.METH_enq(DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321);
}

void MOD_mkFPU::RL_getResFromPipe()
{
  DEF_fpu_madd_fResult_S9_first____d5323 = INST_fpu_madd_fResult_S9.METH_first();
  INST_fpu_madd_fResult_S9.METH_deq();
  INST_resWire.METH_wset(DEF_fpu_madd_fResult_S9_first____d5323);
}

void MOD_mkFPU::RL_getResFromPipe_1()
{
  DEF_fpu_div_fResult_S5_first____d5325 = INST_fpu_div_fResult_S5.METH_first();
  INST_fpu_div_fResult_S5.METH_deq();
  INST_resWire.METH_wset(DEF_fpu_div_fResult_S5_first____d5325);
}

void MOD_mkFPU::RL_getResFromPipe_2()
{
  DEF_fpu_sqr_fResult_S5_first____d5327 = INST_fpu_sqr_fResult_S5.METH_first();
  INST_fpu_sqr_fResult_S5.METH_deq();
  INST_resWire.METH_wset(DEF_fpu_sqr_fResult_S5_first____d5327);
}

void MOD_mkFPU::RL_passResult()
{
  tUInt8 DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5699;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5914;
  tUInt8 DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6210;
  tUInt8 DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5919;
  tUInt32 DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5700;
  tUInt32 DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5915;
  tUInt32 DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6211;
  tUInt32 DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5463;
  tUInt32 DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963;
  tUInt8 DEF_guard__h316509;
  tUInt8 DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5472;
  tUInt8 DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5983;
  tUInt8 DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d6598;
  tUInt8 DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6611;
  tUInt8 DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6627;
  tUInt8 DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6678;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354___d5466;
  tUInt8 DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d5737;
  tUInt8 DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d5945;
  tUInt8 DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6246;
  tUInt8 DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6295;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_56_TO_5_350_EQ_0_351___d5352;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6592;
  tUInt8 DEF_NOT_SEXT_resWire_wget__342_BITS_67_TO_57_348_M_ETC___d6662;
  tUInt8 DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5732;
  tUInt8 DEF_guard__h295786;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5940;
  tUInt8 DEF_guard__h305748;
  tUInt8 DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6241;
  tUInt8 DEF_guard__h315911;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6290;
  tUInt8 DEF_guard__h326002;
  tUInt8 DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6390;
  tUInt8 DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6460;
  tUInt8 DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351;
  tUInt64 DEF_value__h296396;
  tUInt64 DEF_x__h316611;
  tUInt8 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d5739;
  tUInt8 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6312;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6323;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d5947;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955;
  tUInt8 DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  tUInt8 DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  tUInt8 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6335;
  tUInt8 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6248;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6344;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6297;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332;
  tUInt8 DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960;
  tUInt8 DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349;
  tUInt8 DEF_exp__h335881;
  tUInt8 DEF__theResult___fst_exp__h305214;
  tUInt8 DEF__theResult___fst_exp__h305205;
  tUInt8 DEF__theResult___fst_exp__h305211;
  tUInt8 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6378;
  tUInt8 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376;
  tUInt8 DEF__theResult___fst_exp__h305734;
  tUInt8 DEF__theResult___fst_exp__h315020;
  tUInt8 DEF__theResult___fst_exp__h315026;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6409;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407;
  tUInt8 DEF__theResult___fst_exp__h315549;
  tUInt8 DEF__theResult___fst_exp__h315552;
  tUInt8 DEF__theResult___fst_exp__h305737;
  tUInt8 DEF__theResult___snd_fst_exp__h315555;
  tUInt8 DEF__theResult___fst_exp__h325459;
  tUInt8 DEF__theResult___fst_exp__h325465;
  tUInt8 DEF__theResult___fst_exp__h325468;
  tUInt8 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6448;
  tUInt8 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446;
  tUInt8 DEF__theResult___fst_exp__h325988;
  tUInt8 DEF__theResult___fst_exp__h335264;
  tUInt8 DEF__theResult___fst_exp__h335303;
  tUInt8 DEF__theResult___fst_exp__h335309;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6479;
  tUInt8 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477;
  tUInt8 DEF__theResult___fst_exp__h335857;
  tUInt8 DEF__theResult___fst_exp__h335860;
  tUInt8 DEF__theResult___fst_exp__h325991;
  tUInt8 DEF__theResult___fst_exp__h295758;
  tUInt8 DEF__theResult___snd_fst_exp__h335863;
  tUInt8 DEF_din_inc___2_exp__h335898;
  tUInt8 DEF_out_exp__h305659;
  tUInt8 DEF__theResult___exp__h305656;
  tUInt8 DEF__theResult___fst_exp__h305140;
  tUInt8 DEF_din_inc___2_exp__h335924;
  tUInt8 DEF_out_exp__h315474;
  tUInt8 DEF__theResult___exp__h315471;
  tUInt8 DEF__theResult___fst_exp__h315029;
  tUInt8 DEF_din_inc___2_exp__h335959;
  tUInt8 DEF_out_exp__h325913;
  tUInt8 DEF__theResult___exp__h325910;
  tUInt8 DEF__theResult___fst_exp__h325394;
  tUInt8 DEF_din_inc___2_exp__h335985;
  tUInt8 DEF_out_exp__h335782;
  tUInt8 DEF__theResult___exp__h335779;
  tUInt8 DEF__theResult___fst_exp__h335312;
  tUInt8 DEF__theResult___fst_exp__h335869;
  tUInt8 DEF__theResult___fst_exp__h335872;
  tUInt8 DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d6260;
  tUInt32 DEF_sfd__h335882;
  tUInt8 DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731;
  tUInt8 DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5736;
  tUInt8 DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5734;
  tUInt8 DEF_rmdFifo_first__710_EQ_4___d5750;
  tUInt32 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6507;
  tUInt32 DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505;
  tUInt32 DEF__theResult___fst_sfd__h305735;
  tUInt8 DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939;
  tUInt32 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6526;
  tUInt32 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5944;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5942;
  tUInt32 DEF__theResult___fst_sfd__h315550;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923;
  tUInt32 DEF__theResult___fst_sfd__h315553;
  tUInt32 DEF__theResult___fst_sfd__h305738;
  tUInt8 DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465;
  tUInt32 DEF__theResult___snd_fst_sfd__h315556;
  tUInt8 DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240;
  tUInt32 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6553;
  tUInt32 DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551;
  tUInt8 DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6245;
  tUInt8 DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6243;
  tUInt32 DEF__theResult___fst_sfd__h325989;
  tUInt8 DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289;
  tUInt32 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6572;
  tUInt32 DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6294;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6292;
  tUInt32 DEF__theResult___fst_sfd__h335858;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272;
  tUInt32 DEF__theResult___fst_sfd__h335861;
  tUInt32 DEF__theResult___fst_sfd__h325992;
  tUInt8 DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965;
  tUInt32 DEF__theResult___fst_sfd__h295759;
  tUInt32 DEF__theResult___snd_fst_sfd__h335864;
  tUInt8 DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964;
  tUInt32 DEF__theResult___fst_sfd__h335870;
  tUInt32 DEF__theResult___fst_sfd__h335876;
  tUInt8 DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6365;
  tUInt32 DEF_out_sfd__h305660;
  tUInt32 DEF__theResult___sfd__h305657;
  tUInt8 DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d6379;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6396;
  tUInt32 DEF_out_sfd__h315475;
  tUInt32 DEF__theResult___sfd__h315472;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6410;
  tUInt8 DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6435;
  tUInt32 DEF_out_sfd__h325914;
  tUInt32 DEF__theResult___sfd__h325911;
  tUInt8 DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6449;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6466;
  tUInt32 DEF_out_sfd__h335783;
  tUInt32 DEF__theResult___sfd__h335780;
  tUInt8 DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6480;
  tUInt32 DEF__theResult___snd_fst_sfd__h286979;
  tUInt64 DEF__theResult___snd__h314982;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354;
  tUInt64 DEF__theResult___snd__h305151;
  tUInt64 DEF__theResult___snd__h305203;
  tUInt8 DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5701;
  tUInt64 DEF__theResult___snd__h305180;
  tUInt8 DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5641;
  tUInt64 DEF__theResult___snd__h305174;
  tUInt64 DEF__theResult___snd__h305164;
  tUInt8 DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5474;
  tUInt64 DEF__theResult___snd__h305162;
  tUInt8 DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5916;
  tUInt64 DEF__theResult___snd__h314995;
  tUInt64 DEF__theResult___snd__h314989;
  tUInt64 DEF__theResult___snd__h335278;
  tUInt64 DEF_sfd__h287029;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860;
  tUInt64 DEF__theResult___snd__h335272;
  tUInt64 DEF_result__h316514;
  tUInt64 DEF__theResult___snd__h325405;
  tUInt64 DEF__theResult___snd__h325457;
  tUInt8 DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6212;
  tUInt64 DEF__theResult___snd__h325434;
  tUInt8 DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d6152;
  tUInt64 DEF__theResult___snd__h325428;
  tUInt64 DEF__theResult___snd__h325418;
  tUInt8 DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5985;
  tUInt64 DEF__theResult___snd__h325416;
  tUInt64 DEF__theResult___snd__h335296;
  tUInt64 DEF__theResult___snd__h315018;
  tUInt8 DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6265;
  tUInt8 DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609;
  tUInt8 DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621;
  tUInt8 DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638;
  tUInt32 DEF_IF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MI_ETC___d6264;
  tUInt32 DEF__3970_MINUS_SEXT_resWire_wget__342_BITS_67_TO_5_ETC___d5966;
  tUInt32 DEF_x__h316644;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_IF_0b0_CONCAT_NOT_resWire_wg_ETC___d6364;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6395;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_IF_3970_MINUS_SEXT_resWire_w_ETC___d6434;
  tUInt8 DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6465;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5584;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5582;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5580;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5578;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5576;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5574;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5572;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5570;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5568;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5566;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5564;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5562;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5560;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5558;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5556;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5554;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5552;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5550;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5548;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5546;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5544;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5542;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5540;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5538;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5536;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5534;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5532;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5530;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5528;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5526;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5524;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5522;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5520;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5518;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5516;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5514;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5512;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5510;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5508;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5506;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5504;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5502;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5500;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5498;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5496;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5494;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5492;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5490;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5488;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5486;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5484;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5482;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5480;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5478;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5476;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5473;
  tUInt8 DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471;
  tUInt8 DEF_sfdin_BIT_34___h305428;
  tUInt8 DEF_sfdin_BIT_34___h315243;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6095;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6093;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6091;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6089;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6087;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6085;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6083;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6081;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6079;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6077;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6075;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6073;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6071;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6069;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6067;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6065;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6063;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6061;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6059;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6057;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6055;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6053;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6051;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6049;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6047;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6045;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6043;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6041;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6039;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6037;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6035;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6033;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6031;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6029;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6027;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6025;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6023;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6021;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6019;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6017;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6015;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6013;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6011;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6009;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6007;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6005;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6003;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6001;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5999;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5997;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5995;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5993;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5991;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5989;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5987;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5984;
  tUInt8 DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982;
  tUInt8 DEF_sfdin_BIT_34___h325682;
  tUInt8 DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6459;
  tUInt8 DEF_resWire_wget__342_BIT_5___d5409;
  tUInt8 DEF_resWire_wget__342_BIT_6___d5408;
  tUInt8 DEF_resWire_wget__342_BIT_7___d5407;
  tUInt8 DEF_resWire_wget__342_BIT_8___d5406;
  tUInt8 DEF_resWire_wget__342_BIT_9___d5405;
  tUInt8 DEF_resWire_wget__342_BIT_10___d5404;
  tUInt8 DEF_resWire_wget__342_BIT_11___d5403;
  tUInt8 DEF_resWire_wget__342_BIT_12___d5402;
  tUInt8 DEF_resWire_wget__342_BIT_13___d5401;
  tUInt8 DEF_resWire_wget__342_BIT_14___d5400;
  tUInt8 DEF_resWire_wget__342_BIT_15___d5399;
  tUInt8 DEF_resWire_wget__342_BIT_16___d5398;
  tUInt8 DEF_resWire_wget__342_BIT_17___d5397;
  tUInt8 DEF_resWire_wget__342_BIT_18___d5396;
  tUInt8 DEF_resWire_wget__342_BIT_19___d5395;
  tUInt8 DEF_resWire_wget__342_BIT_20___d5394;
  tUInt8 DEF_resWire_wget__342_BIT_21___d5393;
  tUInt8 DEF_resWire_wget__342_BIT_22___d5392;
  tUInt8 DEF_resWire_wget__342_BIT_23___d5391;
  tUInt8 DEF_resWire_wget__342_BIT_24___d5390;
  tUInt8 DEF_resWire_wget__342_BIT_25___d5389;
  tUInt8 DEF_resWire_wget__342_BIT_26___d5388;
  tUInt8 DEF_resWire_wget__342_BIT_27___d5387;
  tUInt8 DEF_resWire_wget__342_BIT_28___d5386;
  tUInt8 DEF_resWire_wget__342_BIT_29___d5385;
  tUInt8 DEF_resWire_wget__342_BIT_30___d5384;
  tUInt8 DEF_resWire_wget__342_BIT_31___d5383;
  tUInt8 DEF_resWire_wget__342_BIT_32___d5382;
  tUInt8 DEF_resWire_wget__342_BIT_33___d5381;
  tUInt8 DEF_resWire_wget__342_BIT_34___d5380;
  tUInt8 DEF_resWire_wget__342_BIT_35___d5379;
  tUInt8 DEF_resWire_wget__342_BIT_36___d5378;
  tUInt8 DEF_resWire_wget__342_BIT_37___d5377;
  tUInt8 DEF_resWire_wget__342_BIT_38___d5376;
  tUInt8 DEF_resWire_wget__342_BIT_39___d5375;
  tUInt8 DEF_resWire_wget__342_BIT_40___d5374;
  tUInt8 DEF_resWire_wget__342_BIT_41___d5373;
  tUInt8 DEF_resWire_wget__342_BIT_42___d5372;
  tUInt8 DEF_resWire_wget__342_BIT_43___d5371;
  tUInt8 DEF_resWire_wget__342_BIT_44___d5370;
  tUInt8 DEF_resWire_wget__342_BIT_45___d5369;
  tUInt8 DEF_resWire_wget__342_BIT_46___d5368;
  tUInt8 DEF_resWire_wget__342_BIT_47___d5367;
  tUInt8 DEF_resWire_wget__342_BIT_48___d5366;
  tUInt8 DEF_resWire_wget__342_BIT_49___d5365;
  tUInt8 DEF_resWire_wget__342_BIT_50___d5364;
  tUInt8 DEF_resWire_wget__342_BIT_51___d5363;
  tUInt8 DEF_resWire_wget__342_BIT_52___d5362;
  tUInt8 DEF_resWire_wget__342_BIT_53___d5361;
  tUInt8 DEF_resWire_wget__342_BIT_54___d5360;
  tUInt8 DEF_resWire_wget__342_BIT_55___d5359;
  tUInt8 DEF_resWire_wget__342_BIT_56___d5358;
  tUInt8 DEF_resWire_wget__342_BIT_68___d5343;
  tUInt8 DEF_sfd_BITS_24_TO_23___h305648;
  tUInt8 DEF_sfd_BITS_24_TO_23___h315463;
  tUInt8 DEF_sfd_BITS_24_TO_23___h325902;
  tUInt8 DEF_sfd_BITS_24_TO_23___h335771;
  tUInt8 DEF_resWire_wget__342_BITS_4_TO_0___d6591;
  tUInt8 DEF_din_exp__h335183;
  tUInt32 DEF_sfd_BITS_22_TO_0___h336319;
  tUInt32 DEF_sfd__h305232;
  tUInt32 DEF_sfd_BITS_22_TO_0___h336346;
  tUInt32 DEF_sfd__h315047;
  tUInt32 DEF_sfd_BITS_22_TO_0___h336379;
  tUInt32 DEF_sfd__h325486;
  tUInt32 DEF_sfd_BITS_22_TO_0___h336406;
  tUInt32 DEF_sfd__h335331;
  tUInt32 DEF__theResult___fst_sfd__h305141;
  tUInt32 DEF__theResult___fst_sfd__h314959;
  tUInt32 DEF__theResult___fst_sfd__h325395;
  tUInt32 DEF__theResult___fst_sfd__h335228;
  tUInt32 DEF_out___1_sfd__h286525;
  tUInt64 DEF_sfdin__h305134;
  tUInt64 DEF__theResult___snd__h314980;
  tUInt64 DEF_sfdin__h325388;
  tUInt64 DEF__theResult___snd__h335258;
  tUInt64 DEF_resWire_wget__342_BITS_56_TO_5___d5350;
  tUInt64 DEF__theResult____h295776;
  tUInt64 DEF__0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_57_ETC___d5970;
  tUInt64 DEF__theResult____h315901;
  tUInt8 DEF_isDoubleFifo_first____d5339;
  tUInt8 DEF_isNegateFifo_first____d5341;
  tUInt8 DEF_rmdFifo_first____d5710;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5353;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5356;
  tUInt32 DEF_resWire_wget__342_BITS_67_TO_57___d5348;
  tUInt8 DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357;
  tUInt8 DEF_NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__342_B_ETC___d6657;
  tUInt8 DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594;
  tUInt8 DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593;
  DEF_resWire_wget____d5342 = INST_resWire.METH_wget();
  DEF_resWire_wget__342_BITS_67_TO_57___d5348 = primExtract32(11u,
							      69u,
							      DEF_resWire_wget____d5342,
							      32u,
							      67u,
							      32u,
							      57u);
  DEF_rmdFifo_first____d5710 = INST_rmdFifo.METH_first();
  DEF_isNegateFifo_first____d5341 = INST_isNegateFifo.METH_first();
  DEF_isDoubleFifo_first____d5339 = INST_isDoubleFifo.METH_first();
  DEF_resWire_wget__342_BITS_56_TO_5___d5350 = primExtract64(52u,
							     69u,
							     DEF_resWire_wget____d5342,
							     32u,
							     56u,
							     32u,
							     5u);
  DEF_out___1_sfd__h286525 = DEF_resWire_wget____d5342.get_bits_in_word32(1u, 2u, 23u);
  DEF_resWire_wget__342_BITS_4_TO_0___d6591 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 0u, 5u);
  DEF_resWire_wget__342_BIT_68___d5343 = DEF_resWire_wget____d5342.get_bits_in_word8(2u, 4u, 1u);
  DEF_resWire_wget__342_BIT_56___d5358 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 24u, 1u);
  DEF_resWire_wget__342_BIT_55___d5359 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 23u, 1u);
  DEF_resWire_wget__342_BIT_54___d5360 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 22u, 1u);
  DEF_resWire_wget__342_BIT_53___d5361 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 21u, 1u);
  DEF_resWire_wget__342_BIT_52___d5362 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 20u, 1u);
  DEF_resWire_wget__342_BIT_50___d5364 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 18u, 1u);
  DEF_resWire_wget__342_BIT_51___d5363 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 19u, 1u);
  DEF_resWire_wget__342_BIT_49___d5365 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 17u, 1u);
  DEF_resWire_wget__342_BIT_48___d5366 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 16u, 1u);
  DEF_resWire_wget__342_BIT_47___d5367 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 15u, 1u);
  DEF_resWire_wget__342_BIT_46___d5368 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 14u, 1u);
  DEF_resWire_wget__342_BIT_44___d5370 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 12u, 1u);
  DEF_resWire_wget__342_BIT_45___d5369 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 13u, 1u);
  DEF_resWire_wget__342_BIT_43___d5371 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 11u, 1u);
  DEF_resWire_wget__342_BIT_42___d5372 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 10u, 1u);
  DEF_resWire_wget__342_BIT_41___d5373 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 9u, 1u);
  DEF_resWire_wget__342_BIT_40___d5374 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 8u, 1u);
  DEF_resWire_wget__342_BIT_39___d5375 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 7u, 1u);
  DEF_resWire_wget__342_BIT_37___d5377 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 5u, 1u);
  DEF_resWire_wget__342_BIT_38___d5376 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 6u, 1u);
  DEF_resWire_wget__342_BIT_36___d5378 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 4u, 1u);
  DEF_resWire_wget__342_BIT_35___d5379 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 3u, 1u);
  DEF_resWire_wget__342_BIT_34___d5380 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 2u, 1u);
  DEF_resWire_wget__342_BIT_33___d5381 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 1u, 1u);
  DEF_resWire_wget__342_BIT_32___d5382 = DEF_resWire_wget____d5342.get_bits_in_word8(1u, 0u, 1u);
  DEF_resWire_wget__342_BIT_30___d5384 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 30u, 1u);
  DEF_resWire_wget__342_BIT_31___d5383 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 31u, 1u);
  DEF_resWire_wget__342_BIT_29___d5385 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 29u, 1u);
  DEF_resWire_wget__342_BIT_28___d5386 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 28u, 1u);
  DEF_resWire_wget__342_BIT_27___d5387 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 27u, 1u);
  DEF_resWire_wget__342_BIT_26___d5388 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 26u, 1u);
  DEF_resWire_wget__342_BIT_25___d5389 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 25u, 1u);
  DEF_resWire_wget__342_BIT_23___d5391 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 23u, 1u);
  DEF_resWire_wget__342_BIT_24___d5390 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 24u, 1u);
  DEF_resWire_wget__342_BIT_22___d5392 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 22u, 1u);
  DEF_resWire_wget__342_BIT_21___d5393 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 21u, 1u);
  DEF_resWire_wget__342_BIT_20___d5394 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 20u, 1u);
  DEF_resWire_wget__342_BIT_19___d5395 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 19u, 1u);
  DEF_resWire_wget__342_BIT_17___d5397 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 17u, 1u);
  DEF_resWire_wget__342_BIT_18___d5396 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 18u, 1u);
  DEF_resWire_wget__342_BIT_16___d5398 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 16u, 1u);
  DEF_resWire_wget__342_BIT_15___d5399 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 15u, 1u);
  DEF_resWire_wget__342_BIT_14___d5400 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 14u, 1u);
  DEF_resWire_wget__342_BIT_13___d5401 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 13u, 1u);
  DEF_resWire_wget__342_BIT_12___d5402 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 12u, 1u);
  DEF_resWire_wget__342_BIT_10___d5404 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 10u, 1u);
  DEF_resWire_wget__342_BIT_11___d5403 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 11u, 1u);
  DEF_resWire_wget__342_BIT_9___d5405 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 9u, 1u);
  DEF_resWire_wget__342_BIT_8___d5406 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 8u, 1u);
  DEF_resWire_wget__342_BIT_7___d5407 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 7u, 1u);
  DEF_resWire_wget__342_BIT_6___d5408 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 6u, 1u);
  DEF_resWire_wget__342_BIT_5___d5409 = DEF_resWire_wget____d5342.get_bits_in_word8(0u, 5u, 1u);
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 = DEF_resWire_wget__342_BITS_67_TO_57___d5348 == 0u;
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 && (!DEF_resWire_wget__342_BIT_56___d5358 && (!DEF_resWire_wget__342_BIT_55___d5359 && (!DEF_resWire_wget__342_BIT_54___d5360 && (!DEF_resWire_wget__342_BIT_53___d5361 && (!DEF_resWire_wget__342_BIT_52___d5362 && (!DEF_resWire_wget__342_BIT_51___d5363 && (!DEF_resWire_wget__342_BIT_50___d5364 && (!DEF_resWire_wget__342_BIT_49___d5365 && (!DEF_resWire_wget__342_BIT_48___d5366 && (!DEF_resWire_wget__342_BIT_47___d5367 && (!DEF_resWire_wget__342_BIT_46___d5368 && (!DEF_resWire_wget__342_BIT_45___d5369 && (!DEF_resWire_wget__342_BIT_44___d5370 && (!DEF_resWire_wget__342_BIT_43___d5371 && (!DEF_resWire_wget__342_BIT_42___d5372 && (!DEF_resWire_wget__342_BIT_41___d5373 && (!DEF_resWire_wget__342_BIT_40___d5374 && (!DEF_resWire_wget__342_BIT_39___d5375 && (!DEF_resWire_wget__342_BIT_38___d5376 && (!DEF_resWire_wget__342_BIT_37___d5377 && (!DEF_resWire_wget__342_BIT_36___d5378 && (!DEF_resWire_wget__342_BIT_35___d5379 && (!DEF_resWire_wget__342_BIT_34___d5380 && (!DEF_resWire_wget__342_BIT_33___d5381 && (!DEF_resWire_wget__342_BIT_32___d5382 && (!DEF_resWire_wget__342_BIT_31___d5383 && (!DEF_resWire_wget__342_BIT_30___d5384 && (!DEF_resWire_wget__342_BIT_29___d5385 && (!DEF_resWire_wget__342_BIT_28___d5386 && (!DEF_resWire_wget__342_BIT_27___d5387 && (!DEF_resWire_wget__342_BIT_26___d5388 && (!DEF_resWire_wget__342_BIT_25___d5389 && (!DEF_resWire_wget__342_BIT_24___d5390 && (!DEF_resWire_wget__342_BIT_23___d5391 && (!DEF_resWire_wget__342_BIT_22___d5392 && (!DEF_resWire_wget__342_BIT_21___d5393 && (!DEF_resWire_wget__342_BIT_20___d5394 && (!DEF_resWire_wget__342_BIT_19___d5395 && (!DEF_resWire_wget__342_BIT_18___d5396 && (!DEF_resWire_wget__342_BIT_17___d5397 && (!DEF_resWire_wget__342_BIT_16___d5398 && (!DEF_resWire_wget__342_BIT_15___d5399 && (!DEF_resWire_wget__342_BIT_14___d5400 && (!DEF_resWire_wget__342_BIT_13___d5401 && (!DEF_resWire_wget__342_BIT_12___d5402 && (!DEF_resWire_wget__342_BIT_11___d5403 && (!DEF_resWire_wget__342_BIT_10___d5404 && (!DEF_resWire_wget__342_BIT_9___d5405 && (!DEF_resWire_wget__342_BIT_8___d5406 && (!DEF_resWire_wget__342_BIT_7___d5407 && (!DEF_resWire_wget__342_BIT_6___d5408 && !DEF_resWire_wget__342_BIT_5___d5409)))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF__theResult___snd__h314982 = 144115188075855871llu & ((DEF_resWire_wget__342_BITS_56_TO_5___d5350 << 5u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd_fst_sfd__h286979 = DEF_out___1_sfd__h286525 == 0u ? 2097152u : DEF_out___1_sfd__h286525;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h295759 = DEF_resWire_wget__342_BIT_68___d5343 ? 8388607u : 0u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h295759 = DEF_resWire_wget__342_BIT_68___d5343 ? 0u : 8388607u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h295759 = 8388607u;
    break;
  default:
    DEF__theResult___fst_sfd__h295759 = 0u;
  }
  DEF_rmdFifo_first__710_EQ_4___d5750 = DEF_rmdFifo_first____d5710 == (tUInt8)4u;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h295758 = (tUInt8)255u;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h295758 = DEF_resWire_wget__342_BIT_68___d5343 ? (tUInt8)254u : (tUInt8)255u;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h295758 = DEF_resWire_wget__342_BIT_68___d5343 ? (tUInt8)255u : (tUInt8)254u;
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h295758 = (tUInt8)254u;
    break;
  default:
    DEF__theResult___fst_exp__h295758 = (tUInt8)0u;
  }
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349 = DEF_resWire_wget__342_BITS_67_TO_57___d5348 == 2047u;
  DEF_NOT_resWire_wget__342_BIT_68_343___d5344 = !DEF_resWire_wget__342_BIT_68___d5343;
  DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752 = !DEF_rmdFifo_first__710_EQ_4___d5750 || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960 = DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  }
  DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317 = DEF_rmdFifo_first__710_EQ_4___d5750 && DEF_resWire_wget__342_BIT_68___d5343;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332 = DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  }
  DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351 = DEF_resWire_wget__342_BITS_56_TO_5___d5350 == 0llu;
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5356 = (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349 || DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354) && DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351;
  DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6592 = !DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349;
  DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 = DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6592 || DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351;
  DEF_NOT_resWire_wget__342_BITS_56_TO_5_350_EQ_0_351___d5352 = !DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351;
  DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 = DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6592 || DEF_NOT_resWire_wget__342_BITS_56_TO_5_350_EQ_0_351___d5352;
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5353 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349 && DEF_NOT_resWire_wget__342_BITS_56_TO_5_350_EQ_0_351___d5352;
  DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5353 || DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5356;
  DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354___d5466 = !DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354;
  DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 = DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354___d5466 || DEF_NOT_resWire_wget__342_BITS_56_TO_5_350_EQ_0_351___d5352;
  DEF_value__h296396 = 18014398509481983llu & (((((tUInt64)((tUInt8)0u)) << 53u) | (((tUInt64)(DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354___d5466)) << 52u)) | DEF_resWire_wget__342_BITS_56_TO_5___d5350);
  DEF_sfd__h287029 = 144115188075855871llu & ((DEF_value__h296396 << 3u) | (tUInt64)((tUInt8)0u));
  DEF__theResult____h295776 = DEF_value__h296396 == 0llu ? DEF_sfd__h287029 : 1llu;
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471 = (tUInt8)(DEF__theResult____h295776 >> 56u);
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5473 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 55u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5476 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 54u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5478 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 53u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5480 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 52u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5484 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 50u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5482 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 51u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5486 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 49u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5488 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 48u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5490 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 47u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5492 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 46u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5494 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 45u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5498 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 43u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5496 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 44u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5500 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 42u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5502 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 41u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5504 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 40u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5506 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 39u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5508 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 38u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5512 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 36u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5510 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 37u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5540 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 22u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5514 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 35u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5516 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 34u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5518 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 33u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5520 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 32u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5522 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 31u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5526 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 29u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5524 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 30u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5528 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 28u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5530 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 27u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5532 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 26u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5534 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 25u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5538 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 23u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5536 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 24u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5542 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 21u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5544 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 20u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5546 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 19u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5548 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 18u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5552 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 16u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5550 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 17u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5554 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 15u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5556 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 14u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5558 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 13u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5560 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 12u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5564 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 10u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5562 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 11u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5566 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 9u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5568 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 8u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5570 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 7u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5572 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 6u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5574 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 5u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5578 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 3u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5576 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 4u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5580 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 2u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5582 = (tUInt8)((tUInt8)1u & (DEF__theResult____h295776 >> 1u));
  DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5584 = (tUInt8)((tUInt8)1u & DEF__theResult____h295776);
  DEF__theResult___snd__h305164 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF__theResult____h295776)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h305151 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF__theResult____h295776)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5472 = !DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471;
  DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5474 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5472 && DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5473;
  DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5641 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5472 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5473 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5476 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5478 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5480 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5482 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5484 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5486 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5488 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5490 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5492 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5494 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5496 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5498 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5500 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5502 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5504 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5506 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5508 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5510 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5512 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5514 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5516 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5518 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5520 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5522 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5524 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5526 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5528 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5530 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5532 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5534 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5536 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5538 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5540 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5542 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5544 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5546 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5548 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5550 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5552 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5554 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5556 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5558 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5560 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5562 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5564 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5566 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5568 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5570 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5572 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5574 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5576 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5578 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5580 && (!DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5582 && !DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5584)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963 = primSignExt32(12u,
										 11u,
										 (tUInt32)(2047u & (DEF_resWire_wget__342_BITS_67_TO_57___d5348 - 1023u)));
  DEF_din_exp__h335183 = (tUInt8)((tUInt8)255u & (4095u & (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963 + 127u)));
  DEF__3970_MINUS_SEXT_resWire_wget__342_BITS_67_TO_5_ETC___d5966 = 4095u & (3970u - DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963);
  DEF__0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_57_ETC___d5970 = primShiftR64(57u,
										 57u,
										 (tUInt64)(DEF_sfd__h287029),
										 12u,
										 (tUInt32)(DEF__3970_MINUS_SEXT_resWire_wget__342_BITS_67_TO_5_ETC___d5966));
  DEF_x__h316644 = 4095u & (57u - DEF__3970_MINUS_SEXT_resWire_wget__342_BITS_67_TO_5_ETC___d5966);
  DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 = primSLE8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963),
									    12u,
									    127u);
  DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 = primSLT8(1u,
									    12u,
									    (tUInt32)(DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5963),
									    12u,
									    3970u);
  DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d6260 = DEF_din_exp__h335183 == (tUInt8)0u;
  DEF_IF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MI_ETC___d6264 = 511u & ((DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d6260 ? 386u : primSignExt32(9u,
																				  8u,
																				  (tUInt8)((tUInt8)255u & (DEF_din_exp__h335183 - (tUInt8)127u)))) - 386u);
  DEF__theResult___snd__h335296 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h287029),
					       9u,
					       (tUInt32)(DEF_IF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MI_ETC___d6264));
  DEF__theResult___fst_exp__h335264 = DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d6260 ? (tUInt8)1u : DEF_din_exp__h335183;
  DEF_x__h316611 = primShiftL64(57u,
				57u,
				(tUInt64)(DEF_sfd__h287029),
				12u,
				(tUInt32)(DEF_x__h316644));
  DEF_NOT_SEXT_resWire_wget__342_BITS_67_TO_57_348_M_ETC___d6662 = !DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964;
  DEF_guard__h316509 = !(DEF_x__h316611 == 0llu);
  DEF_result__h316514 = 144115188075855871llu & ((((tUInt64)(DEF__0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_57_ETC___d5970 >> 1u)) << 1u) | (tUInt64)((tUInt8)((tUInt8)1u & DEF__0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_57_ETC___d5970) | DEF_guard__h316509));
  DEF__theResult____h315901 = primSLT8(1u,
				       12u,
				       (tUInt32)(DEF__3970_MINUS_SEXT_resWire_wget__342_BITS_67_TO_5_ETC___d5966),
				       12u,
				       57u) ? DEF_result__h316514 : DEF__theResult____h295776;
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982 = (tUInt8)(DEF__theResult____h315901 >> 56u);
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5984 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 55u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5987 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 54u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5989 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 53u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5991 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 52u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5993 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 51u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5999 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 48u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5995 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 50u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5997 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 49u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6001 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 47u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6003 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 46u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6005 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 45u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6007 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 44u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6009 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 43u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6011 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 42u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6013 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 41u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6015 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 40u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6019 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 38u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6017 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 39u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6021 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 37u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6023 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 36u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6025 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 35u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6027 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 34u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6029 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 33u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6033 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 31u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6031 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 32u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6035 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 30u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6037 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 29u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6039 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 28u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6041 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 27u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6043 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 26u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6047 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 24u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6045 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 25u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6049 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 23u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6051 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 22u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6053 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 21u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6055 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 20u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6059 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 18u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6057 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 19u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6061 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 17u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6063 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 16u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6065 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 15u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6067 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 14u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6069 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 13u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6073 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 11u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6071 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 12u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6075 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 10u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6077 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 9u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6079 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 8u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6081 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 7u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6083 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 6u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6085 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 5u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6087 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 4u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6089 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 3u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6091 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 2u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6093 = (tUInt8)((tUInt8)1u & (DEF__theResult____h315901 >> 1u));
  DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6095 = (tUInt8)((tUInt8)1u & DEF__theResult____h315901);
  DEF__theResult___snd__h325418 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & DEF__theResult____h315901)) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h325405 = 144115188075855871llu & ((((tUInt64)(72057594037927935llu & DEF__theResult____h315901)) << 1u) | (tUInt64)((tUInt8)0u));
  DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5983 = !DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982;
  DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5985 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5983 && DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5984;
  DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d6152 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5983 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5984 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5987 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5989 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5991 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5993 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5995 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5997 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5999 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6001 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6003 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6005 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6007 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6009 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6011 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6013 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6015 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6017 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6019 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6021 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6023 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6025 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6027 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6029 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6031 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6033 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6035 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6037 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6039 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6041 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6043 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6045 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6047 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6049 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6051 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6053 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6055 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6057 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6059 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6061 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6063 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6065 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6067 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6069 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6071 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6073 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6075 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6077 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6079 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6081 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6083 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6085 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6087 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6089 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6091 && (!DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6093 && !DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6095)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5463 = 4095u & (3074u - (4095u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_resWire_wget__342_BIT_56___d5358 ? (tUInt8)0u : (DEF_resWire_wget__342_BIT_55___d5359 ? (tUInt8)1u : (DEF_resWire_wget__342_BIT_54___d5360 ? (tUInt8)2u : (DEF_resWire_wget__342_BIT_53___d5361 ? (tUInt8)3u : (DEF_resWire_wget__342_BIT_52___d5362 ? (tUInt8)4u : (DEF_resWire_wget__342_BIT_51___d5363 ? (tUInt8)5u : (DEF_resWire_wget__342_BIT_50___d5364 ? (tUInt8)6u : (DEF_resWire_wget__342_BIT_49___d5365 ? (tUInt8)7u : (DEF_resWire_wget__342_BIT_48___d5366 ? (tUInt8)8u : (DEF_resWire_wget__342_BIT_47___d5367 ? (tUInt8)9u : (DEF_resWire_wget__342_BIT_46___d5368 ? (tUInt8)10u : (DEF_resWire_wget__342_BIT_45___d5369 ? (tUInt8)11u : (DEF_resWire_wget__342_BIT_44___d5370 ? (tUInt8)12u : (DEF_resWire_wget__342_BIT_43___d5371 ? (tUInt8)13u : (DEF_resWire_wget__342_BIT_42___d5372 ? (tUInt8)14u : (DEF_resWire_wget__342_BIT_41___d5373 ? (tUInt8)15u : (DEF_resWire_wget__342_BIT_40___d5374 ? (tUInt8)16u : (DEF_resWire_wget__342_BIT_39___d5375 ? (tUInt8)17u : (DEF_resWire_wget__342_BIT_38___d5376 ? (tUInt8)18u : (DEF_resWire_wget__342_BIT_37___d5377 ? (tUInt8)19u : (DEF_resWire_wget__342_BIT_36___d5378 ? (tUInt8)20u : (DEF_resWire_wget__342_BIT_35___d5379 ? (tUInt8)21u : (DEF_resWire_wget__342_BIT_34___d5380 ? (tUInt8)22u : (DEF_resWire_wget__342_BIT_33___d5381 ? (tUInt8)23u : (DEF_resWire_wget__342_BIT_32___d5382 ? (tUInt8)24u : (DEF_resWire_wget__342_BIT_31___d5383 ? (tUInt8)25u : (DEF_resWire_wget__342_BIT_30___d5384 ? (tUInt8)26u : (DEF_resWire_wget__342_BIT_29___d5385 ? (tUInt8)27u : (DEF_resWire_wget__342_BIT_28___d5386 ? (tUInt8)28u : (DEF_resWire_wget__342_BIT_27___d5387 ? (tUInt8)29u : (DEF_resWire_wget__342_BIT_26___d5388 ? (tUInt8)30u : (DEF_resWire_wget__342_BIT_25___d5389 ? (tUInt8)31u : (DEF_resWire_wget__342_BIT_24___d5390 ? (tUInt8)32u : (DEF_resWire_wget__342_BIT_23___d5391 ? (tUInt8)33u : (DEF_resWire_wget__342_BIT_22___d5392 ? (tUInt8)34u : (DEF_resWire_wget__342_BIT_21___d5393 ? (tUInt8)35u : (DEF_resWire_wget__342_BIT_20___d5394 ? (tUInt8)36u : (DEF_resWire_wget__342_BIT_19___d5395 ? (tUInt8)37u : (DEF_resWire_wget__342_BIT_18___d5396 ? (tUInt8)38u : (DEF_resWire_wget__342_BIT_17___d5397 ? (tUInt8)39u : (DEF_resWire_wget__342_BIT_16___d5398 ? (tUInt8)40u : (DEF_resWire_wget__342_BIT_15___d5399 ? (tUInt8)41u : (DEF_resWire_wget__342_BIT_14___d5400 ? (tUInt8)42u : (DEF_resWire_wget__342_BIT_13___d5401 ? (tUInt8)43u : (DEF_resWire_wget__342_BIT_12___d5402 ? (tUInt8)44u : (DEF_resWire_wget__342_BIT_11___d5403 ? (tUInt8)45u : (DEF_resWire_wget__342_BIT_10___d5404 ? (tUInt8)46u : (DEF_resWire_wget__342_BIT_9___d5405 ? (tUInt8)47u : (DEF_resWire_wget__342_BIT_8___d5406 ? (tUInt8)48u : (DEF_resWire_wget__342_BIT_7___d5407 ? (tUInt8)49u : (DEF_resWire_wget__342_BIT_6___d5408 ? (tUInt8)50u : (DEF_resWire_wget__342_BIT_5___d5409 ? (tUInt8)51u : (tUInt8)52u)))))))))))))))))))))))))))))))))))))))))))))))))))))));
  DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 = primSLE8(1u,
									     12u,
									     (tUInt32)(DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5463),
									     12u,
									     127u);
  DEF_NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__342_B_ETC___d6657 = !DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464;
  DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 = primSLT8(1u,
									     12u,
									     (tUInt32)(DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5463),
									     12u,
									     3970u);
  DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6210 = (tUInt8)63u & ((DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982 ? (tUInt8)0u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5984 ? (tUInt8)1u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5987 ? (tUInt8)2u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5989 ? (tUInt8)3u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5991 ? (tUInt8)4u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5993 ? (tUInt8)5u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5995 ? (tUInt8)6u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5997 ? (tUInt8)7u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5999 ? (tUInt8)8u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6001 ? (tUInt8)9u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6003 ? (tUInt8)10u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6005 ? (tUInt8)11u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6007 ? (tUInt8)12u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6009 ? (tUInt8)13u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6011 ? (tUInt8)14u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6013 ? (tUInt8)15u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6015 ? (tUInt8)16u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6017 ? (tUInt8)17u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6019 ? (tUInt8)18u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6021 ? (tUInt8)19u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6023 ? (tUInt8)20u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6025 ? (tUInt8)21u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6027 ? (tUInt8)22u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6029 ? (tUInt8)23u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6031 ? (tUInt8)24u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6033 ? (tUInt8)25u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6035 ? (tUInt8)26u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6037 ? (tUInt8)27u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6039 ? (tUInt8)28u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6041 ? (tUInt8)29u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6043 ? (tUInt8)30u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6045 ? (tUInt8)31u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6047 ? (tUInt8)32u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6049 ? (tUInt8)33u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6051 ? (tUInt8)34u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6053 ? (tUInt8)35u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6055 ? (tUInt8)36u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6057 ? (tUInt8)37u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6059 ? (tUInt8)38u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6061 ? (tUInt8)39u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6063 ? (tUInt8)40u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6065 ? (tUInt8)41u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6067 ? (tUInt8)42u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6069 ? (tUInt8)43u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6071 ? (tUInt8)44u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6073 ? (tUInt8)45u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6075 ? (tUInt8)46u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6077 ? (tUInt8)47u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6079 ? (tUInt8)48u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6081 ? (tUInt8)49u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6083 ? (tUInt8)50u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6085 ? (tUInt8)51u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6087 ? (tUInt8)52u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6089 ? (tUInt8)53u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6091 ? (tUInt8)54u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6093 ? (tUInt8)55u : (DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d6095 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h325459 = (tUInt8)255u & ((tUInt8)0u - ((tUInt8)255u & DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6210));
  DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6211 = 511u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6210));
  DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6212 = primSLE8(1u,
									     9u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6211),
									     9u,
									     0u);
  DEF__theResult___snd__h325457 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF__theResult____h315901),
					       9u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6211));
  DEF__theResult___snd__h325434 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6212 ? DEF__theResult___snd__h325457 : DEF__theResult____h315901))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h325428 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d6152 ? DEF__theResult____h315901 : DEF__theResult___snd__h325434;
  DEF__theResult___snd__h325416 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5985 ? DEF__theResult___snd__h325418 : DEF__theResult___snd__h325428;
  DEF_sfdin__h325388 = DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982 ? DEF__theResult___snd__h325405 : DEF__theResult___snd__h325416;
  DEF__theResult___fst_sfd__h325395 = (tUInt32)(DEF_sfdin__h325388 >> 34u);
  DEF_sfdin_BIT_34___h325682 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h325388 >> 34u));
  DEF__theResult___fst_exp__h325465 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d6152 || !DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6212 ? (tUInt8)0u : DEF__theResult___fst_exp__h325459;
  DEF__theResult___fst_exp__h325468 = DEF_NOT_IF_3970_MINUS_SEXT_resWire_wget__342_BITS__ETC___d5985 ? (tUInt8)1u : DEF__theResult___fst_exp__h325465;
  DEF__theResult___fst_exp__h325394 = DEF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_67_T_ETC___d5982 ? (tUInt8)2u : DEF__theResult___fst_exp__h325468;
  DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6435 = DEF__theResult___fst_exp__h325394 == (tUInt8)254u;
  DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 = DEF__theResult___fst_exp__h325394 == (tUInt8)255u;
  DEF_din_inc___2_exp__h335959 = (tUInt8)255u & (DEF__theResult___fst_exp__h325394 + (tUInt8)1u);
  DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429 = DEF__theResult___fst_exp__h325394 == (tUInt8)0u;
  DEF_sfd__h325486 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429)) << 23u)) | DEF__theResult___fst_sfd__h325395)) + 1u);
  DEF_sfd_BITS_22_TO_0___h336379 = (tUInt32)(8388607u & DEF_sfd__h325486);
  DEF_sfd_BITS_24_TO_23___h325902 = (tUInt8)(DEF_sfd__h325486 >> 23u);
  DEF__0b0_CONCAT_NOT_IF_IF_3970_MINUS_SEXT_resWire_w_ETC___d6434 = (tUInt8)(DEF_sfd__h325486 >> 24u);
  DEF__theResult___sfd__h325911 = DEF__0b0_CONCAT_NOT_IF_IF_3970_MINUS_SEXT_resWire_w_ETC___d6434 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6435 ? 0u : (tUInt32)(8388607u & (DEF_sfd__h325486 >> 1u))) : DEF_sfd_BITS_22_TO_0___h336379;
  DEF_out_sfd__h325914 = DEF_sfdin_BIT_34___h325682 ? DEF__theResult___sfd__h325911 : DEF__theResult___fst_sfd__h325395;
  DEF__theResult___exp__h325910 = DEF__0b0_CONCAT_NOT_IF_IF_3970_MINUS_SEXT_resWire_w_ETC___d6434 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6435 ? (tUInt8)255u : DEF_din_inc___2_exp__h335959) : (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429 && DEF_sfd_BITS_24_TO_23___h325902 == (tUInt8)1u ? (tUInt8)1u : DEF__theResult___fst_exp__h325394);
  DEF_out_exp__h325913 = DEF_sfdin_BIT_34___h325682 ? DEF__theResult___exp__h325910 : DEF__theResult___fst_exp__h325394;
  DEF_guard__h315911 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h325388 >> 33u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & ((((tUInt64)(8589934591llu & DEF_sfdin__h325388)) << 23u) | (tUInt64)(0u))) == 0llu));
  DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6243 = DEF_guard__h315911 == (tUInt8)2u;
  DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6245 = DEF_guard__h315911 == (tUInt8)3u;
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551 = DEF__theResult___fst_sfd__h325395;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551 = DEF_out_sfd__h325914;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551 = DEF__theResult___sfd__h325911;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551 = 0u;
  }
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6553 = DEF__theResult___fst_sfd__h325395;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6553 = DEF__theResult___sfd__h325911;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6553 = 0u;
  }
  DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 = DEF_guard__h315911 == (tUInt8)0u;
  DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6449 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 || DEF_resWire_wget__342_BIT_68___d5343;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h325989 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6551;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h325989 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6553;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h325989 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6449 ? DEF__theResult___fst_sfd__h325395 : DEF__theResult___sfd__h325911;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h325989 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 ? DEF__theResult___fst_sfd__h325395 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___sfd__h325911 : DEF__theResult___fst_sfd__h325395);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h325989 = DEF__theResult___fst_sfd__h325395;
    break;
  default:
    DEF__theResult___fst_sfd__h325989 = 0u;
  }
  DEF__theResult___fst_sfd__h325992 = DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF__theResult___fst_sfd__h325395 : DEF__theResult___fst_sfd__h325989;
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446 = DEF__theResult___fst_exp__h325394;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446 = DEF_out_exp__h325913;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446 = DEF__theResult___exp__h325910;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446 = (tUInt8)0u;
  }
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6448 = DEF__theResult___fst_exp__h325394;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6448 = DEF__theResult___exp__h325910;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6448 = (tUInt8)0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h325988 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6446;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h325988 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6448;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h325988 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6449 ? DEF__theResult___fst_exp__h325394 : DEF__theResult___exp__h325910;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h325988 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 ? DEF__theResult___fst_exp__h325394 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___exp__h325910 : DEF__theResult___fst_exp__h325394);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h325988 = DEF__theResult___fst_exp__h325394;
    break;
  default:
    DEF__theResult___fst_exp__h325988 = (tUInt8)0u;
  }
  DEF__theResult___fst_exp__h325991 = DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF__theResult___fst_exp__h325394 : DEF__theResult___fst_exp__h325988;
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6335 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6335 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6245 && DEF_resWire_wget__342_BIT_68___d5343;
  }
  DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6241 = DEF_guard__h315911 == (tUInt8)1u;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6335;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6241 || (DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6243 || DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6245)) && DEF_resWire_wget__342_BIT_68___d5343;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341 = DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  }
  DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6246 = !DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6245;
  switch (DEF_guard__h315911) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6248 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6248 = DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6246 || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256 = DEF_IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342__ETC___d6248;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256 = DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (!DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6241 && (!DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6243 && DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6246)) || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256 = DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  }
  DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6627 = !DEF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BIT_ETC___d6240;
  DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638 = ((tUInt8)31u & (((DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429 && DEF__theResult___fst_sfd__h325395 == 0u) || (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6429 && DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6627)) << 1u)) | ((tUInt8)31u & (((DEF__theResult___fst_exp__h325991 == (tUInt8)255u && DEF__theResult___fst_sfd__h325992 == 0u) << 2u) | (!DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 && DEF_NOT_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_ETC___d6627)));
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5914 = (tUInt8)63u & ((DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF_resWire_wget__342_BIT_56___d5358 ? (tUInt8)2u : (DEF_resWire_wget__342_BIT_55___d5359 ? (tUInt8)3u : (DEF_resWire_wget__342_BIT_54___d5360 ? (tUInt8)4u : (DEF_resWire_wget__342_BIT_53___d5361 ? (tUInt8)5u : (DEF_resWire_wget__342_BIT_52___d5362 ? (tUInt8)6u : (DEF_resWire_wget__342_BIT_51___d5363 ? (tUInt8)7u : (DEF_resWire_wget__342_BIT_50___d5364 ? (tUInt8)8u : (DEF_resWire_wget__342_BIT_49___d5365 ? (tUInt8)9u : (DEF_resWire_wget__342_BIT_48___d5366 ? (tUInt8)10u : (DEF_resWire_wget__342_BIT_47___d5367 ? (tUInt8)11u : (DEF_resWire_wget__342_BIT_46___d5368 ? (tUInt8)12u : (DEF_resWire_wget__342_BIT_45___d5369 ? (tUInt8)13u : (DEF_resWire_wget__342_BIT_44___d5370 ? (tUInt8)14u : (DEF_resWire_wget__342_BIT_43___d5371 ? (tUInt8)15u : (DEF_resWire_wget__342_BIT_42___d5372 ? (tUInt8)16u : (DEF_resWire_wget__342_BIT_41___d5373 ? (tUInt8)17u : (DEF_resWire_wget__342_BIT_40___d5374 ? (tUInt8)18u : (DEF_resWire_wget__342_BIT_39___d5375 ? (tUInt8)19u : (DEF_resWire_wget__342_BIT_38___d5376 ? (tUInt8)20u : (DEF_resWire_wget__342_BIT_37___d5377 ? (tUInt8)21u : (DEF_resWire_wget__342_BIT_36___d5378 ? (tUInt8)22u : (DEF_resWire_wget__342_BIT_35___d5379 ? (tUInt8)23u : (DEF_resWire_wget__342_BIT_34___d5380 ? (tUInt8)24u : (DEF_resWire_wget__342_BIT_33___d5381 ? (tUInt8)25u : (DEF_resWire_wget__342_BIT_32___d5382 ? (tUInt8)26u : (DEF_resWire_wget__342_BIT_31___d5383 ? (tUInt8)27u : (DEF_resWire_wget__342_BIT_30___d5384 ? (tUInt8)28u : (DEF_resWire_wget__342_BIT_29___d5385 ? (tUInt8)29u : (DEF_resWire_wget__342_BIT_28___d5386 ? (tUInt8)30u : (DEF_resWire_wget__342_BIT_27___d5387 ? (tUInt8)31u : (DEF_resWire_wget__342_BIT_26___d5388 ? (tUInt8)32u : (DEF_resWire_wget__342_BIT_25___d5389 ? (tUInt8)33u : (DEF_resWire_wget__342_BIT_24___d5390 ? (tUInt8)34u : (DEF_resWire_wget__342_BIT_23___d5391 ? (tUInt8)35u : (DEF_resWire_wget__342_BIT_22___d5392 ? (tUInt8)36u : (DEF_resWire_wget__342_BIT_21___d5393 ? (tUInt8)37u : (DEF_resWire_wget__342_BIT_20___d5394 ? (tUInt8)38u : (DEF_resWire_wget__342_BIT_19___d5395 ? (tUInt8)39u : (DEF_resWire_wget__342_BIT_18___d5396 ? (tUInt8)40u : (DEF_resWire_wget__342_BIT_17___d5397 ? (tUInt8)41u : (DEF_resWire_wget__342_BIT_16___d5398 ? (tUInt8)42u : (DEF_resWire_wget__342_BIT_15___d5399 ? (tUInt8)43u : (DEF_resWire_wget__342_BIT_14___d5400 ? (tUInt8)44u : (DEF_resWire_wget__342_BIT_13___d5401 ? (tUInt8)45u : (DEF_resWire_wget__342_BIT_12___d5402 ? (tUInt8)46u : (DEF_resWire_wget__342_BIT_11___d5403 ? (tUInt8)47u : (DEF_resWire_wget__342_BIT_10___d5404 ? (tUInt8)48u : (DEF_resWire_wget__342_BIT_9___d5405 ? (tUInt8)49u : (DEF_resWire_wget__342_BIT_8___d5406 ? (tUInt8)50u : (DEF_resWire_wget__342_BIT_7___d5407 ? (tUInt8)51u : (DEF_resWire_wget__342_BIT_6___d5408 ? (tUInt8)52u : (DEF_resWire_wget__342_BIT_5___d5409 ? (tUInt8)53u : (tUInt8)57u)))))))))))))))))))))))))))))))))))))))))))))))))))) : (tUInt8)1u) - (tUInt8)1u);
  DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5915 = 511u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5914));
  DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6265 = primSLE8(1u,
									     9u,
									     (tUInt32)(DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5915),
									     9u,
									     (tUInt32)(DEF_IF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MI_ETC___d6264));
  DEF__theResult___snd__h315018 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF_sfd__h287029),
					       9u,
					       (tUInt32)(DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5915));
  DEF__theResult___snd__h335278 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6265 ? DEF__theResult___snd__h315018 : DEF__theResult___snd__h335296))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h335272 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860 ? DEF_sfd__h287029 : DEF__theResult___snd__h335278;
  DEF__theResult___snd__h335258 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__theResult___snd__h335272 : DEF__theResult___snd__h314982;
  DEF__theResult___fst_sfd__h335228 = (tUInt32)(DEF__theResult___snd__h335258 >> 34u);
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6459 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h335258 >> 34u));
  DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5916 = primSLE8(1u,
									     9u,
									     (tUInt32)(DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5915),
									     9u,
									     128u);
  DEF__theResult___snd__h314995 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5916 ? DEF__theResult___snd__h315018 : 0llu))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h314989 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860 ? DEF_sfd__h287029 : DEF__theResult___snd__h314995;
  DEF__theResult___snd__h314980 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__theResult___snd__h314989 : DEF__theResult___snd__h314982;
  DEF__theResult___fst_sfd__h314959 = (tUInt32)(DEF__theResult___snd__h314980 >> 34u);
  DEF_sfdin_BIT_34___h315243 = (tUInt8)((tUInt8)1u & (DEF__theResult___snd__h314980 >> 34u));
  DEF_guard__h326002 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h335258 >> 33u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & ((((tUInt64)(8589934591llu & DEF__theResult___snd__h335258)) << 23u) | (tUInt64)(0u))) == 0llu));
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6292 = DEF_guard__h326002 == (tUInt8)2u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6294 = DEF_guard__h326002 == (tUInt8)3u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 = DEF_guard__h326002 == (tUInt8)0u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6480 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 || DEF_resWire_wget__342_BIT_68___d5343;
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6344 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6344 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6294 && DEF_resWire_wget__342_BIT_68___d5343;
  }
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6290 = DEF_guard__h326002 == (tUInt8)1u;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6344;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6290 || (DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6292 || DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6294)) && DEF_resWire_wget__342_BIT_68___d5343;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350 = DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  }
  DEF_guard__h305748 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF__theResult___snd__h314980 >> 33u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & ((((tUInt64)(8589934591llu & DEF__theResult___snd__h314980)) << 23u) | (tUInt64)(0u))) == 0llu));
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5942 = DEF_guard__h305748 == (tUInt8)2u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5944 = DEF_guard__h305748 == (tUInt8)3u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 = DEF_guard__h305748 == (tUInt8)0u;
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6410 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 || DEF_resWire_wget__342_BIT_68___d5343;
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6323 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6323 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5944 && DEF_resWire_wget__342_BIT_68___d5343;
  }
  DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5940 = DEF_guard__h305748 == (tUInt8)1u;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6323;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5940 || (DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5942 || DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5944)) && DEF_resWire_wget__342_BIT_68___d5343;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329 = DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  }
  DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6295 = !DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6294;
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6297 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6297 = DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6295 || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6297;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (!DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6290 && (!DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6292 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6295)) || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305 = DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  }
  DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d5945 = !DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5944;
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d5947 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d5947 = DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d5945 || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d5947;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (!DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5940 && (!DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5942 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d5945)) || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955 = DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  }
  DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6678 = !DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289;
  DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6611 = !DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939;
  DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5919 = (tUInt8)255u & DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5914;
  DEF__theResult___fst_exp__h335303 = (tUInt8)255u & (DEF_din_exp__h335183 - DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5919);
  DEF__theResult___fst_exp__h335309 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860 || !DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6265 ? (tUInt8)0u : DEF__theResult___fst_exp__h335303;
  DEF__theResult___fst_exp__h335312 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__theResult___fst_exp__h335309 : DEF__theResult___fst_exp__h335264;
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6466 = DEF__theResult___fst_exp__h335312 == (tUInt8)254u;
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 = DEF__theResult___fst_exp__h335312 == (tUInt8)255u;
  DEF_din_inc___2_exp__h335985 = (tUInt8)255u & (DEF__theResult___fst_exp__h335312 + (tUInt8)1u);
  DEF__theResult___fst_exp__h315020 = (tUInt8)255u & ((tUInt8)129u - DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5919);
  DEF__theResult___fst_exp__h315026 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_354_A_ETC___d5860 || !DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d5916 ? (tUInt8)0u : DEF__theResult___fst_exp__h315020;
  DEF__theResult___fst_exp__h315029 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__theResult___fst_exp__h315026 : (tUInt8)129u;
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6396 = DEF__theResult___fst_exp__h315029 == (tUInt8)254u;
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 = DEF__theResult___fst_exp__h315029 == (tUInt8)255u;
  DEF_din_inc___2_exp__h335924 = (tUInt8)255u & (DEF__theResult___fst_exp__h315029 + (tUInt8)1u);
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6460 = DEF__theResult___fst_exp__h335312 == (tUInt8)0u;
  DEF_sfd__h335331 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6460)) << 23u)) | DEF__theResult___fst_sfd__h335228)) + 1u);
  DEF_sfd_BITS_22_TO_0___h336406 = (tUInt32)(8388607u & DEF_sfd__h335331);
  DEF_sfd_BITS_24_TO_23___h335771 = (tUInt8)(DEF_sfd__h335331 >> 23u);
  DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6465 = (tUInt8)(DEF_sfd__h335331 >> 24u);
  DEF__theResult___sfd__h335780 = DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6465 ? (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6466 ? 0u : (tUInt32)(8388607u & (DEF_sfd__h335331 >> 1u))) : DEF_sfd_BITS_22_TO_0___h336406;
  DEF_out_sfd__h335783 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6459 ? DEF__theResult___sfd__h335780 : DEF__theResult___fst_sfd__h335228;
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570 = DEF__theResult___fst_sfd__h335228;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570 = DEF_out_sfd__h335783;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570 = DEF__theResult___sfd__h335780;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570 = 0u;
  }
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6572 = DEF__theResult___fst_sfd__h335228;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6572 = DEF__theResult___sfd__h335780;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6572 = 0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h335858 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6570;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h335858 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6572;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h335858 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6480 ? DEF__theResult___fst_sfd__h335228 : DEF__theResult___sfd__h335780;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h335858 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 ? DEF__theResult___fst_sfd__h335228 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___sfd__h335780 : DEF__theResult___fst_sfd__h335228);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h335858 = DEF__theResult___fst_sfd__h335228;
    break;
  default:
    DEF__theResult___fst_sfd__h335858 = 0u;
  }
  DEF__theResult___fst_sfd__h335861 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF__theResult___fst_sfd__h335228 : DEF__theResult___fst_sfd__h335858;
  DEF__theResult___snd_fst_sfd__h335864 = DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? DEF__theResult___fst_sfd__h325992 : DEF__theResult___fst_sfd__h335861;
  DEF__theResult___exp__h335779 = DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6465 ? (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6466 ? (tUInt8)255u : DEF_din_inc___2_exp__h335985) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6460 && DEF_sfd_BITS_24_TO_23___h335771 == (tUInt8)1u ? (tUInt8)1u : DEF__theResult___fst_exp__h335312);
  DEF_out_exp__h335782 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6459 ? DEF__theResult___exp__h335779 : DEF__theResult___fst_exp__h335312;
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477 = DEF__theResult___fst_exp__h335312;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477 = DEF_out_exp__h335782;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477 = DEF__theResult___exp__h335779;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477 = (tUInt8)0u;
  }
  switch (DEF_guard__h326002) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6479 = DEF__theResult___fst_exp__h335312;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6479 = DEF__theResult___exp__h335779;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6479 = (tUInt8)0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h335857 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6477;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h335857 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6479;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h335857 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6480 ? DEF__theResult___fst_exp__h335312 : DEF__theResult___exp__h335779;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h335857 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6289 ? DEF__theResult___fst_exp__h335312 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___exp__h335779 : DEF__theResult___fst_exp__h335312);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h335857 = DEF__theResult___fst_exp__h335312;
    break;
  default:
    DEF__theResult___fst_exp__h335857 = (tUInt8)0u;
  }
  DEF__theResult___fst_exp__h335860 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF__theResult___fst_exp__h335312 : DEF__theResult___fst_exp__h335857;
  DEF__theResult___snd_fst_exp__h335863 = DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? DEF__theResult___fst_exp__h325991 : DEF__theResult___fst_exp__h335860;
  DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6390 = DEF__theResult___fst_exp__h315029 == (tUInt8)0u;
  DEF_sfd__h315047 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6390)) << 23u)) | DEF__theResult___fst_sfd__h314959)) + 1u);
  DEF_sfd_BITS_22_TO_0___h336346 = (tUInt32)(8388607u & DEF_sfd__h315047);
  DEF_sfd_BITS_24_TO_23___h315463 = (tUInt8)(DEF_sfd__h315047 >> 23u);
  DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6395 = (tUInt8)(DEF_sfd__h315047 >> 24u);
  DEF__theResult___sfd__h315472 = DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6395 ? (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6396 ? 0u : (tUInt32)(8388607u & (DEF_sfd__h315047 >> 1u))) : DEF_sfd_BITS_22_TO_0___h336346;
  DEF_out_sfd__h315475 = DEF_sfdin_BIT_34___h315243 ? DEF__theResult___sfd__h315472 : DEF__theResult___fst_sfd__h314959;
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524 = DEF__theResult___fst_sfd__h314959;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524 = DEF_out_sfd__h315475;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524 = DEF__theResult___sfd__h315472;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524 = 0u;
  }
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6526 = DEF__theResult___fst_sfd__h314959;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6526 = DEF__theResult___sfd__h315472;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6526 = 0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h315550 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6524;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h315550 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6526;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h315550 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6410 ? DEF__theResult___fst_sfd__h314959 : DEF__theResult___sfd__h315472;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h315550 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 ? DEF__theResult___fst_sfd__h314959 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___sfd__h315472 : DEF__theResult___fst_sfd__h314959);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h315550 = DEF__theResult___fst_sfd__h314959;
    break;
  default:
    DEF__theResult___fst_sfd__h315550 = 0u;
  }
  DEF__theResult___fst_sfd__h315553 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF__theResult___fst_sfd__h314959 : DEF__theResult___fst_sfd__h315550;
  DEF__theResult___exp__h315471 = DEF__0b0_CONCAT_NOT_IF_resWire_wget__342_BITS_67_TO_ETC___d6395 ? (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6396 ? (tUInt8)255u : DEF_din_inc___2_exp__h335924) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6390 && DEF_sfd_BITS_24_TO_23___h315463 == (tUInt8)1u ? (tUInt8)1u : DEF__theResult___fst_exp__h315029);
  DEF_out_exp__h315474 = DEF_sfdin_BIT_34___h315243 ? DEF__theResult___exp__h315471 : DEF__theResult___fst_exp__h315029;
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407 = DEF__theResult___fst_exp__h315029;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407 = DEF_out_exp__h315474;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407 = DEF__theResult___exp__h315471;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407 = (tUInt8)0u;
  }
  switch (DEF_guard__h305748) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6409 = DEF__theResult___fst_exp__h315029;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6409 = DEF__theResult___exp__h315471;
    break;
  default:
    DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6409 = (tUInt8)0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h315549 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6407;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h315549 = DEF_IF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_E_ETC___d6409;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h315549 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d6410 ? DEF__theResult___fst_exp__h315029 : DEF__theResult___exp__h315471;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h315549 = DEF_IF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_ETC___d5939 ? DEF__theResult___fst_exp__h315029 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___exp__h315471 : DEF__theResult___fst_exp__h315029);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h315549 = DEF__theResult___fst_exp__h315029;
    break;
  default:
    DEF__theResult___fst_exp__h315549 = (tUInt8)0u;
  }
  DEF__theResult___fst_exp__h315552 = DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF__theResult___fst_exp__h315029 : DEF__theResult___fst_exp__h315549;
  DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621 = ((tUInt8)31u & ((DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6390 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6611) << 1u)) | ((tUInt8)31u & (((DEF__theResult___fst_exp__h315552 == (tUInt8)255u && DEF__theResult___fst_sfd__h315553 == 0u) << 2u) | (!DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6611)));
  DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5699 = (tUInt8)63u & ((DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471 ? (tUInt8)0u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5473 ? (tUInt8)1u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5476 ? (tUInt8)2u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5478 ? (tUInt8)3u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5480 ? (tUInt8)4u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5482 ? (tUInt8)5u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5484 ? (tUInt8)6u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5486 ? (tUInt8)7u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5488 ? (tUInt8)8u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5490 ? (tUInt8)9u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5492 ? (tUInt8)10u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5494 ? (tUInt8)11u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5496 ? (tUInt8)12u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5498 ? (tUInt8)13u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5500 ? (tUInt8)14u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5502 ? (tUInt8)15u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5504 ? (tUInt8)16u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5506 ? (tUInt8)17u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5508 ? (tUInt8)18u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5510 ? (tUInt8)19u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5512 ? (tUInt8)20u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5514 ? (tUInt8)21u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5516 ? (tUInt8)22u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5518 ? (tUInt8)23u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5520 ? (tUInt8)24u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5522 ? (tUInt8)25u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5524 ? (tUInt8)26u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5526 ? (tUInt8)27u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5528 ? (tUInt8)28u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5530 ? (tUInt8)29u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5532 ? (tUInt8)30u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5534 ? (tUInt8)31u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5536 ? (tUInt8)32u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5538 ? (tUInt8)33u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5540 ? (tUInt8)34u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5542 ? (tUInt8)35u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5544 ? (tUInt8)36u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5546 ? (tUInt8)37u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5548 ? (tUInt8)38u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5550 ? (tUInt8)39u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5552 ? (tUInt8)40u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5554 ? (tUInt8)41u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5556 ? (tUInt8)42u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5558 ? (tUInt8)43u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5560 ? (tUInt8)44u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5562 ? (tUInt8)45u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5564 ? (tUInt8)46u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5566 ? (tUInt8)47u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5568 ? (tUInt8)48u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5570 ? (tUInt8)49u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5572 ? (tUInt8)50u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5574 ? (tUInt8)51u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5576 ? (tUInt8)52u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5578 ? (tUInt8)53u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5580 ? (tUInt8)54u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5582 ? (tUInt8)55u : (DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5584 ? (tUInt8)56u : (tUInt8)57u))))))))))))))))))))))))))))))))))))))))))))))))))))))))) - (tUInt8)1u);
  DEF__theResult___fst_exp__h305205 = (tUInt8)255u & ((tUInt8)0u - ((tUInt8)255u & DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5699));
  DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5700 = 511u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5699));
  DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5701 = primSLE8(1u,
									     9u,
									     (tUInt32)(DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5700),
									     9u,
									     0u);
  DEF__theResult___snd__h305203 = primShiftL64(57u,
					       57u,
					       (tUInt64)(DEF__theResult____h295776),
					       9u,
					       (tUInt32)(DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5700));
  DEF__theResult___snd__h305180 = 144115188075855871llu & ((((tUInt64)(36028797018963967llu & (DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5701 ? DEF__theResult___snd__h305203 : DEF__theResult____h295776))) << 2u) | (tUInt64)((tUInt8)0u));
  DEF__theResult___snd__h305174 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5641 ? DEF__theResult____h295776 : DEF__theResult___snd__h305180;
  DEF__theResult___snd__h305162 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5474 ? DEF__theResult___snd__h305164 : DEF__theResult___snd__h305174;
  DEF_sfdin__h305134 = DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471 ? DEF__theResult___snd__h305151 : DEF__theResult___snd__h305162;
  DEF__theResult___fst_sfd__h305141 = (tUInt32)(DEF_sfdin__h305134 >> 34u);
  DEF_sfdin_BIT_34___h305428 = (tUInt8)((tUInt8)1u & (DEF_sfdin__h305134 >> 34u));
  DEF__theResult___fst_exp__h305211 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5641 || !DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d5701 ? (tUInt8)0u : DEF__theResult___fst_exp__h305205;
  DEF__theResult___fst_exp__h305214 = DEF_NOT_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_6_ETC___d5474 ? (tUInt8)1u : DEF__theResult___fst_exp__h305211;
  DEF__theResult___fst_exp__h305140 = DEF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_TO_ETC___d5471 ? (tUInt8)2u : DEF__theResult___fst_exp__h305214;
  DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6365 = DEF__theResult___fst_exp__h305140 == (tUInt8)254u;
  DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 = DEF__theResult___fst_exp__h305140 == (tUInt8)255u;
  DEF_din_inc___2_exp__h335898 = (tUInt8)255u & (DEF__theResult___fst_exp__h305140 + (tUInt8)1u);
  DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359 = DEF__theResult___fst_exp__h305140 == (tUInt8)0u;
  DEF_sfd__h305232 = 33554431u & ((33554431u & (((((tUInt32)((tUInt8)0u)) << 24u) | (((tUInt32)(!DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359)) << 23u)) | DEF__theResult___fst_sfd__h305141)) + 1u);
  DEF_sfd_BITS_22_TO_0___h336319 = (tUInt32)(8388607u & DEF_sfd__h305232);
  DEF_sfd_BITS_24_TO_23___h305648 = (tUInt8)(DEF_sfd__h305232 >> 23u);
  DEF__0b0_CONCAT_NOT_IF_IF_0b0_CONCAT_NOT_resWire_wg_ETC___d6364 = (tUInt8)(DEF_sfd__h305232 >> 24u);
  DEF__theResult___sfd__h305657 = DEF__0b0_CONCAT_NOT_IF_IF_0b0_CONCAT_NOT_resWire_wg_ETC___d6364 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6365 ? 0u : (tUInt32)(8388607u & (DEF_sfd__h305232 >> 1u))) : DEF_sfd_BITS_22_TO_0___h336319;
  DEF_out_sfd__h305660 = DEF_sfdin_BIT_34___h305428 ? DEF__theResult___sfd__h305657 : DEF__theResult___fst_sfd__h305141;
  DEF__theResult___exp__h305656 = DEF__0b0_CONCAT_NOT_IF_IF_0b0_CONCAT_NOT_resWire_wg_ETC___d6364 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6365 ? (tUInt8)255u : DEF_din_inc___2_exp__h335898) : (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359 && DEF_sfd_BITS_24_TO_23___h305648 == (tUInt8)1u ? (tUInt8)1u : DEF__theResult___fst_exp__h305140);
  DEF_out_exp__h305659 = DEF_sfdin_BIT_34___h305428 ? DEF__theResult___exp__h305656 : DEF__theResult___fst_exp__h305140;
  DEF_guard__h295786 = (tUInt8)3u & ((((tUInt8)(((tUInt8)((tUInt8)1u & (DEF_sfdin__h305134 >> 33u)) ? (tUInt8)2u : (tUInt8)0u) >> 1u)) << 1u) | !((72057594037927935llu & ((((tUInt64)(8589934591llu & DEF_sfdin__h305134)) << 23u) | (tUInt64)(0u))) == 0llu));
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505 = DEF__theResult___fst_sfd__h305141;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505 = DEF_out_sfd__h305660;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505 = DEF__theResult___sfd__h305657;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505 = 0u;
  }
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6507 = DEF__theResult___fst_sfd__h305141;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6507 = DEF__theResult___sfd__h305657;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6507 = 0u;
  }
  DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5734 = DEF_guard__h295786 == (tUInt8)2u;
  DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5736 = DEF_guard__h295786 == (tUInt8)3u;
  DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 = DEF_guard__h295786 == (tUInt8)0u;
  DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d6379 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 || DEF_resWire_wget__342_BIT_68___d5343;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_sfd__h305735 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6505;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_sfd__h305735 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6507;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_sfd__h305735 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d6379 ? DEF__theResult___fst_sfd__h305141 : DEF__theResult___sfd__h305657;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_sfd__h305735 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 ? DEF__theResult___fst_sfd__h305141 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___sfd__h305657 : DEF__theResult___fst_sfd__h305141);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_sfd__h305735 = DEF__theResult___fst_sfd__h305141;
    break;
  default:
    DEF__theResult___fst_sfd__h305735 = 0u;
  }
  DEF__theResult___fst_sfd__h305738 = DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF__theResult___fst_sfd__h305141 : DEF__theResult___fst_sfd__h305735;
  DEF__theResult___snd_fst_sfd__h315556 = DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? DEF__theResult___fst_sfd__h305738 : DEF__theResult___fst_sfd__h315553;
  DEF__theResult___fst_sfd__h335870 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? DEF__theResult___snd_fst_sfd__h315556 : DEF__theResult___fst_sfd__h295759) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? DEF__theResult___snd_fst_sfd__h335864 : DEF__theResult___fst_sfd__h295759);
  DEF__theResult___fst_sfd__h335876 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5356 ? 0u : DEF__theResult___fst_sfd__h335870;
  DEF_sfd__h335882 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5353 ? DEF__theResult___snd_fst_sfd__h286979 : DEF__theResult___fst_sfd__h335876;
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376 = DEF__theResult___fst_exp__h305140;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376 = DEF_out_exp__h305659;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376 = DEF__theResult___exp__h305656;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376 = (tUInt8)0u;
  }
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6378 = DEF__theResult___fst_exp__h305140;
    break;
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6378 = DEF__theResult___exp__h305656;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6378 = (tUInt8)0u;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF__theResult___fst_exp__h305734 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6376;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst_exp__h305734 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6378;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst_exp__h305734 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d6379 ? DEF__theResult___fst_exp__h305140 : DEF__theResult___exp__h305656;
    break;
  case (tUInt8)3u:
    DEF__theResult___fst_exp__h305734 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 ? DEF__theResult___fst_exp__h305140 : (DEF_resWire_wget__342_BIT_68___d5343 ? DEF__theResult___exp__h305656 : DEF__theResult___fst_exp__h305140);
    break;
  case (tUInt8)4u:
    DEF__theResult___fst_exp__h305734 = DEF__theResult___fst_exp__h305140;
    break;
  default:
    DEF__theResult___fst_exp__h305734 = (tUInt8)0u;
  }
  DEF__theResult___fst_exp__h305737 = DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF__theResult___fst_exp__h305140 : DEF__theResult___fst_exp__h305734;
  DEF__theResult___snd_fst_exp__h315555 = DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? DEF__theResult___fst_exp__h305737 : DEF__theResult___fst_exp__h315552;
  DEF__theResult___fst_exp__h335869 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? DEF__theResult___snd_fst_exp__h315555 : DEF__theResult___fst_exp__h295758) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? DEF__theResult___snd_fst_exp__h335863 : DEF__theResult___fst_exp__h295758);
  DEF__theResult___fst_exp__h335872 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 && DEF_resWire_wget__342_BITS_56_TO_5_350_EQ_0___d5351 ? (tUInt8)0u : DEF__theResult___fst_exp__h335869;
  DEF_exp__h335881 = DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047___d5349 ? (tUInt8)255u : DEF__theResult___fst_exp__h335872;
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6312 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6312 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5736 && DEF_resWire_wget__342_BIT_68___d5343;
  }
  DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5732 = DEF_guard__h295786 == (tUInt8)1u;
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d6312;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5732 || (DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5734 || DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5736)) && DEF_resWire_wget__342_BIT_68___d5343;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320 = DEF_resWire_wget__342_BIT_68___d5343;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320 = DEF_rmdFifo_first__710_EQ_4_750_AND_resWire_wget___ETC___d6317;
  }
  DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d5737 = !DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5736;
  switch (DEF_guard__h295786) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d5739 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d5739 = DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d5737 || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
  }
  switch (DEF_rmdFifo_first____d5710) {
  case (tUInt8)0u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755 = DEF_IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_B_ETC___d5739;
    break;
  case (tUInt8)1u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755 = DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (!DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5732 && (!DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5734 && DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d5737)) || DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755 = DEF_NOT_resWire_wget__342_BIT_68_343___d5344;
    break;
  default:
    DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755 = DEF_NOT_rmdFifo_first__710_EQ_4_750_751_OR_NOT_res_ETC___d5752;
  }
  DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d6598 = !DEF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_ETC___d5731;
  DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609 = ((tUInt8)31u & (((DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359 && DEF__theResult___fst_sfd__h305141 == 0u) || (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d6359 && DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d6598)) << 1u)) | ((tUInt8)31u & (((DEF__theResult___fst_exp__h305737 == (tUInt8)255u && DEF__theResult___fst_sfd__h305738 == 0u) << 2u) | (!DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 && DEF_NOT_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342__ETC___d6598)));
  DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590.build_concat(8589934591llu & ((((tUInt64)(!DEF_isDoubleFifo_first____d5339)) << 32u) | (tUInt64)((tUInt32)((DEF_isDoubleFifo_first____d5339 ? (((tUInt64)(DEF_isNegateFifo_first____d5341 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_resWire_wget__342_BIT_68___d5343)) << 63u) | primExtract64(63u,
																																													   69u,
																																													   DEF_resWire_wget____d5342,
																																													   32u,
																																													   67u,
																																													   32u,
																																													   5u) : (((((tUInt64)(2863311530u)) << 32u) | (((tUInt64)(DEF_isNegateFifo_first____d5341 ? (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960))) : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332))))) << 31u)) | (((tUInt64)(DEF_exp__h335881)) << 23u)) | (tUInt64)(DEF_sfd__h335882)) >> 32u))),
									      32u,
									      33u).set_whole_word((tUInt32)(DEF_isDoubleFifo_first____d5339 ? (((tUInt64)(DEF_isNegateFifo_first____d5341 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_resWire_wget__342_BIT_68___d5343)) << 63u) | primExtract64(63u,
																																					  69u,
																																					  DEF_resWire_wget____d5342,
																																					  32u,
																																					  67u,
																																					  32u,
																																					  5u) : (((((tUInt64)(2863311530u)) << 32u) | (((tUInt64)(DEF_isNegateFifo_first____d5341 ? (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d5755) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d5955)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6256) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF_NOT_resWire_wget__342_BIT_68_343___d5344 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6305)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d5960))) : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_2047_34_ETC___d5357 ? DEF_resWire_wget__342_BIT_68___d5343 : (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 ? (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (DEF_IF_IF_0b0_CONCAT_NOT_resWire_wget__342_BITS_67_ETC___d5709 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6320) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d5923 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6329)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332) : (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 ? (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (DEF_IF_IF_3970_MINUS_SEXT_resWire_wget__342_BITS_6_ETC___d6220 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_I_ETC___d6341) : (DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 ? DEF_resWire_wget__342_BIT_68___d5343 : DEF_IF_rmdFifo_first__710_EQ_0_711_THEN_IF_IF_IF_r_ETC___d6350)) : DEF_IF_rmdFifo_first__710_EQ_0_711_OR_rmdFifo_firs_ETC___d6332))))) << 31u)) | (((tUInt64)(DEF_exp__h335881)) << 23u)) | (tUInt64)(DEF_sfd__h335882)),
												  0u);
  DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703.set_bits_in_word((tUInt8)127u & (((tUInt8)1u << 6u) | primExtract8(6u,
																     65u,
																     DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590,
																     32u,
																     64u,
																     32u,
																     59u)),
										   2u,
										   0u,
										   7u).set_whole_word(primExtract32(32u,
														    65u,
														    DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590,
														    32u,
														    58u,
														    32u,
														    27u),
												      1u).set_whole_word((DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590.get_bits_in_word32(0u,
																									    0u,
																									    27u) << 5u) | (tUInt32)(DEF_isDoubleFifo_first____d5339 ? DEF_resWire_wget__342_BITS_4_TO_0___d6591 : DEF_resWire_wget__342_BITS_4_TO_0___d6591 | ((tUInt8)31u & ((((((DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 && (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 && (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (tUInt8)(DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609 >> 4u) : (tUInt8)(DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621 >> 4u)) : DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 && (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 && (tUInt8)(DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638 >> 4u)))))) << 4u) | ((DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 && (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 && (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609 >> 3u)) : (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621 >> 3u))) : DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 && (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 && (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638 >> 3u))))))) << 3u)) | ((DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 && (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF_NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__342_B_ETC___d6657 || (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609 >> 2u)) : (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621 >> 2u))) : DEF_NOT_SEXT_resWire_wget__342_BITS_67_TO_57_348_M_ETC___d6662 || (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638 >> 2u)) : DEF__theResult___fst_exp__h335860 == (tUInt8)255u && DEF__theResult___fst_sfd__h335861 == 0u))))) << 2u)) | ((DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 && (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5464 && (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609 >> 1u)) : (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621 >> 1u))) : DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5964 && (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (tUInt8)((tUInt8)1u & (DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638 >> 1u)) : DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6460 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6678))))) << 1u)) | (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6593 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_204_ETC___d6594 && (DEF_NOT_resWire_wget__342_BITS_67_TO_57_348_EQ_0_3_ETC___d6595 && (DEF_resWire_wget__342_BITS_67_TO_57_348_EQ_0___d5354 ? DEF_NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__342_B_ETC___d6657 || (DEF__3074_MINUS_0_CONCAT_IF_resWire_wget__342_BIT_5_ETC___d5465 ? (tUInt8)((tUInt8)1u & DEF__0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__34_ETC___d6609) : (tUInt8)((tUInt8)1u & DEF__0_CONCAT_IF_resWire_wget__342_BITS_67_TO_57_34_ETC___d6621)) : DEF_NOT_SEXT_resWire_wget__342_BITS_67_TO_57_348_M_ETC___d6662 || (DEF_SEXT_resWire_wget__342_BITS_67_TO_57_348_MINUS_ETC___d5965 ? (tUInt8)((tUInt8)1u & DEF__0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__3_ETC___d6638) : !DEF_IF_resWire_wget__342_BITS_67_TO_57_348_EQ_0_35_ETC___d6272 && DEF_NOT_IF_IF_resWire_wget__342_BITS_67_TO_57_348__ETC___d6678)))))))),
															 0u);
  INST_isDoubleFifo.METH_deq();
  INST_isNegateFifo.METH_deq();
  INST_rmdFifo.METH_deq();
  INST_oFifo_rv.METH_port0__write(DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703);
}

void MOD_mkFPU::RL_rl_reset()
{
  DEF__0_CONCAT_DONTCARE___d6707.set_bits_in_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													 0u,
													 7u),
						  2u,
						  0u,
						  7u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(1u),
								     1u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(0u),
											0u);
  INST_resetReqsF.METH_deq();
  INST_iFifo.METH_clear();
  INST_oFifo_rv.METH_port2__write(DEF__0_CONCAT_DONTCARE___d6707);
  INST_rmdFifo.METH_clear();
  INST_isDoubleFifo.METH_clear();
  INST_isNegateFifo.METH_clear();
  INST_resetRspsF.METH_enq();
}

void MOD_mkFPU::__me_check_22()
{
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_WILL_FIRE_RL_getResFromPipe && DEF_WILL_FIRE_RL_getResFromPipe_1)
      dollar_error(sim_hdl, this, "s", &__str_literal_1);
    if ((DEF_WILL_FIRE_RL_getResFromPipe || DEF_WILL_FIRE_RL_getResFromPipe_1) && DEF_WILL_FIRE_RL_getResFromPipe_2)
      dollar_error(sim_hdl, this, "s", &__str_literal_2);
  }
}


/* Methods */

void MOD_mkFPU::METH_server_core_request_put(tUWide ARG_server_core_request_put)
{
  PORT_server_core_request_put = ARG_server_core_request_put;
  INST_iFifo.METH_enq(ARG_server_core_request_put);
}

tUInt8 MOD_mkFPU::METH_RDY_server_core_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_core_request_put;
  tUInt8 PORT_RDY_server_core_request_put;
  DEF_CAN_FIRE_server_core_request_put = INST_iFifo.METH_i_notFull();
  PORT_RDY_server_core_request_put = DEF_CAN_FIRE_server_core_request_put;
  return PORT_RDY_server_core_request_put;
}

tUWide MOD_mkFPU::METH_server_core_response_get()
{
  DEF_oFifo_rv_port1__read____d6708 = INST_oFifo_rv.METH_port1__read();
  wop_primExtractWide(70u,
		      71u,
		      DEF_oFifo_rv_port1__read____d6708,
		      32u,
		      69u,
		      32u,
		      0u,
		      PORT_server_core_response_get);
  DEF__0_CONCAT_DONTCARE___d6707.set_bits_in_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													 0u,
													 7u),
						  2u,
						  0u,
						  7u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(1u),
								     1u).set_whole_word(UWide_literal_71_h2aaaaaaaaaaaaaaaaa.get_whole_word(0u),
											0u);
  INST_oFifo_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d6707);
  return PORT_server_core_response_get;
}

tUInt8 MOD_mkFPU::METH_RDY_server_core_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_core_response_get;
  tUInt8 PORT_RDY_server_core_response_get;
  DEF_oFifo_rv_port1__read____d6708 = INST_oFifo_rv.METH_port1__read();
  DEF_CAN_FIRE_server_core_response_get = DEF_oFifo_rv_port1__read____d6708.get_bits_in_word8(2u,
											      6u,
											      1u);
  PORT_RDY_server_core_response_get = DEF_CAN_FIRE_server_core_response_get;
  return PORT_RDY_server_core_response_get;
}

void MOD_mkFPU::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_resetReqsF.METH_enq();
}

tUInt8 MOD_mkFPU::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_resetReqsF.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkFPU::METH_server_reset_response_get()
{
  INST_resetRspsF.METH_deq();
}

tUInt8 MOD_mkFPU::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_CAN_FIRE_server_reset_response_get = INST_resetRspsF.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}


/* Reset routines */

void MOD_mkFPU::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rmdFifo.reset_RST(ARG_rst_in);
  INST_rg_busy_1.reset_RST(ARG_rst_in);
  INST_rg_busy.reset_RST(ARG_rst_in);
  INST_resetRspsF.reset_RST(ARG_rst_in);
  INST_resetReqsF.reset_RST(ARG_rst_in);
  INST_oFifo_rv.reset_RST(ARG_rst_in);
  INST_isNegateFifo.reset_RST(ARG_rst_in);
  INST_isDoubleFifo.reset_RST(ARG_rst_in);
  INST_iFifo.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fState_S4.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fState_S3.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fState_S2.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fState_S1.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fResult_S5.reset_RST(ARG_rst_in);
  INST_fpu_sqr_fOperand_S0.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S8.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S7.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S6.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S5.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S4.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S3.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S2.reset_RST(ARG_rst_in);
  INST_fpu_madd_fState_S1.reset_RST(ARG_rst_in);
  INST_fpu_madd_fResult_S9.reset_RST(ARG_rst_in);
  INST_fpu_madd_fProd_S3.reset_RST(ARG_rst_in);
  INST_fpu_madd_fProd_S2.reset_RST(ARG_rst_in);
  INST_fpu_madd_fOperand_S0.reset_RST(ARG_rst_in);
  INST_fpu_div_fState_S4.reset_RST(ARG_rst_in);
  INST_fpu_div_fState_S3.reset_RST(ARG_rst_in);
  INST_fpu_div_fState_S2.reset_RST(ARG_rst_in);
  INST_fpu_div_fState_S1.reset_RST(ARG_rst_in);
  INST_fpu_div_fResult_S5.reset_RST(ARG_rst_in);
  INST_fpu_div_fOperands_S0.reset_RST(ARG_rst_in);
  INST_crg_done_1.reset_RST(ARG_rst_in);
  INST_crg_done.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkFPU::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkFPU::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_crg_done.dump_state(indent + 2u);
  INST_crg_done_1.dump_state(indent + 2u);
  INST_fpu_div_fOperands_S0.dump_state(indent + 2u);
  INST_fpu_div_fResult_S5.dump_state(indent + 2u);
  INST_fpu_div_fState_S1.dump_state(indent + 2u);
  INST_fpu_div_fState_S2.dump_state(indent + 2u);
  INST_fpu_div_fState_S3.dump_state(indent + 2u);
  INST_fpu_div_fState_S4.dump_state(indent + 2u);
  INST_fpu_madd_fOperand_S0.dump_state(indent + 2u);
  INST_fpu_madd_fProd_S2.dump_state(indent + 2u);
  INST_fpu_madd_fProd_S3.dump_state(indent + 2u);
  INST_fpu_madd_fResult_S9.dump_state(indent + 2u);
  INST_fpu_madd_fState_S1.dump_state(indent + 2u);
  INST_fpu_madd_fState_S2.dump_state(indent + 2u);
  INST_fpu_madd_fState_S3.dump_state(indent + 2u);
  INST_fpu_madd_fState_S4.dump_state(indent + 2u);
  INST_fpu_madd_fState_S5.dump_state(indent + 2u);
  INST_fpu_madd_fState_S6.dump_state(indent + 2u);
  INST_fpu_madd_fState_S7.dump_state(indent + 2u);
  INST_fpu_madd_fState_S8.dump_state(indent + 2u);
  INST_fpu_sqr_fOperand_S0.dump_state(indent + 2u);
  INST_fpu_sqr_fResult_S5.dump_state(indent + 2u);
  INST_fpu_sqr_fState_S1.dump_state(indent + 2u);
  INST_fpu_sqr_fState_S2.dump_state(indent + 2u);
  INST_fpu_sqr_fState_S3.dump_state(indent + 2u);
  INST_fpu_sqr_fState_S4.dump_state(indent + 2u);
  INST_iFifo.dump_state(indent + 2u);
  INST_isDoubleFifo.dump_state(indent + 2u);
  INST_isNegateFifo.dump_state(indent + 2u);
  INST_oFifo_rv.dump_state(indent + 2u);
  INST_resWire.dump_state(indent + 2u);
  INST_resetReqsF.dump_state(indent + 2u);
  INST_resetRspsF.dump_state(indent + 2u);
  INST_rg_b.dump_state(indent + 2u);
  INST_rg_busy.dump_state(indent + 2u);
  INST_rg_busy_1.dump_state(indent + 2u);
  INST_rg_d.dump_state(indent + 2u);
  INST_rg_index.dump_state(indent + 2u);
  INST_rg_index_1.dump_state(indent + 2u);
  INST_rg_q.dump_state(indent + 2u);
  INST_rg_r.dump_state(indent + 2u);
  INST_rg_r_1.dump_state(indent + 2u);
  INST_rg_res.dump_state(indent + 2u);
  INST_rg_s.dump_state(indent + 2u);
  INST_rmdFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkFPU::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 240u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431", 104u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424", 104u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538", 127u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858", 139u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919", 119u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039", 114u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590", 65u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_getResFromPipe", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_getResFromPipe_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_getResFromPipe_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d1211", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d6707", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445", 182u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_885371657944020549648_CONCAT_DONTCARE___d1073", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___fst__h125536", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___fst__h46990", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___fst__h47029", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___fst__h47119", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142008", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142022", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142024", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142036", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142042", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142060", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd__h142065", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_fst__h46992", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_fst__h47031", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_fst__h47121", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd__h47168", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd__h47243", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd_snd__h46995", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd_snd__h47034", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult___snd_snd_snd__h47124", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b___1__h84675", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h33397", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h33920", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h46732", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h47127", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h47240", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h636", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h740", 58u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447", 319u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446", 249u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fOperands_S0_first____d36", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fResult_S5_first____d5325", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463", 148u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S1_first__50_BITS_318_TO_182___d461", 137u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S1_first__50_BIT_318___d451", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S1_first____d450", 319u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S2_first__66_BITS_147_TO_11___d473", 137u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S2_first__66_BIT_147___d467", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S2_first____d466", 148u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S3_first__06_BITS_194_TO_130___d536", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S3_first____d506", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S4_first__62_BITS_137_TO_69___d864", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_div_fState_S4_first____d862", 139u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920", 184u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fOperand_S0_first____d1782", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962", 105u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fResult_S9_first____d5323", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S1_first____d1927", 258u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S2_first____d1940", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491", 204u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S3_first____d1946", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540", 216u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S4_first____d2495", 204u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570", 203u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S5_first____d2544", 216u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580", 203u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S6_first____d2574", 203u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S7_first____d2584", 203u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_madd_fState_S8_first____d2891", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197", 125u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fOperand_S0_first____d1047", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fResult_S5_first____d5327", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336", 137u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S1_first__204_BIT_194___d1205", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S1_first____d1204", 195u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S2_first__339_BIT_136___d1340", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S2_first____d1339", 137u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662", 139u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S3_first____d1356", 196u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpu_sqr_fState_S4_first____d1666", 139u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iFifo_first__018_BITS_3_TO_0___d3019", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iFifo_first____d3018", 202u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "oFifo_rv_port0__read____d5331", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "oFifo_rv_port1__read____d6708", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "r__h47178", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "r__h47182", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "r__h47252", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "r__h47290", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "resWire_wget____d5342", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_b_BITS_115_TO_2___h47131", 114u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_0_BITS_114_TO_0___d16", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_0_PLUS_rg_d_CONCAT_0_8___d474", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_1_BITS_115_TO_1___h47185", 115u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_1___d999", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_r_BIT_115___h33904", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_res_84_BIT_116___d985", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_res___d984", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s__h46730", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s__h47177", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s__h47251", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "s__h65878", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sfdBC__h123258", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sfdBC__h124371", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sfdin__h141985", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sum__h47125", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sum__h47238", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h123766", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h124169", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h33398", 114u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h33878", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h33922", 58u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h125605", 106u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h32766", 114u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h47186", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h47219", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h47266", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h47298", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h66123", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h93412", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "server_core_request_put", 202u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "server_core_response_get", 70u);
  num = INST_crg_done.dump_VCD_defs(num);
  num = INST_crg_done_1.dump_VCD_defs(num);
  num = INST_fpu_div_fOperands_S0.dump_VCD_defs(num);
  num = INST_fpu_div_fResult_S5.dump_VCD_defs(num);
  num = INST_fpu_div_fState_S1.dump_VCD_defs(num);
  num = INST_fpu_div_fState_S2.dump_VCD_defs(num);
  num = INST_fpu_div_fState_S3.dump_VCD_defs(num);
  num = INST_fpu_div_fState_S4.dump_VCD_defs(num);
  num = INST_fpu_madd_fOperand_S0.dump_VCD_defs(num);
  num = INST_fpu_madd_fProd_S2.dump_VCD_defs(num);
  num = INST_fpu_madd_fProd_S3.dump_VCD_defs(num);
  num = INST_fpu_madd_fResult_S9.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S1.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S2.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S3.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S4.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S5.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S6.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S7.dump_VCD_defs(num);
  num = INST_fpu_madd_fState_S8.dump_VCD_defs(num);
  num = INST_fpu_sqr_fOperand_S0.dump_VCD_defs(num);
  num = INST_fpu_sqr_fResult_S5.dump_VCD_defs(num);
  num = INST_fpu_sqr_fState_S1.dump_VCD_defs(num);
  num = INST_fpu_sqr_fState_S2.dump_VCD_defs(num);
  num = INST_fpu_sqr_fState_S3.dump_VCD_defs(num);
  num = INST_fpu_sqr_fState_S4.dump_VCD_defs(num);
  num = INST_iFifo.dump_VCD_defs(num);
  num = INST_isDoubleFifo.dump_VCD_defs(num);
  num = INST_isNegateFifo.dump_VCD_defs(num);
  num = INST_oFifo_rv.dump_VCD_defs(num);
  num = INST_resWire.dump_VCD_defs(num);
  num = INST_resetReqsF.dump_VCD_defs(num);
  num = INST_resetRspsF.dump_VCD_defs(num);
  num = INST_rg_b.dump_VCD_defs(num);
  num = INST_rg_busy.dump_VCD_defs(num);
  num = INST_rg_busy_1.dump_VCD_defs(num);
  num = INST_rg_d.dump_VCD_defs(num);
  num = INST_rg_index.dump_VCD_defs(num);
  num = INST_rg_index_1.dump_VCD_defs(num);
  num = INST_rg_q.dump_VCD_defs(num);
  num = INST_rg_r.dump_VCD_defs(num);
  num = INST_rg_r_1.dump_VCD_defs(num);
  num = INST_rg_res.dump_VCD_defs(num);
  num = INST_rg_s.dump_VCD_defs(num);
  num = INST_rmdFifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkFPU::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFPU &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkFPU::vcd_defs(tVCDDumpType dt, MOD_mkFPU &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 104u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 104u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 127u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 139u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 119u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 114u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 182u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 58u);
    vcd_write_x(sim_hdl, num++, 319u);
    vcd_write_x(sim_hdl, num++, 249u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 148u);
    vcd_write_x(sim_hdl, num++, 137u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 319u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 137u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 148u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 139u);
    vcd_write_x(sim_hdl, num++, 184u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 105u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 258u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 204u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 216u);
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 204u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 203u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 216u);
    vcd_write_x(sim_hdl, num++, 203u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 203u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 203u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 125u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 137u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 195u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 137u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 139u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 196u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 139u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 202u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 114u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 115u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 114u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 58u);
    vcd_write_x(sim_hdl, num++, 106u);
    vcd_write_x(sim_hdl, num++, 114u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 202u);
    vcd_write_x(sim_hdl, num++, 70u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430) != DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430, 106u);
	backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430 = DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430;
      }
      ++num;
      if ((backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431) != DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431, 104u);
	backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431 = DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431;
      }
      ++num;
      if ((backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422) != DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422, 105u);
	backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422;
      }
      ++num;
      if ((backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424) != DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424, 104u);
	backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424;
      }
      ++num;
      if ((backing.DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440) != DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440, 105u);
	backing.DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440 = DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440;
      }
      ++num;
      if ((backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014) != DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014, 116u);
	backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014 = DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014;
      }
      ++num;
      if ((backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018) != DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018, 117u);
	backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018 = DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018;
      }
      ++num;
      if ((backing.DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31) != DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31, 116u);
	backing.DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31 = DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31;
      }
      ++num;
      if ((backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538) != DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538, 127u);
	backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538 = DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538;
      }
      ++num;
      if ((backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539) != DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539, 141u);
	backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539 = DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539;
      }
      ++num;
      if ((backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537) != DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537, 65u);
	backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537;
      }
      ++num;
      if ((backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858) != DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858, 139u);
	backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858;
      }
      ++num;
      if ((backing.DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973) != DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973, 69u);
	backing.DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973 = DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973;
      }
      ++num;
      if ((backing.DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974) != DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974, 69u);
	backing.DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974 = DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919) != DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919, 119u);
	backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919 = DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898) != DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898, 65u);
	backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921) != DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921, 258u);
	backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013) != DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013, 69u);
	backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013 = DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013;
      }
      ++num;
      if ((backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012) != DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012, 69u);
	backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012 = DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012;
      }
      ++num;
      if ((backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200) != DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200, 195u);
	backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200;
      }
      ++num;
      if ((backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201) != DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201, 195u);
	backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201;
      }
      ++num;
      if ((backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199) != DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199, 195u);
	backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199;
      }
      ++num;
      if ((backing.DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777) != DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777, 69u);
	backing.DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777;
      }
      ++num;
      if ((backing.DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778) != DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778, 69u);
	backing.DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778 = DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778;
      }
      ++num;
      if ((backing.DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318) != DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318, 67u);
	backing.DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318 = DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318;
      }
      ++num;
      if ((backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320) != DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320, 131u);
	backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320;
      }
      ++num;
      if ((backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321) != DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321, 67u);
	backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321;
      }
      ++num;
      if ((backing.DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010) != DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010, 116u);
	backing.DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010 = DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019) != DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019, 117u);
	backing.DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019 = DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008, 116u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013, 116u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015, 117u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024, 116u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032, 115u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039, 114u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993, 116u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017) != DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017, 117u);
	backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32) != DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32, 116u);
	backing.DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32 = DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22) != DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22, 116u);
	backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27) != DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27, 115u);
	backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28) != DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28, 116u);
	backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29) != DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29, 116u);
	backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29;
      }
      ++num;
      if ((backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30) != DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30, 116u);
	backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30;
      }
      ++num;
      if ((backing.DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21) != DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21, 116u);
	backing.DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21 = DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21;
      }
      ++num;
      if ((backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011) != DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011, 116u);
	backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011 = DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011;
      }
      ++num;
      if ((backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012) != DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012, 116u);
	backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012 = DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012;
      }
      ++num;
      if ((backing.DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535) != DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535, 65u);
	backing.DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535 = DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535;
      }
      ++num;
      if ((backing.DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490) != DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490, 66u);
	backing.DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490 = DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490;
      }
      ++num;
      if ((backing.DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886) != DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886, 67u);
	backing.DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886 = DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886;
      }
      ++num;
      if ((backing.DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319) != DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319, 196u);
	backing.DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319 = DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319;
      }
      ++num;
      if ((backing.DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590) != DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590, 65u);
	backing.DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590 = DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_getResFromPipe) != DEF_WILL_FIRE_RL_getResFromPipe)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_getResFromPipe, 1u);
	backing.DEF_WILL_FIRE_RL_getResFromPipe = DEF_WILL_FIRE_RL_getResFromPipe;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_getResFromPipe_1) != DEF_WILL_FIRE_RL_getResFromPipe_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_getResFromPipe_1, 1u);
	backing.DEF_WILL_FIRE_RL_getResFromPipe_1 = DEF_WILL_FIRE_RL_getResFromPipe_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_getResFromPipe_2) != DEF_WILL_FIRE_RL_getResFromPipe_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_getResFromPipe_2, 1u);
	backing.DEF_WILL_FIRE_RL_getResFromPipe_2 = DEF_WILL_FIRE_RL_getResFromPipe_2;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198) != DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198, 195u);
	backing.DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198 = DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d1211) != DEF__0_CONCAT_DONTCARE___d1211)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d1211, 117u);
	backing.DEF__0_CONCAT_DONTCARE___d1211 = DEF__0_CONCAT_DONTCARE___d1211;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d6707) != DEF__0_CONCAT_DONTCARE___d6707)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d6707, 71u);
	backing.DEF__0_CONCAT_DONTCARE___d6707 = DEF__0_CONCAT_DONTCARE___d6707;
      }
      ++num;
      if ((backing.DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445) != DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445)
      {
	vcd_write_val(sim_hdl, num, DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445, 182u);
	backing.DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445 = DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703) != DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703, 71u);
	backing.DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703 = DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061) != DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061, 195u);
	backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061 = DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072) != DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072, 195u);
	backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072 = DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072;
      }
      ++num;
      if ((backing.DEF__885371657944020549648_CONCAT_DONTCARE___d1073) != DEF__885371657944020549648_CONCAT_DONTCARE___d1073)
      {
	vcd_write_val(sim_hdl, num, DEF__885371657944020549648_CONCAT_DONTCARE___d1073, 195u);
	backing.DEF__885371657944020549648_CONCAT_DONTCARE___d1073 = DEF__885371657944020549648_CONCAT_DONTCARE___d1073;
      }
      ++num;
      if ((backing.DEF__theResult___fst__h125536) != DEF__theResult___fst__h125536)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___fst__h125536, 106u);
	backing.DEF__theResult___fst__h125536 = DEF__theResult___fst__h125536;
      }
      ++num;
      if ((backing.DEF__theResult___fst__h46990) != DEF__theResult___fst__h46990)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___fst__h46990, 116u);
	backing.DEF__theResult___fst__h46990 = DEF__theResult___fst__h46990;
      }
      ++num;
      if ((backing.DEF__theResult___fst__h47029) != DEF__theResult___fst__h47029)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___fst__h47029, 116u);
	backing.DEF__theResult___fst__h47029 = DEF__theResult___fst__h47029;
      }
      ++num;
      if ((backing.DEF__theResult___fst__h47119) != DEF__theResult___fst__h47119)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___fst__h47119, 116u);
	backing.DEF__theResult___fst__h47119 = DEF__theResult___fst__h47119;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142008) != DEF__theResult___snd__h142008)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142008, 106u);
	backing.DEF__theResult___snd__h142008 = DEF__theResult___snd__h142008;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142022) != DEF__theResult___snd__h142022)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142022, 106u);
	backing.DEF__theResult___snd__h142022 = DEF__theResult___snd__h142022;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142024) != DEF__theResult___snd__h142024)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142024, 106u);
	backing.DEF__theResult___snd__h142024 = DEF__theResult___snd__h142024;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142036) != DEF__theResult___snd__h142036)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142036, 106u);
	backing.DEF__theResult___snd__h142036 = DEF__theResult___snd__h142036;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142042) != DEF__theResult___snd__h142042)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142042, 106u);
	backing.DEF__theResult___snd__h142042 = DEF__theResult___snd__h142042;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142060) != DEF__theResult___snd__h142060)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142060, 106u);
	backing.DEF__theResult___snd__h142060 = DEF__theResult___snd__h142060;
      }
      ++num;
      if ((backing.DEF__theResult___snd__h142065) != DEF__theResult___snd__h142065)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd__h142065, 106u);
	backing.DEF__theResult___snd__h142065 = DEF__theResult___snd__h142065;
      }
      ++num;
      if ((backing.DEF__theResult___snd_fst__h46992) != DEF__theResult___snd_fst__h46992)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_fst__h46992, 116u);
	backing.DEF__theResult___snd_fst__h46992 = DEF__theResult___snd_fst__h46992;
      }
      ++num;
      if ((backing.DEF__theResult___snd_fst__h47031) != DEF__theResult___snd_fst__h47031)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_fst__h47031, 116u);
	backing.DEF__theResult___snd_fst__h47031 = DEF__theResult___snd_fst__h47031;
      }
      ++num;
      if ((backing.DEF__theResult___snd_fst__h47121) != DEF__theResult___snd_fst__h47121)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_fst__h47121, 116u);
	backing.DEF__theResult___snd_fst__h47121 = DEF__theResult___snd_fst__h47121;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd__h47168) != DEF__theResult___snd_snd__h47168)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd__h47168, 116u);
	backing.DEF__theResult___snd_snd__h47168 = DEF__theResult___snd_snd__h47168;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd__h47243) != DEF__theResult___snd_snd__h47243)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd__h47243, 116u);
	backing.DEF__theResult___snd_snd__h47243 = DEF__theResult___snd_snd__h47243;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd_snd__h46995) != DEF__theResult___snd_snd_snd__h46995)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd_snd__h46995, 116u);
	backing.DEF__theResult___snd_snd_snd__h46995 = DEF__theResult___snd_snd_snd__h46995;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd_snd__h47034) != DEF__theResult___snd_snd_snd__h47034)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd_snd__h47034, 116u);
	backing.DEF__theResult___snd_snd_snd__h47034 = DEF__theResult___snd_snd_snd__h47034;
      }
      ++num;
      if ((backing.DEF__theResult___snd_snd_snd__h47124) != DEF__theResult___snd_snd_snd__h47124)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult___snd_snd_snd__h47124, 116u);
	backing.DEF__theResult___snd_snd_snd__h47124 = DEF__theResult___snd_snd_snd__h47124;
      }
      ++num;
      if ((backing.DEF_b___1__h84675) != DEF_b___1__h84675)
      {
	vcd_write_val(sim_hdl, num, DEF_b___1__h84675, 116u);
	backing.DEF_b___1__h84675 = DEF_b___1__h84675;
      }
      ++num;
      if ((backing.DEF_b__h33397) != DEF_b__h33397)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h33397, 116u);
	backing.DEF_b__h33397 = DEF_b__h33397;
      }
      ++num;
      if ((backing.DEF_b__h33920) != DEF_b__h33920)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h33920, 116u);
	backing.DEF_b__h33920 = DEF_b__h33920;
      }
      ++num;
      if ((backing.DEF_b__h46732) != DEF_b__h46732)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h46732, 116u);
	backing.DEF_b__h46732 = DEF_b__h46732;
      }
      ++num;
      if ((backing.DEF_b__h47127) != DEF_b__h47127)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h47127, 116u);
	backing.DEF_b__h47127 = DEF_b__h47127;
      }
      ++num;
      if ((backing.DEF_b__h47240) != DEF_b__h47240)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h47240, 116u);
	backing.DEF_b__h47240 = DEF_b__h47240;
      }
      ++num;
      if ((backing.DEF_b__h636) != DEF_b__h636)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h636, 116u);
	backing.DEF_b__h636 = DEF_b__h636;
      }
      ++num;
      if ((backing.DEF_b__h740) != DEF_b__h740)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h740, 58u);
	backing.DEF_b__h740 = DEF_b__h740;
      }
      ++num;
      if ((backing.DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447) != DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447, 319u);
	backing.DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447;
      }
      ++num;
      if ((backing.DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446) != DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446, 249u);
	backing.DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446 = DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446;
      }
      ++num;
      if ((backing.DEF_fpu_div_fOperands_S0_first____d36) != DEF_fpu_div_fOperands_S0_first____d36)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fOperands_S0_first____d36, 131u);
	backing.DEF_fpu_div_fOperands_S0_first____d36 = DEF_fpu_div_fOperands_S0_first____d36;
      }
      ++num;
      if ((backing.DEF_fpu_div_fResult_S5_first____d5325) != DEF_fpu_div_fResult_S5_first____d5325)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fResult_S5_first____d5325, 69u);
	backing.DEF_fpu_div_fResult_S5_first____d5325 = DEF_fpu_div_fResult_S5_first____d5325;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463) != DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463, 148u);
	backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463 = DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461) != DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461, 137u);
	backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461 = DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S1_first__50_BIT_318___d451) != DEF_fpu_div_fState_S1_first__50_BIT_318___d451)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S1_first__50_BIT_318___d451, 1u);
	backing.DEF_fpu_div_fState_S1_first__50_BIT_318___d451 = DEF_fpu_div_fState_S1_first__50_BIT_318___d451;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S1_first____d450) != DEF_fpu_div_fState_S1_first____d450)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S1_first____d450, 319u);
	backing.DEF_fpu_div_fState_S1_first____d450 = DEF_fpu_div_fState_S1_first____d450;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502) != DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502, 195u);
	backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502 = DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473) != DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473, 137u);
	backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473 = DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S2_first__66_BIT_147___d467) != DEF_fpu_div_fState_S2_first__66_BIT_147___d467)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S2_first__66_BIT_147___d467, 1u);
	backing.DEF_fpu_div_fState_S2_first__66_BIT_147___d467 = DEF_fpu_div_fState_S2_first__66_BIT_147___d467;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S2_first____d466) != DEF_fpu_div_fState_S2_first____d466)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S2_first____d466, 148u);
	backing.DEF_fpu_div_fState_S2_first____d466 = DEF_fpu_div_fState_S2_first____d466;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857) != DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857, 69u);
	backing.DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857 = DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536) != DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536, 65u);
	backing.DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536 = DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S3_first____d506) != DEF_fpu_div_fState_S3_first____d506)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S3_first____d506, 195u);
	backing.DEF_fpu_div_fState_S3_first____d506 = DEF_fpu_div_fState_S3_first____d506;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864) != DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864, 69u);
	backing.DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864 = DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864;
      }
      ++num;
      if ((backing.DEF_fpu_div_fState_S4_first____d862) != DEF_fpu_div_fState_S4_first____d862)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_div_fState_S4_first____d862, 139u);
	backing.DEF_fpu_div_fState_S4_first____d862 = DEF_fpu_div_fState_S4_first____d862;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920) != DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920, 184u);
	backing.DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fOperand_S0_first____d1782) != DEF_fpu_madd_fOperand_S0_first____d1782)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fOperand_S0_first____d1782, 196u);
	backing.DEF_fpu_madd_fOperand_S0_first____d1782 = DEF_fpu_madd_fOperand_S0_first____d1782;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961) != DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961, 106u);
	backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961 = DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962) != DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962, 105u);
	backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962 = DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fResult_S9_first____d5323) != DEF_fpu_madd_fResult_S9_first____d5323)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fResult_S9_first____d5323, 69u);
	backing.DEF_fpu_madd_fResult_S9_first____d5323 = DEF_fpu_madd_fResult_S9_first____d5323;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931) != DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931, 152u);
	backing.DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931 = DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S1_first____d1927) != DEF_fpu_madd_fState_S1_first____d1927)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S1_first____d1927, 258u);
	backing.DEF_fpu_madd_fState_S1_first____d1927 = DEF_fpu_madd_fState_S1_first____d1927;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S2_first____d1940) != DEF_fpu_madd_fState_S2_first____d1940)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S2_first____d1940, 152u);
	backing.DEF_fpu_madd_fState_S2_first____d1940 = DEF_fpu_madd_fState_S2_first____d1940;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491) != DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491, 204u);
	backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491 = DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947) != DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947, 65u);
	backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947 = DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477) != DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477, 65u);
	backing.DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477 = DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S3_first____d1946) != DEF_fpu_madd_fState_S3_first____d1946)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S3_first____d1946, 152u);
	backing.DEF_fpu_madd_fState_S3_first____d1946 = DEF_fpu_madd_fState_S3_first____d1946;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540) != DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540, 216u);
	backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540 = DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496) != DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496, 74u);
	backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496 = DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S4_first____d2495) != DEF_fpu_madd_fState_S4_first____d2495)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S4_first____d2495, 204u);
	backing.DEF_fpu_madd_fState_S4_first____d2495 = DEF_fpu_madd_fState_S4_first____d2495;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548) != DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548, 70u);
	backing.DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548 = DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570) != DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570, 203u);
	backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570 = DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545) != DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545, 76u);
	backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545 = DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S5_first____d2544) != DEF_fpu_madd_fState_S5_first____d2544)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S5_first____d2544, 216u);
	backing.DEF_fpu_madd_fState_S5_first____d2544 = DEF_fpu_madd_fState_S5_first____d2544;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580) != DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580, 203u);
	backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580 = DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575) != DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575, 89u);
	backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575 = DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S6_first____d2574) != DEF_fpu_madd_fState_S6_first____d2574)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S6_first____d2574, 203u);
	backing.DEF_fpu_madd_fState_S6_first____d2574 = DEF_fpu_madd_fState_S6_first____d2574;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887) != DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887, 141u);
	backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887 = DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585) != DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585, 65u);
	backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585 = DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S7_first____d2584) != DEF_fpu_madd_fState_S7_first____d2584)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S7_first____d2584, 203u);
	backing.DEF_fpu_madd_fState_S7_first____d2584 = DEF_fpu_madd_fState_S7_first____d2584;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893) != DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893, 69u);
	backing.DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893 = DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893;
      }
      ++num;
      if ((backing.DEF_fpu_madd_fState_S8_first____d2891) != DEF_fpu_madd_fState_S8_first____d2891)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_madd_fState_S8_first____d2891, 141u);
	backing.DEF_fpu_madd_fState_S8_first____d2891 = DEF_fpu_madd_fState_S8_first____d2891;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197) != DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197, 125u);
	backing.DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197 = DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fOperand_S0_first____d1047) != DEF_fpu_sqr_fOperand_S0_first____d1047)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fOperand_S0_first____d1047, 67u);
	backing.DEF_fpu_sqr_fOperand_S0_first____d1047 = DEF_fpu_sqr_fOperand_S0_first____d1047;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fResult_S5_first____d5327) != DEF_fpu_sqr_fResult_S5_first____d5327)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fResult_S5_first____d5327, 69u);
	backing.DEF_fpu_sqr_fResult_S5_first____d5327 = DEF_fpu_sqr_fResult_S5_first____d5327;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336) != DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336, 137u);
	backing.DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336 = DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205) != DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205, 1u);
	backing.DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205 = DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S1_first____d1204) != DEF_fpu_sqr_fState_S1_first____d1204)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S1_first____d1204, 195u);
	backing.DEF_fpu_sqr_fState_S1_first____d1204 = DEF_fpu_sqr_fState_S1_first____d1204;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340) != DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340, 1u);
	backing.DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340 = DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352) != DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352, 196u);
	backing.DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352 = DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S2_first____d1339) != DEF_fpu_sqr_fState_S2_first____d1339)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S2_first____d1339, 137u);
	backing.DEF_fpu_sqr_fState_S2_first____d1339 = DEF_fpu_sqr_fState_S2_first____d1339;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661) != DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661, 69u);
	backing.DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661 = DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662) != DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662, 139u);
	backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662 = DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357) != DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357, 65u);
	backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357 = DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S3_first____d1356) != DEF_fpu_sqr_fState_S3_first____d1356)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S3_first____d1356, 196u);
	backing.DEF_fpu_sqr_fState_S3_first____d1356 = DEF_fpu_sqr_fState_S3_first____d1356;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668) != DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668, 69u);
	backing.DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668 = DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668;
      }
      ++num;
      if ((backing.DEF_fpu_sqr_fState_S4_first____d1666) != DEF_fpu_sqr_fState_S4_first____d1666)
      {
	vcd_write_val(sim_hdl, num, DEF_fpu_sqr_fState_S4_first____d1666, 139u);
	backing.DEF_fpu_sqr_fState_S4_first____d1666 = DEF_fpu_sqr_fState_S4_first____d1666;
      }
      ++num;
      if ((backing.DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035) != DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035)
      {
	vcd_write_val(sim_hdl, num, DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035, 1u);
	backing.DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035 = DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035;
      }
      ++num;
      if ((backing.DEF_iFifo_first__018_BITS_3_TO_0___d3019) != DEF_iFifo_first__018_BITS_3_TO_0___d3019)
      {
	vcd_write_val(sim_hdl, num, DEF_iFifo_first__018_BITS_3_TO_0___d3019, 4u);
	backing.DEF_iFifo_first__018_BITS_3_TO_0___d3019 = DEF_iFifo_first__018_BITS_3_TO_0___d3019;
      }
      ++num;
      if ((backing.DEF_iFifo_first____d3018) != DEF_iFifo_first____d3018)
      {
	vcd_write_val(sim_hdl, num, DEF_iFifo_first____d3018, 202u);
	backing.DEF_iFifo_first____d3018 = DEF_iFifo_first____d3018;
      }
      ++num;
      if ((backing.DEF_oFifo_rv_port0__read____d5331) != DEF_oFifo_rv_port0__read____d5331)
      {
	vcd_write_val(sim_hdl, num, DEF_oFifo_rv_port0__read____d5331, 71u);
	backing.DEF_oFifo_rv_port0__read____d5331 = DEF_oFifo_rv_port0__read____d5331;
      }
      ++num;
      if ((backing.DEF_oFifo_rv_port1__read____d6708) != DEF_oFifo_rv_port1__read____d6708)
      {
	vcd_write_val(sim_hdl, num, DEF_oFifo_rv_port1__read____d6708, 71u);
	backing.DEF_oFifo_rv_port1__read____d6708 = DEF_oFifo_rv_port1__read____d6708;
      }
      ++num;
      if ((backing.DEF_r__h47178) != DEF_r__h47178)
      {
	vcd_write_val(sim_hdl, num, DEF_r__h47178, 116u);
	backing.DEF_r__h47178 = DEF_r__h47178;
      }
      ++num;
      if ((backing.DEF_r__h47182) != DEF_r__h47182)
      {
	vcd_write_val(sim_hdl, num, DEF_r__h47182, 116u);
	backing.DEF_r__h47182 = DEF_r__h47182;
      }
      ++num;
      if ((backing.DEF_r__h47252) != DEF_r__h47252)
      {
	vcd_write_val(sim_hdl, num, DEF_r__h47252, 116u);
	backing.DEF_r__h47252 = DEF_r__h47252;
      }
      ++num;
      if ((backing.DEF_r__h47290) != DEF_r__h47290)
      {
	vcd_write_val(sim_hdl, num, DEF_r__h47290, 116u);
	backing.DEF_r__h47290 = DEF_r__h47290;
      }
      ++num;
      if ((backing.DEF_resWire_wget____d5342) != DEF_resWire_wget____d5342)
      {
	vcd_write_val(sim_hdl, num, DEF_resWire_wget____d5342, 69u);
	backing.DEF_resWire_wget____d5342 = DEF_resWire_wget____d5342;
      }
      ++num;
      if ((backing.DEF_rg_b_BITS_115_TO_2___h47131) != DEF_rg_b_BITS_115_TO_2___h47131)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_b_BITS_115_TO_2___h47131, 114u);
	backing.DEF_rg_b_BITS_115_TO_2___h47131 = DEF_rg_b_BITS_115_TO_2___h47131;
      }
      ++num;
      if ((backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20) != DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20, 116u);
	backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20;
      }
      ++num;
      if ((backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19) != DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19, 116u);
	backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19;
      }
      ++num;
      if ((backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17) != DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17, 116u);
	backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17;
      }
      ++num;
      if ((backing.DEF_rg_r_0_BITS_114_TO_0___d16) != DEF_rg_r_0_BITS_114_TO_0___d16)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_0_BITS_114_TO_0___d16, 115u);
	backing.DEF_rg_r_0_BITS_114_TO_0___d16 = DEF_rg_r_0_BITS_114_TO_0___d16;
      }
      ++num;
      if ((backing.DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474) != DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474, 116u);
	backing.DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474 = DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474;
      }
      ++num;
      if ((backing.DEF_rg_r_1_BITS_115_TO_1___h47185) != DEF_rg_r_1_BITS_115_TO_1___h47185)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_1_BITS_115_TO_1___h47185, 115u);
	backing.DEF_rg_r_1_BITS_115_TO_1___h47185 = DEF_rg_r_1_BITS_115_TO_1___h47185;
      }
      ++num;
      if ((backing.DEF_rg_r_1___d999) != DEF_rg_r_1___d999)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_1___d999, 116u);
	backing.DEF_rg_r_1___d999 = DEF_rg_r_1___d999;
      }
      ++num;
      if ((backing.DEF_rg_r_BIT_115___h33904) != DEF_rg_r_BIT_115___h33904)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_r_BIT_115___h33904, 1u);
	backing.DEF_rg_r_BIT_115___h33904 = DEF_rg_r_BIT_115___h33904;
      }
      ++num;
      if ((backing.DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016) != DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016, 117u);
	backing.DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016 = DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016;
      }
      ++num;
      if ((backing.DEF_rg_res_84_BIT_116___d985) != DEF_rg_res_84_BIT_116___d985)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_res_84_BIT_116___d985, 1u);
	backing.DEF_rg_res_84_BIT_116___d985 = DEF_rg_res_84_BIT_116___d985;
      }
      ++num;
      if ((backing.DEF_rg_res___d984) != DEF_rg_res___d984)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_res___d984, 117u);
	backing.DEF_rg_res___d984 = DEF_rg_res___d984;
      }
      ++num;
      if ((backing.DEF_s__h46730) != DEF_s__h46730)
      {
	vcd_write_val(sim_hdl, num, DEF_s__h46730, 116u);
	backing.DEF_s__h46730 = DEF_s__h46730;
      }
      ++num;
      if ((backing.DEF_s__h47177) != DEF_s__h47177)
      {
	vcd_write_val(sim_hdl, num, DEF_s__h47177, 116u);
	backing.DEF_s__h47177 = DEF_s__h47177;
      }
      ++num;
      if ((backing.DEF_s__h47251) != DEF_s__h47251)
      {
	vcd_write_val(sim_hdl, num, DEF_s__h47251, 116u);
	backing.DEF_s__h47251 = DEF_s__h47251;
      }
      ++num;
      if ((backing.DEF_s__h65878) != DEF_s__h65878)
      {
	vcd_write_val(sim_hdl, num, DEF_s__h65878, 116u);
	backing.DEF_s__h65878 = DEF_s__h65878;
      }
      ++num;
      if ((backing.DEF_sfdBC__h123258) != DEF_sfdBC__h123258)
      {
	vcd_write_val(sim_hdl, num, DEF_sfdBC__h123258, 106u);
	backing.DEF_sfdBC__h123258 = DEF_sfdBC__h123258;
      }
      ++num;
      if ((backing.DEF_sfdBC__h124371) != DEF_sfdBC__h124371)
      {
	vcd_write_val(sim_hdl, num, DEF_sfdBC__h124371, 106u);
	backing.DEF_sfdBC__h124371 = DEF_sfdBC__h124371;
      }
      ++num;
      if ((backing.DEF_sfdin__h141985) != DEF_sfdin__h141985)
      {
	vcd_write_val(sim_hdl, num, DEF_sfdin__h141985, 106u);
	backing.DEF_sfdin__h141985 = DEF_sfdin__h141985;
      }
      ++num;
      if ((backing.DEF_sum__h47125) != DEF_sum__h47125)
      {
	vcd_write_val(sim_hdl, num, DEF_sum__h47125, 116u);
	backing.DEF_sum__h47125 = DEF_sum__h47125;
      }
      ++num;
      if ((backing.DEF_sum__h47238) != DEF_sum__h47238)
      {
	vcd_write_val(sim_hdl, num, DEF_sum__h47238, 116u);
	backing.DEF_sum__h47238 = DEF_sum__h47238;
      }
      ++num;
      if ((backing.DEF_v__h123766) != DEF_v__h123766)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h123766, 106u);
	backing.DEF_v__h123766 = DEF_v__h123766;
      }
      ++num;
      if ((backing.DEF_v__h124169) != DEF_v__h124169)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h124169, 106u);
	backing.DEF_v__h124169 = DEF_v__h124169;
      }
      ++num;
      if ((backing.DEF_value__h33398) != DEF_value__h33398)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h33398, 114u);
	backing.DEF_value__h33398 = DEF_value__h33398;
      }
      ++num;
      if ((backing.DEF_value__h33878) != DEF_value__h33878)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h33878, 116u);
	backing.DEF_value__h33878 = DEF_value__h33878;
      }
      ++num;
      if ((backing.DEF_value__h33922) != DEF_value__h33922)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h33922, 58u);
	backing.DEF_value__h33922 = DEF_value__h33922;
      }
      ++num;
      if ((backing.DEF_x__h125605) != DEF_x__h125605)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h125605, 106u);
	backing.DEF_x__h125605 = DEF_x__h125605;
      }
      ++num;
      if ((backing.DEF_x__h32766) != DEF_x__h32766)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h32766, 114u);
	backing.DEF_x__h32766 = DEF_x__h32766;
      }
      ++num;
      if ((backing.DEF_x__h47186) != DEF_x__h47186)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h47186, 116u);
	backing.DEF_x__h47186 = DEF_x__h47186;
      }
      ++num;
      if ((backing.DEF_x__h47219) != DEF_x__h47219)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h47219, 116u);
	backing.DEF_x__h47219 = DEF_x__h47219;
      }
      ++num;
      if ((backing.DEF_x__h47266) != DEF_x__h47266)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h47266, 116u);
	backing.DEF_x__h47266 = DEF_x__h47266;
      }
      ++num;
      if ((backing.DEF_x__h47298) != DEF_x__h47298)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h47298, 116u);
	backing.DEF_x__h47298 = DEF_x__h47298;
      }
      ++num;
      if ((backing.DEF_x__h66123) != DEF_x__h66123)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h66123, 116u);
	backing.DEF_x__h66123 = DEF_x__h66123;
      }
      ++num;
      if ((backing.DEF_x__h93412) != DEF_x__h93412)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h93412, 116u);
	backing.DEF_x__h93412 = DEF_x__h93412;
      }
      ++num;
      if ((backing.PORT_server_core_request_put) != PORT_server_core_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_server_core_request_put, 202u);
	backing.PORT_server_core_request_put = PORT_server_core_request_put;
      }
      ++num;
      if ((backing.PORT_server_core_response_get) != PORT_server_core_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_server_core_response_get, 70u);
	backing.PORT_server_core_response_get = PORT_server_core_response_get;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430, 106u);
      backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430 = DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2430;
      vcd_write_val(sim_hdl, num++, DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431, 104u);
      backing.DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431 = DEF_IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC___d2431;
      vcd_write_val(sim_hdl, num++, DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422, 105u);
      backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2422;
      vcd_write_val(sim_hdl, num++, DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424, 104u);
      backing.DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424 = DEF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_BI_ETC___d2424;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440, 105u);
      backing.DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440 = DEF_IF_IF_7170_MINUS_fpu_madd_fState_S3_first__946_ETC___d2440;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014, 116u);
      backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014 = DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_8_ETC___d1014;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018, 117u);
      backing.DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018 = DEF_IF_IF_rg_index_1_76_ULE_58_80_THEN_NOT_rg_b_81_ETC___d1018;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31, 116u);
      backing.DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31 = DEF_IF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_ETC___d31;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538, 127u);
      backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538 = DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2538;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539, 141u);
      backing.DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539 = DEF_IF_NOT_fpu_madd_fState_S4_first__495_BIT_130_5_ETC___d2539;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537, 65u);
      backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d537;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858, 139u);
      backing.DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858 = DEF_IF_fpu_div_fState_S3_first__06_BITS_120_TO_110_ETC___d858;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973, 69u);
      backing.DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973 = DEF_IF_fpu_div_fState_S4_first__62_BITS_64_TO_54_6_ETC___d973;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974, 69u);
      backing.DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974 = DEF_IF_fpu_div_fState_S4_first__62_BIT_138_63_THEN_ETC___d974;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919, 119u);
      backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919 = DEF_IF_fpu_madd_fOperand_S0_first__782_BITS_129_TO_ETC___d1919;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898, 65u);
      backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1898;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921, 258u);
      backing.DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921 = DEF_IF_fpu_madd_fOperand_S0_first__782_BIT_195_783_ETC___d1921;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013, 69u);
      backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013 = DEF_IF_fpu_madd_fState_S8_first__891_BIT_140_892_T_ETC___d3013;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012, 69u);
      backing.DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012 = DEF_IF_fpu_madd_fState_S8_first__891_BIT_67_894_AN_ETC___d3012;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200, 195u);
      backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1200;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201, 195u);
      backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BITS_65_TO_5_ETC___d1201;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199, 195u);
      backing.DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199 = DEF_IF_fpu_sqr_fOperand_S0_first__047_BIT_66_067_T_ETC___d1199;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777, 69u);
      backing.DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777 = DEF_IF_fpu_sqr_fState_S4_first__666_BITS_64_TO_54__ETC___d1777;
      vcd_write_val(sim_hdl, num++, DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778, 69u);
      backing.DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778 = DEF_IF_fpu_sqr_fState_S4_first__666_BIT_138_667_TH_ETC___d1778;
      vcd_write_val(sim_hdl, num++, DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318, 67u);
      backing.DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318 = DEF_IF_iFifo_first__018_BITS_3_TO_0_019_EQ_0_020_O_ETC___d5318;
      vcd_write_val(sim_hdl, num++, DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320, 131u);
      backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5320;
      vcd_write_val(sim_hdl, num++, DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321, 67u);
      backing.DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321 = DEF_IF_iFifo_first__018_BIT_201_046_THEN_IF_iFifo__ETC___d5321;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010, 116u);
      backing.DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010 = DEF_IF_rg_b_81_EQ_0_82_THEN_rg_r_1_99_ELSE_DONTCARE___d1010;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019, 117u);
      backing.DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019 = DEF_IF_rg_index_1_76_PLUS_1_78_ULE_58_79_THEN_IF_I_ETC___d1019;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008, 116u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1008;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013, 116u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1013;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015, 117u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1015;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024, 116u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1024;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032, 115u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1032;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039, 114u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d1039;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993, 116u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_IF_rg_res_84_B_ETC___d993;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017, 117u);
      backing.DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017 = DEF_IF_rg_index_1_76_ULE_58_80_THEN_rg_res_84_BIT__ETC___d1017;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32, 116u);
      backing.DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32 = DEF_IF_rg_index_PLUS_1_ULE_57_THEN_IF_IF_rg_index__ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22, 116u);
      backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27, 115u);
      backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28, 116u);
      backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29, 116u);
      backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30, 116u);
      backing.DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30 = DEF_IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d30;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21, 116u);
      backing.DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21 = DEF_IF_rg_r_0_BIT_115_1_THEN_rg_r_0_BITS_114_TO_0__ETC___d21;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011, 116u);
      backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011 = DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1011;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012, 116u);
      backing.DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012 = DEF_IF_rg_res_84_BIT_116_85_THEN_rg_res_84_BITS_11_ETC___d1012;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535, 65u);
      backing.DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535 = DEF_NOT_fpu_div_fState_S3_first__06_BITS_57_TO_56__ETC___d535;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490, 66u);
      backing.DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490 = DEF_NOT_fpu_madd_fState_S3_first__946_BIT_151_948__ETC___d2490;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886, 67u);
      backing.DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886 = DEF_NOT_fpu_madd_fState_S7_first__584_BIT_202_586__ETC___d2886;
      vcd_write_val(sim_hdl, num++, DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319, 196u);
      backing.DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319 = DEF_NOT_iFifo_first__018_BITS_3_TO_0_019_EQ_2_022__ETC___d5319;
      vcd_write_val(sim_hdl, num++, DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590, 65u);
      backing.DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590 = DEF_NOT_isDoubleFifo_first__339_340_CONCAT_IF_isDo_ETC___d6590;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_getResFromPipe, 1u);
      backing.DEF_WILL_FIRE_RL_getResFromPipe = DEF_WILL_FIRE_RL_getResFromPipe;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_getResFromPipe_1, 1u);
      backing.DEF_WILL_FIRE_RL_getResFromPipe_1 = DEF_WILL_FIRE_RL_getResFromPipe_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_getResFromPipe_2, 1u);
      backing.DEF_WILL_FIRE_RL_getResFromPipe_2 = DEF_WILL_FIRE_RL_getResFromPipe_2;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198,
		    195u);
      backing.DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198 = DEF__0_CONCAT_DONTCARE_CONCAT_0_CONCAT_fpu_sqr_fOpe_ETC___d1198;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d1211, 117u);
      backing.DEF__0_CONCAT_DONTCARE___d1211 = DEF__0_CONCAT_DONTCARE___d1211;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d6707, 71u);
      backing.DEF__0_CONCAT_DONTCARE___d6707 = DEF__0_CONCAT_DONTCARE___d6707;
      vcd_write_val(sim_hdl, num++, DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445, 182u);
      backing.DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445 = DEF__0b0_CONCAT_NOT_fpu_div_fOperands_S0_first__6_B_ETC___d445;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703, 71u);
      backing.DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703 = DEF__1_CONCAT_NOT_isDoubleFifo_first__339_340_CONCA_ETC___d6703;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061,
		    195u);
      backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061 = DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1061;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072,
		    195u);
      backing.DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072 = DEF__1_CONCAT_fpu_sqr_fOperand_S0_first__047_BITS_6_ETC___d1072;
      vcd_write_val(sim_hdl, num++, DEF__885371657944020549648_CONCAT_DONTCARE___d1073, 195u);
      backing.DEF__885371657944020549648_CONCAT_DONTCARE___d1073 = DEF__885371657944020549648_CONCAT_DONTCARE___d1073;
      vcd_write_val(sim_hdl, num++, DEF__theResult___fst__h125536, 106u);
      backing.DEF__theResult___fst__h125536 = DEF__theResult___fst__h125536;
      vcd_write_val(sim_hdl, num++, DEF__theResult___fst__h46990, 116u);
      backing.DEF__theResult___fst__h46990 = DEF__theResult___fst__h46990;
      vcd_write_val(sim_hdl, num++, DEF__theResult___fst__h47029, 116u);
      backing.DEF__theResult___fst__h47029 = DEF__theResult___fst__h47029;
      vcd_write_val(sim_hdl, num++, DEF__theResult___fst__h47119, 116u);
      backing.DEF__theResult___fst__h47119 = DEF__theResult___fst__h47119;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142008, 106u);
      backing.DEF__theResult___snd__h142008 = DEF__theResult___snd__h142008;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142022, 106u);
      backing.DEF__theResult___snd__h142022 = DEF__theResult___snd__h142022;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142024, 106u);
      backing.DEF__theResult___snd__h142024 = DEF__theResult___snd__h142024;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142036, 106u);
      backing.DEF__theResult___snd__h142036 = DEF__theResult___snd__h142036;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142042, 106u);
      backing.DEF__theResult___snd__h142042 = DEF__theResult___snd__h142042;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142060, 106u);
      backing.DEF__theResult___snd__h142060 = DEF__theResult___snd__h142060;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd__h142065, 106u);
      backing.DEF__theResult___snd__h142065 = DEF__theResult___snd__h142065;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_fst__h46992, 116u);
      backing.DEF__theResult___snd_fst__h46992 = DEF__theResult___snd_fst__h46992;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_fst__h47031, 116u);
      backing.DEF__theResult___snd_fst__h47031 = DEF__theResult___snd_fst__h47031;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_fst__h47121, 116u);
      backing.DEF__theResult___snd_fst__h47121 = DEF__theResult___snd_fst__h47121;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd__h47168, 116u);
      backing.DEF__theResult___snd_snd__h47168 = DEF__theResult___snd_snd__h47168;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd__h47243, 116u);
      backing.DEF__theResult___snd_snd__h47243 = DEF__theResult___snd_snd__h47243;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd_snd__h46995, 116u);
      backing.DEF__theResult___snd_snd_snd__h46995 = DEF__theResult___snd_snd_snd__h46995;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd_snd__h47034, 116u);
      backing.DEF__theResult___snd_snd_snd__h47034 = DEF__theResult___snd_snd_snd__h47034;
      vcd_write_val(sim_hdl, num++, DEF__theResult___snd_snd_snd__h47124, 116u);
      backing.DEF__theResult___snd_snd_snd__h47124 = DEF__theResult___snd_snd_snd__h47124;
      vcd_write_val(sim_hdl, num++, DEF_b___1__h84675, 116u);
      backing.DEF_b___1__h84675 = DEF_b___1__h84675;
      vcd_write_val(sim_hdl, num++, DEF_b__h33397, 116u);
      backing.DEF_b__h33397 = DEF_b__h33397;
      vcd_write_val(sim_hdl, num++, DEF_b__h33920, 116u);
      backing.DEF_b__h33920 = DEF_b__h33920;
      vcd_write_val(sim_hdl, num++, DEF_b__h46732, 116u);
      backing.DEF_b__h46732 = DEF_b__h46732;
      vcd_write_val(sim_hdl, num++, DEF_b__h47127, 116u);
      backing.DEF_b__h47127 = DEF_b__h47127;
      vcd_write_val(sim_hdl, num++, DEF_b__h47240, 116u);
      backing.DEF_b__h47240 = DEF_b__h47240;
      vcd_write_val(sim_hdl, num++, DEF_b__h636, 116u);
      backing.DEF_b__h636 = DEF_b__h636;
      vcd_write_val(sim_hdl, num++, DEF_b__h740, 58u);
      backing.DEF_b__h740 = DEF_b__h740;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447, 319u);
      backing.DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447 = DEF_fpu_div_fOperands_S0_first__6_BITS_129_TO_119__ETC___d447;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446, 249u);
      backing.DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446 = DEF_fpu_div_fOperands_S0_first__6_BITS_2_TO_0_22_C_ETC___d446;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fOperands_S0_first____d36, 131u);
      backing.DEF_fpu_div_fOperands_S0_first____d36 = DEF_fpu_div_fOperands_S0_first____d36;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fResult_S5_first____d5325, 69u);
      backing.DEF_fpu_div_fResult_S5_first____d5325 = DEF_fpu_div_fResult_S5_first____d5325;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463, 148u);
      backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463 = DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182_61_ETC___d463;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461, 137u);
      backing.DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461 = DEF_fpu_div_fState_S1_first__50_BITS_318_TO_182___d461;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S1_first__50_BIT_318___d451, 1u);
      backing.DEF_fpu_div_fState_S1_first__50_BIT_318___d451 = DEF_fpu_div_fState_S1_first__50_BIT_318___d451;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S1_first____d450, 319u);
      backing.DEF_fpu_div_fState_S1_first____d450 = DEF_fpu_div_fState_S1_first____d450;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502, 195u);
      backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502 = DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11_73__ETC___d502;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473, 137u);
      backing.DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473 = DEF_fpu_div_fState_S2_first__66_BITS_147_TO_11___d473;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S2_first__66_BIT_147___d467, 1u);
      backing.DEF_fpu_div_fState_S2_first__66_BIT_147___d467 = DEF_fpu_div_fState_S2_first__66_BIT_147___d467;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S2_first____d466, 148u);
      backing.DEF_fpu_div_fState_S2_first____d466 = DEF_fpu_div_fState_S2_first____d466;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857, 69u);
      backing.DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857 = DEF_fpu_div_fState_S3_first__06_BITS_124_TO_122_15_ETC___d857;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536, 65u);
      backing.DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536 = DEF_fpu_div_fState_S3_first__06_BITS_194_TO_130___d536;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S3_first____d506, 195u);
      backing.DEF_fpu_div_fState_S3_first____d506 = DEF_fpu_div_fState_S3_first____d506;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864, 69u);
      backing.DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864 = DEF_fpu_div_fState_S4_first__62_BITS_137_TO_69___d864;
      vcd_write_val(sim_hdl, num++, DEF_fpu_div_fState_S4_first____d862, 139u);
      backing.DEF_fpu_div_fState_S4_first____d862 = DEF_fpu_div_fState_S4_first____d862;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920, 184u);
      backing.DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920 = DEF_fpu_madd_fOperand_S0_first__782_BIT_195_783_AN_ETC___d1920;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fOperand_S0_first____d1782, 196u);
      backing.DEF_fpu_madd_fOperand_S0_first____d1782 = DEF_fpu_madd_fOperand_S0_first____d1782;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961, 106u);
      backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961 = DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1961;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962, 105u);
      backing.DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962 = DEF_fpu_madd_fProd_S3_first__958_SRL_IF_7170_MINUS_ETC___d1962;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fResult_S9_first____d5323, 69u);
      backing.DEF_fpu_madd_fResult_S9_first____d5323 = DEF_fpu_madd_fResult_S9_first____d5323;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931, 152u);
      backing.DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931 = DEF_fpu_madd_fState_S1_first__927_BITS_257_TO_106___d1931;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S1_first____d1927, 258u);
      backing.DEF_fpu_madd_fState_S1_first____d1927 = DEF_fpu_madd_fState_S1_first____d1927;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S2_first____d1940, 152u);
      backing.DEF_fpu_madd_fState_S2_first____d1940 = DEF_fpu_madd_fState_S2_first____d1940;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491, 204u);
      backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491 = DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87_9_ETC___d2491;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947, 65u);
      backing.DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947 = DEF_fpu_madd_fState_S3_first__946_BITS_151_TO_87___d1947;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477, 65u);
      backing.DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477 = DEF_fpu_madd_fState_S3_first__946_BITS_78_TO_14___d2477;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S3_first____d1946, 152u);
      backing.DEF_fpu_madd_fState_S3_first____d1946 = DEF_fpu_madd_fState_S3_first____d1946;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540, 216u);
      backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540 = DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130__ETC___d2540;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496, 74u);
      backing.DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496 = DEF_fpu_madd_fState_S4_first__495_BITS_203_TO_130___d2496;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S4_first____d2495, 204u);
      backing.DEF_fpu_madd_fState_S4_first____d2495 = DEF_fpu_madd_fState_S4_first____d2495;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548, 70u);
      backing.DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548 = DEF_fpu_madd_fState_S5_first__544_BITS_139_TO_127__ETC___d2548;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570, 203u);
      backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570 = DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140__ETC___d2570;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545, 76u);
      backing.DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545 = DEF_fpu_madd_fState_S5_first__544_BITS_215_TO_140___d2545;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S5_first____d2544, 216u);
      backing.DEF_fpu_madd_fState_S5_first____d2544 = DEF_fpu_madd_fState_S5_first____d2544;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580, 203u);
      backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580 = DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114__ETC___d2580;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575, 89u);
      backing.DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575 = DEF_fpu_madd_fState_S6_first__574_BITS_202_TO_114___d2575;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S6_first____d2574, 203u);
      backing.DEF_fpu_madd_fState_S6_first____d2574 = DEF_fpu_madd_fState_S6_first____d2574;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887, 141u);
      backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887 = DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138__ETC___d2887;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585, 65u);
      backing.DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585 = DEF_fpu_madd_fState_S7_first__584_BITS_202_TO_138___d2585;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S7_first____d2584, 203u);
      backing.DEF_fpu_madd_fState_S7_first____d2584 = DEF_fpu_madd_fState_S7_first____d2584;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893, 69u);
      backing.DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893 = DEF_fpu_madd_fState_S8_first__891_BITS_139_TO_71___d2893;
      vcd_write_val(sim_hdl, num++, DEF_fpu_madd_fState_S8_first____d2891, 141u);
      backing.DEF_fpu_madd_fState_S8_first____d2891 = DEF_fpu_madd_fState_S8_first____d2891;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197, 125u);
      backing.DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197 = DEF_fpu_sqr_fOperand_S0_first__047_BITS_2_TO_0_074_ETC___d1197;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fOperand_S0_first____d1047, 67u);
      backing.DEF_fpu_sqr_fOperand_S0_first____d1047 = DEF_fpu_sqr_fOperand_S0_first____d1047;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fResult_S5_first____d5327, 69u);
      backing.DEF_fpu_sqr_fResult_S5_first____d5327 = DEF_fpu_sqr_fResult_S5_first____d5327;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336, 137u);
      backing.DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336 = DEF_fpu_sqr_fState_S1_first__204_BITS_194_TO_58___d1336;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205, 1u);
      backing.DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205 = DEF_fpu_sqr_fState_S1_first__204_BIT_194___d1205;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S1_first____d1204, 195u);
      backing.DEF_fpu_sqr_fState_S1_first____d1204 = DEF_fpu_sqr_fState_S1_first____d1204;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340, 1u);
      backing.DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340 = DEF_fpu_sqr_fState_S2_first__339_BIT_136___d1340;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352, 196u);
      backing.DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352 = DEF_fpu_sqr_fState_S2_first__339_CONCAT_IF_rg_s_00_ETC___d1352;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S2_first____d1339, 137u);
      backing.DEF_fpu_sqr_fState_S2_first____d1339 = DEF_fpu_sqr_fState_S2_first____d1339;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661, 69u);
      backing.DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661 = DEF_fpu_sqr_fState_S3_first__356_BITS_125_TO_123_6_ETC___d1661;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662, 139u);
      backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662 = DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131_3_ETC___d1662;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357, 65u);
      backing.DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357 = DEF_fpu_sqr_fState_S3_first__356_BITS_195_TO_131___d1357;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S3_first____d1356, 196u);
      backing.DEF_fpu_sqr_fState_S3_first____d1356 = DEF_fpu_sqr_fState_S3_first____d1356;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668, 69u);
      backing.DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668 = DEF_fpu_sqr_fState_S4_first__666_BITS_137_TO_69___d1668;
      vcd_write_val(sim_hdl, num++, DEF_fpu_sqr_fState_S4_first____d1666, 139u);
      backing.DEF_fpu_sqr_fState_S4_first____d1666 = DEF_fpu_sqr_fState_S4_first____d1666;
      vcd_write_val(sim_hdl, num++, DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035, 1u);
      backing.DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035 = DEF_iFifo_first__018_BITS_3_TO_0_019_EQ_8___d3035;
      vcd_write_val(sim_hdl, num++, DEF_iFifo_first__018_BITS_3_TO_0___d3019, 4u);
      backing.DEF_iFifo_first__018_BITS_3_TO_0___d3019 = DEF_iFifo_first__018_BITS_3_TO_0___d3019;
      vcd_write_val(sim_hdl, num++, DEF_iFifo_first____d3018, 202u);
      backing.DEF_iFifo_first____d3018 = DEF_iFifo_first____d3018;
      vcd_write_val(sim_hdl, num++, DEF_oFifo_rv_port0__read____d5331, 71u);
      backing.DEF_oFifo_rv_port0__read____d5331 = DEF_oFifo_rv_port0__read____d5331;
      vcd_write_val(sim_hdl, num++, DEF_oFifo_rv_port1__read____d6708, 71u);
      backing.DEF_oFifo_rv_port1__read____d6708 = DEF_oFifo_rv_port1__read____d6708;
      vcd_write_val(sim_hdl, num++, DEF_r__h47178, 116u);
      backing.DEF_r__h47178 = DEF_r__h47178;
      vcd_write_val(sim_hdl, num++, DEF_r__h47182, 116u);
      backing.DEF_r__h47182 = DEF_r__h47182;
      vcd_write_val(sim_hdl, num++, DEF_r__h47252, 116u);
      backing.DEF_r__h47252 = DEF_r__h47252;
      vcd_write_val(sim_hdl, num++, DEF_r__h47290, 116u);
      backing.DEF_r__h47290 = DEF_r__h47290;
      vcd_write_val(sim_hdl, num++, DEF_resWire_wget____d5342, 69u);
      backing.DEF_resWire_wget____d5342 = DEF_resWire_wget____d5342;
      vcd_write_val(sim_hdl, num++, DEF_rg_b_BITS_115_TO_2___h47131, 114u);
      backing.DEF_rg_b_BITS_115_TO_2___h47131 = DEF_rg_b_BITS_115_TO_2___h47131;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20, 116u);
      backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_MINUS_rg_d_C_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19, 116u);
      backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0_7_PLUS_rg_d_CO_ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17, 116u);
      backing.DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17 = DEF_rg_r_0_BITS_114_TO_0_6_CONCAT_0___d17;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_0_BITS_114_TO_0___d16, 115u);
      backing.DEF_rg_r_0_BITS_114_TO_0___d16 = DEF_rg_r_0_BITS_114_TO_0___d16;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474, 116u);
      backing.DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474 = DEF_rg_r_0_PLUS_rg_d_CONCAT_0_8___d474;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_1_BITS_115_TO_1___h47185, 115u);
      backing.DEF_rg_r_1_BITS_115_TO_1___h47185 = DEF_rg_r_1_BITS_115_TO_1___h47185;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_1___d999, 116u);
      backing.DEF_rg_r_1___d999 = DEF_rg_r_1___d999;
      vcd_write_val(sim_hdl, num++, DEF_rg_r_BIT_115___h33904, 1u);
      backing.DEF_rg_r_BIT_115___h33904 = DEF_rg_r_BIT_115___h33904;
      vcd_write_val(sim_hdl, num++, DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016, 117u);
      backing.DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016 = DEF_rg_res_84_BIT_116_85_OR_rg_b_81_EQ_0_82_OR_0_9_ETC___d1016;
      vcd_write_val(sim_hdl, num++, DEF_rg_res_84_BIT_116___d985, 1u);
      backing.DEF_rg_res_84_BIT_116___d985 = DEF_rg_res_84_BIT_116___d985;
      vcd_write_val(sim_hdl, num++, DEF_rg_res___d984, 117u);
      backing.DEF_rg_res___d984 = DEF_rg_res___d984;
      vcd_write_val(sim_hdl, num++, DEF_s__h46730, 116u);
      backing.DEF_s__h46730 = DEF_s__h46730;
      vcd_write_val(sim_hdl, num++, DEF_s__h47177, 116u);
      backing.DEF_s__h47177 = DEF_s__h47177;
      vcd_write_val(sim_hdl, num++, DEF_s__h47251, 116u);
      backing.DEF_s__h47251 = DEF_s__h47251;
      vcd_write_val(sim_hdl, num++, DEF_s__h65878, 116u);
      backing.DEF_s__h65878 = DEF_s__h65878;
      vcd_write_val(sim_hdl, num++, DEF_sfdBC__h123258, 106u);
      backing.DEF_sfdBC__h123258 = DEF_sfdBC__h123258;
      vcd_write_val(sim_hdl, num++, DEF_sfdBC__h124371, 106u);
      backing.DEF_sfdBC__h124371 = DEF_sfdBC__h124371;
      vcd_write_val(sim_hdl, num++, DEF_sfdin__h141985, 106u);
      backing.DEF_sfdin__h141985 = DEF_sfdin__h141985;
      vcd_write_val(sim_hdl, num++, DEF_sum__h47125, 116u);
      backing.DEF_sum__h47125 = DEF_sum__h47125;
      vcd_write_val(sim_hdl, num++, DEF_sum__h47238, 116u);
      backing.DEF_sum__h47238 = DEF_sum__h47238;
      vcd_write_val(sim_hdl, num++, DEF_v__h123766, 106u);
      backing.DEF_v__h123766 = DEF_v__h123766;
      vcd_write_val(sim_hdl, num++, DEF_v__h124169, 106u);
      backing.DEF_v__h124169 = DEF_v__h124169;
      vcd_write_val(sim_hdl, num++, DEF_value__h33398, 114u);
      backing.DEF_value__h33398 = DEF_value__h33398;
      vcd_write_val(sim_hdl, num++, DEF_value__h33878, 116u);
      backing.DEF_value__h33878 = DEF_value__h33878;
      vcd_write_val(sim_hdl, num++, DEF_value__h33922, 58u);
      backing.DEF_value__h33922 = DEF_value__h33922;
      vcd_write_val(sim_hdl, num++, DEF_x__h125605, 106u);
      backing.DEF_x__h125605 = DEF_x__h125605;
      vcd_write_val(sim_hdl, num++, DEF_x__h32766, 114u);
      backing.DEF_x__h32766 = DEF_x__h32766;
      vcd_write_val(sim_hdl, num++, DEF_x__h47186, 116u);
      backing.DEF_x__h47186 = DEF_x__h47186;
      vcd_write_val(sim_hdl, num++, DEF_x__h47219, 116u);
      backing.DEF_x__h47219 = DEF_x__h47219;
      vcd_write_val(sim_hdl, num++, DEF_x__h47266, 116u);
      backing.DEF_x__h47266 = DEF_x__h47266;
      vcd_write_val(sim_hdl, num++, DEF_x__h47298, 116u);
      backing.DEF_x__h47298 = DEF_x__h47298;
      vcd_write_val(sim_hdl, num++, DEF_x__h66123, 116u);
      backing.DEF_x__h66123 = DEF_x__h66123;
      vcd_write_val(sim_hdl, num++, DEF_x__h93412, 116u);
      backing.DEF_x__h93412 = DEF_x__h93412;
      vcd_write_val(sim_hdl, num++, PORT_server_core_request_put, 202u);
      backing.PORT_server_core_request_put = PORT_server_core_request_put;
      vcd_write_val(sim_hdl, num++, PORT_server_core_response_get, 70u);
      backing.PORT_server_core_response_get = PORT_server_core_response_get;
    }
}

void MOD_mkFPU::vcd_prims(tVCDDumpType dt, MOD_mkFPU &backing)
{
  INST_crg_done.dump_VCD(dt, backing.INST_crg_done);
  INST_crg_done_1.dump_VCD(dt, backing.INST_crg_done_1);
  INST_fpu_div_fOperands_S0.dump_VCD(dt, backing.INST_fpu_div_fOperands_S0);
  INST_fpu_div_fResult_S5.dump_VCD(dt, backing.INST_fpu_div_fResult_S5);
  INST_fpu_div_fState_S1.dump_VCD(dt, backing.INST_fpu_div_fState_S1);
  INST_fpu_div_fState_S2.dump_VCD(dt, backing.INST_fpu_div_fState_S2);
  INST_fpu_div_fState_S3.dump_VCD(dt, backing.INST_fpu_div_fState_S3);
  INST_fpu_div_fState_S4.dump_VCD(dt, backing.INST_fpu_div_fState_S4);
  INST_fpu_madd_fOperand_S0.dump_VCD(dt, backing.INST_fpu_madd_fOperand_S0);
  INST_fpu_madd_fProd_S2.dump_VCD(dt, backing.INST_fpu_madd_fProd_S2);
  INST_fpu_madd_fProd_S3.dump_VCD(dt, backing.INST_fpu_madd_fProd_S3);
  INST_fpu_madd_fResult_S9.dump_VCD(dt, backing.INST_fpu_madd_fResult_S9);
  INST_fpu_madd_fState_S1.dump_VCD(dt, backing.INST_fpu_madd_fState_S1);
  INST_fpu_madd_fState_S2.dump_VCD(dt, backing.INST_fpu_madd_fState_S2);
  INST_fpu_madd_fState_S3.dump_VCD(dt, backing.INST_fpu_madd_fState_S3);
  INST_fpu_madd_fState_S4.dump_VCD(dt, backing.INST_fpu_madd_fState_S4);
  INST_fpu_madd_fState_S5.dump_VCD(dt, backing.INST_fpu_madd_fState_S5);
  INST_fpu_madd_fState_S6.dump_VCD(dt, backing.INST_fpu_madd_fState_S6);
  INST_fpu_madd_fState_S7.dump_VCD(dt, backing.INST_fpu_madd_fState_S7);
  INST_fpu_madd_fState_S8.dump_VCD(dt, backing.INST_fpu_madd_fState_S8);
  INST_fpu_sqr_fOperand_S0.dump_VCD(dt, backing.INST_fpu_sqr_fOperand_S0);
  INST_fpu_sqr_fResult_S5.dump_VCD(dt, backing.INST_fpu_sqr_fResult_S5);
  INST_fpu_sqr_fState_S1.dump_VCD(dt, backing.INST_fpu_sqr_fState_S1);
  INST_fpu_sqr_fState_S2.dump_VCD(dt, backing.INST_fpu_sqr_fState_S2);
  INST_fpu_sqr_fState_S3.dump_VCD(dt, backing.INST_fpu_sqr_fState_S3);
  INST_fpu_sqr_fState_S4.dump_VCD(dt, backing.INST_fpu_sqr_fState_S4);
  INST_iFifo.dump_VCD(dt, backing.INST_iFifo);
  INST_isDoubleFifo.dump_VCD(dt, backing.INST_isDoubleFifo);
  INST_isNegateFifo.dump_VCD(dt, backing.INST_isNegateFifo);
  INST_oFifo_rv.dump_VCD(dt, backing.INST_oFifo_rv);
  INST_resWire.dump_VCD(dt, backing.INST_resWire);
  INST_resetReqsF.dump_VCD(dt, backing.INST_resetReqsF);
  INST_resetRspsF.dump_VCD(dt, backing.INST_resetRspsF);
  INST_rg_b.dump_VCD(dt, backing.INST_rg_b);
  INST_rg_busy.dump_VCD(dt, backing.INST_rg_busy);
  INST_rg_busy_1.dump_VCD(dt, backing.INST_rg_busy_1);
  INST_rg_d.dump_VCD(dt, backing.INST_rg_d);
  INST_rg_index.dump_VCD(dt, backing.INST_rg_index);
  INST_rg_index_1.dump_VCD(dt, backing.INST_rg_index_1);
  INST_rg_q.dump_VCD(dt, backing.INST_rg_q);
  INST_rg_r.dump_VCD(dt, backing.INST_rg_r);
  INST_rg_r_1.dump_VCD(dt, backing.INST_rg_r_1);
  INST_rg_res.dump_VCD(dt, backing.INST_rg_res);
  INST_rg_s.dump_VCD(dt, backing.INST_rg_s);
  INST_rmdFifo.dump_VCD(dt, backing.INST_rmdFifo);
}
