

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2'
================================================================
* Date:           Thu Jun 13 19:44:30 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.838 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |  max |                      Type                     |
    +---------+---------+-----------+----------+-----+------+-----------------------------------------------+
    |        8|     1928|  32.000 ns|  7.712 us|    2|  1922|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_633_2  |        6|     1926|         7|          1|          1|  1 ~ 1921|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1005|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     561|    -|
|Register         |        -|     -|    2294|     640|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    2294|    2206|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_1_U  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    |lineBuffer_U    |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                        |        8|  0|   0|    0|  3842|   60|     2|       115260|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln817_fu_1632_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln820_1_fu_1686_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln820_fu_1676_p2               |         +|   0|  0|  19|          12|          12|
    |x_5_fu_849_p2                      |         +|   0|  0|  18|          11|           1|
    |CV_fu_1760_p2                      |         -|   0|  0|  19|          12|          12|
    |sub_ln61_1_fu_1274_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_2_fu_1310_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_3_fu_1346_p2              |         -|   0|  0|  17|           1|          10|
    |sub_ln61_fu_1238_p2                |         -|   0|  0|  17|           1|          10|
    |sub_ln790_fu_1228_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln791_fu_1264_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln792_fu_1300_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln793_fu_1336_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln817_fu_1545_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln818_fu_1561_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln819_fu_1577_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln820_1_fu_1718_p2             |         -|   0|  0|  20|           1|          13|
    |sub_ln820_2_fu_1733_p2             |         -|   0|  0|  19|           1|          12|
    |sub_ln820_fu_1593_p2               |         -|   0|  0|  18|          11|          11|
    |and_ln817_fu_1606_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln818_fu_1623_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln819_fu_1646_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln820_fu_1667_p2               |       and|   0|  0|  11|          11|          11|
    |and_ln833_fu_905_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1610                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1613                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_507                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_60                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op147_store_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_load_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op91_load_state2      |       and|   0|  0|   2|           1|           1|
    |cmp161_i_fu_871_p2                 |      icmp|   0|  0|  18|          11|           1|
    |enable_fu_1398_p2                  |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln633_fu_843_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln643_fu_865_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln772_fu_893_p2               |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln796_fu_1406_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln797_fu_1430_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln798_fu_1454_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln799_fu_1478_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln800_fu_1502_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln827_fu_1798_p2              |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln829_fu_1854_p2              |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln833_fu_899_p2               |      icmp|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln827_fu_1822_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln829_fu_1878_p2                |        or|   0|  0|   2|           1|           1|
    |CH_fu_1700_p3                      |    select|   0|  0|  10|           1|          10|
    |PixBufVal_1_fu_1161_p3             |    select|   0|  0|  10|           1|          10|
    |PixBufVal_2_fu_1155_p3             |    select|   0|  0|  10|           1|          10|
    |PixBufVal_fu_1167_p3               |    select|   0|  0|  10|           1|          10|
    |agdiff_1_fu_1288_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_2_fu_1324_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_3_fu_1360_p3                |    select|   0|  0|  10|           1|          10|
    |agdiff_fu_1252_p3                  |    select|   0|  0|  10|           1|          10|
    |b_fu_1773_p3                       |    select|   0|  0|  11|           1|          12|
    |enable_1_fu_1418_p3                |    select|   0|  0|   2|           1|           2|
    |enable_3_fu_1442_p3                |    select|   0|  0|   3|           1|           3|
    |enable_4_fu_1466_p3                |    select|   0|  0|   4|           1|           4|
    |enable_6_fu_1490_p3                |    select|   0|  0|   5|           1|           5|
    |enable_7_fu_1514_p3                |    select|   0|  0|   6|           1|           6|
    |r_fu_1766_p3                       |    select|   0|  0|  11|           1|          12|
    |select_ln710_10_fu_1117_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_11_fu_1125_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_12_fu_1132_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_13_fu_1140_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_14_fu_1147_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln710_1_fu_1058_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_2_fu_1065_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_3_fu_1071_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_4_fu_1077_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_5_fu_1084_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_6_fu_1090_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_7_fu_1097_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_8_fu_1103_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_9_fu_1110_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln710_fu_1052_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln817_1_fu_1598_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln817_fu_1534_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln818_1_fu_1615_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln818_fu_1550_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln819_1_fu_1638_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln819_fu_1566_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln820_1_fu_1659_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln820_2_fu_1748_p3          |    select|   0|  0|  11|           1|          12|
    |select_ln820_fu_1582_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln827_1_fu_1828_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln827_fu_1814_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln829_1_fu_1884_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln829_fu_1870_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln772_1_fu_883_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln772_fu_877_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln827_fu_1808_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln829_fu_1864_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1005|         387|         733|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                             |   9|          2|    1|          2|
    |ap_phi_mux_b_1_phi_fu_754_p4                        |   9|          2|   12|         24|
    |ap_phi_mux_downleft_1_phi_fu_503_p4                 |  14|          3|   10|         30|
    |ap_phi_mux_en_rgd_1_phi_fu_693_p14                  |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_2_phi_fu_667_p14                  |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_3_phi_fu_641_p14                  |  14|          3|    1|          3|
    |ap_phi_mux_en_rgd_phi_fu_719_p14                    |  14|          3|    1|          3|
    |ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4           |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4         |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4           |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4         |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4      |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4           |  14|          3|   10|         30|
    |ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4         |  14|          3|   10|         30|
    |ap_phi_mux_pix_3_phi_fu_539_p4                      |  14|          3|   10|         30|
    |ap_phi_mux_r_1_phi_fu_745_p4                        |   9|          2|   12|         24|
    |ap_phi_mux_upleft_1_phi_fu_549_p4                   |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_downleft_2_reg_582             |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_downleft_reg_591               |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_pix_4_reg_600                  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_pix_reg_610                    |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_upleft_2_reg_620               |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_upleft_reg_629                 |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter6_b_1_reg_751                    |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter6_r_1_reg_742                    |   9|          2|   12|         24|
    |ap_sig_allocacmp_z                                  |   9|          2|   11|         22|
    |imgG_blk_n                                          |   9|          2|    1|          2|
    |imgRB_blk_n                                         |   9|          2|    1|          2|
    |p_0_0_09481407_i_fu_268                             |   9|          2|   10|         20|
    |p_0_0_0948_114981509_i_fu_244                       |   9|          2|   10|         20|
    |p_0_0_0948_21437_i_fu_280                           |   9|          2|   10|         20|
    |p_0_0_09491404_i_fu_264                             |   9|          2|   10|         20|
    |p_0_0_0949_114961507_i_fu_240                       |   9|          2|   10|         20|
    |p_0_0_0949_21434_i_fu_276                           |   9|          2|   10|         20|
    |p_0_0_0949_21484_ph_i_reg_472                       |  14|          3|   10|         30|
    |p_0_0_09501401_i_fu_260                             |   9|          2|   10|         20|
    |p_0_0_0950_114941505_i_fu_236                       |   9|          2|   10|         20|
    |p_0_0_0950_21431_i_fu_272                           |   9|          2|   10|         20|
    |p_0_0_0_0_09081512_i_fu_248                         |   9|          2|   10|         20|
    |p_0_0_0_0_09141500_i_fu_224                         |   9|          2|   10|         20|
    |p_0_1_0_0_09091514_i_fu_252                         |   9|          2|   10|         20|
    |p_0_1_0_0_09151502_i_fu_228                         |   9|          2|   10|         20|
    |p_0_2_0_0_09101516_i_fu_256                         |   9|          2|   10|         20|
    |p_0_2_0_0_09161504_i_fu_232                         |   9|          2|   10|         20|
    |pix_3_reg_536                                       |  14|          3|   10|         30|
    |x_fu_220                                            |   9|          2|   11|         22|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 561|        122|  428|       1060|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln820_1_reg_2405                                |  13|   0|   13|          0|
    |agdiff_1_reg_2350                                   |  10|   0|   10|          0|
    |agdiff_2_reg_2362                                   |  10|   0|   10|          0|
    |agdiff_3_reg_2374                                   |  10|   0|   10|          0|
    |agdiff_reg_2338                                     |  10|   0|   10|          0|
    |and_ln833_reg_2161                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_downleft_2_reg_582             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_downleft_reg_591               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_600                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_610                    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_r_1_reg_742                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_upleft_2_reg_620               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_upleft_reg_629                 |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_downleft_2_reg_582             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_downleft_reg_591               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_600                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_610                    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_r_1_reg_742                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_upleft_2_reg_620               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_upleft_reg_629                 |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_downleft_2_reg_582             |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_downleft_reg_591               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_600                  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_610                    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_r_1_reg_742                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_upleft_2_reg_620               |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_upleft_reg_629                 |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter4_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter4_r_1_reg_742                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter5_r_1_reg_742                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_b_1_reg_751                    |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter6_r_1_reg_742                    |  12|   0|   12|          0|
    |b_reg_2427                                          |  12|   0|   12|          0|
    |cmp161_i_reg_2138                                   |   1|   0|    1|          0|
    |cmp161_i_reg_2138_pp0_iter1_reg                     |   1|   0|    1|          0|
    |enable_7_reg_2381                                   |   6|   0|    6|          0|
    |icmp_ln633_reg_2118                                 |   1|   0|    1|          0|
    |icmp_ln643_reg_2122                                 |   1|   0|    1|          0|
    |icmp_ln772_reg_2157                                 |   1|   0|    1|          0|
    |lineBuffer_1_addr_reg_2132                          |  11|   0|   11|          0|
    |lineBuffer_1_addr_reg_2132_pp0_iter1_reg            |  11|   0|   11|          0|
    |lineBuffer_addr_reg_2126                            |  11|   0|   11|          0|
    |p_0_0_09481407_i_fu_268                             |  10|   0|   10|          0|
    |p_0_0_09481407_i_load_reg_2280                      |  10|   0|   10|          0|
    |p_0_0_0948_114981509_i_fu_244                       |  10|   0|   10|          0|
    |p_0_0_0948_114981509_i_load_reg_2253                |  10|   0|   10|          0|
    |p_0_0_0948_21437_i_fu_280                           |  10|   0|   10|          0|
    |p_0_0_0948_21437_i_load_reg_2297                    |  10|   0|   10|          0|
    |p_0_0_09491404_i_fu_264                             |  10|   0|   10|          0|
    |p_0_0_09491404_i_load_reg_2275                      |  10|   0|   10|          0|
    |p_0_0_0949_114961507_i_fu_240                       |  10|   0|   10|          0|
    |p_0_0_0949_114961507_i_load_reg_2248                |  10|   0|   10|          0|
    |p_0_0_0949_21434_i_fu_276                           |  10|   0|   10|          0|
    |p_0_0_0949_21434_i_load_reg_2292                    |  10|   0|   10|          0|
    |p_0_0_0949_21484_ph_i_reg_472                       |  10|   0|   10|          0|
    |p_0_0_09501401_i_fu_260                             |  10|   0|   10|          0|
    |p_0_0_09501401_i_load_reg_2269                      |  10|   0|   10|          0|
    |p_0_0_0950_114941505_i_fu_236                       |  10|   0|   10|          0|
    |p_0_0_0950_114941505_i_load_reg_2242                |  10|   0|   10|          0|
    |p_0_0_0950_21431_i_fu_272                           |  10|   0|   10|          0|
    |p_0_0_0950_21431_i_load_reg_2286                    |  10|   0|   10|          0|
    |p_0_0_0_0_09081512_i_fu_248                         |  10|   0|   10|          0|
    |p_0_0_0_0_09081512_i_load_reg_2259                  |  10|   0|   10|          0|
    |p_0_0_0_0_09141500_i_fu_224                         |  10|   0|   10|          0|
    |p_0_0_0_0_09141500_i_load_reg_2232                  |  10|   0|   10|          0|
    |p_0_1_0_0_09091514_i_fu_252                         |  10|   0|   10|          0|
    |p_0_1_0_0_09091514_i_load_reg_2172                  |  10|   0|   10|          0|
    |p_0_1_0_0_09151502_i_fu_228                         |  10|   0|   10|          0|
    |p_0_1_0_0_09151502_i_load_reg_2165                  |  10|   0|   10|          0|
    |p_0_2_0_0_09101516_i_fu_256                         |  10|   0|   10|          0|
    |p_0_2_0_0_09101516_i_load_reg_2264                  |  10|   0|   10|          0|
    |p_0_2_0_0_09161504_i_fu_232                         |  10|   0|   10|          0|
    |p_0_2_0_0_09161504_i_load_reg_2237                  |  10|   0|   10|          0|
    |pix_3_reg_536                                       |  10|   0|   10|          0|
    |pix_4_reg_600                                       |  10|   0|   10|          0|
    |pix_4_reg_600_pp0_iter4_reg                         |  10|   0|   10|          0|
    |pix_reg_610                                         |  10|   0|   10|          0|
    |pix_reg_610_pp0_iter4_reg                           |  10|   0|   10|          0|
    |r_reg_2422                                          |  12|   0|   12|          0|
    |sub_ln817_reg_2385                                  |  11|   0|   11|          0|
    |sub_ln818_reg_2390                                  |  11|   0|   11|          0|
    |sub_ln819_reg_2395                                  |  11|   0|   11|          0|
    |sub_ln820_reg_2400                                  |  11|   0|   11|          0|
    |tmp_6_i1_reg_2187                                   |  10|   0|   10|          0|
    |tmp_7_i2_reg_2194                                   |  10|   0|   10|          0|
    |tmp_9_i3_reg_2209                                   |  10|   0|   10|          0|
    |tmp_i4_reg_2215                                     |  10|   0|   10|          0|
    |trunc_ln654_1_reg_2202                              |  10|   0|   10|          0|
    |trunc_ln654_reg_2179                                |  10|   0|   10|          0|
    |x_fu_220                                            |  11|   0|   11|          0|
    |zext_ln790_1_reg_2333                               |  10|   0|   11|          1|
    |zext_ln791_reg_2345                                 |  10|   0|   11|          1|
    |zext_ln792_reg_2357                                 |  10|   0|   11|          1|
    |zext_ln793_reg_2369                                 |  10|   0|   11|          1|
    |and_ln833_reg_2161                                  |  64|  32|    1|          0|
    |icmp_ln633_reg_2118                                 |  64|  32|    1|          0|
    |icmp_ln643_reg_2122                                 |  64|  32|    1|          0|
    |icmp_ln772_reg_2157                                 |  64|  32|    1|          0|
    |p_0_0_09481407_i_load_reg_2280                      |  64|  32|   10|          0|
    |p_0_0_0948_114981509_i_load_reg_2253                |  64|  32|   10|          0|
    |p_0_0_0948_21437_i_load_reg_2297                    |  64|  32|   10|          0|
    |p_0_0_09491404_i_load_reg_2275                      |  64|  32|   10|          0|
    |p_0_0_0949_114961507_i_load_reg_2248                |  64|  32|   10|          0|
    |p_0_0_0949_21434_i_load_reg_2292                    |  64|  32|   10|          0|
    |p_0_0_09501401_i_load_reg_2269                      |  64|  32|   10|          0|
    |p_0_0_0950_114941505_i_load_reg_2242                |  64|  32|   10|          0|
    |p_0_0_0950_21431_i_load_reg_2286                    |  64|  32|   10|          0|
    |p_0_0_0_0_09081512_i_load_reg_2259                  |  64|  32|   10|          0|
    |p_0_0_0_0_09141500_i_load_reg_2232                  |  64|  32|   10|          0|
    |p_0_1_0_0_09091514_i_load_reg_2172                  |  64|  32|   10|          0|
    |p_0_1_0_0_09151502_i_load_reg_2165                  |  64|  32|   10|          0|
    |p_0_2_0_0_09101516_i_load_reg_2264                  |  64|  32|   10|          0|
    |p_0_2_0_0_09161504_i_load_reg_2237                  |  64|  32|   10|          0|
    |pix_3_reg_536                                       |  64|  32|   10|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |2294| 640| 1182|          4|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2|  return value|
|imgG_dout                          |   in|   30|     ap_fifo|                                         imgG|       pointer|
|imgG_num_data_valid                |   in|    3|     ap_fifo|                                         imgG|       pointer|
|imgG_fifo_cap                      |   in|    3|     ap_fifo|                                         imgG|       pointer|
|imgG_empty_n                       |   in|    1|     ap_fifo|                                         imgG|       pointer|
|imgG_read                          |  out|    1|     ap_fifo|                                         imgG|       pointer|
|imgRB_din                          |  out|   30|     ap_fifo|                                        imgRB|       pointer|
|imgRB_num_data_valid               |   in|    3|     ap_fifo|                                        imgRB|       pointer|
|imgRB_fifo_cap                     |   in|    3|     ap_fifo|                                        imgRB|       pointer|
|imgRB_full_n                       |   in|    1|     ap_fifo|                                        imgRB|       pointer|
|imgRB_write                        |  out|    1|     ap_fifo|                                        imgRB|       pointer|
|p_0_2_0_0_09101515_lcssa1552_i     |   in|   10|     ap_none|               p_0_2_0_0_09101515_lcssa1552_i|        scalar|
|p_0_1_0_0_09091513_lcssa1550_i     |   in|   10|     ap_none|               p_0_1_0_0_09091513_lcssa1550_i|        scalar|
|p_0_0_0_0_09081511_lcssa1548_i     |   in|   10|     ap_none|               p_0_0_0_0_09081511_lcssa1548_i|        scalar|
|p_0_0_0948_114981510_lcssa1546_i   |   in|   10|     ap_none|             p_0_0_0948_114981510_lcssa1546_i|        scalar|
|p_0_0_0949_114961508_lcssa1544_i   |   in|   10|     ap_none|             p_0_0_0949_114961508_lcssa1544_i|        scalar|
|p_0_0_0950_114941506_lcssa1542_i   |   in|   10|     ap_none|             p_0_0_0950_114941506_lcssa1542_i|        scalar|
|p_0_2_0_0_09161503_lcssa1540_i     |   in|   10|     ap_none|               p_0_2_0_0_09161503_lcssa1540_i|        scalar|
|p_0_1_0_0_09151501_lcssa1538_i     |   in|   10|     ap_none|               p_0_1_0_0_09151501_lcssa1538_i|        scalar|
|p_0_0_0_0_09141499_lcssa1536_i     |   in|   10|     ap_none|               p_0_0_0_0_09141499_lcssa1536_i|        scalar|
|p_0_0_0948_21438_lcssa1470_i       |   in|   10|     ap_none|                 p_0_0_0948_21438_lcssa1470_i|        scalar|
|p_0_0_0949_21435_lcssa1468_i       |   in|   10|     ap_none|                 p_0_0_0949_21435_lcssa1468_i|        scalar|
|p_0_0_0950_21432_lcssa1466_i       |   in|   10|     ap_none|                 p_0_0_0950_21432_lcssa1466_i|        scalar|
|p_0_0_09481408_lcssa1458_i         |   in|   10|     ap_none|                   p_0_0_09481408_lcssa1458_i|        scalar|
|p_0_0_09491405_lcssa1456_i         |   in|   10|     ap_none|                   p_0_0_09491405_lcssa1456_i|        scalar|
|p_0_0_09501402_lcssa1454_i         |   in|   10|     ap_none|                   p_0_0_09501402_lcssa1454_i|        scalar|
|loopWidth_i                        |   in|   11|   ap_stable|                                  loopWidth_i|        scalar|
|cmp203_i                           |   in|    1|     ap_none|                                     cmp203_i|        scalar|
|empty_51                           |   in|    1|     ap_none|                                     empty_51|        scalar|
|xor_i                              |   in|   15|     ap_none|                                        xor_i|        scalar|
|empty                              |   in|   11|   ap_stable|                                        empty|        scalar|
|cmp59_i                            |   in|    1|     ap_none|                                      cmp59_i|        scalar|
|red_i                              |   in|    1|     ap_none|                                        red_i|        scalar|
|p_0_2_0_0_09101516_i_out           |  out|   10|      ap_vld|                     p_0_2_0_0_09101516_i_out|       pointer|
|p_0_2_0_0_09101516_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_2_0_0_09101516_i_out|       pointer|
|p_0_1_0_0_09091514_i_out           |  out|   10|      ap_vld|                     p_0_1_0_0_09091514_i_out|       pointer|
|p_0_1_0_0_09091514_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_1_0_0_09091514_i_out|       pointer|
|p_0_0_0_0_09081512_i_out           |  out|   10|      ap_vld|                     p_0_0_0_0_09081512_i_out|       pointer|
|p_0_0_0_0_09081512_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_0_0_0_09081512_i_out|       pointer|
|p_0_0_0948_114981509_i_out         |  out|   10|      ap_vld|                   p_0_0_0948_114981509_i_out|       pointer|
|p_0_0_0948_114981509_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0948_114981509_i_out|       pointer|
|p_0_0_0949_114961507_i_out         |  out|   10|      ap_vld|                   p_0_0_0949_114961507_i_out|       pointer|
|p_0_0_0949_114961507_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0949_114961507_i_out|       pointer|
|p_0_0_0950_114941505_i_out         |  out|   10|      ap_vld|                   p_0_0_0950_114941505_i_out|       pointer|
|p_0_0_0950_114941505_i_out_ap_vld  |  out|    1|      ap_vld|                   p_0_0_0950_114941505_i_out|       pointer|
|p_0_2_0_0_09161504_i_out           |  out|   10|      ap_vld|                     p_0_2_0_0_09161504_i_out|       pointer|
|p_0_2_0_0_09161504_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_2_0_0_09161504_i_out|       pointer|
|p_0_1_0_0_09151502_i_out           |  out|   10|      ap_vld|                     p_0_1_0_0_09151502_i_out|       pointer|
|p_0_1_0_0_09151502_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_1_0_0_09151502_i_out|       pointer|
|p_0_0_0_0_09141500_i_out           |  out|   10|      ap_vld|                     p_0_0_0_0_09141500_i_out|       pointer|
|p_0_0_0_0_09141500_i_out_ap_vld    |  out|    1|      ap_vld|                     p_0_0_0_0_09141500_i_out|       pointer|
|p_0_0_0948_21437_i_out             |  out|   10|      ap_vld|                       p_0_0_0948_21437_i_out|       pointer|
|p_0_0_0948_21437_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0948_21437_i_out|       pointer|
|p_0_0_0949_21434_i_out             |  out|   10|      ap_vld|                       p_0_0_0949_21434_i_out|       pointer|
|p_0_0_0949_21434_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0949_21434_i_out|       pointer|
|p_0_0_0950_21431_i_out             |  out|   10|      ap_vld|                       p_0_0_0950_21431_i_out|       pointer|
|p_0_0_0950_21431_i_out_ap_vld      |  out|    1|      ap_vld|                       p_0_0_0950_21431_i_out|       pointer|
|p_0_0_09481407_i_out               |  out|   10|      ap_vld|                         p_0_0_09481407_i_out|       pointer|
|p_0_0_09481407_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09481407_i_out|       pointer|
|p_0_0_09491404_i_out               |  out|   10|      ap_vld|                         p_0_0_09491404_i_out|       pointer|
|p_0_0_09491404_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09491404_i_out|       pointer|
|p_0_0_09501401_i_out               |  out|   10|      ap_vld|                         p_0_0_09501401_i_out|       pointer|
|p_0_0_09501401_i_out_ap_vld        |  out|    1|      ap_vld|                         p_0_0_09501401_i_out|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

