
---------- Begin Simulation Statistics ----------
final_tick                                86507702500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687376                       # Number of bytes of host memory used
host_op_rate                                   332480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.73                       # Real time elapsed on the host
host_tick_rate                              283887277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086508                       # Number of seconds simulated
sim_ticks                                 86507702500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662725                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779122                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788527                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416167                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454147                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.730154                       # CPI: cycles per instruction
system.cpu.discardedOps                        414441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176829                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286604                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        41394323                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.577983                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173015405                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131621082                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       231444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        479727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561189                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              92240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       155729                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75704                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156054                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       728021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 728021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25857472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25857472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            248294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  248294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              248294                       # Request fanout histogram
system.membus.respLayer1.occupancy         1333420500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1146838000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            474411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       827623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          184039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306930                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306930                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2340233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     92948032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93036032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232267                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9966656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1013608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1012461     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1140      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1013608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1452941500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170632492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               532946                       # number of demand (read+write) hits
system.l2.demand_hits::total                   533039                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              532946                       # number of overall hits
system.l2.overall_hits::total                  533039                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             247473                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            247473                       # number of overall misses
system.l2.overall_misses::total                248302                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21009624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21074542500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64918500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21009624000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21074542500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781341                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781341                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.317103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317790                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.317103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317790                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78309.408926                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84896.631148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84874.638545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78309.408926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84896.631148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84874.638545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              155729                       # number of writebacks
system.l2.writebacks::total                    155729                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        247465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       247465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18534410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18591039000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18534410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18591039000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.317092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.317092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317779                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68309.408926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74897.098580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74875.103708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68309.408926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74897.098580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74875.103708                       # average overall mshr miss latency
system.l2.replacements                         232267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       671894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           671894                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       671894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       671894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150876                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          156054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156054                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13561730500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13561730500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.508435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86904.087688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86904.087688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       156054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12001190500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12001190500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.508435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76904.087688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76904.087688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64918500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78309.408926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78309.408926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56628500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56628500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68309.408926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68309.408926                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        382070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            382070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        91419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           91419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7447893500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7447893500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       473489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.193075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81469.864033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81469.864033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        91411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        91411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6533220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6533220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.193058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71470.829550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71470.829550                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16047.625903                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560871                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.277357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.579019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.953249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15916.093635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2471                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12735843                       # Number of tag accesses
system.l2.tags.data_accesses                 12735843                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15837760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15890816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9966656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9966656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          247465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              248294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       155729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             155729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            613310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         183079189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183692498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       613310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           613310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115211198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115211198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115211198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           613310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        183079189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            298903696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    155729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    247209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008287426500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9281                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9281                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              660656                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             146628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      248294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     155729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    248294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   155729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3745859000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1240190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8396571500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15101.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33851.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                248294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               155729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  184345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       165726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.914220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.620856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.119945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118474     71.49%     71.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23870     14.40%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3608      2.18%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2002      1.21%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8995      5.43%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          837      0.51%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          831      0.50%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          729      0.44%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6380      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       165726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.724491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.009359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.014030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9184     98.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.24%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           65      0.70%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9281                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.776964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.746772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5777     62.25%     62.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.01%     63.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3122     33.64%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              280      3.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9281                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15874432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9965248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15890816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9966656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       183.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86507485000                       # Total gap between requests
system.mem_ctrls.avgGap                     214115.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15821376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9965248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 613309.548938720138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 182889795.275744378567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115194921.515803739429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       247465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       155729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22666000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8373905500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2052895621500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27341.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33838.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13182487.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            581395920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            309004080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           875413980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          400280040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6828650400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23609046030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13337655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45941446290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.067696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34426969750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2888600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49192132750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            601959120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            319926090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           895577340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          412510500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6828650400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24272662260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12778821120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46110106830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.017356                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32959436500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2888600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50659666000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14390971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14390971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14390971                       # number of overall hits
system.cpu.icache.overall_hits::total        14390971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::total           922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68266500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68266500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68266500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68266500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14391893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14391893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14391893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14391893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74041.757050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74041.757050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74041.757050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74041.757050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.icache.writebacks::total               453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67344500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67344500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73041.757050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73041.757050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73041.757050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73041.757050                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14390971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14390971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14391893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14391893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74041.757050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74041.757050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67344500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73041.757050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73041.757050                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.160996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14391893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15609.428416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.160996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28784708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28784708                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57635567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57635567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57635922                       # number of overall hits
system.cpu.dcache.overall_hits::total        57635922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       804273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         804273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       895487                       # number of overall misses
system.cpu.dcache.overall_misses::total        895487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29888566500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29888566500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29888566500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29888566500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58439840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58439840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37162.215442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37162.215442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33376.884868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33376.884868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       671894                       # number of writebacks
system.cpu.dcache.writebacks::total            671894                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24235436000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24235436000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27814356000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27814356000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32983.165075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32983.165075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35640.285539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35640.285539                       # average overall mshr miss latency
system.cpu.dcache.replacements                 779395                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45195613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45195613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       435689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        435689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9425415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9425415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21633.356592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21633.356592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       427852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8627457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8627457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20164.582613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20164.582613                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12439954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12439954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       368584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20463151000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20463151000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55518.283485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55518.283485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61654                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61654                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306930                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306930                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15607979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15607979000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50851.917375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50851.917375                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           355                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91214                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3578920000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3578920000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78421.456275                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78421.456275                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.503077                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58416417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780419                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.852633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.503077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117843389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117843389                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86507702500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
