# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../2025.1/Vivado/data/rsb/busdef" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_lr_compare.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_lr_flip.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_lr.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_flip_16.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_flip_32.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_lr_16.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sources_1/new/one_shift_lr_32.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sim_1/new/one_shift_lr_testbench.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sim_1/new/one_shift_16_testbench.sv" \
"../../../../mult_fuct_barl_shifter.srcs/sim_1/new/one_shift_32_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
