# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ArquitecturaHybridARMIPS_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ProyectosQuartus/ArquitecturaHybridARMIPS {D:/ProyectosQuartus/ArquitecturaHybridARMIPS/PCregister.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:40 on Sep 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ProyectosQuartus/ArquitecturaHybridARMIPS" D:/ProyectosQuartus/ArquitecturaHybridARMIPS/PCregister.sv 
# -- Compiling module PCregister
# ** Error (suppressible): (vlog-7061) D:/ProyectosQuartus/ArquitecturaHybridARMIPS/PCregister.sv(11): Variable 'pc_out' driven in an always_ff block, may not be driven by any other process. See D:/ProyectosQuartus/ArquitecturaHybridARMIPS/PCregister.sv(7).
# End time: 20:46:40 on Sep 22,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./ArquitecturaHybridARMIPS_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/ProyectosQuartus/ArquitecturaHybridARMIPS {D:/ProyectosQuartus/ArquitecturaHybridARMIPS/PCregister.sv}"
