#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028315d0 .scope module, "TB" "TB" 2 32;
 .timescale 0 0;
P_00000000028390c0 .param/l "CLK_PERIOD" 1 2 35, +C4<00000000000000000000000000001010>;
v0000000002891170_0 .net "clk", 0 0, v0000000002835f90_0;  1 drivers
v00000000028912b0_0 .var/i "idx", 31 0;
v0000000002893ff0_0 .net "out", 0 0, L_0000000002897790;  1 drivers
v00000000028937d0_0 .var "reset", 0 0;
v0000000002893870_0 .var "seq", 0 0;
v0000000002894310_0 .var "tprtn", 0 11;
S_00000000028324b0 .scope task, "bus_driver" "bus_driver" 2 59, 2 59 0, S_00000000028315d0;
 .timescale 0 0;
v0000000002835d10_0 .var "is_correct", 0 0;
v0000000002835e50_0 .var "pattern", 0 11;
v0000000002835ef0_0 .var "rst_init", 0 0;
E_0000000002839900 .event negedge, v0000000002835f90_0;
E_0000000002839540 .event posedge, v0000000002835f90_0;
TD_TB.bus_driver ;
    %delay 20, 0;
    %load/vec4 v0000000002835ef0_0;
    %assign/vec4 v00000000028937d0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028937d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028912b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000028912b0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0000000002839900;
    %load/vec4 v0000000002835e50_0;
    %pushi/vec4 11, 0, 34;
    %load/vec4 v00000000028912b0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %assign/vec4 v0000000002893870_0, 0;
    %wait E_0000000002839540;
    %load/vec4 v00000000028912b0_0;
    %cmpi/s 11, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000002893ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 72 "$display", "FAIL: expected output==0 before 12 cycles" {0 0 0};
T_0.2 ;
    %load/vec4 v00000000028912b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028912b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0000000002839900;
    %load/vec4 v0000000002835d10_0;
    %load/vec4 v0000000002893ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000000002835d10_0;
    %nor/r;
    %load/vec4 v0000000002893ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.4, 9;
    %vpi_call 2 78 "$display", "PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000000002835d10_0;
    %load/vec4 v0000000002893ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 79 "$display", "FAIL: expected out==1 @correct sequence" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000000002835d10_0;
    %nor/r;
    %load/vec4 v0000000002893ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 80 "$display", "FAIL: expected out==0 @wrong sequence" {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_0000000002832630 .scope module, "clk_generator" "CLK_GEN" 2 55, 2 19 0, S_00000000028315d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
P_00000000028396c0 .param/l "CLK_PERIOD" 0 2 20, +C4<00000000000000000000000000001010>;
v0000000002835f90_0 .var "clk", 0 0;
S_0000000002825230 .scope module, "dut" "seq_23735" 2 48, 3 1 0, S_00000000028315d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "seq"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "clear"
L_0000000002894640 .functor NOT 1, v0000000002890450_0, C4<0>, C4<0>, C4<0>;
L_0000000002894950 .functor NOT 1, v00000000028908b0_0, C4<0>, C4<0>, C4<0>;
L_0000000002894800 .functor NOT 1, v0000000002891350_0, C4<0>, C4<0>, C4<0>;
L_0000000002894560 .functor NOT 1, v00000000028910d0_0, C4<0>, C4<0>, C4<0>;
L_00000000028949c0 .functor NOT 1, v0000000002893870_0, C4<0>, C4<0>, C4<0>;
L_00000000028946b0 .functor AND 1, v0000000002893870_0, v00000000028908b0_0, v0000000002891350_0, v00000000028910d0_0;
L_0000000002894b80 .functor AND 1, L_00000000028949c0, v0000000002890450_0, L_0000000002894950, L_0000000002894560;
L_0000000002894790 .functor AND 1, v0000000002890450_0, v00000000028910d0_0, C4<1>, C4<1>;
L_0000000002894870 .functor OR 1, L_00000000028946b0, L_0000000002894b80, L_0000000002894790, C4<0>;
L_00000000028944f0/0/0 .functor AND 1, v0000000002893870_0, v0000000002890450_0, L_0000000002894950, L_0000000002894800;
L_00000000028944f0/0/4 .functor AND 1, L_0000000002894560, C4<1>, C4<1>, C4<1>;
L_00000000028944f0 .functor AND 1, L_00000000028944f0/0/0, L_00000000028944f0/0/4, C4<1>, C4<1>;
L_0000000002894aa0 .functor AND 1, L_00000000028949c0, L_0000000002894640, v00000000028908b0_0, L_0000000002894800;
L_0000000002894720 .functor AND 1, v0000000002893870_0, L_0000000002894950, v0000000002891350_0, v00000000028910d0_0;
L_0000000002894a30 .functor AND 1, v0000000002893870_0, v00000000028908b0_0, v0000000002891350_0, L_0000000002894560;
L_0000000002894480 .functor OR 1, L_00000000028944f0, L_0000000002894aa0, L_0000000002894720, L_0000000002894a30;
L_00000000028945d0 .functor AND 1, v0000000002890450_0, v0000000002891350_0, L_0000000002894560, C4<1>;
L_0000000002894b10 .functor AND 1, v00000000028908b0_0, L_0000000002894800, v00000000028910d0_0, C4<1>;
L_00000000028948e0 .functor AND 1, v0000000002893870_0, v0000000002891350_0, L_0000000002894560, C4<1>;
L_0000000002897480 .functor AND 1, v0000000002893870_0, L_0000000002894800, v00000000028910d0_0, C4<1>;
L_0000000002897410 .functor OR 1, L_00000000028945d0, L_0000000002894b10, L_00000000028948e0, L_0000000002897480;
L_0000000002897640 .functor AND 1, v0000000002891350_0, L_0000000002894560, C4<1>, C4<1>;
L_0000000002897950 .functor AND 1, L_00000000028949c0, v0000000002891350_0, C4<1>, C4<1>;
L_00000000028978e0 .functor AND 1, L_00000000028949c0, L_0000000002894560, C4<1>, C4<1>;
L_0000000002897090 .functor AND 1, L_00000000028949c0, L_0000000002894950, C4<1>, C4<1>;
L_00000000028973a0 .functor OR 1, L_0000000002897640, L_0000000002897950, L_00000000028978e0, L_0000000002897090;
L_0000000002897790 .functor AND 1, v0000000002890450_0, v00000000028908b0_0, C4<1>, C4<1>;
v0000000002891a30_0 .net "T1", 0 0, L_0000000002894870;  1 drivers
v00000000028909f0_0 .net "T2", 0 0, L_0000000002894480;  1 drivers
v0000000002891d50_0 .net "T3", 0 0, L_0000000002897410;  1 drivers
v0000000002891ad0_0 .net "T4", 0 0, L_00000000028973a0;  1 drivers
v0000000002890b30_0 .net "clear", 0 0, v00000000028937d0_0;  1 drivers
v0000000002890bd0_0 .net "clk", 0 0, v0000000002835f90_0;  alias, 1 drivers
v00000000028918f0_0 .net "out", 0 0, L_0000000002897790;  alias, 1 drivers
v0000000002891e90_0 .net "seq", 0 0, v0000000002893870_0;  1 drivers
v0000000002891490_0 .net "w1", 0 0, L_00000000028946b0;  1 drivers
v00000000028904f0_0 .net "w10", 0 0, L_00000000028948e0;  1 drivers
v0000000002890c70_0 .net "w11", 0 0, L_0000000002897480;  1 drivers
v00000000028915d0_0 .net "w12", 0 0, L_0000000002897640;  1 drivers
v0000000002890db0_0 .net "w13", 0 0, L_0000000002897950;  1 drivers
v0000000002890630_0 .net "w14", 0 0, L_00000000028978e0;  1 drivers
v00000000028906d0_0 .net "w15", 0 0, L_0000000002897090;  1 drivers
v0000000002890ef0_0 .net "w2", 0 0, L_0000000002894b80;  1 drivers
v0000000002891850_0 .net "w3", 0 0, L_0000000002894790;  1 drivers
v0000000002891990_0 .net "w4", 0 0, L_00000000028944f0;  1 drivers
v0000000002890d10_0 .net "w5", 0 0, L_0000000002894aa0;  1 drivers
v0000000002891f30_0 .net "w6", 0 0, L_0000000002894720;  1 drivers
v0000000002891fd0_0 .net "w7", 0 0, L_0000000002894a30;  1 drivers
v0000000002891210_0 .net "w8", 0 0, L_00000000028945d0;  1 drivers
v0000000002890e50_0 .net "w9", 0 0, L_0000000002894b10;  1 drivers
v0000000002892070_0 .net "y1", 0 0, v0000000002890450_0;  1 drivers
v0000000002890f90_0 .net "y11", 0 0, L_0000000002894640;  1 drivers
v0000000002890590_0 .net "y2", 0 0, v00000000028908b0_0;  1 drivers
v00000000028901d0_0 .net "y22", 0 0, L_0000000002894950;  1 drivers
v0000000002891670_0 .net "y3", 0 0, v0000000002891350_0;  1 drivers
v0000000002891710_0 .net "y33", 0 0, L_0000000002894800;  1 drivers
v0000000002890270_0 .net "y4", 0 0, v00000000028910d0_0;  1 drivers
v0000000002890770_0 .net "y44", 0 0, L_0000000002894560;  1 drivers
v0000000002891030_0 .net "y5", 0 0, L_00000000028949c0;  1 drivers
S_00000000028253b0 .scope module, "dff1" "dff" 3 2, 4 1 0, S_0000000002825230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000028903b0_0 .net "clk", 0 0, v0000000002835f90_0;  alias, 1 drivers
v0000000002890310_0 .net "d", 0 0, L_0000000002894870;  alias, 1 drivers
v0000000002890450_0 .var "q", 0 0;
v0000000002891530_0 .net "reset", 0 0, v00000000028937d0_0;  alias, 1 drivers
E_000000000283a000 .event posedge, v0000000002891530_0, v0000000002835f90_0;
S_00000000008dd7d0 .scope module, "dff2" "dff" 3 3, 4 1 0, S_0000000002825230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002891c10_0 .net "clk", 0 0, v0000000002835f90_0;  alias, 1 drivers
v0000000002890810_0 .net "d", 0 0, L_0000000002894480;  alias, 1 drivers
v00000000028908b0_0 .var "q", 0 0;
v0000000002890a90_0 .net "reset", 0 0, v00000000028937d0_0;  alias, 1 drivers
S_00000000008dd950 .scope module, "dff3" "dff" 3 4, 4 1 0, S_0000000002825230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002891df0_0 .net "clk", 0 0, v0000000002835f90_0;  alias, 1 drivers
v0000000002890950_0 .net "d", 0 0, L_0000000002897410;  alias, 1 drivers
v0000000002891350_0 .var "q", 0 0;
v0000000002891cb0_0 .net "reset", 0 0, v00000000028937d0_0;  alias, 1 drivers
S_0000000002892190 .scope module, "dff4" "dff" 3 5, 4 1 0, S_0000000002825230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002891b70_0 .net "clk", 0 0, v0000000002835f90_0;  alias, 1 drivers
v00000000028913f0_0 .net "d", 0 0, L_00000000028973a0;  alias, 1 drivers
v00000000028910d0_0 .var "q", 0 0;
v00000000028917b0_0 .net "reset", 0 0, v00000000028937d0_0;  alias, 1 drivers
    .scope S_00000000028253b0;
T_1 ;
    %wait E_000000000283a000;
    %load/vec4 v0000000002891530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002890450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002890310_0;
    %assign/vec4 v0000000002890450_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008dd7d0;
T_2 ;
    %wait E_000000000283a000;
    %load/vec4 v0000000002890a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028908b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002890810_0;
    %assign/vec4 v00000000028908b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008dd950;
T_3 ;
    %wait E_000000000283a000;
    %load/vec4 v0000000002891cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002891350_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002890950_0;
    %assign/vec4 v0000000002891350_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002892190;
T_4 ;
    %wait E_000000000283a000;
    %load/vec4 v00000000028917b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028910d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028913f0_0;
    %assign/vec4 v00000000028910d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002832630;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002835f90_0, 0;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000000002835f90_0;
    %inv;
    %assign/vec4 v0000000002835f90_0, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000000028315d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028912b0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000000028315d0;
T_7 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000002894310_0, 0, 12;
    %end;
    .thread T_7;
    .scope S_00000000028315d0;
T_8 ;
    %vpi_call 2 88 "$display", "Testing: %d", 12'b011100110101 {0 0 0};
    %pushi/vec4 3690, 0, 12;
    %store/vec4 v0000000002835e50_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002835d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002835ef0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000028324b0;
    %join;
    %pushi/vec4 1845, 0, 12;
    %store/vec4 v0000000002835e50_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002835d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002835ef0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000028324b0;
    %join;
    %pushi/vec4 922, 0, 12;
    %store/vec4 v0000000002835e50_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002835d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002835ef0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000028324b0;
    %join;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_validator.v";
    "C:\Users\yousefmaw\Desktop\ass4\submissions\submissions\23735\seq_23735.v";
    "dff.v";
