

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Wed Sep 10 15:26:30 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|        10|          8|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_block_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %n_block"   --->   Operation 14 'read' 'n_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln22"   --->   Operation 15 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i58 %sext_ln22_read"   --->   Operation 16 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i29 0, i29 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i29 %i" [src/spmm_device_fpga.cpp:22]   --->   Operation 21 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i29 %i_load" [src/spmm_device_fpga.cpp:22]   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "%icmp_ln22 = icmp_slt  i30 %i_cast, i30 %n_block_read" [src/spmm_device_fpga.cpp:22]   --->   Operation 23 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%add_ln22 = add i29 %i_load, i29 1" [src/spmm_device_fpga.cpp:22]   --->   Operation 24 'add' 'add_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_33_3.i.loopexit.exitStub, void %for.inc.i.split" [src/spmm_device_fpga.cpp:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln22 = store i29 %add_ln22, i29 %i" [src/spmm_device_fpga.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (icmp_ln22)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln22_cast" [src/spmm_device_fpga.cpp:22]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.92ns)   --->   "%wide_data_V = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [src/spmm_device_fpga.cpp:24]   --->   Operation 29 'read' 'wide_data_V' <Predicate = (icmp_ln22)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %wide_data_V"   --->   Operation 30 'trunc' 'tmp_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 64, i32 127"   --->   Operation 31 'partselect' 'tmp_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 128, i32 191"   --->   Operation 32 'partselect' 'tmp_V_2' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 192, i32 255"   --->   Operation 33 'partselect' 'tmp_V_3' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 256, i32 319"   --->   Operation 34 'partselect' 'tmp_V_4' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 320, i32 383"   --->   Operation 35 'partselect' 'tmp_V_5' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 384, i32 447"   --->   Operation 36 'partselect' 'tmp_V_6' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_V_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 448, i32 511"   --->   Operation 37 'partselect' 'tmp_V_7' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 38 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V" [src/spmm_device_fpga.cpp:29]   --->   Operation 38 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 4 <SV = 3> <Delay = 1.37>
ST_4 : Operation 39 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_1" [src/spmm_device_fpga.cpp:29]   --->   Operation 39 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 40 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_2" [src/spmm_device_fpga.cpp:29]   --->   Operation 40 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 41 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_3" [src/spmm_device_fpga.cpp:29]   --->   Operation 41 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 42 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_4" [src/spmm_device_fpga.cpp:29]   --->   Operation 42 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 43 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_5" [src/spmm_device_fpga.cpp:29]   --->   Operation 43 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 44 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_6" [src/spmm_device_fpga.cpp:29]   --->   Operation 44 'write' 'write_ln29' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [src/spmm_device_fpga.cpp:23]   --->   Operation 45 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/spmm_device_fpga.cpp:22]   --->   Operation 46 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_7" [src/spmm_device_fpga.cpp:29]   --->   Operation 47 'write' 'write_ln29' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i" [src/spmm_device_fpga.cpp:22]   --->   Operation 48 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', src/spmm_device_fpga.cpp:22) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln22', src/spmm_device_fpga.cpp:22) [19]  (0.862 ns)
	'store' operation ('store_ln22', src/spmm_device_fpga.cpp:22) of variable 'add_ln22', src/spmm_device_fpga.cpp:22 on local variable 'i' [41]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', src/spmm_device_fpga.cpp:22) [17]  (0 ns)
	bus read operation ('wide_data.V', src/spmm_device_fpga.cpp:24) on port 'gmem0' (src/spmm_device_fpga.cpp:24) [24]  (2.92 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [26]  (1.37 ns)

 <State 4>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [28]  (1.37 ns)

 <State 5>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [30]  (1.37 ns)

 <State 6>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [32]  (1.37 ns)

 <State 7>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [34]  (1.37 ns)

 <State 8>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [36]  (1.37 ns)

 <State 9>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [38]  (1.37 ns)

 <State 10>: 1.37ns
The critical path consists of the following:
	fifo write operation ('write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) [40]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
