2025-03-05 15:44:55.830388 - FPGA opened
2025-03-05 15:44:55.830497 - Memory address set to b'00'
2025-03-05 15:44:56.662182 - FPGA opened
2025-03-05 15:44:56.662294 - Memory address set to b'00'
2025-03-05 15:44:56.677340 - Memory value set to b'FF'
2025-03-05 15:44:56.693399 - Memory values displayed on the LEDs
2025-03-05 15:44:56.725245 - Memory value read: 255
2025-03-05 15:44:56.843404 - FPGA closed
2025-03-05 15:45:31.920841 - FPGA opened
2025-03-05 15:45:31.920954 - Memory address set to b'00'
2025-03-05 15:45:31.936092 - Memory value set to b'FF'
2025-03-05 15:45:31.952034 - Memory values displayed on the LEDs
2025-03-05 15:45:31.983950 - Memory value read: 255
2025-03-05 15:45:32.100684 - FPGA closed

2025-03-05 15:46:38.968007 - FPGA opened
2025-03-05 15:46:38.968126 - Memory address set to b'00'

2025-03-05 15:46:39.959638 - FPGA opened
2025-03-05 15:46:39.959746 - Memory address set to b'00'
2025-03-05 15:46:39.974906 - Memory value set to b'FF'
2025-03-05 15:46:39.990910 - Memory values displayed on the LEDs
2025-03-05 15:46:40.022803 - Memory value read: 255
2025-03-05 15:46:40.140360 - FPGA closed

2025-03-05 16:03:10.951997 - FPGA opened
2025-03-05 16:03:10.952110 - Memory address set to b'00'
2025-03-05 16:03:10.967297 - Memory value set to b'FF'
2025-03-05 16:03:10.983338 - Memory values displayed on the LEDs
2025-03-05 16:03:11.015200 - Memory value read: 255
2025-03-05 16:03:11.144259 - FPGA closed

2025-03-05 16:09:11.895341 - FPGA opened
2025-03-05 16:09:11.895431 - Memory address set to b'00'
2025-03-05 16:09:11.910709 - Error: FPGA not ready
2025-03-05 16:09:11.910723 - Error: Could not read the FPGA

2025-03-05 16:09:12.678434 - FPGA opened
2025-03-05 16:09:12.678547 - Memory address set to b'00'
2025-03-05 16:09:12.693922 - Memory value set to b'FF'
2025-03-05 16:09:12.709924 - Memory values displayed on the LEDs
2025-03-05 16:09:12.725958 - Memory value asked
2025-03-05 16:09:12.741809 - Memory value read: 255
2025-03-05 16:09:12.869704 - FPGA closed

2025-03-05 16:12:31.968052 - FPGA opened
2025-03-05 16:12:31.968171 - Memory address set to b'00'
2025-03-05 16:12:31.983272 - Error: FPGA not ready
2025-03-05 16:12:31.983293 - Error: Could not read the FPGA

2025-03-05 16:12:33.917789 - FPGA opened
2025-03-05 16:12:33.917898 - Memory address set to b'00'
2025-03-05 16:12:33.933182 - Memory value set to b'FF'
2025-03-05 16:12:33.949133 - Memory values displayed on the LEDs
2025-03-05 16:12:33.965128 - Memory value asked
2025-03-05 16:12:33.981060 - Memory value read: 255
2025-03-05 16:12:34.103808 - FPGA closed
