
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ywson' on host 'fpga.sscc.uos' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Sun Feb 14 14:02:45 KST 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ywson/tmp/digi2win_ver5/window'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/ywson/tmp/digi2win_ver5/window/window_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/window.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'window_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/ywson/tmp/digi2win_ver5/window/window_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/window.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:60:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:60:79
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/window.cpp:66:80
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/window.cpp:38:5
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/window.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 22931 ; free virtual = 149998
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 943.867 ; gain = 523.090 ; free physical = 22931 ; free virtual = 149998
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:274).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1010.867 ; gain = 590.090 ; free physical = 22848 ; free virtual = 149916
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1010.867 ; gain = 590.090 ; free physical = 22848 ; free virtual = 149915
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 5220.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 180.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2610.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 58.
INFO: [XFORM 203-131] Reshaping array 'dense_1_input.V' (firmware/window.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 5220.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 2610.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/window.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/window.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/window.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/window.cpp:62) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'window', detected/extracted 5 process function(s): 
	 'window.entry222'
	 'Block__proc'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>'
	 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_large.h:64:44) to (firmware/nnet_utils/nnet_dense_large.h:64:37) in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'... converting 15661 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_large.h:64:20)...5220 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_large.h:25:20)...2610 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:30:40 ; elapsed = 00:30:46 . Memory (MB): peak = 1810.723 ; gain = 1389.945 ; free physical = 22120 ; free virtual = 149191
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:64:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:25:20)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:36:55 ; elapsed = 00:37:02 . Memory (MB): peak = 1810.723 ; gain = 1389.945 ; free physical = 22124 ; free virtual = 149196
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window' ...
WARNING: [SYN 201-103] Legalizing function name 'window.entry3' to 'window_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'window.entry222' to 'window_entry222'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2222.18 seconds; current allocated memory: 901.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 901.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_entry222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 901.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 901.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 901.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 901.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 901.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 901.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.19 seconds; current allocated memory: 930.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.75 seconds; current allocated memory: 970.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.17 seconds; current allocated memory: 972.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 973.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 658.49 seconds; current allocated memory: 1023.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 116.9 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.56 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.41 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry3'.
INFO: [HLS 200-111]  Elapsed time: 12.6 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_entry222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_entry222'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'window_mul_mul_12s_12s_16_1_1' to 'window_mul_mul_12bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'window_mul_mul_12bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 31321 from HDL expression: ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 119.24 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 57.57 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 62640 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 214.72 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'window/dense_1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_80_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_81_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_82_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_83_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_84_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_85_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_86_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_87_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_88_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_89_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_90_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_91_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_92_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_93_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_94_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_95_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_96_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_97_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_98_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_99_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_100_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_101_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_102_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_103_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_104_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_105_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_106_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_107_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_108_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_109_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_110_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_111_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_112_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_113_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_114_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_115_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_116_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_117_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_118_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_119_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_120_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_121_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_122_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_123_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_124_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_125_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_126_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_127_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_128_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_129_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_130_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_131_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_132_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_133_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_134_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_135_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_136_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_137_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_138_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_139_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_140_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_141_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_142_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_143_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_144_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_145_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_146_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_147_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_148_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_149_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_150_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_151_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_152_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_153_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_154_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_155_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_156_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_157_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_158_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_159_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_160_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_161_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_162_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_163_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_164_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_165_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_166_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_167_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_168_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_169_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_170_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_171_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_172_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_173_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_174_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_175_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_176_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_177_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_178_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/layer5_out_179_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_window_entry222_U0' to 'start_for_window_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dense_large_1_U0' to 'start_for_dense_ldEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'window'.
INFO: [HLS 200-111]  Elapsed time: 111.92 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 233.70 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w5_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_V_c1_U(fifo_w2160_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_1_input_V_c_U(fifo_w2160_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_V_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_window_cud_U(start_for_window_cud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_ldEe_U(start_for_dense_ldEe)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:03:44 ; elapsed = 01:05:08 . Memory (MB): peak = 2907.887 ; gain = 2487.109 ; free physical = 20207 ; free virtual = 147516
INFO: [VHDL 208-304] Generating VHDL RTL for window.
INFO: [VLOG 209-307] Generating Verilog RTL for window.
***** C/RTL SYNTHESIS COMPLETED IN 1h5m4s *****
INFO: [HLS 200-112] Total elapsed time: 3909.35 seconds; peak allocated memory: 1.965 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 14 15:07:54 2021...
