Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 98638C3D1A1
	for <lists+amd-gfx@lfdr.de>; Thu, 06 Nov 2025 19:46:05 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id DE0C310E9AD;
	Thu,  6 Nov 2025 18:45:52 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="F545RHf4";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-vs1-f46.google.com (mail-vs1-f46.google.com
 [209.85.217.46])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 6DDDB10E9AD
 for <amd-gfx@lists.freedesktop.org>; Thu,  6 Nov 2025 18:45:51 +0000 (UTC)
Received: by mail-vs1-f46.google.com with SMTP id
 ada2fe7eead31-5dbddd71c46so591144137.2
 for <amd-gfx@lists.freedesktop.org>; Thu, 06 Nov 2025 10:45:51 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1762454750; x=1763059550; darn=lists.freedesktop.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:to:from:from:to:cc:subject:date:message-id
 :reply-to; bh=kVIEVTmEwnZdHXAWkRY5qhlmNokGDBKXHhE7HxZS6Do=;
 b=F545RHf4HGL6/BFEU1BxTw253i9pWnGpHpAIN+FF9wHpQJwRHcnGI+AbVzheoRilbh
 5uNM1vhgqJvJ8CFaMyeQ/g7nkj9Rq65CCKDec2ASDchTW0PFB0YvF8p1XnfzAnbA860t
 mlkUPOX1J4xSlYo3K6D4Mr1R4OUaYRvCznrJi440LZ0dOfndg5SKsxkk0uS2B6BKWfol
 ucr4jjpDBLgXWqMyKxT3sE03iFL1SxZmR8/dMzEC4fWBLAQGIGI1fhCxEi8HopZRWUpp
 PzS1lqQS5a8mZVkNRV8U+1TqU0jNYUF7ym8SyrHCQvOSGCKwG6ETZyC1wU/vIISsFbro
 M6cA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1762454750; x=1763059550;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to
 :cc:subject:date:message-id:reply-to;
 bh=kVIEVTmEwnZdHXAWkRY5qhlmNokGDBKXHhE7HxZS6Do=;
 b=k4t/kLUBACH42YDLVZNPxxLxDY+jPQwvGEhWBm4Lazery4NI9AtlsjxuLPZ3e+F7iy
 f07/4oszhI5uyyiIrB74JHftN5b1w2Qo/YT7yRz8aA/lFbes+dSX8d8Z+JlCYUMCT+mb
 eQCOh3VvMoPUl+MaYYga9bfkaIRpqFqih8vYvKnpREYc2SEHFPbsy4Z+vSfUmqKBeGxK
 X32cUHkYpZf/AnJlSFbOEF0/86YA7nFHe7MfjBi6QZoNrTwl/D0ZRa9iXuutfmfTuiXS
 AQSe5L9nANhhK3Xe5i8u14DPHanHRzbwPAoZLAjL3n+0fzgMQ5v47VkJdUx60DtI9M8V
 +xsA==
X-Gm-Message-State: AOJu0YxnYfkLXWgjw1jRWYo22PPoRzMrplbiTChQVGGcz9IAXSNMNgUG
 LhknHf1Wte1/wJIDLaqnalfCAvcQSd5nVMX8v9iNeHzm0l5CAAagU09ArFTT59X3
X-Gm-Gg: ASbGncvbq8em09kc0kT53ROA+XKHTka5sMsU5uWWZe+xC4Xf6pYvZExuRdtCvQrqf/3
 N2vXM/7usYhS8U3jpadye+tPOFfqxyqQ6rPIusW87DDrUD2Prhah1Q7R3sv7/eNivxbtdDjJtrE
 71hUnpEzmCIVHulkQtLVEMos64ajgYC4gS3SRRAVoxvjwyyiM2wa1g2ahzJLpXEwbUm7X982h19
 SZju/ICzWTwt1/WKvtpw74wGKFfJEzOmMvirOuqbzVQoW6UFFr008gYJrYvqHxzG1m0ZUpQhfke
 osjv2b8kqTjik8aOO3kxeapW2w8QxDqbyxAgifzPZNMvZAgvnh1pvOX7mlSgGCELhfJz3M1ncz/
 uLE4CTcicHT1tCKH/ty0y23JVn98Et9Dr9f9utUaWOqjruGGhWUOqmX7vEW6ZaEXhms8Nzfx4+3
 ZHOKNkaTGFEMRZ++eK0nQ=
X-Google-Smtp-Source: AGHT+IEI1DP81QeSpRVilD1hh/GPyIXFjR+EhqGF6FOXTQigLy+8IkYTzHYJnlKmr/1PbN3TYpnB6A==
X-Received: by 2002:a05:6102:4428:b0:5db:ce1d:67a2 with SMTP id
 ada2fe7eead31-5ddb20f1444mr242529137.1.1762454749432; 
 Thu, 06 Nov 2025 10:45:49 -0800 (PST)
Received: from Timur-Hyperion.home ([2001:4c4e:24ca:a400:c3d8:2d5a:cb81:c0d3])
 by smtp.gmail.com with ESMTPSA id
 71dfb90a1353d-559957fb3c1sm1810004e0c.12.2025.11.06.10.45.47
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 06 Nov 2025 10:45:49 -0800 (PST)
From: =?UTF-8?q?Timur=20Krist=C3=B3f?= <timur.kristof@gmail.com>
To: amd-gfx@lists.freedesktop.org, Alex Deucher <alexander.deucher@amd.com>,
 =?UTF-8?q?Christian=20K=C3=B6nig?= <christian.koenig@amd.com>,
 Alexandre Demers <alexandre.f.demers@gmail.com>,
 =?UTF-8?q?Timur=20Krist=C3=B3f?= <timur.kristof@gmail.com>,
 Rodrigo Siqueira <siqueira@igalia.com>, Leo Liu <Leo.Liu@amd.com>
Subject: [PATCH 06/13] drm/amdgpu/vce: Save/restore and pin VCPU BO for all
 VCE (v2)
Date: Thu,  6 Nov 2025 19:44:41 +0100
Message-ID: <20251106184448.8099-7-timur.kristof@gmail.com>
X-Mailer: git-send-email 2.51.0
In-Reply-To: <20251106184448.8099-1-timur.kristof@gmail.com>
References: <20251106184448.8099-1-timur.kristof@gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

VCE uses the VCPU BO to keep track of currently active
encoding sessions. To make sure the VCE functions correctly
after suspend/resume, save the VCPU BO to system RAM on
suspend and restore it on resume.

Additionally, make sure to keep the VCPU BO pinned.
The VCPU BO needs to stay at the same location before and after
sleep/resume because the FW code is not relocatable once it's
started.

Unfortunately this is not enough to make VCE suspend work when
there are encoding sessions active, so don't allow that yet.

Signed-off-by: Timur Kristóf <timur.kristof@gmail.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c | 44 ++++++++-------------
 drivers/gpu/drm/amd/amdgpu/vce_v4_0.c   | 52 ++++---------------------
 2 files changed, 24 insertions(+), 72 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
index 2297608c5191..4beec5b56c4f 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c
@@ -206,6 +206,10 @@ int amdgpu_vce_sw_init(struct amdgpu_device *adev, unsigned long size)
 	if (!adev->vce.fw)
 		return -ENOENT;
 
+	adev->vce.saved_bo = kvmalloc(size, GFP_KERNEL);
+	if (!adev->vce.saved_bo)
+		return -ENOMEM;
+
 	r = amdgpu_bo_create_kernel(adev, size, PAGE_SIZE,
 				    AMDGPU_GEM_DOMAIN_VRAM |
 				    AMDGPU_GEM_DOMAIN_GTT,
@@ -254,6 +258,9 @@ int amdgpu_vce_sw_fini(struct amdgpu_device *adev)
 	amdgpu_bo_free_kernel(&adev->vce.vcpu_bo, &adev->vce.gpu_addr,
 		(void **)&adev->vce.cpu_addr);
 
+	kvfree(adev->vce.saved_bo);
+	adev->vce.saved_bo = NULL;
+
 	return 0;
 }
 
@@ -290,13 +297,19 @@ int amdgpu_vce_entity_init(struct amdgpu_device *adev, struct amdgpu_ring *ring)
  */
 int amdgpu_vce_suspend(struct amdgpu_device *adev)
 {
-	int i;
+	int i, idx;
 
 	cancel_delayed_work_sync(&adev->vce.idle_work);
 
 	if (adev->vce.vcpu_bo == NULL)
 		return 0;
 
+	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
+		memcpy_fromio(adev->vce.saved_bo, adev->vce.cpu_addr,
+			      amdgpu_bo_size(adev->vce.vcpu_bo));
+		drm_dev_exit(idx);
+	}
+
 	for (i = 0; i < AMDGPU_MAX_VCE_HANDLES; ++i)
 		if (atomic_read(&adev->vce.handles[i]))
 			break;
@@ -316,40 +329,17 @@ int amdgpu_vce_suspend(struct amdgpu_device *adev)
  */
 int amdgpu_vce_resume(struct amdgpu_device *adev)
 {
-	void *cpu_addr;
-	const struct common_firmware_header *hdr;
-	unsigned int offset;
-	int r, idx;
+	int idx;
 
 	if (adev->vce.vcpu_bo == NULL)
 		return -EINVAL;
 
-	r = amdgpu_bo_reserve(adev->vce.vcpu_bo, false);
-	if (r) {
-		dev_err(adev->dev, "(%d) failed to reserve VCE bo\n", r);
-		return r;
-	}
-
-	r = amdgpu_bo_kmap(adev->vce.vcpu_bo, &cpu_addr);
-	if (r) {
-		amdgpu_bo_unreserve(adev->vce.vcpu_bo);
-		dev_err(adev->dev, "(%d) VCE map failed\n", r);
-		return r;
-	}
-
-	hdr = (const struct common_firmware_header *)adev->vce.fw->data;
-	offset = le32_to_cpu(hdr->ucode_array_offset_bytes);
-
 	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
-		memcpy_toio(cpu_addr, adev->vce.fw->data + offset,
-			    adev->vce.fw->size - offset);
+		memcpy_toio(adev->vce.cpu_addr, adev->vce.saved_bo,
+			    amdgpu_bo_size(adev->vce.vcpu_bo));
 		drm_dev_exit(idx);
 	}
 
-	amdgpu_bo_kunmap(adev->vce.vcpu_bo);
-
-	amdgpu_bo_unreserve(adev->vce.vcpu_bo);
-
 	return 0;
 }
 
diff --git a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
index 2d64002bed61..21b6656b2f41 100644
--- a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
@@ -448,14 +448,8 @@ static int vce_v4_0_sw_init(struct amdgpu_ip_block *ip_block)
 		return r;
 
 	if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
-		const struct common_firmware_header *hdr;
-		unsigned size = amdgpu_bo_size(adev->vce.vcpu_bo);
-
-		adev->vce.saved_bo = kvmalloc(size, GFP_KERNEL);
-		if (!adev->vce.saved_bo)
-			return -ENOMEM;
-
-		hdr = (const struct common_firmware_header *)adev->vce.fw->data;
+		const struct common_firmware_header *hdr =
+			(const struct common_firmware_header *)adev->vce.fw->data;
 		adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].ucode_id = AMDGPU_UCODE_ID_VCE;
 		adev->firmware.ucode[AMDGPU_UCODE_ID_VCE].fw = adev->vce.fw;
 		adev->firmware.fw_size +=
@@ -506,11 +500,6 @@ static int vce_v4_0_sw_fini(struct amdgpu_ip_block *ip_block)
 	/* free MM table */
 	amdgpu_virt_free_mm_table(adev);
 
-	if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
-		kvfree(adev->vce.saved_bo);
-		adev->vce.saved_bo = NULL;
-	}
-
 	r = amdgpu_vce_suspend(adev);
 	if (r)
 		return r;
@@ -561,20 +550,7 @@ static int vce_v4_0_hw_fini(struct amdgpu_ip_block *ip_block)
 static int vce_v4_0_suspend(struct amdgpu_ip_block *ip_block)
 {
 	struct amdgpu_device *adev = ip_block->adev;
-	int r, idx;
-
-	if (adev->vce.vcpu_bo == NULL)
-		return 0;
-
-	if (drm_dev_enter(adev_to_drm(adev), &idx)) {
-		if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
-			unsigned size = amdgpu_bo_size(adev->vce.vcpu_bo);
-			void *ptr = adev->vce.cpu_addr;
-
-			memcpy_fromio(adev->vce.saved_bo, ptr, size);
-		}
-		drm_dev_exit(idx);
-	}
+	int r;
 
 	/*
 	 * Proper cleanups before halting the HW engine:
@@ -609,25 +585,11 @@ static int vce_v4_0_suspend(struct amdgpu_ip_block *ip_block)
 static int vce_v4_0_resume(struct amdgpu_ip_block *ip_block)
 {
 	struct amdgpu_device *adev = ip_block->adev;
-	int r, idx;
-
-	if (adev->vce.vcpu_bo == NULL)
-		return -EINVAL;
-
-	if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
-
-		if (drm_dev_enter(adev_to_drm(adev), &idx)) {
-			unsigned size = amdgpu_bo_size(adev->vce.vcpu_bo);
-			void *ptr = adev->vce.cpu_addr;
+	int r;
 
-			memcpy_toio(ptr, adev->vce.saved_bo, size);
-			drm_dev_exit(idx);
-		}
-	} else {
-		r = amdgpu_vce_resume(adev);
-		if (r)
-			return r;
-	}
+	r = amdgpu_vce_resume(adev);
+	if (r)
+		return r;
 
 	return vce_v4_0_hw_init(ip_block);
 }
-- 
2.51.0

