verilog_defaults -push
verilog_defaults -add -defer
read_verilog ./Briey.v
read_verilog ./clock.v
read_verilog ./top.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ecp5 -json top.json -top top