/*
*
* Copyright (c) 2008-2017 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/



/**
 *  @Component:   CTM
 *
 *  @Filename:    ctm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __CTM_CRED_H
#define __CTM_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance CTM of component CTM mapped in EVE at address 0x85000
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component CTM
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__TINTVLR
 *
 * @BRIEF        These registers contain the interval match value for the 
 *               corresponding timers in the SCTM 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__TINTVLR                                       0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__TINTVLR__ELSIZE
 *
 * @BRIEF        TINTVLR register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define CTM__TINTVLR__ELSIZE                               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__TINTVLR__NELEMS
 *
 * @BRIEF        TINTVLR register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define CTM__TINTVLR__NELEMS                               2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT
 *
 * @BRIEF        These registers contain the control and status settings for 
 *               a single 
 *               counter in the module. There will be a CTCR for every 
 *               counter in the module 
 *               (WT: with timer) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT                                       0x100ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__ELSIZE
 *
 * @BRIEF        CTCR_WT register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__ELSIZE                               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__NELEMS
 *
 * @BRIEF        CTCR_WT register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__NELEMS                               2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT
 *
 * @BRIEF        These registers contain the control and status settings for 
 *               a single 
 *               counter in the module. There will be a CTCR for every 
 *               counter in the module 
 *               (WOT: without timer) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT                                      0x108ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__ELSIZE
 *
 * @BRIEF        CTCR_WOT register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__ELSIZE                              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__NELEMS
 *
 * @BRIEF        CTCR_WOT register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__NELEMS                              6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTR
 *
 * @BRIEF        These registers contain the value of an individual counter 
 *               in the moduel. 
 *               There will be a CTCNTR for every counter in the module 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTR                                        0x180ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTR__ELSIZE
 *
 * @BRIEF        CTCNTR register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTR__ELSIZE                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTR__NELEMS
 *
 * @BRIEF        CTCNTR register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTR__NELEMS                                8


/*
 *  List of bundle arrays for component CTM
 *
 */

/*
 *  List of bundles for component CTM
 *
 */


/*
 * List of registers for component CTM
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL                                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTDBGNUM
 *
 * @BRIEF        Counter Timer Number Debug Event Register 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTDBGNUM                                      0x7Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTGNBL
 *
 * @BRIEF        These registers provide for simultaneous enable/disable of 
 *               32 counters 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTGNBL                                        0xF0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTGRST
 *
 * @BRIEF        These registers provide for simultaneous reset of 32 
 *               counters 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTGRST                                        0xF8ul


/*
 * List of register bitfields for component CTM
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__NUMSTM   
 *
 * @BRIEF        Number of timers that can export via STM - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__NUMSTM                           BITFIELD(31, 26)
#define CTM__CTCNTL__NUMSTM__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__NUMINPT   
 *
 * @BRIEF        Number of event input signals - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__NUMINPT                          BITFIELD(25, 18)
#define CTM__CTCNTL__NUMINPT__POS                     18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__NUMTIMR   
 *
 * @BRIEF        Number of timers in the module - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__NUMTIMR                          BITFIELD(17, 13)
#define CTM__CTCNTL__NUMTIMR__POS                     13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__NUMCNTR   
 *
 * @BRIEF        Number of counters in the module - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__NUMCNTR                          BITFIELD(12, 7)
#define CTM__CTCNTL__NUMCNTR__POS                     7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__REVID   
 *
 * @BRIEF        Revision ID of SCTM - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__REVID                            BITFIELD(6, 3)
#define CTM__CTCNTL__REVID__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__IDLEMODE   
 *
 * @BRIEF        Idle mode control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__IDLEMODE                         BITFIELD(2, 1)
#define CTM__CTCNTL__IDLEMODE__POS                    1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__ENBL   
 *
 * @BRIEF        SCTM global enable - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__ENBL                             BITFIELD(0, 0)
#define CTM__CTCNTL__ENBL__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__TINTVLR__INTERVAL   
 *
 * @BRIEF        Interval match value for the timers in the SCTM - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__TINTVLR__INTERVAL                        BITFIELD(31, 0)
#define CTM__TINTVLR__INTERVAL__POS                   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTDBGNUM__NUMEVT   
 *
 * @BRIEF        Number of input selectors for debug events - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTDBGNUM__NUMEVT                         BITFIELD(2, 0)
#define CTM__CTDBGNUM__NUMEVT__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTGNBL__ENABLE   
 *
 * @BRIEF        The counter enable bit-field - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTGNBL__ENABLE                           BITFIELD(7, 0)
#define CTM__CTGNBL__ENABLE__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTGRST__RESET   
 *
 * @BRIEF        The counter reset bit-field - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTGRST__RESET                            BITFIELD(7, 0)
#define CTM__CTGRST__RESET__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__INPSEL   
 *
 * @BRIEF        Counter Timer input selection - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__INPSEL                          BITFIELD(20, 16)
#define CTM__CTCR_WT__INPSEL__POS                     16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__RESTART   
 *
 * @BRIEF        Restart the timer after an interval match - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__RESTART                         BITFIELD(10, 10)
#define CTM__CTCR_WT__RESTART__POS                    10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__DBG   
 *
 * @BRIEF        Signal debug logic on interval match - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__DBG                             BITFIELD(9, 9)
#define CTM__CTCR_WT__DBG__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__INT   
 *
 * @BRIEF        Generate interrupt on interval match - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__INT                             BITFIELD(8, 8)
#define CTM__CTCR_WT__INT__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__OVRFLW   
 *
 * @BRIEF        Counter has wrapped since it was last read - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__OVRFLW                          BITFIELD(6, 6)
#define CTM__CTCR_WT__OVRFLW__POS                     6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__IDLE   
 *
 * @BRIEF        Counter ignores processor IDLE state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__IDLE                            BITFIELD(5, 5)
#define CTM__CTCR_WT__IDLE__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__FREE   
 *
 * @BRIEF        Counter ignores processor debug halt state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__FREE                            BITFIELD(4, 4)
#define CTM__CTCR_WT__FREE__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__DURMODE   
 *
 * @BRIEF        Counter is in duration or occurrence mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__DURMODE                         BITFIELD(3, 3)
#define CTM__CTCR_WT__DURMODE__POS                    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__CHAIN   
 *
 * @BRIEF        Counter is chained to an adjacent counter - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__CHAIN                           BITFIELD(2, 2)
#define CTM__CTCR_WT__CHAIN__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__RESET   
 *
 * @BRIEF        Counter reset control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__RESET                           BITFIELD(1, 1)
#define CTM__CTCR_WT__RESET__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WT__ENBL   
 *
 * @BRIEF        Counter enable control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WT__ENBL                            BITFIELD(0, 0)
#define CTM__CTCR_WT__ENBL__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__INPSEL   
 *
 * @BRIEF        Counter Timer input selection - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__INPSEL                         BITFIELD(20, 16)
#define CTM__CTCR_WOT__INPSEL__POS                    16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__OVRFLW   
 *
 * @BRIEF        Counter has wrapped since it was last read - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__OVRFLW                         BITFIELD(6, 6)
#define CTM__CTCR_WOT__OVRFLW__POS                    6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__IDLE   
 *
 * @BRIEF        Counter ignores processor IDLE state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__IDLE                           BITFIELD(5, 5)
#define CTM__CTCR_WOT__IDLE__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__FREE   
 *
 * @BRIEF        Counter ignores processor debug halt state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__FREE                           BITFIELD(4, 4)
#define CTM__CTCR_WOT__FREE__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__DURMODE   
 *
 * @BRIEF        Counter is in duration or occurrence mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__DURMODE                        BITFIELD(3, 3)
#define CTM__CTCR_WOT__DURMODE__POS                   3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__CHAIN   
 *
 * @BRIEF        Counter is chained to an adjacent counter - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__CHAIN                          BITFIELD(2, 2)
#define CTM__CTCR_WOT__CHAIN__POS                     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__RESET   
 *
 * @BRIEF        Counter reset control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__RESET                          BITFIELD(1, 1)
#define CTM__CTCR_WOT__RESET__POS                     1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCR_WOT__ENBL   
 *
 * @BRIEF        Counter enable control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCR_WOT__ENBL                           BITFIELD(0, 0)
#define CTM__CTCR_WOT__ENBL__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTR__COUNT   
 *
 * @BRIEF        Counter value - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTR__COUNT                            BITFIELD(31, 0)
#define CTM__CTCNTR__COUNT__POS                       0


/*
 * List of register bitfields values for component CTM
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__IDLEMODE__FORCE_IDLE
 *
 * @BRIEF        Force Idle mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__IDLEMODE__FORCE_IDLE             0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__IDLEMODE__NO_IDLE
 *
 * @BRIEF        Ths SCTM will acknoledge the idle request, but never 
 *               transition to the idle state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__IDLEMODE__NO_IDLE                0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__IDLEMODE__SMART_IDLE
 *
 * @BRIEF        Ths SCTM uses the smart idle protocol. This is the default 
 *               mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__IDLEMODE__SMART_IDLE             0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__IDLEMODE__SMART_IDLE_WAKEUP
 *
 * @BRIEF        Since the SCTM does not support internal wakeup, this mode 
 *               is identical to smart_idle - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__IDLEMODE__SMART_IDLE_WAKEUP      0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__ENBL__DISABLE
 *
 * @BRIEF        Ths mode is disable. Only the configuration interface is 
 *               functional. All other logic is reset - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__ENBL__DISABLE                    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   CTM__CTCNTL__ENBL__ENABLE
 *
 * @BRIEF        The module is enabled and individual counter/timers can be 
 *               configured - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define CTM__CTCNTL__ENBL__ENABLE                     0x1ul


#ifdef __cplusplus
}
#endif
#endif  /* __CTM_CRED_H */
 
