
---------- Begin Simulation Statistics ----------
final_tick                               572575532942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878528                       # Number of bytes of host memory used
host_op_rate                                    88444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.14                       # Real time elapsed on the host
host_tick_rate                               32343076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008220                       # Number of seconds simulated
sim_ticks                                  8219688750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        203797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35125                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40223                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28154                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35125                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6971                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45721                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196480                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329202                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1559043                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469025                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16344725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.375197                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.619557                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11679126     71.46%     71.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       673324      4.12%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       825211      5.05%     80.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       258948      1.58%     82.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561344      3.43%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261673      1.60%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331858      2.03%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194198      1.19%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1559043      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16344725                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.643935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.643935                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12539508                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108702                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           756829                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2490027                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6083                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        613806                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786218                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367922                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45721                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084084                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15287681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473850                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002781                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1112609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33280                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.637120                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16406373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.420503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.914853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12928984     78.80%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104688      0.64%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214588      1.31%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171683      1.05%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           175691      1.07%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           139574      0.85%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220056      1.34%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73450      0.45%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377659     14.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16406373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989712                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173371                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.406235                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10300130                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367922                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          397358                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789748                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418988                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042480                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7932208                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4668                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23117601                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3907869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3917683                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       567384                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138661                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167379                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28905418                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920993                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606090                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17519296                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.394276                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964001                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21273303                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345043                       # number of integer regfile writes
system.switch_cpus.ipc                       0.608296                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.608296                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41136      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237398     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2690      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477020     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002316     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760411      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94607      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7173389     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273462      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23122274                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22499992                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44062688                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445021                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671407                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038439                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044911                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             409      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121588     11.71%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       260589     25.09%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88721      8.54%     45.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11670      1.12%     46.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497693     47.93%     94.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57769      5.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619585                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19627104                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936507                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23122274                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          437                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       271015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16406373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.409347                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.367625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11014273     67.13%     67.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       688395      4.20%     71.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       711629      4.34%     75.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       649769      3.96%     79.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       892368      5.44%     85.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       695305      4.24%     89.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       771021      4.70%     94.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479713      2.92%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       503900      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16406373                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.406519                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084084                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23321                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95848                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10607854                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16439357                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4393987                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         178962                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1035843                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3113258                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12749                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938505                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064812                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906405                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2815545                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4816957                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6083                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8154795                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515519                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040580                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168443                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3794705                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37665356                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954206                       # The number of ROB writes
system.switch_cpus.timesIdled                     327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        46365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          46365                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29507                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29566                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73541                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       306904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       306904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 306904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8487296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8487296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8487296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            103107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  103107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              103107                       # Request fanout histogram
system.membus.reqLayer2.occupancy           340380000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          569860750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8219688750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       342005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9505792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9538560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          117780                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1888448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.199403                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 186154     80.06%     80.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46365     19.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          148385500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11604                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11632                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11604                       # number of overall hits
system.l2.overall_hits::total                   11632                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          366                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       102736                       # number of demand (read+write) misses
system.l2.demand_misses::total                 103107                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          366                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       102736                       # number of overall misses
system.l2.overall_misses::total                103107                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     29250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10441308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10470558000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     29250000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10441308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10470558000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114739                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114739                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.898513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898622                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.898513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898622                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79918.032787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101632.417069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101550.408799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79918.032787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101632.417069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101550.408799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29507                       # number of writebacks
system.l2.writebacks::total                     29507                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       102736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            103102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       102736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           103102                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9413948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9439538000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9413948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9439538000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.898513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.898513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69918.032787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91632.417069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91555.333553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69918.032787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91632.417069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91555.333553                       # average overall mshr miss latency
system.l2.replacements                         117780                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34185                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        29275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         29275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2100                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29566                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2880534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2880534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.933681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.933683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97430.559784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97427.264425                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2584884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2584884500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.933681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.933651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87430.559784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87430.559784                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     29250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.928934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79918.032787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79483.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25590000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25590000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.928934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69918.032787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69918.032787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        73171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7560773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7560773500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.885044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103330.192289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103327.368018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        73171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6829063500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6829063500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.885044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93330.192289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93330.192289                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2017.044935                       # Cycle average of tags in use
system.l2.tags.total_refs                      195421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    117780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.659204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     235.631558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.025516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.112375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.816119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1774.459367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.115054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.866435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984885                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    576176                       # Number of tag accesses
system.l2.tags.data_accesses                   576176                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6575104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6598848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1888448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1888448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       102736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29507                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29507                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2849743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    799921287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             802809960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2849743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2865315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      229746899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229746899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      229746899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2849743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    799921287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032556859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    102731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147155250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              205083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      103102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29507                       # Number of write requests accepted
system.mem_ctrls.readBursts                    103102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3235215500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  515485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5168284250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31380.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50130.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                103102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        94365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.909945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.717733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.697801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79550     84.30%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8925      9.46%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4120      4.37%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1095      1.16%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          404      0.43%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        94365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.181401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.526051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.958603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1131     64.93%     64.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          589     33.81%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.57%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.57%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.929392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.891173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.156436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1001     57.46%     57.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      2.12%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              574     32.95%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               96      5.51%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      1.44%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6598208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1887424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6598528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1888448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       802.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    802.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8219521500                       # Total gap between requests
system.mem_ctrls.avgGap                      61983.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6574784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1887424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2849742.941908840090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 799882355.642724275589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229622319.944900572300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       102736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10516000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5157768250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 197229358750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28732.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50204.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6684154.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            345911580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            183829800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           385395780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79996500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     648445200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3694257210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45380640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5383216710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.917342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     88390000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    274300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7856988500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            327947340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174285375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           350716800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73946520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     648445200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3687381300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         51136320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5313858855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.479327                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    103452500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    274300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7841926000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8219678500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083681                       # number of overall hits
system.cpu.icache.overall_hits::total         1083693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     31253500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31253500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     31253500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31253500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77552.109181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77169.135802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77552.109181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77169.135802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     30147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     30147000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30147000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76515.228426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76515.228426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76515.228426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76515.228426                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     31253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77552.109181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77169.135802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     30147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76515.228426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76515.228426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.793103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168592                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9285098                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9285101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9299784                       # number of overall hits
system.cpu.dcache.overall_hits::total         9299787                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170617                       # number of overall misses
system.cpu.dcache.overall_misses::total        170620                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15176161695                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15176161695                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15176161695                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15176161695                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9453041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9453047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9470401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9470407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90364.955342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90363.341163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88948.707895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88947.143916                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1928344                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27587                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.900460                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34185                       # number of writebacks
system.cpu.dcache.writebacks::total             34185                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114340                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10623389195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10623389195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10740027695                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10740027695                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 93967.388991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93967.388991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 93930.625284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93930.625284                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7065195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7065197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12191927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12191927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7201444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7201448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89482.689781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89481.376283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54860                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7671793500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7671793500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94260.815344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94260.815344                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2984234695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2984234695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94157.717391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94154.746648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2951595695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2951595695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93213.191063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93213.191063                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14686                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14686                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2674                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2674                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.154032                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.154032                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    116638500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    116638500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074078                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074078                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90698.678072                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90698.678072                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575532942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8702470                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.796212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19055157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19055157                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572600203411000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907176                       # Number of bytes of host memory used
host_op_rate                                   132432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   672.47                       # Real time elapsed on the host
host_tick_rate                               36686465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024670                       # Number of seconds simulated
sim_ticks                                 24670468500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       324692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        649673                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       549091                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15607                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       575170                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442722                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       549091                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       106369                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          618057                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27756                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5511                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2647647                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2441693                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15802                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4690513                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1795666                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48934798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.360566                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.613896                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35175015     71.88%     71.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1960633      4.01%     75.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2339045      4.78%     80.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       937127      1.92%     82.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601460      3.27%     85.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       739228      1.51%     87.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       939629      1.92%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       552148      1.13%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4690513      9.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48934798                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.644698                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.644698                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37571226                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69021732                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2275594                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7454716                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31650                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1844179                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22204351                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5197                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684082                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1723                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              618057                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3133922                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45889581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31834516                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1323                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63300                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012526                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3254460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470478                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.645195                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49177365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.420427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.903604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38637728     78.57%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           306432      0.62%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           606193      1.23%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           749920      1.52%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529753      1.08%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           423300      0.86%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           653457      1.33%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           236646      0.48%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7033936     14.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49177365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059758                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711779                       # number of floating regfile writes
system.switch_cpus.idleCycles                  163572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24621                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525183                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.392563                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29292537                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684082                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1015319                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22231715                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           38                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841146                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68658239                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22608455                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50183                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68710362                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11585727                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31650                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11612414                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        75483                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1582068                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       466846                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       511648                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85759625                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68136868                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609941                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52308321                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.380940                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68268265                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63400615                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6225765                       # number of integer regfile writes
system.switch_cpus.ipc                       0.608014                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.608014                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134403      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12193789     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14872      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           396      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281670      0.41%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          832      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142990      0.21%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5158      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5436      0.01%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241516     22.17%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145335     16.21%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2347851      3.41%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311041      0.45%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20272728     29.48%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374626      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68760546                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64046936                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125486004                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085678                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61891937                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2905723                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042259                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19348      0.67%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            704      0.02%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       342481     11.79%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       725912     24.98%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         242359      8.34%     45.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35097      1.21%     47.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1375464     47.34%     94.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       163994      5.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7484930                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     64123014                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7051190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8846288                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68646633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68760546                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2079237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4839                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1260179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49177365                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.398215                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.360287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33074620     67.26%     67.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2165871      4.40%     71.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2076914      4.22%     75.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1911296      3.89%     79.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2648967      5.39%     85.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2098895      4.27%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2285765      4.65%     94.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1418270      2.88%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1496767      3.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49177365                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.393580                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134147                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   352                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70986                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283019                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22231715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31007463                       # number of misc regfile reads
system.switch_cpus.numCycles                 49340937                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14327955                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         762919                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3119107                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8641589                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        119688                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199516827                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68845143                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63881965                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8415941                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13870203                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31650                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23282549                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2151487                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102317052                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63475747                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          163                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           26                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11309202                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112419269                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136992284                       # The number of ROB writes
system.switch_cpus.timesIdled                    1804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       145097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         145097                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             239117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88960                       # Transaction distribution
system.membus.trans_dist::CleanEvict           235732                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85864                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        239117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       974654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       974654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 974654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26492224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26492224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26492224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            324981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  324981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              324981                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1066264500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1789489500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24670468500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       186750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          532278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       385536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28537088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28922624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          370931                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5693760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           722164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.200934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 577057     79.91%     79.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 145107     20.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             722164                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          451805500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522155000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4698000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1075                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25173                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26248                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1075                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25173                       # number of overall hits
system.l2.overall_hits::total                   26248                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2052                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       322929                       # number of demand (read+write) misses
system.l2.demand_misses::total                 324981                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2052                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       322929                       # number of overall misses
system.l2.overall_misses::total                324981                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    167884500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  32018710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32186595000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    167884500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  32018710500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32186595000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351229                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.656220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.927685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.656220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.927685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81815.058480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99150.929461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99041.467040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81815.058480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99150.929461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99041.467040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88960                       # number of writebacks
system.l2.writebacks::total                     88960                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       322929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            324981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       322929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           324981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    147364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28789420500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28936785000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    147364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28789420500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28936785000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.656220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.927685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.656220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.927685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925268                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71815.058480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89150.929461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89041.467040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71815.058480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89150.929461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89041.467040                       # average overall mshr miss latency
system.l2.replacements                         370926                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97790                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2895                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        98863                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         98863                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         5611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5611                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        85864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8410711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8410711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.938661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97953.874732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97953.874732                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        85864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7552071500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7552071500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.938661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87953.874732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87953.874732                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    167884500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167884500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.656220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.656220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81815.058480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81815.058480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    147364500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147364500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.656220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.656220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71815.058480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71815.058480                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       237065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          237065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23607999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23607999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.923773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99584.497923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99584.497923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       237065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       237065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21237349000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21237349000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.923773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89584.497923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89584.497923                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      606845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.627044                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     240.782048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.210394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1799.007558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.117569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.878422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1775386                       # Number of tag accesses
system.l2.tags.data_accesses                  1775386                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24670468500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20667456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20798784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5693440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5693440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       322929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              324981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88960                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5323288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    837740718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843064006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5323288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5323288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230779565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230779565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230779565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5323288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    837740718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1073843571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    322867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001583985250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              656541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      324981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88960                       # Number of write requests accepted
system.mem_ctrls.readBursts                    324981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5359                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9397708750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1624595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15489940000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28923.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47673.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                324981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  174865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.736407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.982011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.696406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       230959     84.35%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23137      8.45%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12202      4.46%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3466      1.27%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1289      0.47%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          461      0.17%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          208      0.08%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          110      0.04%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1973      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.503408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.235180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.160320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5278     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.835858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3245     61.44%     61.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.89%     63.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1563     29.59%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              321      6.08%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20794816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5691328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20798784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5693440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24670476000                       # Total gap between requests
system.mem_ctrls.avgGap                      59599.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       131328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20663488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5691328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5323287.638416756876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 837579878.144592165947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230693957.028015077114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       322929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     62888750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15427051250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 596346636250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30647.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47772.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6703536.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1008796320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            536191755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1208359320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242891820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1947794160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10880824620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        310660320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16135518315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.041828                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    715947750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    823940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23130580750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            946135680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            502898220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1111562340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221307120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1947794160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10847688240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        338564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15915950400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.141798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    789415250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    823940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23057113250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32890147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214005                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214005                       # number of overall hits
system.cpu.icache.overall_hits::total         4214017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4000                       # number of overall misses
system.cpu.icache.overall_misses::total          4002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    242597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    242597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242597000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218019                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000948                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000948                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60649.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60618.940530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60649.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60618.940530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.315789                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3013                       # number of writebacks
system.cpu.icache.writebacks::total              3013                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          474                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          474                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    214140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    214140500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214140500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60731.849121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60731.849121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60731.849121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60731.849121                       # average overall mshr miss latency
system.cpu.icache.replacements                   3013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214005                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    242597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60649.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60618.940530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    214140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60731.849121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60731.849121                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019626                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1195.449263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8439566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8439566                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35478313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35478316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35536684                       # number of overall hits
system.cpu.dcache.overall_hits::total        35536687                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       874212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         874215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       885079                       # number of overall misses
system.cpu.dcache.overall_misses::total        885082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  72657480828                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72657480828                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  72657480828                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72657480828                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36352525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36352531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36421763                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36421769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83111.969211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83111.684000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82091.520450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82091.242199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7331651                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            104604                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.089585                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       131975                       # number of writebacks
system.cpu.dcache.writebacks::total            131975                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       416892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       416892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       416892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       416892                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462446                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  43091975330                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43091975330                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43559760330                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43559760330                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94227.183001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94227.183001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94194.263395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94194.263395                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27020469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27020471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       750959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        750961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  60968937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60968937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27771428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27771432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81188.103478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81187.887254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       416782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31530335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31530335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94352.199583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94352.199583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11688543828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11688543828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94833.747073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94832.977656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11561640330                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11561640330                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93887.921603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93887.921603                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        10867                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        10867                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.156951                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.156951                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    467785000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    467785000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91257.315646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91257.315646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572600203411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.058702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35999136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.845227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.058701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73305983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73305983                       # Number of data accesses

---------- End Simulation Statistics   ----------
