module wideexpr_00736(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {3{4'sb0001}};
  assign y1 = (-({1{(5'sb01000)<<(($signed(((5'sb00111)-($signed(4'sb0100)))-(-((ctrl[3]?2'b11:5'b10110)))))<<((ctrl[3]?(ctrl[3]?6'sb111100:3'b110):{((s3)+(s6))^((5'sb10010)>>(3'sb010)),{u6,{s5},(ctrl[3]?s3:2'sb01),{s7,2'sb11}}})))}}))<((ctrl[7]?((ctrl[3]?(s4)<<($unsigned({(ctrl[1]?1'sb0:(1'sb0)-(6'sb100010)),((s0)>>>(3'sb111))<<<({4'sb0000,s7,s4}),s1})):-(u6)))<<(1'sb1):-(2'sb00)));
  assign y2 = s0;
  assign y3 = ((1'sb1)>((s4)<=((((ctrl[5]?+(s4):s3))>=(+(+(5'sb11101))))^((5'sb00111)>(6'sb100010)))))==(((ctrl[5]?($signed((1'sb0)<=(-(2'sb11))))>=({1{(s2)<(-(2'sb10))}}):$signed($unsigned((ctrl[2]?(ctrl[7]?6'b001001:1'b1):(ctrl[3]?5'sb00111:1'b0))))))!=($unsigned(4'sb0000)));
  assign y4 = -($signed(s4));
  assign y5 = +((ctrl[6]?s7:((-(-(({(ctrl[7]?4'sb0010:5'sb00000),2'b10,$signed(3'sb101),(4'sb0100)!=(3'sb101)})>>>(($signed(3'b100))|($signed(4'sb1001))))))<($signed(s6)))-((-(($signed({2{(3'b011)<<(s0)}}))^(((ctrl[4]?(s4)<<<(3'sb001):s1))&(((ctrl[2]?4'sb0001:1'sb0))^~(s7)))))<(((5'sb10000)-(6'sb101100))|(4'sb0101)))));
  assign y6 = (ctrl[4]?((ctrl[3]?(ctrl[2]?(5'b11001)<<(s5):(u4)==(u5)):3'b011))|(u3):u4);
  assign y7 = (ctrl[3]?s3:{(~^({2{{$signed((ctrl[6]?(2'sb10)<=(2'sb00):(u3)<<<(s6))),{((s4)!=(s7))>>(+(4'sb1100)),s6},(4'sb1110)|(($signed(6'sb011010))<<<((s5)<<<(s3)))}}}))>>(6'sb001010),s7,6'sb100101});
endmodule
