
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/.Xilinx/Test/counter0_9/pa.fromHdl.tcl
# create_project -name counter0_9 -dir "C:/.Xilinx/Test/counter0_9/planAhead_run_3" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "count0_5.ucf" [current_fileset -constrset]
Adding file 'C:/.Xilinx/Test/counter0_9/count0_5.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sevenSegja.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {count0_5.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top count0_5 $srcset
# add_files [list {count0_5.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/.Xilinx/Test/counter0_9/count0_5.vf" into library work
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/.Xilinx/Test/counter0_9/count0_5.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'XLXI_18' at site P47, Illegal to place instance XLXI_18 on site P47 [C:/.Xilinx/Test/counter0_9/count0_5.ucf:6]
Finished Parsing UCF File [C:/.Xilinx/Test/counter0_9/count0_5.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 924cb8ea
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 567.996 ; gain = 102.281
update_compile_order -fileset sim_1
startgroup
set_property package_pin P47 [get_ports BT_P47]
endgroup
startgroup
set_property package_pin P123 [get_ports CLK_P123]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/.Xilinx/Test/counter0_9/count0_5.vf" into library work
Parsing UCF File [C:/.Xilinx/Test/counter0_9/count0_5.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'XLXI_18' at site P47, Illegal to place instance XLXI_18 on site P47 [C:/.Xilinx/Test/counter0_9/count0_5.ucf:5]
Finished Parsing UCF File [C:/.Xilinx/Test/counter0_9/count0_5.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
startgroup
set_property package_pin P43 [get_ports com1_P43]
endgroup
startgroup
set_property package_pin P33 [get_ports com2_P33]
endgroup
startgroup
set_property package_pin P30 [get_ports com3_P30]
endgroup
startgroup
set_property package_pin P44 [get_ports common1_P44]
endgroup
save_constraints
