Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Jun 10 19:23:16 2025
| Host              : bryan-OMEN-by-HP-Gaming-Laptop-16-k0xxx running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file AskMod_timing_summary_routed.rpt -pb AskMod_timing_summary_routed.pb -rpx AskMod_timing_summary_routed.rpx -warn_on_violation
| Design            : AskMod
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 2.112ns (41.057%)  route 3.032ns (58.943%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.791 r  dout_OBUF[13]_inst_i_1/O[5]
                         net (fo=1, routed)           1.416     4.207    dout_OBUF[13]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.938     5.144 r  dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.144    dout[13]
    E8                                                                r  dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.015ns  (logic 2.050ns (40.889%)  route 2.964ns (59.111%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.718 r  dout_OBUF[13]_inst_i_1/O[0]
                         net (fo=1, routed)           1.348     4.066    dout_OBUF[8]
    B5                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.949     5.015 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.015    dout[8]
    B5                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.985ns  (logic 2.086ns (41.840%)  route 2.899ns (58.160%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     2.755 r  dout_OBUF[13]_inst_i_1/O[4]
                         net (fo=1, routed)           1.283     4.038    dout_OBUF[12]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.947     4.985 r  dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.985    dout[12]
    F8                                                                r  dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 2.074ns (41.715%)  route 2.898ns (58.285%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.750 r  dout_OBUF[13]_inst_i_1/O[3]
                         net (fo=1, routed)           1.282     4.032    dout_OBUF[11]
    D9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.941     4.972 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.972    dout[11]
    D9                                                                r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.958ns  (logic 2.060ns (41.548%)  route 2.898ns (58.452%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.732 r  dout_OBUF[13]_inst_i_1/O[2]
                         net (fo=1, routed)           1.282     4.014    dout_OBUF[10]
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.945     4.958 r  dout_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.958    dout[10]
    E9                                                                r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 2.075ns (42.006%)  route 2.865ns (57.994%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.288     1.813    din_IBUF[1]
    SLICE_X48Y172        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.009 r  dout_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.289     2.298    dout_OBUF[7]_inst_i_34_n_0
    SLICE_X47Y172        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     2.411 r  dout_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.011     2.422    dout_OBUF[7]_inst_i_14_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.618 r  dout_OBUF[7]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.646    dout_OBUF[7]_inst_i_1_n_0
    SLICE_X47Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.743 r  dout_OBUF[13]_inst_i_1/O[1]
                         net (fo=1, routed)           1.249     3.992    dout_OBUF[9]
    A5                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.949     4.940 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.940    dout[9]
    A5                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.835ns  (logic 2.144ns (44.338%)  route 2.691ns (55.662%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.296     1.821    din_IBUF[1]
    SLICE_X48Y172        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     2.026 r  dout_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.169     2.195    dout_OBUF[7]_inst_i_35_n_0
    SLICE_X47Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.372 r  dout_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.010     2.382    dout_OBUF[7]_inst_i_15_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.292     2.674 r  dout_OBUF[7]_inst_i_1/O[7]
                         net (fo=1, routed)           1.216     3.890    dout_OBUF[7]
    B6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.945     4.835 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.835    dout[7]
    B6                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 2.143ns (44.556%)  route 2.666ns (55.444%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.296     1.821    din_IBUF[1]
    SLICE_X48Y172        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     2.026 r  dout_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.169     2.195    dout_OBUF[7]_inst_i_35_n_0
    SLICE_X47Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.372 r  dout_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.010     2.382    dout_OBUF[7]_inst_i_15_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     2.672 r  dout_OBUF[7]_inst_i_1/O[5]
                         net (fo=1, routed)           1.191     3.863    dout_OBUF[5]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.809 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.809    dout[5]
    A6                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 2.127ns (44.491%)  route 2.653ns (55.509%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.296     1.821    din_IBUF[1]
    SLICE_X48Y172        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     2.026 r  dout_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.169     2.195    dout_OBUF[7]_inst_i_35_n_0
    SLICE_X47Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.372 r  dout_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.010     2.382    dout_OBUF[7]_inst_i_15_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     2.656 r  dout_OBUF[7]_inst_i_1/O[6]
                         net (fo=1, routed)           1.178     3.834    dout_OBUF[6]
    C6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     4.780 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.780    dout[6]
    C6                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 2.107ns (44.399%)  route 2.639ns (55.601%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524    din_IBUF[1]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.296     1.821    din_IBUF[1]
    SLICE_X48Y172        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     2.026 r  dout_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.169     2.195    dout_OBUF[7]_inst_i_35_n_0
    SLICE_X47Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.372 r  dout_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.010     2.382    dout_OBUF[7]_inst_i_15_n_0
    SLICE_X47Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.250     2.632 r  dout_OBUF[7]_inst_i_1/O[4]
                         net (fo=1, routed)           1.164     3.796    dout_OBUF[4]
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.951     4.747 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.747    dout[4]
    A7                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y177        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=1, routed)           0.051     0.089    <hidden>
    SLICE_X48Y177        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.107 r  <hidden>
                         net (fo=1, routed)           0.007     0.114    <hidden>
    SLICE_X48Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.115ns  (logic 0.039ns (33.886%)  route 0.076ns (66.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y178        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=2, routed)           0.076     0.115    <hidden>
    SLICE_X48Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y178        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=2, routed)           0.055     0.093    <hidden>
    SLICE_X48Y178        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  <hidden>
                         net (fo=1, routed)           0.007     0.118    <hidden>
    SLICE_X48Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y179        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=2, routed)           0.055     0.093    <hidden>
    SLICE_X48Y179        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  <hidden>
                         net (fo=1, routed)           0.007     0.118    <hidden>
    SLICE_X48Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y176        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=1, routed)           0.054     0.092    <hidden>
    SLICE_X48Y176        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.111 r  <hidden>
                         net (fo=1, routed)           0.007     0.118    <hidden>
    SLICE_X48Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.059ns (48.760%)  route 0.062ns (51.240%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y177        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.055     0.094    <hidden>
    SLICE_X48Y177        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.114 r  <hidden>
                         net (fo=1, routed)           0.007     0.121    <hidden>
    SLICE_X48Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.059ns (48.760%)  route 0.062ns (51.240%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y176        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.055     0.094    <hidden>
    SLICE_X48Y176        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.114 r  <hidden>
                         net (fo=1, routed)           0.007     0.121    <hidden>
    SLICE_X48Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.071ns (58.348%)  route 0.051ns (41.652%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y177        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 f  <hidden>
                         net (fo=2, routed)           0.030     0.068    <hidden>
    SLICE_X48Y177        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.082 r  <hidden>
                         net (fo=1, routed)           0.014     0.096    <hidden>
    SLICE_X48Y177        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  <hidden>
                         net (fo=1, routed)           0.007     0.122    <hidden>
    SLICE_X48Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y178        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y178        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=2, routed)           0.058     0.096    <hidden>
    SLICE_X48Y178        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  <hidden>
                         net (fo=1, routed)           0.007     0.122    <hidden>
    SLICE_X48Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.070ns (57.333%)  route 0.052ns (42.667%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y177        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  <hidden>
                         net (fo=2, routed)           0.045     0.082    <hidden>
    SLICE_X48Y177        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.033     0.115 r  <hidden>
                         net (fo=1, routed)           0.007     0.122    <hidden>
    SLICE_X48Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





