

================================================================
== Vitis HLS Report for 'divide_Pipeline_COMPARE'
================================================================
* Date:           Thu Dec 19 08:56:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      104|  0.111 us|  0.884 us|   13|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- COMPARE  |       11|      101|         6|          6|          1|  1 ~ 16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    176|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    210|    -|
|Register         |        -|    -|     322|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     322|    386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln167_1_fu_326_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln167_fu_255_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln170_fu_306_p2       |         +|   0|  0|  14|           6|           2|
    |i_fu_356_p2               |         +|   0|  0|  14|           7|           3|
    |y_3_fu_362_p2             |         +|   0|  0|  14|           6|           2|
    |ap_condition_133          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1068_92_fu_351_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1068_fu_300_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln167_1_fu_320_p2    |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln167_fu_249_p2      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln66_2_fu_294_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln66_3_fu_341_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln66_fu_275_p2       |      icmp|   0|  0|   8|           3|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 176|         186|         157|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_179                    |  25|          5|    3|         15|
    |ap_NS_fsm                                |  65|         13|    1|         13|
    |ap_phi_mux_UnifiedRetVal_phi_fu_186_p10  |   9|          2|    3|          6|
    |ap_phi_mux_ref_tmp44_0_phi_fu_161_p4     |   9|          2|   64|        128|
    |ap_return                                |   9|          2|    3|          6|
    |i_4_fu_80                                |   9|          2|    7|         14|
    |i_4_out                                  |  20|          4|    7|         28|
    |r_address0                               |  14|          3|    5|         15|
    |ref_tmp44_0_reg_158                      |   9|          2|   64|        128|
    |tmp_0_1_reg_168                          |   9|          2|   64|        128|
    |tmp_0_reg_147                            |   9|          2|   64|        128|
    |w_digits_data_V_address0                 |  14|          3|    5|         15|
    |y_fu_76                                  |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 210|         44|  296|        636|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_179           |   3|   0|    3|          0|
    |add_ln167_1_reg_452             |   8|   0|    8|          0|
    |ap_CS_fsm                       |  12|   0|   12|          0|
    |ap_return_preg                  |   3|   0|    3|          0|
    |empty_45_reg_407                |   6|   0|    6|          0|
    |i_4_fu_80                       |   7|   0|    7|          0|
    |icmp_ln1068_reg_444             |   1|   0|    1|          0|
    |icmp_ln167_1_reg_448            |   1|   0|    1|          0|
    |icmp_ln167_reg_412              |   1|   0|    1|          0|
    |icmp_ln66_2_reg_425             |   1|   0|    1|          0|
    |icmp_ln66_3_reg_457             |   1|   0|    1|          0|
    |icmp_ln66_reg_416               |   1|   0|    1|          0|
    |ref_tmp44_0_reg_158             |  64|   0|   64|          0|
    |sext_ln143_cast_reg_392         |   8|   0|    8|          0|
    |tmp_0_1_reg_168                 |  64|   0|   64|          0|
    |tmp_0_reg_147                   |  64|   0|   64|          0|
    |tmp_reg_403                     |   1|   0|    1|          0|
    |w_digits_data_V_load_1_reg_471  |  64|   0|   64|          0|
    |y_2_reg_398                     |   6|   0|    6|          0|
    |y_fu_76                         |   6|   0|    6|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 322|   0|  322|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|ap_return                 |  out|    3|  ap_ctrl_hs|  divide_Pipeline_COMPARE|  return value|
|zext_ln110                |   in|    6|     ap_none|               zext_ln110|        scalar|
|w_digits_data_V_address0  |  out|    5|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_ce0       |  out|    1|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_q0        |   in|   64|   ap_memory|          w_digits_data_V|         array|
|sext_ln143                |   in|    7|     ap_none|               sext_ln143|        scalar|
|r_address0                |  out|    5|   ap_memory|                        r|         array|
|r_ce0                     |  out|    1|   ap_memory|                        r|         array|
|r_q0                      |   in|   64|   ap_memory|                        r|         array|
|i_4_out                   |  out|    7|      ap_vld|                  i_4_out|       pointer|
|i_4_out_ap_vld            |  out|    1|      ap_vld|                  i_4_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 10 11 12 2 
8 --> 
9 --> 8 
10 --> 8 
11 --> 8 
12 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 14 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln143_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln143"   --->   Operation 15 'read' 'sext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110"   --->   Operation 16 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln143_cast = sext i7 %sext_ln143_read"   --->   Operation 17 'sext' 'sext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln110_cast = zext i6 %zext_ln110_read"   --->   Operation 18 'zext' 'zext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %zext_ln110_cast, i7 %i_4"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %y"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_2 = load i6 %y" [./bignum.h:165]   --->   Operation 22 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_2, i32 5" [./bignum.h:165]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp, void %.split8, void %..loopexit98_ifconv.loopexit_crit_edge.exitStub" [./bignum.h:165]   --->   Operation 26 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_4_load = load i7 %i_4"   --->   Operation 27 'load' 'i_4_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_45 = trunc i7 %i_4_load"   --->   Operation 28 'trunc' 'empty_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln167_cast27 = zext i7 %i_4_load"   --->   Operation 29 'zext' 'trunc_ln167_cast27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln167_cast = sext i7 %i_4_load"   --->   Operation 30 'sext' 'trunc_ln167_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./bignum.h:163]   --->   Operation 31 'specloopname' 'specloopname_ln163' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln167 = icmp_eq  i7 %i_4_load, i7 0" [./bignum.h:167]   --->   Operation 32 'icmp' 'icmp_ln167' <Predicate = (!tmp)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void, void %.split8..loopexit98_ifconv.loopexit_crit_edge.exitStub" [./bignum.h:167]   --->   Operation 33 'br' 'br_ln167' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln167 = add i8 %trunc_ln167_cast, i8 %sext_ln143_cast" [./bignum.h:167]   --->   Operation 34 'add' 'add_ln167' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i8 %add_ln167" [./bignum.h:0]   --->   Operation 35 'zext' 'zext_ln0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %add_ln167, i32 5, i32 7" [./bignum.h:66]   --->   Operation 36 'partselect' 'tmp_12' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln66 = icmp_slt  i3 %tmp_12, i3 1" [./bignum.h:66]   --->   Operation 37 'icmp' 'icmp_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189, void" [./bignum.h:66]   --->   Operation 38 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 39 'getelementptr' 'r_addr' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 40 'load' 'r_load' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_4_load_2 = load i7 %i_4" [./bignum.h:66]   --->   Operation 41 'load' 'i_4_load_2' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_4_load_2, i32 5, i32 6" [./bignum.h:66]   --->   Operation 42 'partselect' 'tmp_13' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln66_2 = icmp_eq  i2 %tmp_13, i2 1" [./bignum.h:66]   --->   Operation 43 'icmp' 'icmp_ln66_2' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %trunc_ln167_cast27" [./bignum.h:67]   --->   Operation 44 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 45 'load' 'w_digits_data_V_load' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 46 'load' 'r_load' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit189" [./bignum.h:67]   --->   Operation 47 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 1.58>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 48 'load' 'w_digits_data_V_load' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit184" [./bignum.h:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_0 = phi i64 %r_load, void, i64 0, void" [./bignum.h:67]   --->   Operation 50 'phi' 'tmp_0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66_2, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184" [./bignum.h:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1068)   --->   "%ref_tmp44_0 = phi i64 %w_digits_data_V_load, void, i64 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189" [./bignum.h:67]   --->   Operation 52 'phi' 'ref_tmp44_0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1068 = icmp_eq  i64 %tmp_0, i64 %ref_tmp44_0"   --->   Operation 53 'icmp' 'icmp_ln1068' <Predicate = (!tmp & !icmp_ln167)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln1068, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184..loopexit98_ifconv.loopexit_crit_edge.exitStub, void" [./bignum.h:167]   --->   Operation 54 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%i_4_load_3 = load i7 %i_4" [./bignum.h:167]   --->   Operation 55 'load' 'i_4_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln170 = add i6 %empty_45, i6 63" [./bignum.h:170]   --->   Operation 56 'add' 'add_ln170' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i6 %add_ln170" [./bignum.h:165]   --->   Operation 57 'zext' 'zext_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i6 %add_ln170" [./bignum.h:165]   --->   Operation 58 'sext' 'sext_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.48ns)   --->   "%icmp_ln167_1 = icmp_eq  i7 %i_4_load_3, i7 1" [./bignum.h:167]   --->   Operation 59 'icmp' 'icmp_ln167_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_1, void, void %..loopexit98_ifconv.loopexit_crit_edge4.exitStub" [./bignum.h:167]   --->   Operation 60 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.87ns)   --->   "%add_ln167_1 = add i8 %sext_ln165, i8 %sext_ln143_cast" [./bignum.h:167]   --->   Operation 61 'add' 'add_ln167_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %add_ln167_1, i32 5, i32 7" [./bignum.h:66]   --->   Operation 62 'partselect' 'tmp_14' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln66_3 = icmp_slt  i3 %tmp_14, i3 1" [./bignum.h:66]   --->   Operation 63 'icmp' 'icmp_ln66_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_3 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln165" [./bignum.h:67]   --->   Operation 64 'getelementptr' 'w_digits_data_V_addr_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_3" [./bignum.h:67]   --->   Operation 65 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln0_32 = zext i8 %add_ln167_1" [./bignum.h:0]   --->   Operation 66 'zext' 'zext_ln0_32' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189.1, void" [./bignum.h:66]   --->   Operation 67 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.58>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr i64 %r, i64 0, i64 %zext_ln0_32" [./bignum.h:67]   --->   Operation 68 'getelementptr' 'r_addr_4' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 69 'load' 'r_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_3" [./bignum.h:67]   --->   Operation 70 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 71 'load' 'r_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit189.1" [./bignum.h:67]   --->   Operation 72 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1068_92)   --->   "%tmp_0_1 = phi i64 %r_load_3, void, i64 0, void" [./bignum.h:67]   --->   Operation 73 'phi' 'tmp_0_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1068_92 = icmp_eq  i64 %tmp_0_1, i64 %w_digits_data_V_load_1"   --->   Operation 74 'icmp' 'icmp_ln1068_92' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln1068_92, void %.loopexit98.split.loop.exit261.exitStub, void" [./bignum.h:167]   --->   Operation 75 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_4_load13 = load i7 %i_4" [./bignum.h:170]   --->   Operation 76 'load' 'i_4_load13' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.87ns)   --->   "%i = add i7 %i_4_load13, i7 126" [./bignum.h:170]   --->   Operation 77 'add' 'i' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%y_3 = add i6 %y_2, i6 2" [./bignum.h:165]   --->   Operation 78 'add' 'y_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln170 = store i7 %i, i7 %i_4" [./bignum.h:170]   --->   Operation 79 'store' 'store_ln170' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.58>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln165 = store i6 %y_3, i6 %y" [./bignum.h:165]   --->   Operation 80 'store' 'store_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.94>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i_4_load_5 = load i7 %i_4"   --->   Operation 82 'load' 'i_4_load_5' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_5"   --->   Operation 83 'write' 'write_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.94>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i3 0, void %..loopexit98_ifconv.loopexit_crit_edge.exitStub, i3 1, void %.loopexit98.split.loop.exit261.exitStub, i3 2, void %..loopexit98_ifconv.loopexit_crit_edge4.exitStub, i3 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184..loopexit98_ifconv.loopexit_crit_edge.exitStub, i3 4, void %.split8..loopexit98_ifconv.loopexit_crit_edge.exitStub"   --->   Operation 85 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i3 %UnifiedRetVal"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.94>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 1"   --->   Operation 87 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 10 <SV = 4> <Delay = 1.94>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%i_4_load_4 = load i7 %i_4"   --->   Operation 89 'load' 'i_4_load_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_4"   --->   Operation 90 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 11 <SV = 2> <Delay = 1.94>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 0"   --->   Operation 92 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 12 <SV = 2> <Delay = 1.94>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%i_4_load_1 = load i7 %i_4"   --->   Operation 94 'load' 'i_4_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 0111111100000]
i_4                    (alloca           ) [ 0111111111111]
sext_ln143_read        (read             ) [ 0000000000000]
zext_ln110_read        (read             ) [ 0000000000000]
sext_ln143_cast        (sext             ) [ 0011111100000]
zext_ln110_cast        (zext             ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
y_2                    (load             ) [ 0001111100000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
tmp                    (bitselect        ) [ 0011111111111]
empty                  (speclooptripcount) [ 0000000000000]
br_ln165               (br               ) [ 0000000000000]
i_4_load               (load             ) [ 0000000000000]
empty_45               (trunc            ) [ 0001100000000]
trunc_ln167_cast27     (zext             ) [ 0000000000000]
trunc_ln167_cast       (sext             ) [ 0000000000000]
specloopname_ln163     (specloopname     ) [ 0000000000000]
icmp_ln167             (icmp             ) [ 0011111111111]
br_ln167               (br               ) [ 0000000000000]
add_ln167              (add              ) [ 0000000000000]
zext_ln0               (zext             ) [ 0000000000000]
tmp_12                 (partselect       ) [ 0000000000000]
icmp_ln66              (icmp             ) [ 0011111100000]
br_ln66                (br               ) [ 0011111100000]
r_addr                 (getelementptr    ) [ 0001000000000]
i_4_load_2             (load             ) [ 0000000000000]
tmp_13                 (partselect       ) [ 0000000000000]
icmp_ln66_2            (icmp             ) [ 0011111100000]
w_digits_data_V_addr   (getelementptr    ) [ 0001000000000]
r_load                 (load             ) [ 0011111100000]
br_ln67                (br               ) [ 0011111100000]
w_digits_data_V_load   (load             ) [ 0011111100000]
br_ln67                (br               ) [ 0011111100000]
tmp_0                  (phi              ) [ 0000100000000]
br_ln66                (br               ) [ 0000000000000]
ref_tmp44_0            (phi              ) [ 0000100000000]
icmp_ln1068            (icmp             ) [ 0011111111111]
br_ln167               (br               ) [ 0000000000000]
i_4_load_3             (load             ) [ 0000000000000]
add_ln170              (add              ) [ 0000000000000]
zext_ln165             (zext             ) [ 0000000000000]
sext_ln165             (sext             ) [ 0000000000000]
icmp_ln167_1           (icmp             ) [ 0011111111111]
br_ln167               (br               ) [ 0000000000000]
add_ln167_1            (add              ) [ 0000010000000]
tmp_14                 (partselect       ) [ 0000000000000]
icmp_ln66_3            (icmp             ) [ 0000011100000]
w_digits_data_V_addr_3 (getelementptr    ) [ 0000010000000]
zext_ln0_32            (zext             ) [ 0000000000000]
br_ln66                (br               ) [ 0011111100000]
r_addr_4               (getelementptr    ) [ 0000001000000]
w_digits_data_V_load_1 (load             ) [ 0000001100000]
r_load_3               (load             ) [ 0011111100000]
br_ln67                (br               ) [ 0011111100000]
tmp_0_1                (phi              ) [ 0000000100000]
icmp_ln1068_92         (icmp             ) [ 0011111100000]
br_ln167               (br               ) [ 0000000000000]
i_4_load13             (load             ) [ 0000000000000]
i                      (add              ) [ 0000000000000]
y_3                    (add              ) [ 0000000000000]
store_ln170            (store            ) [ 0000000000000]
store_ln165            (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i_4_load_5             (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
UnifiedRetVal          (phi              ) [ 0000000010000]
ret_ln0                (ret              ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000011111]
i_4_load_4             (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000011111]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000011111]
i_4_load_1             (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln110">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_4_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_4_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="y_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln143_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln143_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln110_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln110_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 write_ln0/9 write_ln0/10 write_ln0/11 write_ln0/12 "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 r_load_3/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="w_digits_data_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_digits_data_V_load/2 w_digits_data_V_load_1/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w_digits_data_V_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_3/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="r_addr_4_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_4/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="2"/>
<pin id="149" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="2"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="ref_tmp44_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="ref_tmp44_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="ref_tmp44_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp44_0/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_0_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2"/>
<pin id="170" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_0_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_0_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="2"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_1/7 "/>
</bind>
</comp>

<comp id="179" class="1005" name="UnifiedRetVal_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="3"/>
<pin id="181" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="UnifiedRetVal_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="5"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="3" slack="3"/>
<pin id="192" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="3" slack="3"/>
<pin id="194" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="8" bw="3" slack="5"/>
<pin id="196" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="10" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/2 i_4_load_3/4 i_4_load13/7 i_4_load_5/8 i_4_load_4/10 i_4_load_1/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln143_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln110_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="y_2_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_45_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln167_cast27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln167_cast27/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln167_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln167_cast/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln167_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln167_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="1"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln0_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_12_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="4" slack="0"/>
<pin id="270" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln66_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_4_load_2_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="1"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="0" index="3" bw="4" slack="0"/>
<pin id="289" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln66_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln1068_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln170_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="2"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln165_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln165_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln167_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167_1/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln167_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="3"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_14_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="0" index="2" bw="4" slack="0"/>
<pin id="335" dir="0" index="3" bw="4" slack="0"/>
<pin id="336" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln66_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_3/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln0_32_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0_32/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln1068_92_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="2"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068_92/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="y_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="5"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln170_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="6"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln165_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="6"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="y_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_4_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sext_ln143_cast_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln143_cast "/>
</bind>
</comp>

<comp id="398" class="1005" name="y_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="5"/>
<pin id="400" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="407" class="1005" name="empty_45_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="2"/>
<pin id="409" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln167_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln66_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="420" class="1005" name="r_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="1"/>
<pin id="422" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln66_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66_2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="w_digits_data_V_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="r_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="w_digits_data_V_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_load "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln1068_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln167_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln167_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln66_3_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66_3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="w_digits_data_V_addr_3_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="r_addr_4_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="1"/>
<pin id="468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_addr_4 "/>
</bind>
</comp>

<comp id="471" class="1005" name="w_digits_data_V_load_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="2"/>
<pin id="473" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="w_digits_data_V_load_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="r_load_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="74" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="179" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="179" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="202"><net_src comp="179" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="210"><net_src comp="84" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="90" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="203" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="203" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="248"><net_src comp="203" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="203" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="151" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="161" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="203" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="316" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="355"><net_src comp="172" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="203" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="356" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="362" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="76" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="387"><net_src comp="80" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="395"><net_src comp="207" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="401"><net_src comp="225" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="406"><net_src comp="228" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="236" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="415"><net_src comp="249" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="275" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="105" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="428"><net_src comp="294" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="118" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="437"><net_src comp="112" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="442"><net_src comp="125" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="447"><net_src comp="300" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="320" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="326" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="460"><net_src comp="341" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="131" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="469"><net_src comp="139" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="474"><net_src comp="125" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="479"><net_src comp="112" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {}
	Port: i_4_out | {8 9 10 11 12 }
 - Input state : 
	Port: divide_Pipeline_COMPARE : zext_ln110 | {1 }
	Port: divide_Pipeline_COMPARE : w_digits_data_V | {2 3 4 5 }
	Port: divide_Pipeline_COMPARE : sext_ln143 | {1 }
	Port: divide_Pipeline_COMPARE : r | {2 3 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln165 : 2
		empty_45 : 1
		trunc_ln167_cast27 : 1
		trunc_ln167_cast : 1
		icmp_ln167 : 1
		br_ln167 : 2
		add_ln167 : 2
		zext_ln0 : 3
		tmp_12 : 3
		icmp_ln66 : 4
		br_ln66 : 5
		r_addr : 4
		r_load : 5
		tmp_13 : 1
		icmp_ln66_2 : 2
		w_digits_data_V_addr : 2
		w_digits_data_V_load : 3
	State 3
	State 4
		ref_tmp44_0 : 1
		icmp_ln1068 : 2
		br_ln167 : 3
		zext_ln165 : 1
		sext_ln165 : 1
		icmp_ln167_1 : 1
		br_ln167 : 2
		add_ln167_1 : 2
		tmp_14 : 3
		icmp_ln66_3 : 4
		w_digits_data_V_addr_3 : 2
		w_digits_data_V_load_1 : 3
	State 5
		r_addr_4 : 1
		r_load_3 : 2
	State 6
	State 7
		icmp_ln1068_92 : 1
		br_ln167 : 2
		i : 1
		store_ln170 : 2
		store_ln165 : 1
	State 8
		write_ln0 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 9
	State 10
		write_ln0 : 1
	State 11
	State 12
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln167_fu_249     |    0    |    10   |
|          |      icmp_ln66_fu_275      |    0    |    8    |
|          |     icmp_ln66_2_fu_294     |    0    |    8    |
|   icmp   |     icmp_ln1068_fu_300     |    0    |    29   |
|          |     icmp_ln167_1_fu_320    |    0    |    10   |
|          |     icmp_ln66_3_fu_341     |    0    |    8    |
|          |    icmp_ln1068_92_fu_351   |    0    |    29   |
|----------|----------------------------|---------|---------|
|          |      add_ln167_fu_255      |    0    |    14   |
|          |      add_ln170_fu_306      |    0    |    14   |
|    add   |     add_ln167_1_fu_326     |    0    |    14   |
|          |          i_fu_356          |    0    |    14   |
|          |         y_3_fu_362         |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln143_read_read_fu_84 |    0    |    0    |
|          | zext_ln110_read_read_fu_90 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_96      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   sext_ln143_cast_fu_207   |    0    |    0    |
|   sext   |   trunc_ln167_cast_fu_245  |    0    |    0    |
|          |      sext_ln165_fu_316     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln110_cast_fu_211   |    0    |    0    |
|          |  trunc_ln167_cast27_fu_240 |    0    |    0    |
|   zext   |       zext_ln0_fu_260      |    0    |    0    |
|          |      zext_ln165_fu_311     |    0    |    0    |
|          |     zext_ln0_32_fu_347     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_228         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_45_fu_236      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_12_fu_265       |    0    |    0    |
|partselect|        tmp_13_fu_284       |    0    |    0    |
|          |        tmp_14_fu_331       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   172   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     UnifiedRetVal_reg_179    |    3   |
|      add_ln167_1_reg_452     |    8   |
|       empty_45_reg_407       |    6   |
|          i_4_reg_384         |    7   |
|      icmp_ln1068_reg_444     |    1   |
|     icmp_ln167_1_reg_448     |    1   |
|      icmp_ln167_reg_412      |    1   |
|      icmp_ln66_2_reg_425     |    1   |
|      icmp_ln66_3_reg_457     |    1   |
|       icmp_ln66_reg_416      |    1   |
|       r_addr_4_reg_466       |    5   |
|        r_addr_reg_420        |    5   |
|       r_load_3_reg_476       |   64   |
|        r_load_reg_434        |   64   |
|      ref_tmp44_0_reg_158     |   64   |
|    sext_ln143_cast_reg_392   |    8   |
|        tmp_0_1_reg_168       |   64   |
|         tmp_0_reg_147        |   64   |
|          tmp_reg_403         |    1   |
|w_digits_data_V_addr_3_reg_461|    5   |
| w_digits_data_V_addr_reg_429 |    5   |
|w_digits_data_V_load_1_reg_471|   64   |
| w_digits_data_V_load_reg_439 |   64   |
|          y_2_reg_398         |    6   |
|           y_reg_377          |    6   |
+------------------------------+--------+
|             Total            |   519  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_96    |  p2  |   3  |   7  |   21   ||    9    |
|   grp_access_fu_112   |  p0  |   4  |   5  |   20   ||    20   |
|   grp_access_fu_125   |  p0  |   4  |   5  |   20   ||    20   |
| UnifiedRetVal_reg_179 |  p0  |   4  |   3  |   12   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   73   ||  7.1871 ||    58   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   172  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   58   |
|  Register |    -   |   519  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   519  |   230  |
+-----------+--------+--------+--------+
