OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 991800 991200
[INFO GPL-0006] NumInstances: 61969
[INFO GPL-0007] NumPlaceInstances: 60557
[INFO GPL-0008] NumFixedInstances: 1412
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 61512
[INFO GPL-0011] NumPins: 200705
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 995950 995950
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 991800 991200
[INFO GPL-0016] CoreArea: 973398272000
[INFO GPL-0017] NonPlaceInstsArea: 1502368000
[INFO GPL-0018] PlaceInstsArea: 365805328000
[INFO GPL-0019] Util(%): 37.64
[INFO GPL-0020] StdInstsArea: 365805328000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00219215 HPWL: 1080456798
[InitialPlace]  Iter: 2 CG residual: 0.00083595 HPWL: 574255362
[InitialPlace]  Iter: 3 CG residual: 0.00061731 HPWL: 536509410
[InitialPlace]  Iter: 4 CG residual: 0.00047515 HPWL: 499935773
[InitialPlace]  Iter: 5 CG residual: 0.00184839 HPWL: 479981829
[InitialPlace]  Iter: 6 CG residual: 0.00019386 HPWL: 458927656
[InitialPlace]  Iter: 7 CG residual: 0.00011862 HPWL: 443659152
[InitialPlace]  Iter: 8 CG residual: 0.00014487 HPWL: 436758964
[InitialPlace]  Iter: 9 CG residual: 0.00009945 HPWL: 433215572
[InitialPlace]  Iter: 10 CG residual: 0.00011525 HPWL: 429999596
[InitialPlace]  Iter: 11 CG residual: 0.00007886 HPWL: 426775901
[InitialPlace]  Iter: 12 CG residual: 0.00006312 HPWL: 424993782
[InitialPlace]  Iter: 13 CG residual: 0.00008433 HPWL: 423583183
[InitialPlace]  Iter: 14 CG residual: 0.00006065 HPWL: 422296981
[InitialPlace]  Iter: 15 CG residual: 0.00005922 HPWL: 421054079
[InitialPlace]  Iter: 16 CG residual: 0.00004513 HPWL: 419698626
[InitialPlace]  Iter: 17 CG residual: 0.00004704 HPWL: 418564260
[InitialPlace]  Iter: 18 CG residual: 0.00003045 HPWL: 417795446
[InitialPlace]  Iter: 19 CG residual: 0.00002543 HPWL: 417087676
[InitialPlace]  Iter: 20 CG residual: 0.00002112 HPWL: 416725019
[INFO GPL-0031] FillerInit: NumGCells: 97624
[INFO GPL-0032] FillerInit: NumGNets: 61512
[INFO GPL-0033] FillerInit: NumGPins: 200705
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 6040677
[INFO GPL-0025] IdealBinArea: 10067795
[INFO GPL-0026] IdealBinCnt: 96684
[INFO GPL-0027] TotalBinArea: 973398272000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3858 3850
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.982575 HPWL: 156061941
[NesterovSolve] Iter: 10 overflow: 0.965924 HPWL: 161576560
[NesterovSolve] Iter: 20 overflow: 0.962816 HPWL: 163727221
[NesterovSolve] Iter: 30 overflow: 0.960733 HPWL: 171063742
[NesterovSolve] Iter: 40 overflow: 0.959374 HPWL: 176261950
[NesterovSolve] Iter: 50 overflow: 0.959468 HPWL: 176346628
[NesterovSolve] Iter: 60 overflow: 0.959886 HPWL: 173277437
[NesterovSolve] Iter: 70 overflow: 0.960187 HPWL: 171058821
[NesterovSolve] Iter: 80 overflow: 0.959877 HPWL: 171455177
[NesterovSolve] Iter: 90 overflow: 0.959091 HPWL: 173014834
[NesterovSolve] Iter: 100 overflow: 0.959046 HPWL: 173903452
[NesterovSolve] Iter: 110 overflow: 0.95878 HPWL: 174034748
[NesterovSolve] Iter: 120 overflow: 0.958478 HPWL: 174601124
[NesterovSolve] Iter: 130 overflow: 0.95791 HPWL: 176595122
[NesterovSolve] Iter: 140 overflow: 0.956982 HPWL: 180518271
[NesterovSolve] Iter: 150 overflow: 0.955056 HPWL: 186435765
[NesterovSolve] Iter: 160 overflow: 0.951694 HPWL: 194368440
[NesterovSolve] Iter: 170 overflow: 0.947 HPWL: 204540790
[NesterovSolve] Iter: 180 overflow: 0.940474 HPWL: 217721118
[NesterovSolve] Iter: 190 overflow: 0.933428 HPWL: 236479889
[NesterovSolve] Iter: 200 overflow: 0.924796 HPWL: 264090631
[NesterovSolve] Iter: 210 overflow: 0.913996 HPWL: 304994008
[NesterovSolve] Iter: 220 overflow: 0.900969 HPWL: 365983573
[NesterovSolve] Iter: 230 overflow: 0.88601 HPWL: 439160037
[NesterovSolve] Iter: 240 overflow: 0.867751 HPWL: 495555122
[NesterovSolve] Iter: 250 overflow: 0.847319 HPWL: 528523051
[NesterovSolve] Iter: 260 overflow: 0.823041 HPWL: 583181193
[NesterovSolve] Iter: 270 overflow: 0.79812 HPWL: 636697752
[INFO GPL-0100] worst slack -1.52e-10
[INFO GPL-0103] Weighted 6016 nets.
[NesterovSolve] Iter: 280 overflow: 0.77399 HPWL: 646174019
[NesterovSolve] Iter: 290 overflow: 0.738769 HPWL: 644081097
[NesterovSolve] Iter: 300 overflow: 0.693526 HPWL: 664161914
[NesterovSolve] Iter: 310 overflow: 0.651603 HPWL: 692027048
[INFO GPL-0100] worst slack -4.52e-10
[INFO GPL-0103] Weighted 6017 nets.
[NesterovSolve] Iter: 320 overflow: 0.604422 HPWL: 719780809
[NesterovSolve] Snapshot saved at iter = 320
[NesterovSolve] Iter: 330 overflow: 0.558503 HPWL: 735631619
[NesterovSolve] Iter: 340 overflow: 0.507037 HPWL: 739902186
[INFO GPL-0100] worst slack -3.9e-10
[INFO GPL-0103] Weighted 6017 nets.
[NesterovSolve] Iter: 350 overflow: 0.451629 HPWL: 732194571
[NesterovSolve] Iter: 360 overflow: 0.398198 HPWL: 721120698
[NesterovSolve] Iter: 370 overflow: 0.350115 HPWL: 708611383
[NesterovSolve] Iter: 380 overflow: 0.316277 HPWL: 699021197
[NesterovSolve] Iter: 390 overflow: 0.284977 HPWL: 691984024
[INFO GPL-0100] worst slack -2.84e-10
[INFO GPL-0103] Weighted 6015 nets.
[NesterovSolve] Iter: 400 overflow: 0.255737 HPWL: 685911808
[NesterovSolve] Iter: 410 overflow: 0.225711 HPWL: 681433757
[INFO GPL-0100] worst slack -2.43e-10
[INFO GPL-0103] Weighted 6015 nets.
[NesterovSolve] Iter: 420 overflow: 0.200026 HPWL: 678625119
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 237 237
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 56169
[INFO GPL-0063] TotalRouteOverflowH2: 0.40952396392822266
[INFO GPL-0064] TotalRouteOverflowV2: 0
[INFO GPL-0065] OverflowTileCnt2: 4
[INFO GPL-0066] 0.5%RC: 1.0003757100586497
[INFO GPL-0067] 1.0%RC: 1.0001878550293248
[INFO GPL-0068] 2.0%RC: 1.0000939490626126
[INFO GPL-0069] 5.0%RC: 1.0000375779008928
[INFO GPL-0070] 0.5rcK: 1
[INFO GPL-0071] 1.0rcK: 1
[INFO GPL-0072] 2.0rcK: 0
[INFO GPL-0073] 5.0rcK: 0
[INFO GPL-0074] FinalRC: 1.0002818
[NesterovSolve] Iter: 430 overflow: 0.177527 HPWL: 677772257
[NesterovSolve] Iter: 440 overflow: 0.15668 HPWL: 678068478
[INFO GPL-0100] worst slack -2.4e-10
[INFO GPL-0103] Weighted 6014 nets.
[NesterovSolve] Iter: 450 overflow: 0.138858 HPWL: 679304749
[NesterovSolve] Iter: 460 overflow: 0.122853 HPWL: 680883259
[NesterovSolve] Iter: 470 overflow: 0.107384 HPWL: 683644742
[NesterovSolve] Finished with Overflow: 0.099178

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5549.59

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -25.75

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -25.75

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2445_/G ^
   0.30
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_/CK ^
   0.00      0.00       0.30


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1222.98                           rst_ni (net)
                  1.06    0.87    1.17 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/CK (DFFR_X1)
                          1.51    1.51   library removal time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)


Startpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2961_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2415_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2961_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2961_/Q (DLL_X1)
     1    0.98                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[13].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2415_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2415_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[3].encoder_unit/_514_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/_515_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[3].encoder_unit/_514_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[3].encoder_unit/_514_/QN (DFFR_X1)
     2    3.90                           encoder/gen_encoder_units[3].encoder_unit/_002_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[3].encoder_unit/_386_/A2 (OR2_X1)
                  0.01    0.03    0.10 ^ encoder/gen_encoder_units[3].encoder_unit/_386_/ZN (OR2_X1)
     1    1.79                           encoder/gen_encoder_units[3].encoder_unit/_122_ (net)
                  0.01    0.00    0.10 ^ encoder/gen_encoder_units[3].encoder_unit/_387_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[3].encoder_unit/_387_/ZN (INV_X1)
     1    1.15                           encoder/gen_encoder_units[3].encoder_unit/k_addr_n[3] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[3].encoder_unit/_515_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[3].encoder_unit/_515_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1222.98                           rst_ni (net)
                  1.06    0.87    1.17 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/CK (DFFR_X1)
                         -0.20    2.80   library recovery time
                                  2.80   data required time
-----------------------------------------------------------------------------
                                  2.80   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   540  500.00                           clk_i (net)
                          0.09    1.59   time given to startpoint
                  0.02    0.00    1.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_/D (DLL_X1)
                  0.01    0.04    1.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_/Q (DLL_X1)
     1    1.17                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00    1.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_/A2 (AND2_X1)
                                  1.63   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_277_/CK (DFFR_X1)
                 16.45   16.71   16.71 ^ encoder/_277_/Q (DFFR_X1)
  3922 7763.54                           c_addr_enc_o[0] (net)
                 16.96    3.30   20.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1274_/A (INV_X4)
                  5.32    6.69   26.70 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1274_/ZN (INV_X4)
   178  320.54                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0915_ (net)
                  5.32    0.03   26.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.65    1.64   28.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   33.12                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0991_ (net)
                  0.65    0.00   28.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.10    0.00   28.38 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0815_ (net)
                  0.10    0.00   28.38 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2368_/A1 (NAND2_X1)
                  0.26    0.04   28.42 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2368_/ZN (NAND2_X1)
     1    1.94                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0817_ (net)
                  0.26    0.00   28.42 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2372_/A1 (NOR2_X1)
                  0.05   -0.01   28.40 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2372_/ZN (NOR2_X1)
     1    1.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0821_ (net)
                  0.05    0.00   28.40 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2380_/A1 (NAND2_X1)
                  0.02    0.03   28.43 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2380_/ZN (NAND2_X1)
     1    1.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0829_ (net)
                  0.02    0.00   28.43 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2395_/A1 (NOR2_X1)
                  0.01    0.01   28.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2395_/ZN (NOR2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0844_ (net)
                  0.01    0.00   28.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2397_/A2 (NAND3_X1)
                  0.01    0.02   28.46 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2397_/ZN (NAND3_X1)
     1    1.77                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[31] (net)
                  0.01    0.00   28.46 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1134_/A2 (NAND2_X1)
                  0.03    0.01   28.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1134_/ZN (NAND2_X1)
     1    1.59                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0543_ (net)
                  0.03    0.00   28.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1135_/A2 (NAND2_X1)
                  0.02    0.04   28.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1135_/ZN (NAND2_X1)
     1    7.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0544_ (net)
                  0.02    0.00   28.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1139_/A1 (NOR2_X1)
                  0.02    0.03   28.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1139_/ZN (NOR2_X1)
     1   15.56                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0548_ (net)
                  0.02    0.00   28.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1147_/A1 (AND2_X1)
                  0.01    0.04   28.59 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1147_/ZN (AND2_X1)
     1    6.43                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0556_ (net)
                  0.01    0.00   28.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/A1 (NAND2_X1)
                  0.03    0.04   28.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/ZN (NAND2_X1)
     1   10.70                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[15] (net)
                  0.03    0.00   28.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_327_/A2 (NAND2_X1)
                  0.07    0.02   28.65 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_327_/ZN (NAND2_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_071_ (net)
                  0.07    0.00   28.65 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_328_/A (INV_X1)
                  0.03    0.06   28.71 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_328_/ZN (INV_X1)
     1    7.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[15] (net)
                  0.03    0.00   28.71 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_/D (DFFR_X1)
                                 28.71   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -28.71   data arrival time
-----------------------------------------------------------------------------
                                -25.75   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546 1222.98                           rst_ni (net)
                  1.06    0.87    1.17 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_147_/CK (DFFR_X1)
                         -0.20    2.80   library recovery time
                                  2.80   data required time
-----------------------------------------------------------------------------
                                  2.80   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   540  500.00                           clk_i (net)
                          0.09    1.59   time given to startpoint
                  0.02    0.00    1.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_/D (DLL_X1)
                  0.01    0.04    1.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2973_/Q (DLL_X1)
     1    1.17                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[25].cg_i.en_latch (net)
                  0.01    0.00    1.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_/A2 (AND2_X1)
                                  1.63   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[11].sub_unit_i/_2428_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_277_/CK (DFFR_X1)
                 16.45   16.71   16.71 ^ encoder/_277_/Q (DFFR_X1)
  3922 7763.54                           c_addr_enc_o[0] (net)
                 16.96    3.30   20.01 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1274_/A (INV_X4)
                  5.32    6.69   26.70 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1274_/ZN (INV_X4)
   178  320.54                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0915_ (net)
                  5.32    0.03   26.73 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.65    1.64   28.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   33.12                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0991_ (net)
                  0.65    0.00   28.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.10    0.00   28.38 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0815_ (net)
                  0.10    0.00   28.38 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2368_/A1 (NAND2_X1)
                  0.26    0.04   28.42 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2368_/ZN (NAND2_X1)
     1    1.94                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0817_ (net)
                  0.26    0.00   28.42 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2372_/A1 (NOR2_X1)
                  0.05   -0.01   28.40 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2372_/ZN (NOR2_X1)
     1    1.93                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0821_ (net)
                  0.05    0.00   28.40 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2380_/A1 (NAND2_X1)
                  0.02    0.03   28.43 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2380_/ZN (NAND2_X1)
     1    1.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0829_ (net)
                  0.02    0.00   28.43 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2395_/A1 (NOR2_X1)
                  0.01    0.01   28.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2395_/ZN (NOR2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_0844_ (net)
                  0.01    0.00   28.44 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2397_/A2 (NAND3_X1)
                  0.01    0.02   28.46 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2397_/ZN (NAND3_X1)
     1    1.77                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[31] (net)
                  0.01    0.00   28.46 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1134_/A2 (NAND2_X1)
                  0.03    0.01   28.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1134_/ZN (NAND2_X1)
     1    1.59                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0543_ (net)
                  0.03    0.00   28.47 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1135_/A2 (NAND2_X1)
                  0.02    0.04   28.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1135_/ZN (NAND2_X1)
     1    7.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0544_ (net)
                  0.02    0.00   28.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1139_/A1 (NOR2_X1)
                  0.02    0.03   28.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1139_/ZN (NOR2_X1)
     1   15.56                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0548_ (net)
                  0.02    0.00   28.55 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1147_/A1 (AND2_X1)
                  0.01    0.04   28.59 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1147_/ZN (AND2_X1)
     1    6.43                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0556_ (net)
                  0.01    0.00   28.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/A1 (NAND2_X1)
                  0.03    0.04   28.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1167_/ZN (NAND2_X1)
     1   10.70                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[15] (net)
                  0.03    0.00   28.63 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_327_/A2 (NAND2_X1)
                  0.07    0.02   28.65 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_327_/ZN (NAND2_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_071_ (net)
                  0.07    0.00   28.65 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_328_/A (INV_X1)
                  0.03    0.06   28.71 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_328_/ZN (INV_X1)
     1    7.47                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[15] (net)
                  0.03    0.00   28.71 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_/D (DFFR_X1)
                                 28.71   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_488_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -28.71   data arrival time
-----------------------------------------------------------------------------
                                -25.75   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.70e-03   2.54e-03   7.60e-04   1.30e-02  49.8%
Combinational          6.49e-03   5.72e-03   9.03e-04   1.31e-02  50.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.62e-02   8.26e-03   1.66e-03   2.61e-02 100.0%
                          62.0%      31.6%       6.4%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 91827 u^2 38% utilization.

Elapsed time: 2:39.07[h:]min:sec. CPU time: user 158.71 sys 0.33 (99%). Peak memory: 677732KB.
