<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <meta name="description"
    content="Pratibha - FPGA & RTL Design Specialist focused on hardware acceleration, quantum computing, and embedded systems." />
  <meta name="keywords"
    content="FPGA, RTL, Verilog, VHDL, SystemVerilog, Hardware Acceleration, Quantum Computing, Embedded Systems, Computer Engineering" />
  <title>FNU Pratibha | FPGA & RTL Design Specialist</title>

  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />

  <style>
    :root {
      --primary-color: #2a4365;
      --secondary-color: #4299e1;
      --text-color: #2d3748;
      --light-bg: #f7fafc;
      --border-color: #e2e8f0;
      --accent-color: #38b2ac;
    }

    * {
      margin: 0;
      padding: 0;
      box-sizing: border-box;
    }

    html {
      scroll-behavior: smooth;
    }

    body {
      font-family: "Segoe UI", Tahoma, Geneva, Verdana, sans-serif;
      line-height: 1.6;
      color: var(--text-color);
      background-color: var(--light-bg);
    }

    .container {
      max-width: 1200px;
      margin: 0 auto;
      padding: 0 20px;
    }

    a {
      color: inherit;
    }

    header {
      background: linear-gradient(135deg, var(--primary-color) 0%, #1a365d 100%);
      color: #fff;
      padding: 20px 0;
      position: relative;
    }

    .header-content {
      display: flex;
      flex-direction: column;
      align-items: center;
      justify-content: center;
      padding: 40px 20px;
      text-align: center;
    }

    .profile-img {
      width: 180px;
      height: 180px;
      border-radius: 50%;
      margin-bottom: 20px;
      border: 4px solid #fff;
      box-shadow: 0 4px 8px rgba(0, 0, 0, 0.2);
      object-fit: cover;
    }

    h1 {
      font-size: 2.5rem;
      margin-bottom: 10px;
    }

    .tagline {
      font-size: 1.1rem;
      margin-bottom: 20px;
      font-weight: 300;
    }

    .contact-info {
      margin-top: 20px;
      display: flex;
      flex-wrap: wrap;
      justify-content: center;
      gap: 12px 24px;
    }

    .contact-item {
      display: inline-flex;
      align-items: center;
      gap: 6px;
      font-size: 0.95rem;
    }

    .contact-item a {
      color: #fff;
      text-decoration: none;
      display: inline-flex;
      align-items: center;
      gap: 6px;
      transition: transform 0.2s, opacity 0.2s;
    }

    .contact-item a:hover {
      text-decoration: underline;
      transform: translateY(-1px);
      opacity: 0.9;
    }

    /* Nav */
    nav {
      background-color: #fff;
      box-shadow: 0 2px 4px rgba(0, 0, 0, 0.08);
      position: sticky;
      top: 0;
      z-index: 100;
    }

    .nav-container {
      display: flex;
      align-items: center;
      justify-content: center;
      min-height: 60px;
    }

    .nav-links {
      display: flex;
      list-style: none;
      flex-wrap: wrap;
      justify-content: center;
    }

    .nav-links li a {
      display: block;
      padding: 16px 18px;
      text-decoration: none;
      color: var(--text-color);
      font-weight: 500;
      font-size: 0.95rem;
      transition: all 0.2s;
    }

    .nav-links li a:hover {
      color: var(--secondary-color);
      background-color: rgba(66, 153, 225, 0.08);
    }

    main {
      display: block;
    }

    section {
      padding: 80px 0;
    }

    section:nth-of-type(even) {
      background-color: #fff;
    }

    .section-title {
      text-align: center;
      margin-bottom: 40px;
      color: var(--primary-color);
      position: relative;
      font-size: 1.8rem;
    }

    .section-title::after {
      content: "";
      display: block;
      width: 60px;
      height: 3px;
      background-color: var(--secondary-color);
      margin: 10px auto 0;
      border-radius: 999px;
    }

    .about-content {
      max-width: 900px;
      margin: 0 auto;
      text-align: center;
    }

    .about-content p {
      margin-bottom: 20px;
      font-size: 0.98rem;
    }

    .about-expanded {
      margin-top: 30px;
      text-align: left;
      background-color: #fff;
      padding: 25px;
      border-radius: 10px;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
    }

    .about-expanded h3 {
      color: var(--primary-color);
      margin-bottom: 12px;
    }

    .about-expanded p {
      margin-bottom: 12px;
    }

    .about-expanded ul {
      margin-left: 18px;
      margin-top: 8px;
    }

    .about-expanded li {
      margin-bottom: 6px;
    }

    .resume-download {
      text-align: center;
      margin-top: 24px;
    }

    .btn {
      display: inline-flex;
      align-items: center;
      gap: 8px;
      background-color: var(--primary-color);
      color: #fff;
      padding: 12px 24px;
      border: none;
      border-radius: 999px;
      cursor: pointer;
      font-size: 0.95rem;
      font-weight: 500;
      text-decoration: none;
      transition: background-color 0.25s, transform 0.2s, box-shadow 0.2s;
    }

    .btn:hover {
      background-color: var(--secondary-color);
      transform: translateY(-1px);
      box-shadow: 0 6px 14px rgba(0, 0, 0, 0.1);
    }

    /* Skills */
    .skills-grid {
      display: grid;
      grid-template-columns: repeat(auto-fill, minmax(260px, 1fr));
      gap: 24px;
      margin-top: 30px;
    }

    .skill-category {
      background-color: #fff;
      border-radius: 10px;
      padding: 20px 22px;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
      transition: transform 0.2s, box-shadow 0.2s;
    }

    .skill-category:hover {
      transform: translateY(-4px);
      box-shadow: 0 8px 18px rgba(0, 0, 0, 0.12);
    }

    .skill-category h3 {
      color: var(--primary-color);
      margin-bottom: 12px;
      padding-bottom: 8px;
      border-bottom: 1px solid var(--border-color);
      font-size: 1.05rem;
    }

    .skill-list {
      list-style: none;
    }

    .skill-list li {
      margin-bottom: 6px;
      display: flex;
      align-items: center;
      font-size: 0.95rem;
    }

    .skill-list li::before {
      content: "•";
      color: var(--secondary-color);
      font-weight: bold;
      margin-right: 8px;
    }

    /* Timeline */
    .timeline {
      max-width: 900px;
      margin: 0 auto;
      position: relative;
    }

    .timeline::after {
      content: "";
      position: absolute;
      width: 3px;
      background-color: var(--border-color);
      top: 0;
      bottom: 0;
      left: 50%;
      transform: translateX(-50%);
    }

    .timeline-item {
      padding: 20px 40px;
      position: relative;
      width: 50%;
    }

    .timeline-item::after {
      content: "";
      position: absolute;
      width: 20px;
      height: 20px;
      background-color: #fff;
      border: 4px solid var(--secondary-color);
      border-radius: 50%;
      top: 25px;
      z-index: 1;
    }

    .timeline-item.left {
      left: 0;
    }

    .timeline-item.right {
      left: 50%;
    }

    .timeline-item.left::after {
      right: -10px;
    }

    .timeline-item.right::after {
      left: -10px;
    }

    .timeline-content {
      padding: 18px 20px;
      background-color: #fff;
      border-radius: 10px;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
      font-size: 0.95rem;
    }

    .timeline-content h3 {
      color: var(--primary-color);
      margin-bottom: 4px;
      font-size: 1.05rem;
    }

    .timeline-content .date {
      color: var(--secondary-color);
      font-weight: 500;
      margin-bottom: 8px;
      font-size: 0.9rem;
    }

    .timeline-content p {
      margin-bottom: 8px;
    }

    .timeline-content ul {
      margin-left: 18px;
      margin-top: 6px;
    }

    .timeline-content li {
      margin-bottom: 6px;
    }

    /* Projects */
    .project-grid {
      display: grid;
      grid-template-columns: repeat(auto-fill, minmax(320px, 1fr));
      gap: 24px;
    }

    .project-card {
      background-color: #fff;
      border-radius: 10px;
      overflow: hidden;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
      transition: transform 0.2s, box-shadow 0.2s;
      display: flex;
      flex-direction: column;
      height: 100%;
    }

    .project-card:hover {
      transform: translateY(-4px);
      box-shadow: 0 10px 22px rgba(0, 0, 0, 0.12);
    }

    .project-img {
      height: 200px;
      background-color: #a0aec0;
      display: flex;
      align-items: center;
      justify-content: center;
      color: #fff;
      font-size: 1.3rem;
      position: relative;
      overflow: hidden;
    }

    .project-img img {
      width: 100%;
      height: 100%;
      object-fit: cover;
    }

    .project-img-overlay {
      position: absolute;
      inset: 0;
      background: rgba(42, 67, 101, 0.7);
      display: flex;
      align-items: center;
      justify-content: center;
      opacity: 0.9;
      font-weight: 600;
      letter-spacing: 0.05em;
      text-transform: uppercase;
      font-size: 0.85rem;
    }

    .project-info {
      padding: 20px 22px 22px;
      display: flex;
      flex-direction: column;
      flex: 1;
    }

    .project-info h3 {
      color: var(--primary-color);
      margin-bottom: 10px;
      font-size: 1.05rem;
    }

    .project-info p {
      font-size: 0.95rem;
      margin-bottom: 8px;
    }

    .project-tags {
      display: flex;
      flex-wrap: wrap;
      gap: 8px;
      margin-top: 10px;
    }

    .project-tag {
      background-color: var(--light-bg);
      color: var(--primary-color);
      padding: 4px 10px;
      border-radius: 999px;
      font-size: 0.78rem;
      font-weight: 500;
    }

    .project-links {
      display: flex;
      gap: 12px;
      margin-top: 16px;
    }

    .project-link {
      display: inline-flex;
      align-items: center;
      gap: 6px;
      padding: 8px 14px;
      background-color: var(--primary-color);
      color: #fff;
      text-decoration: none;
      border-radius: 999px;
      font-size: 0.85rem;
      transition: background-color 0.2s, transform 0.2s;
    }

    .project-link:hover {
      background-color: var(--secondary-color);
      transform: translateY(-1px);
    }

    /* Publications & Recommendations */
    .publications {
      margin-top: 24px;
      max-width: 900px;
      margin-left: auto;
      margin-right: auto;
    }

    .publication-item {
      background-color: #fff;
      border-radius: 10px;
      padding: 22px;
      margin-bottom: 18px;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
      font-size: 0.95rem;
    }

    .publication-item h3 {
      color: var(--primary-color);
      margin-bottom: 6px;
      font-size: 1.02rem;
    }

    .publication-item .authors {
      font-style: italic;
      margin-bottom: 6px;
      color: #4a5568;
      font-size: 0.9rem;
    }

    .publication-item .venue {
      font-weight: 500;
      margin-bottom: 10px;
      font-size: 0.9rem;
      color: var(--accent-color);
    }

    .publication-item .abstract {
      margin-bottom: 10px;
    }

    .publication-link {
      display: inline-flex;
      align-items: center;
      gap: 6px;
      color: var(--secondary-color);
      text-decoration: none;
      font-weight: 500;
      font-size: 0.9rem;
    }

    .publication-link:hover {
      text-decoration: underline;
    }

    /* Contact */
    .contact-form {
      max-width: 600px;
      margin: 26px auto 0;
      background-color: #fff;
      padding: 26px 24px;
      border-radius: 10px;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.06);
    }

    .form-group {
      margin-bottom: 16px;
    }

    .form-group label {
      display: block;
      margin-bottom: 6px;
      font-weight: 500;
      font-size: 0.9rem;
    }

    .form-group input,
    .form-group textarea {
      width: 100%;
      padding: 10px 12px;
      border: 1px solid var(--border-color);
      border-radius: 6px;
      font-family: inherit;
      font-size: 0.95rem;
    }

    .form-group textarea {
      min-height: 150px;
      resize: vertical;
    }

    /* Footer */
    footer {
      background-color: var(--primary-color);
      color: #fff;
      padding: 32px 0;
      text-align: center;
      margin-top: 40px;
    }

    .footer-content {
      display: flex;
      flex-direction: column;
      align-items: center;
    }

    .social-links {
      display: flex;
      gap: 18px;
      margin: 16px 0;
    }

    .social-links a {
      color: #fff;
      text-decoration: none;
      font-size: 1.4rem;
      transition: transform 0.2s, opacity 0.2s;
    }

    .social-links a:hover {
      transform: translateY(-3px);
      opacity: 0.9;
    }

    .footer-nav {
      margin: 12px 0;
      font-size: 0.9rem;
    }

    .footer-nav a {
      color: #fff;
      text-decoration: none;
      margin: 0 10px;
      transition: color 0.2s, opacity 0.2s;
    }

    .footer-nav a:hover {
      color: var(--secondary-color);
      opacity: 0.9;
    }

    .copyright {
      margin-top: 10px;
      font-size: 0.8rem;
      color: rgba(255, 255, 255, 0.8);
    }

    /* Dark mode */
    .dark-mode-toggle {
      position: fixed;
      bottom: 20px;
      right: 20px;
      background-color: var(--primary-color);
      color: #fff;
      width: 48px;
      height: 48px;
      border-radius: 50%;
      display: flex;
      align-items: center;
      justify-content: center;
      cursor: pointer;
      box-shadow: 0 4px 10px rgba(0, 0, 0, 0.18);
      z-index: 1000;
      transition: background-color 0.2s, transform 0.2s;
    }

    .dark-mode-toggle:hover {
      background-color: var(--secondary-color);
      transform: translateY(-1px);
    }

    .dark-mode {
      --primary-color: #4a5568;
      --secondary-color: #63b3ed;
      --text-color: #e2e8f0;
      --light-bg: #1a202c;
      --border-color: #2d3748;

      background-color: var(--light-bg);
      color: var(--text-color);
    }

    .dark-mode nav,
    .dark-mode .skill-category,
    .dark-mode .about-expanded,
    .dark-mode .timeline-content,
    .dark-mode .project-card,
    .dark-mode .contact-form,
    .dark-mode .publication-item {
      background-color: #2d3748;
      color: var(--text-color);
    }

    .dark-mode .timeline-item::after {
      background-color: #2d3748;
    }

    .dark-mode .nav-links li a {
      color: var(--text-color);
    }

    .dark-mode footer {
      background-color: #1a202c;
    }

    /* Responsive */
    @media (max-width: 900px) {
      .timeline::after {
        left: 30px;
      }

      .timeline-item {
        width: 100%;
        padding-left: 70px;
        padding-right: 20px;
      }

      .timeline-item::after {
        left: 20px;
      }

      .timeline-item.left,
      .timeline-item.right {
        left: 0;
      }
    }

    @media (max-width: 600px) {
      h1 {
        font-size: 2.1rem;
      }

      .tagline {
        font-size: 1rem;
      }

      .nav-links li a {
        padding: 12px 10px;
        font-size: 0.9rem;
      }

      section {
        padding: 60px 0;
      }

      .project-img {
        height: 180px;
      }

      .header-content {
        padding: 32px 12px;
      }
    }
  </style>
</head>

<body>
  <header>
    <div class="container">
      <div class="header-content">
        <img src="https://fnupratibha.github.io/profilephoto.png" alt="Portrait of FNU Pratibha" class="profile-img" />
        <h1>FNU Pratibha</h1>
        <p class="tagline">Research Associate &middot; M.S. Computer Engineering &middot; FPGA &amp; RTL Design</p>

        <div class="contact-info" aria-label="Primary contact information">
          <div class="contact-item">
            <a href="mailto:pratibha2023@my.fit.edu">
              <i class="fas fa-envelope"></i>
              <span>pratibha2023@my.fit.edu</span>
            </a>
          </div>
          <div class="contact-item">
            <a href="tel:+13213897174">
              <i class="fas fa-phone"></i>
              <span>+1 (321) 389-7174</span>
            </a>
          </div>
          <div class="contact-item">
            <a href="https://www.linkedin.com/in/fnupratibha" target="_blank" rel="noopener">
              <i class="fab fa-linkedin"></i>
              <span>LinkedIn</span>
            </a>
          </div>
          <div class="contact-item">
            <a href="https://github.fit.edu/pratibha2023" target="_blank" rel="noopener">
              <i class="fab fa-github"></i>
              <span>GitHub</span>
            </a>
          </div>
        </div>
      </div>
    </div>
  </header>

  <nav aria-label="Main navigation">
    <div class="container nav-container">
      <ul class="nav-links">
        <li><a href="#about">About</a></li>
        <li><a href="#skills">Skills</a></li>
        <li><a href="#experience">Experience</a></li>
        <li><a href="#education">Education</a></li>
        <li><a href="#projects">Projects</a></li>
        <li><a href="#publications">Publications</a></li>
        <li><a href="#recommendations">Recommendations</a></li>
        <li><a href="#contact">Contact</a></li>
      </ul>
    </div>
  </nav>

  <main>
    <!-- About -->
    <section id="about" aria-labelledby="about-title">
      <div class="container">
        <h2 class="section-title" id="about-title">About Me</h2>
        <div class="about-content">
          <p>
            I am a Computer Engineering graduate with a strong foundation in CPU architectures, FPGA design, and embedded
            systems. My expertise spans hardware development, testing, validation, and verification for high-performance
            and real-time computing applications.
          </p>
          <p>
            I specialize in RTL development, firmware engineering, and hardware acceleration, optimizing computational
            workloads for embedded and FPGA-based architectures. With experience in both industry and academia, I focus on
            designing efficient, scalable, and power-optimized solutions for signal processing, quantum computing, and
            heterogeneous CPU–FPGA systems.
          </p>

          <div class="about-expanded">
            <h3>Research &amp; Technical Interests</h3>
            <p>My primary research interests include:</p>
            <ul>
              <li>Hardware acceleration for quantum and high-performance computing applications</li>
              <li>FPGA-based and embedded system design for machine learning and AI</li>
              <li>Optimization of CPU–FPGA heterogeneous architectures</li>
              <li>Low-power and high-efficiency design techniques for embedded and real-time systems</li>
              <li>Testing, validation, and verification of hardware and firmware solutions</li>
            </ul>

            <div class="resume-download">
              <a href="Resume_Resume.pdf" class="btn" download="Pratibha_FPGA_2025.pdf">
                <i class="fas fa-download"></i>
                <span>Download Resume</span>
              </a>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- Skills -->
    <section id="skills" aria-labelledby="skills-title">
      <div class="container">
        <h2 class="section-title" id="skills-title">Technical Skills</h2>
        <div class="skills-grid">
          <div class="skill-category">
            <h3>Design</h3>
            <ul class="skill-list">
              <li>Advanced RTL (SystemVerilog, VHDL, Verilog)</li>
              <li>Low-Power Analog Circuits, Microprocessor-Based Controllers</li>
              <li>FPGA Implementation</li>
              <li>SoC Architecture</li>
              <li>High-Level Synthesis</li>
              <li>IP Integration</li>
              <li>Memory Interface Design, Bus Protocols</li>
              <li>Interfaces &amp; Protocols (PCIe, SPI, UART, I²C, USB, Ethernet, AXI4, Gen4, DDR4/HBM)</li>
              <li>Timing Closure</li>
              <li>Place &amp; Route, Design Synthesis</li>
            </ul>
          </div>

          <div class="skill-category">
            <h3>Verification &amp; Debug</h3>
            <ul class="skill-list">
              <li>UVM</li>
              <li>Assertion-Based &amp; Formal Verification</li>
              <li>Clock/Reset Domain Crossing (CDC/RDC) Analysis</li>
              <li>Power &amp; Signal Analysis</li>
              <li>Protocol Analysis</li>
              <li>Hardware Debug (ILA)</li>
              <li>Functional Coverage</li>
              <li>Testbench Development</li>
            </ul>
          </div>

          <div class="skill-category">
            <h3>Programming &amp; Scripting</h3>
            <ul class="skill-list">
              <li>Python/TCL for HLS &amp; ML/FPGA</li>
              <li>C/C++ (Linux/Windows)</li>
              <li>Build Systems (Make, CMake)</li>
              <li>Version Control (Git)</li>
              <li>MATLAB/Simulink</li>
              <li>LabVIEW</li>
              <li>Perl, Bash, Shell Scripting</li>
              <li>Bare-Metal Programming (ARM)</li>
              <li>Hardware–Software Co-Design</li>
            </ul>
          </div>

          <div class="skill-category">
            <h3>Tools Expertise</h3>
            <ul class="skill-list">
              <li>Vivado, Vitis HLS</li>
              <li>ModelSim/QuestaSim</li>
              <li>VCS</li>
              <li>Synopsys Design Compiler</li>
              <li>Cadence Genus</li>
              <li>Intel Quartus Prime</li>
              <li>Altium Designer, OrCAD</li>
              <li>SPICE Simulation</li>
            </ul>
          </div>

          <div class="skill-category">
            <h3>Optimization &amp; Analysis</h3>
            <ul class="skill-list">
              <li>Pipeline Design</li>
              <li>Memory Optimization</li>
              <li>Resource Utilization</li>
              <li>PPA Trade-offs</li>
              <li>Latency Reduction</li>
              <li>Clock Tree Analysis</li>
              <li>Low-Power Techniques</li>
              <li>Circuit Analysis</li>
              <li>Schematic Capture</li>
            </ul>
          </div>

          <div class="skill-category">
            <h3>Test Equipment</h3>
            <ul class="skill-list">
              <li>Logic Analyzer</li>
              <li>Digital Oscilloscope</li>
              <li>Spectrum Analyzer</li>
              <li>Network Analyzer</li>
              <li>Multimeter</li>
              <li>PCB Design &amp; Analysis</li>
            </ul>
          </div>
        </div>
      </div>
    </section>

    <!-- Experience -->
    <section id="experience" aria-labelledby="experience-title">
      <div class="container">
        <h2 class="section-title" id="experience-title">Professional Experience</h2>
        <div class="timeline">
          <div class="timeline-item left">
            <div class="timeline-content">
              <h3>Electrical Engineering Intern / Co-Op</h3>
              <p class="date">July 2025 – Oct 2025</p>
              <p><strong>Avidyne Corporation, Melbourne, FL</strong></p>
              <ul>
                <li>Provided testing and engineering support for mixed-signal digital processor circuits and high-speed interfaces (CPU, GPU, FPGA, memory, data-bus) in integrated avionics systems including FMS, MFD, GPS/NAV/COM, and SVS.</li>
                <li>Implemented VHDL modules for high-speed sensor integration on Lattice FPGA platforms through full design-to-validation cycles, including synthesis, timing analysis, hardware-in-loop testing, and FPGA firmware debug.</li>
                <li>Developed single and multi-layer PCBs in Altium Designer for safety-critical avionics, including schematic capture, custom libraries, DRC/ERC validation, and manufacturing documentation.</li>
                <li>Conducted certification compliance testing for DO-160G environmental testing, EMI/EMC, DO-254 MOPS, and ADS-B transponder validation.</li>
                <li>Performed board-level testing, debugging, and system validation for flight-critical avionics hardware.</li>
                <li>Supported hardware requirements verification, test protocol execution, and documentation for FAA-certified avionics while collaborating with engineering, design, and regulatory teams.</li>
              </ul>
            </div>
          </div>

          <div class="timeline-item right">
            <div class="timeline-content">
              <h3>Research Associate (Volunteer)</h3>
              <p class="date">Jan 2025 – Present</p>
              <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
              <ul>
                <li>Collaborate with Ph.D. students on an NSF CISE CRII project inspired by my thesis, investigating heterogeneous hardware systems (QPUs, GPUs, and FPGAs) for hybrid quantum–classical algorithms.</li>
                <li>Designed and developed FPGA-based high-throughput architectures using C/C++ to RTL workflows within Xilinx Vitis HLS on Alveo U200, improving system throughput by ~30%.</li>
                <li>Developed and verified optimized RTL modules for complex matrix multiplication IP through ModelSim simulation and formal verification, achieving up to 100× speedup for ML workloads.</li>
                <li>Integrated RTL modules with applications via AXI4/DDR, achieving ~25% higher data throughput and efficient multi-kernel resource distribution with <2% resource utilization.</li>
                <li>Porting FPGA-optimized architectures to CUDA kernels for evaluation on GPU platforms.</li>
                <li>Authored technical reports and contributed to research publications, documenting experimental results for both academic and industry-facing dissemination.</li>
              </ul>
            </div>
          </div>

          <div class="timeline-item left">
            <div class="timeline-content">
              <h3>Graduate Teaching Assistant</h3>
              <p class="date">Jan 2024 – Dec 2024</p>
              <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
              <ul>
                <li>Led lab sessions for 100+ students in microprocessor architecture, demonstrating assembly programming for 8085/8086 and 8051 platforms, contributing to average lab scores of ~90%.</li>
                <li>Mentored students through 15+ signal processing experiments, integrating MATLAB for DSP and microcontroller programming with sensors, accelerometers, and Raspberry Pi 4.</li>
                <li>Prepared documentation for peripheral interfacing (8259 PIC/8255 PPI), teaching interrupt handling and I/O operations to strengthen understanding of hardware–software interaction.</li>
              </ul>
            </div>
          </div>

          <div class="timeline-item right">
            <div class="timeline-content">
              <h3>Associate Professional Software Engineer</h3>
              <p class="date">Feb 2021 – Dec 2022</p>
              <p><strong>DXC Technology (HPE), Bangalore, IN</strong></p>
              <ul>
                <li>Architected and implemented system-level firmware modules for enterprise servers, improving robustness and reducing critical failures by ~45%, maintaining 99.9% uptime.</li>
                <li>Led firmware optimization via advanced debugging and memory-structure refinement, achieving ~35% latency reduction and deploying 100+ BIOS/UEFI updates across platforms.</li>
                <li>Designed an automated validation framework using SQL and industry tools, cutting validation cycles by ~40% and post-deployment issues by ~60%.</li>
              </ul>
            </div>
          </div>

          <div class="timeline-item left">
            <div class="timeline-content">
              <h3>Hardware Design Intern</h3>
              <p class="date">Sep 2020 – Feb 2021</p>
              <p><strong>EmbedKari Systems Pvt. Ltd., Bangalore, IN</strong></p>
              <ul>
                <li>Engineered a mixed-signal embedded system using TI ARM Cortex-M4F, achieving ~25% power optimization and 95% detection accuracy.</li>
                <li>Developed and validated peripheral interfaces (GPIO, PWM, ADC/DAC, SPI, UART, I²C) with 98% reliability and &lt;5 ms latency.</li>
                <li>Implemented real-time firmware with sensor-fusion algorithms, achieving 20 ms response time for critical event detection in home automation.</li>
              </ul>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- Education -->
    <section id="education" aria-labelledby="education-title">
      <div class="container">
        <h2 class="section-title" id="education-title">Education</h2>
        <div class="timeline">
          <div class="timeline-item left">
            <div class="timeline-content">
              <h3>Master of Science in Computer Engineering</h3>
              <p class="date">Jan 2023 – Dec 2024</p>
              <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
              <p>GPA: 3.62 / 4.0</p>
              <p>
                <strong>Coursework:</strong> Computer Networks, Embedded Systems, Computer Architecture, Digital Signal
                Processing, FPGA Design, Digital Communication, Modern Data Systems, Quantum Computing, High-Performance Computing
              </p>
            </div>
          </div>

          <div class="timeline-item right">
            <div class="timeline-content">
              <h3>Bachelor of Engineering in Electronics &amp; Communication</h3>
              <p class="date">Sep 2018 – Aug 2021</p>
              <p><strong>Dayananda Sagar College of Engineering, Bangalore, IN</strong></p>
              <p>GPA: 3.2 / 4.0</p>
              <p>
                <strong>Coursework:</strong> Analog &amp; Digital Communication, Operating Systems Fundamentals, RTOS, IoT, VLSI
              </p>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- Projects -->
    <section id="projects" aria-labelledby="projects-title">
      <div class="container">
        <h2 class="section-title" id="projects-title">Featured Projects</h2>
        <div class="project-grid">
          <div class="project-card">
            <div class="project-img">
              <img src="dql.png" alt="Quantum machine learning acceleration diagram" />
              <div class="project-img-overlay">Quantum ML</div>
            </div>
            <div class="project-info">
              <h3>Accelerating Parameter Optimization for QML using FPGA</h3>
              <p>
                Implemented a high-throughput parallel gradient computation architecture on an AMD Alveo U200 FPGA, reducing
                computational resource usage by ~20% and achieving ~5× speedup in training compared to CPU-based optimization.
              </p>
              <p>
                Accelerated quantum circuit simulation by integrating FPGA with a QPU using HLS and Xilinx Vitis AI PYNQ
                framework, reducing CPU utilization by ~60% and achieving up to 100× speedup.
              </p>
              <p>
                Designed a custom AXI4-based interface between FPGA and host for efficient data transfer, maintaining FPGA
                resource utilization under 1% while achieving ~95% ML model accuracy within power and timing constraints.
              </p>
              <div class="project-tags">
                <span class="project-tag">FPGA</span>
                <span class="project-tag">Quantum Computing</span>
                <span class="project-tag">Machine Learning</span>
                <span class="project-tag">Hardware Acceleration</span>
              </div>
              <div class="project-links">
                <a href="https://github.com/RKPratibha/Thesis-" class="project-link" target="_blank" rel="noopener">
                  <span>View Project</span>
                  <i class="fas fa-external-link-alt"></i>
                </a>
              </div>
            </div>
          </div>

          <div class="project-card">
            <div class="project-img">
              <img src="rpi-camera-fmc-pynq-zu-1.jpg" alt="Pynq-Z2 and Raspberry Pi setup" />
              <div class="project-img-overlay">Financial Planner</div>
            </div>
            <div class="project-info">
              <h3>Financial Planner/Predictor with Pynq-Z2 and Raspberry Pi</h3>
              <p>
                Designed a custom state-machine architecture on Pynq-Z2 (VHDL) to optimize financial computation modules,
                achieving ~85% prediction accuracy with real-time transaction processing and sub-millisecond latency.
              </p>
              <p>
                Engineered a high-speed bidirectional interface between FPGA and Raspberry Pi using robust GPIO protocols and
                error handling, ensuring 99.9% data integrity across platforms.
              </p>
              <div class="project-tags">
                <span class="project-tag">VHDL</span>
                <span class="project-tag">Pynq-Z2</span>
                <span class="project-tag">Raspberry Pi</span>
                <span class="project-tag">State Machine</span>
              </div>
            </div>
          </div>

          <div class="project-card">
            <div class="project-img">
              <img src="Covid-19.png" alt="COVID-19 monitoring concept image" />
              <div class="project-img-overlay">COVID-19 Monitoring</div>
            </div>
            <div class="project-info">
              <h3>COVID-19 Social Distance Monitoring &amp; Contact Tracing</h3>
              <p>
                Developed an advanced health monitoring wristband with real-time alerts and social distancing features as part
                of a four-member team, including an emergency button for rapid response in critical situations.
              </p>
              <p>
                Implemented low-power wireless communication and proximity detection algorithms for contact tracing that
                preserved user privacy while effectively alerting users to potential exposure risks.
              </p>
              <div class="project-tags">
                <span class="project-tag">Embedded Systems</span>
                <span class="project-tag">IoT</span>
                <span class="project-tag">Health Monitoring</span>
                <span class="project-tag">Sensor Fusion</span>
              </div>
              <div class="project-links">
                <a href="https://github.com/RKPratibha/COVID-19-Social-Distance-Monitoring-and-Contact-Tracing"
                  class="project-link" target="_blank" rel="noopener">
                  <span>View Project</span>
                  <i class="fas fa-external-link-alt"></i>
                </a>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- Publications -->
    <section id="publications" aria-labelledby="publications-title">
      <div class="container">
        <h2 class="section-title" id="publications-title">Publications &amp; Research</h2>
        <div class="publications">
          <div class="publication-item">
            <h3>Integrating Reconfigurable Accelerators with Quantum Computing</h3>
            <p class="authors">FNU Pratibha, Parth Ganeriwala, Naveed Mahmud</p>
            <p class="venue">IEEE International Conference on Quantum Computing and Engineering (QCE25), Q-CORE 2025</p>
            <p class="abstract">
              Proposes a framework that integrates FPGAs with quantum processing units (QPUs) for hybrid quantum–classical
              (HQC) algorithms. Classical subroutines are accelerated on FPGA using a high-throughput pipeline, while quantum
              subroutines execute on QPUs. For variational quantum classification on MNIST, the FPGA pipeline achieves up to
              8× speedup over a state-of-the-art quantum software framework running on a server-grade CPU.
            </p>
          </div>

          <div class="publication-item">
            <h3>A Reconfigurable Framework for Hybrid Quantum–Classical Computing</h3>
            <p class="authors">FNU Pratibha, Naveed Mahmud</p>
            <p class="venue">Algorithms (MDPI), 2025</p>
            <p class="abstract">
              Presents a reconfigurable framework that couples FPGAs and QPUs to accelerate hybrid quantum–classical
              workloads by offloading classical subroutines to a high-throughput FPGA pipeline. Demonstrates up to 8× runtime
              improvement over a CPU baseline for a variational quantum classification algorithm.
            </p>
            <a href="https://www.mdpi.com/1999-4893/18/5/271" class="publication-link" target="_blank" rel="noopener">
              <span>View on MDPI</span>
              <i class="fas fa-external-link-alt"></i>
            </a>
          </div>

          <div class="publication-item">
            <h3>High-Level Acceleration of Quantum Simulation Frameworks on Reconfigurable Hardware</h3>
            <p class="authors">FNU Pratibha, Vinayak Jha, Ishraq Islam, Anshul Maurya, Manu Chaudhary, Alvir Nobel,
              Naveed Mahmud, Esam El-Araby</p>
            <p class="venue">Design Automation Conference (DAC), 2025</p>
            <p class="abstract">
              Explores high-level synthesis techniques for accelerating quantum simulation frameworks on reconfigurable
              hardware. Demonstrates efficient hardware mappings of quantum simulation kernels that significantly reduce
              computation time while preserving accuracy.
            </p>
          </div>

          <div class="publication-item">
            <h3>Hybrid Quantum–Classical Machine Learning for Sentiment Analysis</h3>
            <p class="authors">Abu Kaisar Mohammad Masum, Anshul Maurya, Dhruthi Sridhar Murthy, Pratibha, Naveed
              Mahmud</p>
            <p class="venue">International Conference on Machine Learning and Applications (ICMLA), 2023</p>
            <p class="abstract">
              Applies hybrid quantum–classical ML methods to sentiment analysis tasks, leveraging quantum feature spaces and
              classical optimization. Achieves competitive accuracy and improved efficiency compared to purely classical
              baselines on NLP benchmarks.
            </p>
            <a href="https://ieeexplore.ieee.org/abstract/document/10459858"
              class="publication-link" target="_blank" rel="noopener">
              <span>View on IEEE Xplore</span>
              <i class="fas fa-external-link-alt"></i>
            </a>
          </div>
        </div>
      </div>
    </section>

    <!-- Recommendations -->
    <section id="recommendations" aria-labelledby="recommendations-title">
      <div class="container">
        <h2 class="section-title" id="recommendations-title">Recommendations</h2>
        <div class="publications">
          <div class="publication-item">
            <h3>Academic Recommendation</h3>
            <p class="authors">Prof. Naveed Mahmud</p>
            <p class="venue">Florida Institute of Technology, Department of Computer Engineering</p>
            <p class="abstract">
              Professor Mahmud has provided a recommendation letter highlighting my academic performance, research
              contributions, and potential in FPGA design and quantum computing applications.
            </p>
            <a href="Professor_Recommendation_Letter.pdf" download class="publication-link">
              <span>Download Recommendation Letter</span>
              <i class="fas fa-download"></i>
            </a>
          </div>
        </div>
      </div>
    </section>

    <!-- Contact -->
    <section id="contact" aria-labelledby="contact-title">
      <div class="container">
        <h2 class="section-title" id="contact-title">Get In Touch</h2>
        <div class="about-content">
          <p>
            I am currently open to opportunities in FPGA design, hardware acceleration, and embedded systems development.
            Feel free to reach out via email, LinkedIn, or the contact form below.
          </p>

          <div class="contact-form">
            <form action="https://formspree.io/f/myzkrzqn" method="POST">
              <div class="form-group">
                <label for="name">Name</label>
                <input id="name" name="name" type="text" placeholder="Your name" required />
              </div>
              <div class="form-group">
                <label for="email">Email</label>
                <input id="email" name="_replyto" type="email" placeholder="Your email" required />
              </div>
              <div class="form-group">
                <label for="subject">Subject</label>
                <input id="subject" name="subject" type="text" placeholder="Subject" />
              </div>
              <div class="form-group">
                <label for="message">Message</label>
                <textarea id="message" name="message" placeholder="Your message" required></textarea>
              </div>
              <input type="hidden" name="_subject" value="Portfolio Contact Form Submission" />
              <button type="submit" class="btn">
                <i class="fas fa-paper-plane"></i>
                <span>Send Message</span>
              </button>
            </form>
          </div>
        </div>
      </div>
    </section>
  </main>

  <!-- Footer -->
  <footer>
    <div class="container">
      <div class="footer-content">
        <div class="social-links" aria-label="Social links">
          <a href="mailto:pratibha2023@my.fit.edu"><i class="fas fa-envelope"></i></a>
          <a href="https://www.linkedin.com/in/fnupratibha" target="_blank" rel="noopener"><i
              class="fab fa-linkedin"></i></a>
          <a href="https://github.fit.edu/pratibha2023" target="_blank" rel="noopener"><i
              class="fab fa-github"></i></a>
        </div>
        <div class="footer-nav">
          <a href="#about">About</a>
          <a href="#skills">Skills</a>
          <a href="#experience">Experience</a>
          <a href="#education">Education</a>
          <a href="#projects">Projects</a>
          <a href="#publications">Publications</a>
          <a href="#recommendations">Recommendations</a>
          <a href="#contact">Contact</a>
        </div>
        <p class="copyright">© 2024 FNU Pratibha. All rights reserved.</p>
      </div>
    </div>
  </footer>

  <!-- Dark mode toggle button -->
  <button class="dark-mode-toggle" id="darkModeToggle" aria-label="Toggle dark mode">
    <i class="fas fa-moon"></i>
  </button>

  <script>
    const darkModeToggle = document.getElementById("darkModeToggle");
    const body = document.body;

    // Init dark mode from localStorage
    if (localStorage.getItem("darkMode") === "enabled") {
      body.classList.add("dark-mode");
      darkModeToggle.innerHTML = '<i class="fas fa-sun"></i>';
    }

    darkModeToggle.addEventListener("click", () => {
      body.classList.toggle("dark-mode");

      if (body.classList.contains("dark-mode")) {
        localStorage.setItem("darkMode", "enabled");
        darkModeToggle.innerHTML = '<i class="fas fa-sun"></i>';
      } else {
        localStorage.removeItem("darkMode");
        darkModeToggle.innerHTML = '<i class="fas fa-moon"></i>';
      }
    });
  </script>
</body>

</html>
