<dec f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='525' type='void llvm::CCState::analyzeMustTailForwardedRegisters(SmallVectorImpl&lt;llvm::ForwardedRegister&gt; &amp; Forwards, ArrayRef&lt;llvm::MVT&gt; RegParmTypes, CCAssignFn * Fn)'/>
<def f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='248' ll='267' type='void llvm::CCState::analyzeMustTailForwardedRegisters(SmallVectorImpl&lt;llvm::ForwardedRegister&gt; &amp; Forwards, ArrayRef&lt;llvm::MVT&gt; RegParmTypes, CCAssignFn * Fn)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='523'>/// Compute the set of registers that need to be preserved and forwarded to
  /// any musttail calls.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3209' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3421' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
