Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:51:40 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_9_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 SharedReg52_instance/s4_reg_c_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg26_instance/Y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.226ns (6.446%)  route 3.280ns (93.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 6.639 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.171ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.639ns
    Common Clock Delay      (CCD):    1.496ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.178ns (routing 0.921ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.836ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=7221, routed)        2.178     3.129    SharedReg52_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y239       FDCE                                         r  SharedReg52_instance/s4_reg_c_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y239       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.210 r  SharedReg52_instance/s4_reg_c_rep/Q
                         net (fo=176, routed)         3.208     6.418    SharedReg26_instance/s4_reg_c_rep
    SLR Crossing[0->1]   
    SLICE_X129Y471       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     6.563 r  SharedReg26_instance/s4_reg_gate__14/O
                         net (fo=1, routed)           0.072     6.635    SharedReg26_instance/s4_reg_gate__14_n_0
    SLICE_X129Y471       FDCE                                         r  SharedReg26_instance/Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=7221, routed)        1.979     6.639    SharedReg26_instance/clk_IBUF_BUFG
    SLICE_X129Y471       FDCE                                         r  SharedReg26_instance/Y_reg[18]/C
                         clock pessimism              0.376     7.015    
                         inter-SLR compensation      -0.171     6.844    
                         clock uncertainty           -0.035     6.808    
    SLICE_X129Y471       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.833    SharedReg26_instance/Y_reg[18]
  -------------------------------------------------------------------
                         required time                          6.833    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.198    




