Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x1c7f5be9

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3693 LCs used as LUT4 only
Info:      556 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      631 LCs used as DFF only
Info: Packing carries..
Info:       23 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1243)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[8]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.r[7]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xacfa0ab4

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x85c3f40b

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4939/ 5280    93%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 4981 cells.
Info:   initial placement placed 500/4981 cells
Info:   initial placement placed 1000/4981 cells
Info:   initial placement placed 1500/4981 cells
Info:   initial placement placed 2000/4981 cells
Info:   initial placement placed 2500/4981 cells
Info:   initial placement placed 3000/4981 cells
Info:   initial placement placed 3500/4981 cells
Info:   initial placement placed 4000/4981 cells
Info:   initial placement placed 4500/4981 cells
Info:   initial placement placed 4981/4981 cells
Info: Initial placement time 2.28s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 5306, wirelen = 137498
Info:   at iteration #5: temp = 0.062500, timing cost = 5157, wirelen = 137934
Info:   at iteration #10: temp = 0.020503, timing cost = 6199, wirelen = 135299
Info:   at iteration #15: temp = 0.014239, timing cost = 4953, wirelen = 131618
Info:   at iteration #20: temp = 0.011018, timing cost = 5203, wirelen = 130812
Info:   at iteration #25: temp = 0.008974, timing cost = 5403, wirelen = 130711
Info:   at iteration #30: temp = 0.007309, timing cost = 6373, wirelen = 130733
Info:   at iteration #35: temp = 0.005656, timing cost = 5448, wirelen = 129389
Info:   at iteration #40: temp = 0.004376, timing cost = 6119, wirelen = 129198
Info:   at iteration #45: temp = 0.003386, timing cost = 5533, wirelen = 128929
Info:   at iteration #50: temp = 0.002758, timing cost = 6400, wirelen = 126614
Info:   at iteration #55: temp = 0.002247, timing cost = 6903, wirelen = 127470
Info:   at iteration #60: temp = 0.001738, timing cost = 5476, wirelen = 128159
Info:   at iteration #65: temp = 0.001345, timing cost = 5449, wirelen = 127718
Info:   at iteration #70: temp = 0.001041, timing cost = 5040, wirelen = 126136
Info:   at iteration #75: temp = 0.000805, timing cost = 5922, wirelen = 125709
Info:   at iteration #80: temp = 0.000656, timing cost = 6415, wirelen = 124704
Info:   at iteration #85: temp = 0.000508, timing cost = 5131, wirelen = 124365
Info:   at iteration #90: temp = 0.000413, timing cost = 6220, wirelen = 122913
Info:   at iteration #95: temp = 0.000337, timing cost = 5702, wirelen = 122670
Info:   at iteration #100: temp = 0.000274, timing cost = 5661, wirelen = 121288
Info:   at iteration #105: temp = 0.000223, timing cost = 6077, wirelen = 119351
Info:   at iteration #110: temp = 0.000182, timing cost = 5516, wirelen = 117826
Info:   at iteration #115: temp = 0.000156, timing cost = 5257, wirelen = 114912
Info:   at iteration #120: temp = 0.000134, timing cost = 5793, wirelen = 113171
Info:   at iteration #125: temp = 0.000121, timing cost = 6560, wirelen = 109213
Info:   at iteration #130: temp = 0.000109, timing cost = 5154, wirelen = 105661
Info:   at iteration #135: temp = 0.000093, timing cost = 5986, wirelen = 101782
Info:   at iteration #140: temp = 0.000084, timing cost = 5622, wirelen = 99761
Info:   at iteration #145: temp = 0.000080, timing cost = 5644, wirelen = 93644
Info:   at iteration #150: temp = 0.000072, timing cost = 5988, wirelen = 90310
Info:   at iteration #155: temp = 0.000069, timing cost = 5863, wirelen = 87395
Info:   at iteration #160: temp = 0.000065, timing cost = 6385, wirelen = 80577
Info:   at iteration #165: temp = 0.000062, timing cost = 5852, wirelen = 77638
Info:   at iteration #170: temp = 0.000059, timing cost = 5955, wirelen = 73370
Info:   at iteration #175: temp = 0.000056, timing cost = 5240, wirelen = 69737
Info:   at iteration #180: temp = 0.000053, timing cost = 4687, wirelen = 66979
Info:   at iteration #185: temp = 0.000050, timing cost = 5200, wirelen = 63304
Info:   at iteration #190: temp = 0.000048, timing cost = 5114, wirelen = 60458
Info: Legalising relative constraints...
Info:     moved 327 cells, 173 unplaced (after legalising chains)
Info:        average distance 1.665474
Info:        maximum distance 4.123106
Info:     moved 507 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.025214
Info:        maximum distance 22.000000
Info:   at iteration #195: temp = 0.000046, timing cost = 4325, wirelen = 57694
Info:   at iteration #200: temp = 0.000046, timing cost = 4872, wirelen = 53126
Info:   at iteration #205: temp = 0.000046, timing cost = 4941, wirelen = 49541
Info:   at iteration #210: temp = 0.000043, timing cost = 4732, wirelen = 47286
Info:   at iteration #215: temp = 0.000043, timing cost = 4543, wirelen = 45365
Info:   at iteration #220: temp = 0.000041, timing cost = 4907, wirelen = 43114
Info:   at iteration #225: temp = 0.000039, timing cost = 4957, wirelen = 40795
Info:   at iteration #230: temp = 0.000037, timing cost = 4769, wirelen = 38963
Info:   at iteration #235: temp = 0.000033, timing cost = 4083, wirelen = 37751
Info:   at iteration #240: temp = 0.000032, timing cost = 4174, wirelen = 36201
Info:   at iteration #245: temp = 0.000029, timing cost = 4132, wirelen = 34746
Info:   at iteration #250: temp = 0.000026, timing cost = 4309, wirelen = 33665
Info:   at iteration #255: temp = 0.000023, timing cost = 4137, wirelen = 32664
Info:   at iteration #260: temp = 0.000021, timing cost = 4021, wirelen = 31596
Info:   at iteration #265: temp = 0.000019, timing cost = 3848, wirelen = 30500
Info:   at iteration #270: temp = 0.000012, timing cost = 3728, wirelen = 29193
Info:   at iteration #275: temp = 0.000008, timing cost = 3652, wirelen = 28406
Info:   at iteration #280: temp = 0.000004, timing cost = 3567, wirelen = 27787
Info:   at iteration #285: temp = 0.000002, timing cost = 3544, wirelen = 27495
Info:   at iteration #290: temp = 0.000001, timing cost = 3555, wirelen = 27419
Info:   at iteration #295: temp = 0.000000, timing cost = 3556, wirelen = 27385
Info:   at iteration #300: temp = 0.000000, timing cost = 3552, wirelen = 27372
Info:   at iteration #305: temp = 0.000000, timing cost = 3552, wirelen = 27359
Info:   at iteration #310: temp = 0.000000, timing cost = 3552, wirelen = 27354
Info:   at iteration #315: temp = 0.000000, timing cost = 3553, wirelen = 27352
Info:   at iteration #320: temp = 0.000000, timing cost = 3553, wirelen = 27351
Info:   at iteration #323: temp = 0.000000, timing cost = 3558, wirelen = 27353 
Info: SA placement time 95.74s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.68 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 50.43 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 17.96 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 42.31 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 11.35 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 10257,  13754) |**********+
Info: [ 13754,  17251) |**************+
Info: [ 17251,  20748) |*******************+
Info: [ 20748,  24245) |***+
Info: [ 24245,  27742) |+
Info: [ 27742,  31239) |*+
Info: [ 31239,  34736) |*********************+
Info: [ 34736,  38233) |*************************************************+
Info: [ 38233,  41730) |************************************************************ 
Info: [ 41730,  45227) |**********************************+
Info: [ 45227,  48724) |*******+
Info: [ 48724,  52221) |******+
Info: [ 52221,  55718) |*******+
Info: [ 55718,  59215) |****************+
Info: [ 59215,  62712) |***************************+
Info: [ 62712,  66209) |************************+
Info: [ 66209,  69706) |**************************************+
Info: [ 69706,  73203) |***********************************************************+
Info: [ 73203,  76700) |**************************************************+
Info: [ 76700,  80197) |*********************************************************+
Info: Checksum: 0x2132fe53

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17550 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       23        976 |   23   976 |     16579
Info:       2000 |       48       1951 |   25   975 |     15616
Info:       3000 |      131       2868 |   83   917 |     14742
Info:       4000 |      258       3741 |  127   873 |     13920
Info:       5000 |      427       4572 |  169   831 |     13170
Info:       6000 |      664       5335 |  237   763 |     12506
Info:       7000 |      945       6054 |  281   719 |     12000
Info:       8000 |     1254       6745 |  309   691 |     11568
Info:       9000 |     1624       7375 |  370   630 |     11142
Info:      10000 |     2039       7960 |  415   585 |     10758
Info:      11000 |     2252       8747 |  213   787 |     10099
Info:      12000 |     2698       9301 |  446   554 |      9775
Info:      13000 |     2886      10113 |  188   812 |      9075
Info:      14000 |     3378      10621 |  492   508 |      8914
Info:      15000 |     3883      11116 |  505   495 |      8734
Info:      16000 |     4353      11646 |  470   530 |      8520
Info:      17000 |     4879      12120 |  526   474 |      8449
Info:      18000 |     5425      12574 |  546   454 |      8327
Info:      19000 |     5995      13004 |  570   430 |      8228
Info:      20000 |     6548      13451 |  553   447 |      8154
Info:      21000 |     7124      13875 |  576   424 |      8078
Info:      22000 |     7595      14404 |  471   529 |      8035
Info:      23000 |     8157      14842 |  562   438 |      7954
Info:      24000 |     8742      15257 |  585   415 |      7856
Info:      25000 |     9308      15691 |  566   434 |      7782
Info:      26000 |     9822      16177 |  514   486 |      7679
Info:      27000 |    10400      16599 |  578   422 |      7595
Info:      28000 |    10990      17009 |  590   410 |      7542
Info:      29000 |    11495      17504 |  505   495 |      7389
Info:      30000 |    12043      17956 |  548   452 |      7230
Info:      31000 |    12578      18421 |  535   465 |      7189
Info:      32000 |    13189      18810 |  611   389 |      7113
Info:      33000 |    13715      19284 |  526   474 |      7052
Info:      34000 |    14265      19734 |  550   450 |      6883
Info:      35000 |    14824      20175 |  559   441 |      6741
Info:      36000 |    15438      20561 |  614   386 |      6615
Info:      37000 |    15985      21014 |  547   453 |      6512
Info:      38000 |    16539      21460 |  554   446 |      6476
Info:      39000 |    17085      21914 |  546   454 |      6322
Info:      40000 |    17657      22342 |  572   428 |      6232
Info:      41000 |    18226      22773 |  569   431 |      6160
Info:      42000 |    18798      23201 |  572   428 |      6021
Info:      43000 |    19401      23598 |  603   397 |      5955
Info:      44000 |    19894      24105 |  493   507 |      5687
Info:      45000 |    20400      24599 |  506   494 |      5410
Info:      46000 |    20893      25106 |  493   507 |      5201
Info:      47000 |    21419      25580 |  526   474 |      5080
Info:      48000 |    22026      25973 |  607   393 |      5068
Info:      49000 |    22623      26376 |  597   403 |      4971
Info:      50000 |    23164      26835 |  541   459 |      4834
Info:      51000 |    23760      27239 |  596   404 |      4829
Info:      52000 |    24369      27630 |  609   391 |      4826
Info:      53000 |    24960      28039 |  591   409 |      4727
Info:      54000 |    25520      28479 |  560   440 |      4551
Info:      55000 |    25942      29057 |  422   578 |      4348
Info:      56000 |    26423      29576 |  481   519 |      4060
Info:      57000 |    26922      30077 |  499   501 |      3842
Info:      58000 |    27520      30479 |  598   402 |      3719
Info:      59000 |    28058      30941 |  538   462 |      3524
Info:      60000 |    28563      31436 |  505   495 |      3373
Info:      61000 |    29163      31836 |  600   400 |      3245
Info:      62000 |    29835      32164 |  672   328 |      3202
Info:      63000 |    30370      32629 |  535   465 |      3047
Info:      64000 |    30884      33115 |  514   486 |      2837
Info:      65000 |    31453      33546 |  569   431 |      2754
Info:      66000 |    32050      33949 |  597   403 |      2557
Info:      67000 |    32579      34420 |  529   471 |      2481
Info:      68000 |    33139      34860 |  560   440 |      2391
Info:      69000 |    33703      35296 |  564   436 |      2351
Info:      70000 |    34311      35688 |  608   392 |      2290
Info:      71000 |    34860      36139 |  549   451 |      2280
Info:      72000 |    35481      36518 |  621   379 |      2253
Info:      73000 |    36041      36958 |  560   440 |      2243
Info:      74000 |    36644      37355 |  603   397 |      2194
Info:      75000 |    37264      37735 |  620   380 |      2151
Info:      76000 |    37867      38132 |  603   397 |      2126
Info:      77000 |    38462      38537 |  595   405 |      2138
Info:      78000 |    39042      38957 |  580   420 |      2097
Info:      79000 |    39637      39362 |  595   405 |      2098
Info:      80000 |    40199      39800 |  562   438 |      2024
Info:      81000 |    40775      40224 |  576   424 |      1995
Info:      82000 |    41363      40636 |  588   412 |      1944
Info:      83000 |    41922      41077 |  559   441 |      1863
Info:      84000 |    42494      41505 |  572   428 |      1736
Info:      85000 |    43053      41946 |  559   441 |      1620
Info:      86000 |    43630      42369 |  577   423 |      1487
Info:      87000 |    44177      42822 |  547   453 |      1385
Info:      88000 |    44776      43223 |  599   401 |      1363
Info:      89000 |    45362      43637 |  586   414 |      1349
Info:      90000 |    45975      44024 |  613   387 |      1390
Info:      91000 |    46497      44502 |  522   478 |      1288
Info:      92000 |    47086      44913 |  589   411 |      1238
Info:      93000 |    47709      45290 |  623   377 |      1157
Info:      94000 |    48298      45701 |  589   411 |      1126
Info:      95000 |    48803      46196 |  505   495 |       846
Info:      96000 |    49318      46681 |  515   485 |       721
Info:      97000 |    49807      47192 |  489   511 |       488
Info:      98000 |    50323      47676 |  516   484 |       440
Info:      99000 |    50860      48139 |  537   463 |       252
Info:     100000 |    51341      48658 |  481   519 |       232
Info:     101000 |    51842      49157 |  501   499 |        64
Info:     101866 |    52346      49520 |  504   363 |         0
Info: Routing complete.
Info: Route time 62.76s
Info: Checksum: 0x49152b6b

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_8_DFFLC.O
Info:  3.6  5.0    Net cpu0.R1[0] budget -3.539000 ns (9,8) -> (5,11)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  6.2  Source cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.3  8.5    Net cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 budget -3.615000 ns (5,11) -> (4,11)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.9  9.4  Source cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 11.2    Net cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_I0 budget -3.682000 ns (4,11) -> (3,10)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_LC.I0
Info:  1.3 12.4  Source cpu0.alu0.b_not_SB_LUT4_O_3_I0_SB_LUT4_O_LC.O
Info:  2.3 14.7    Net cpu0.alu0.b_not_SB_LUT4_O_3_I0 budget -2.593000 ns (3,10) -> (2,10)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_3_I2_SB_LUT4_O_LC.I2
Info:  1.2 16.0  Source cpu0.alu0.b_not_SB_LUT4_O_3_I2_SB_LUT4_O_LC.O
Info:  1.8 17.7    Net cpu0.alu0.b_not_SB_LUT4_O_3_I2 budget -2.290000 ns (2,10) -> (2,11)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_3_LC.I2
Info:  1.2 18.9  Source cpu0.alu0.b_not_SB_LUT4_O_3_LC.O
Info:  4.0 23.0    Net cpu0.alu0.b_not[1] budget -1.260000 ns (2,11) -> (11,14)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_30_LC.I3
Info:  0.9 23.8  Source cpu0.alu0.a_SB_LUT4_O_30_LC.O
Info:  3.0 26.8    Net cpu0.alu_a[1] budget -1.757000 ns (11,14) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_19_LC.I1
Info:  0.7 27.5  Source cpu0.alu0.sub_SB_LUT4_O_19_LC.COUT
Info:  0.0 27.5    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.CIN
Info:  0.3 27.7  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 27.7    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 28.0  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.0    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 28.3  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 28.3    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.6  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.6    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.8  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 28.8    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (14,15) -> (14,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.1  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 29.7    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (14,15) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.0  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.0    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 30.2  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 30.2    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.5  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.5    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 30.8  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 30.8    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 31.1  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 31.1    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.4  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 31.4    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 31.6  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 31.6    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 31.9  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 32.5    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (14,16) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 32.7  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 32.7    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 33.0  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 33.0    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.3  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.3    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.6  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.6    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.9  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.9    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.1  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.1    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.4  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.4    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 34.7  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 35.2    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (14,17) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.5  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.5    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.8  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.8    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.1  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.1    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.4  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.4    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.6  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.6    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.9  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.9    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.2  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 37.8    Net cpu0.alu0.b_SB_LUT4_O_I3_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (14,18) -> (14,18)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 38.7  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.0 41.7    Net cpu0.alu0.cmp[10] budget -1.480000 ns (14,18) -> (16,16)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 42.9  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  1.8 44.6    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -0.161000 ns (16,16) -> (16,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.9 45.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 47.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.653000 ns (16,17) -> (17,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 48.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 50.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.775000 ns (17,18) -> (18,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 51.6  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 54.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -0.036000 ns (18,18) -> (18,14)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 55.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 57.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 0.199000 ns (18,14) -> (18,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 58.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 62.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -1.080000 ns (18,13) -> (20,12)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 63.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 65.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -1.195000 ns (20,12) -> (20,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 66.7  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 69.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 budget -0.848000 ns (20,13) -> (18,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 70.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 74.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3 budget -0.186000 ns (18,13) -> (16,5)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info:  0.8 75.4  Setup cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info: 29.4 ns logic, 46.0 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.O_0
Info:  3.7  3.8    Net cpu0.alu0.mult_al_bh[0] budget 0.000000 ns (25,23) -> (24,15)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I2
Info:  0.6  4.4  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  4.4    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[1] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.7  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[2] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.0  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.0    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[3] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.2  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.2    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[4] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.5  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.5    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[5] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.8  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.8    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[6] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.1  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.1    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[7] budget 0.000000 ns (24,15) -> (24,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.4  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2  7.6    Net cpu0.alu0.mult_al_bl_SB_CARRY_I0_CO[8] budget 1.220000 ns (24,15) -> (24,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  8.5  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 12.1    Net cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3 budget 1.970000 ns (24,16) -> (24,8)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I1_SB_LUT4_O_LC.I3
Info:  0.9 12.9  Source cpu0.alu0.mult64_SB_LUT4_O_38_I1_SB_LUT4_O_LC.O
Info:  3.1 16.0    Net cpu0.alu0.mult64_SB_LUT4_O_38_I1 budget 1.314000 ns (24,8) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_LC.I1
Info:  0.7 16.7  Source cpu0.alu0.mult64_SB_LUT4_O_38_LC.COUT
Info:  0.6 17.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[25] budget 0.560000 ns (23,10) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_LC.CIN
Info:  0.3 17.5  Source cpu0.alu0.mult64_SB_LUT4_O_37_LC.COUT
Info:  0.0 17.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[26] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_LC.CIN
Info:  0.3 17.8  Source cpu0.alu0.mult64_SB_LUT4_O_36_LC.COUT
Info:  0.0 17.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[27] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_LC.CIN
Info:  0.3 18.0  Source cpu0.alu0.mult64_SB_LUT4_O_35_LC.COUT
Info:  0.0 18.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[28] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_LC.CIN
Info:  0.3 18.3  Source cpu0.alu0.mult64_SB_LUT4_O_34_LC.COUT
Info:  0.0 18.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[29] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_LC.CIN
Info:  0.3 18.6  Source cpu0.alu0.mult64_SB_LUT4_O_33_LC.COUT
Info:  0.0 18.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[30] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_LC.CIN
Info:  0.3 18.9  Source cpu0.alu0.mult64_SB_LUT4_O_32_LC.COUT
Info:  0.0 18.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[31] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_LC.CIN
Info:  0.3 19.2  Source cpu0.alu0.mult64_SB_LUT4_O_31_LC.COUT
Info:  0.0 19.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[32] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_LC.CIN
Info:  0.3 19.4  Source cpu0.alu0.mult64_SB_LUT4_O_30_LC.COUT
Info:  0.6 20.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[33] budget 0.560000 ns (23,11) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_LC.CIN
Info:  0.3 20.3  Source cpu0.alu0.mult64_SB_LUT4_O_29_LC.COUT
Info:  0.0 20.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[34] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_LC.CIN
Info:  0.3 20.5  Source cpu0.alu0.mult64_SB_LUT4_O_28_LC.COUT
Info:  0.0 20.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[35] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_LC.CIN
Info:  0.3 20.8  Source cpu0.alu0.mult64_SB_LUT4_O_27_LC.COUT
Info:  0.0 20.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[36] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_LC.CIN
Info:  0.3 21.1  Source cpu0.alu0.mult64_SB_LUT4_O_26_LC.COUT
Info:  0.0 21.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[37] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_LC.CIN
Info:  0.3 21.4  Source cpu0.alu0.mult64_SB_LUT4_O_25_LC.COUT
Info:  0.0 21.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[38] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_LC.CIN
Info:  0.3 21.7  Source cpu0.alu0.mult64_SB_LUT4_O_24_LC.COUT
Info:  0.0 21.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[39] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_LC.CIN
Info:  0.3 21.9  Source cpu0.alu0.mult64_SB_LUT4_O_23_LC.COUT
Info:  0.0 21.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[40] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.CIN
Info:  0.3 22.2  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.6 22.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (23,12) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 23.1  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 23.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 23.3  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 23.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 23.6  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 23.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 23.9  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 23.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 24.2  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 24.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 24.4  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 24.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 24.7  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.0 24.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (23,13) -> (23,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 25.0  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.6 25.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (23,13) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 25.8  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 25.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 26.1  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 26.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 26.4  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 26.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 26.7  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 26.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 26.9  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 26.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 27.2  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 27.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 27.5  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.0 27.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (23,14) -> (23,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 27.8  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.6 28.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (23,14) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 28.6  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.0 28.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[58] budget 0.000000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.9  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.COUT
Info:  0.7 29.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[59] budget 0.660000 ns (23,15) -> (23,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_3_LC.I3
Info:  0.9 30.4  Source cpu0.alu0.mult64_SB_LUT4_O_3_LC.O
Info:  3.5 33.9    Net cpu0.alu0.mult64[59] budget 1.949000 ns (23,15) -> (18,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 35.2  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 36.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -1.307000 ns (18,16) -> (18,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 39.9    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 0.985000 ns (18,16) -> (17,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:  0.9 40.8  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  3.0 43.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O budget 0.445000 ns (17,16) -> (17,12)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:  1.3 45.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.2 49.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O budget 0.486000 ns (17,12) -> (17,2)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC.I1
Info:  1.2 50.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_LC.O
Info:  3.6 54.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I0_O budget 1.224000 ns (17,2) -> (12,4)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_4_D_SB_LUT4_O_LC.I2
Info:  1.2 55.2  Setup cpu0.r[15]_SB_DFFE_Q_4_D_SB_LUT4_O_LC.I2
Info: 22.4 ns logic, 32.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  8.1  8.1    Net RX$SB_IO_IN budget 23.370001 ns (13,0) -> (3,25)
Info:                Sink RX_SB_LUT4_I2_1_LC.I2
Info:  1.2  9.3  Source RX_SB_LUT4_I2_1_LC.O
Info:  1.8 11.0    Net RX_SB_LUT4_I2_1_O budget 6.313000 ns (3,25) -> (3,25)
Info:                Sink uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 12.3  Source uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  4.1 16.4    Net uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_I0 budget 7.025000 ns (3,25) -> (10,30)
Info:                Sink uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_LC.I0
Info:  1.2 17.6  Setup uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_LC.I0
Info: 3.7 ns logic, 14.0 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_5_DFFLC.O
Info:  3.6  5.0    Net cpu0.R0[0] budget -4.178000 ns (9,7) -> (5,9)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.3  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  8.0    Net cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -3.583000 ns (5,9) -> (4,9)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.3  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.1    Net cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I1 budget -3.307000 ns (4,9) -> (5,10)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_LC.I1
Info:  1.2 12.3  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_LC.O
Info:  2.3 14.6    Net cpu0.alu0.b_SB_LUT4_O_24_I2 budget -2.896000 ns (5,10) -> (7,10)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_LC.I2
Info:  1.2 15.8  Source cpu0.alu0.b_SB_LUT4_O_24_LC.O
Info:  3.5 19.3    Net cpu0.alu_b[2] budget -1.985000 ns (7,10) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.2  Source cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  3.0 23.2    Net cpu0.alu0.sub_SB_LUT4_O_8_I2 budget 3.133000 ns (14,14) -> (14,23)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.I2
Info:  0.6 23.8  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 24.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (14,23) -> (14,23)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 25.3  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  3.5 28.8    Net cpu0.alu0.invertshift[3] budget 3.137000 ns (14,23) -> (21,21)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 29.7  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  3.0 32.6    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 3.378000 ns (21,21) -> (23,19)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 33.9  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 36.9    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_10_SB_LUT4_O_I2 budget 4.479000 ns (23,19) -> (23,16)
Info:                Sink cpu0.alu0.mult_al_bl_SB_MAC16_O_B_10_SB_LUT4_O_LC.I1
Info:  1.2 38.2  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_B_10_SB_LUT4_O_LC.O
Info:  4.2 42.4    Net cpu0.alu0.mult_al_bl_SB_MAC16_O_B_10 budget 3.650000 ns (23,16) -> (25,5)
Info:                Sink cpu0.alu0.mult_ah_bl_SB_MAC16_O_DSP.B_5
Info:  0.1 42.5  Setup cpu0.alu0.mult_ah_bl_SB_MAC16_O_DSP.B_5
Info: 12.2 ns logic, 30.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  3.0  4.3    Net TX_SB_LUT4_O_I3 budget 38.068001 ns (11,29) -> (14,27)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  5.2  Source TX_SB_LUT4_O_LC.O
Info:  6.9 12.2    Net TX$SB_IO_OUT budget 38.001999 ns (14,27) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 9.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.27 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 55.22 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 17.65 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 42.50 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 12.16 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [  7976,  11587) |*******+
Info: [ 11587,  15198) |****************+
Info: [ 15198,  18809) |****************+
Info: [ 18809,  22420) |**+
Info: [ 22420,  26031) |+
Info: [ 26031,  29642) |*+
Info: [ 29642,  33253) |********************+
Info: [ 33253,  36864) |********************************************+
Info: [ 36864,  40475) |*******************************************************+
Info: [ 40475,  44086) |*************************+
Info: [ 44086,  47697) |***+
Info: [ 47697,  51308) |*************+
Info: [ 51308,  54919) |****+
Info: [ 54919,  58530) |************+
Info: [ 58530,  62141) |*********************+
Info: [ 62141,  65752) |*******************+
Info: [ 65752,  69363) |***************************+
Info: [ 69363,  72974) |************************************************************ 
Info: [ 72974,  76585) |*****************************************************+
Info: [ 76585,  80196) |***************************************************+
