
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf10_readInputs71'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf10_readInputs71
Automatically selected td_fused_top_tdf10_readInputs71 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf10_readInputs71

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf10_readInputs71
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:721$296 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:713$281 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:705$266 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:697$259 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:689$252 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:681$237 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:673$222 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:665$215 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:657$208 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:649$204 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:641$198 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:633$194 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:625$188 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:617$184 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:609$178 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:601$174 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:593$168 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:585$164 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:577$162 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:569$154 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:561$146 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:553$136 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:545$132 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:537$130 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:529$124 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:521$120 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:422$61 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:414$52 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:406$43 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:398$34 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:390$25 in module td_fused_top_tdf10_readInputs71.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:378$21 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:368$18 in module td_fused_top_tdf10_readInputs71.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:344$11 in module td_fused_top_tdf10_readInputs71.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:332$7 in module td_fused_top_tdf10_readInputs71.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:320$3 in module td_fused_top_tdf10_readInputs71.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:312$1 in module td_fused_top_tdf10_readInputs71.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 35 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:0$450'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:0$450'.
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:1013$449'.
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:785$353'.
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:721$296'.
     1/4: $4\ap_NS_fsm[3:0]
     2/4: $3\ap_NS_fsm[3:0]
     3/4: $2\ap_NS_fsm[3:0]
     4/4: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:713$281'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:705$266'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:697$259'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:689$252'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:681$237'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:673$222'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:665$215'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:657$208'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:649$204'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:641$198'.
     1/1: $1\ifmap_vec_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:633$194'.
     1/1: $1\ifmap_vec_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:625$188'.
     1/1: $1\ifmap_vec_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:617$184'.
     1/1: $1\ifmap_vec_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:609$178'.
     1/1: $1\ifmap_vec_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:601$174'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:593$168'.
     1/1: $1\ifmap_vec_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:585$164'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:577$162'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:569$154'.
     1/1: $1\ap_phi_mux_jj_phi_fu_269_p4[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:561$146'.
     1/1: $1\ap_phi_mux_ii_phi_fu_246_p4[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:553$136'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:545$132'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:537$130'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:529$124'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:521$120'.
     1/1: $1\ap_condition_pp0_exit_iter1_state4[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
     1/4: $0\select_ln33_25_reg_1096[15:0]
     2/4: $0\select_ln33_24_reg_1091[15:0]
     3/4: $0\select_ln33_23_reg_1086[15:0]
     4/4: $0\select_ln33_reg_1081[15:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:506$108'.
     1/1: $0\select_ln19_54_reg_1043[7:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:499$100'.
     1/2: $0\select_ln20_35_reg_1015[1:0]
     2/2: $0\select_ln19_49_reg_990[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:493$92'.
     1/1: $0\p_mid1_reg_1066[7:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
     1/5: $0\p_mid137_reg_950[7:0]
     2/5: $0\or_ln23_36_reg_945[0:0]
     3/5: $0\p_cast_reg_939[3:0]
     4/5: $0\sext_ln22_reg_933[17:0]
     5/5: $0\p_cast_i_i_reg_927[17:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
     1/4: $0\empty_reg_920[7:0]
     2/4: $0\indices_12_read_reg_915[15:0]
     3/4: $0\trunc_ln289_reg_910[3:0]
     4/4: $0\indices_01_read_reg_905[15:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
     1/6: $0\lshr_ln_reg_1027_pp0_iter1_reg[3:0]
     2/6: $0\or_ln19_reg_1003_pp0_iter1_reg[0:0]
     3/6: $0\icmp_ln19_reg_972_pp0_iter1_reg[0:0]
     4/6: $0\icmp_ln19_reg_972[0:0]
     5/6: $0\is_padding_reg_965[0:0]
     6/6: $0\empty_161_reg_960[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
     1/7: $0\select_ln20_36_reg_1058_pp0_iter2_reg[0:0]
     2/7: $0\add_ln33_reg_1048_pp0_iter3_reg[5:0]
     3/7: $0\add_ln33_reg_1048_pp0_iter2_reg[5:0]
     4/7: $0\lshr_ln_reg_1027_pp0_iter3_reg[3:0]
     5/7: $0\lshr_ln_reg_1027_pp0_iter2_reg[3:0]
     6/7: $0\icmp_ln19_reg_972_pp0_iter3_reg[0:0]
     7/7: $0\icmp_ln19_reg_972_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
     1/4: $0\sub_ln32_reg_1071[8:1]
     2/4: $0\select_ln20_36_reg_1058[0:0]
     3/4: $0\or_ln23_40_reg_1053[0:0]
     4/4: $0\add_ln33_reg_1048[5:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
     1/7: $0\lshr_ln_reg_1027[3:0]
     2/7: $0\add_ln22_9_reg_1021[17:0]
     3/7: $0\add_ln20_reg_1010[1:0]
     4/7: $0\or_ln19_reg_1003[0:0]
     5/7: $0\p_mid113_reg_997[0:0]
     6/7: $0\icmp_ln20_reg_981[0:0]
     7/7: $0\add_ln19_reg_976[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:422$61'.
     1/1: $0\kk_reg_277[6:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:414$52'.
     1/1: $0\jj_reg_265[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:406$43'.
     1/1: $0\indvar_flatten_reg_254[6:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:398$34'.
     1/1: $0\indvar_flatten47_reg_231[7:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:390$25'.
     1/1: $0\ii_reg_242[1:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:378$21'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:368$18'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:344$11'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:332$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:320$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:312$1'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_block_state1' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:785$353'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_NS_fsm' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:721$296'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_12_read' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:713$281'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_12_out_write' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:705$266'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_12_out_blk_n' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:697$259'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_12_blk_n' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:689$252'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_01_read' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:681$237'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_01_out_write' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:673$222'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_01_out_blk_n' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:665$215'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\indices_01_blk_n' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:657$208'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\in_data_ce0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:649$204'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_3_we0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:641$198'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_3_ce0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:633$194'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_2_we0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:625$188'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_2_ce0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:617$184'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_1_we0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:609$178'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:601$174'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_0_we0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:593$168'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:585$164'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_ready' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:577$162'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_phi_mux_jj_phi_fu_269_p4' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:569$154'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_phi_mux_ii_phi_fu_246_p4' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:561$146'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_idle_pp0' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:553$136'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_idle' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:545$132'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_done' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:537$130'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:529$124'.
No latch inferred for signal `\td_fused_top_tdf10_readInputs71.\ap_condition_pp0_exit_iter1_state4' from process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:521$120'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf10_readInputs71.\sub_ln32_reg_1071 [0]' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:1013$449'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln33_reg_1081' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln33_23_reg_1086' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln33_24_reg_1091' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln33_25_reg_1096' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln19_54_reg_1043' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:506$108'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln19_49_reg_990' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:499$100'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln20_35_reg_1015' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:499$100'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\p_mid1_reg_1066' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:493$92'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\p_cast_i_i_reg_927' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\sext_ln22_reg_933' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\p_cast_reg_939' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\or_ln23_36_reg_945' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\p_mid137_reg_950' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\indices_01_read_reg_905' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\trunc_ln289_reg_910' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\indices_12_read_reg_915' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\empty_reg_920' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\empty_161_reg_960' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\is_padding_reg_965' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\icmp_ln19_reg_972' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\icmp_ln19_reg_972_pp0_iter1_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\or_ln19_reg_1003_pp0_iter1_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\lshr_ln_reg_1027_pp0_iter1_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\icmp_ln19_reg_972_pp0_iter2_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\icmp_ln19_reg_972_pp0_iter3_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\lshr_ln_reg_1027_pp0_iter2_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\lshr_ln_reg_1027_pp0_iter3_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln33_reg_1048_pp0_iter2_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln33_reg_1048_pp0_iter3_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln20_36_reg_1058_pp0_iter2_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln33_reg_1048' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\or_ln23_40_reg_1053' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\select_ln20_36_reg_1058' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\sub_ln32_reg_1071 [8:1]' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln19_reg_976' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\icmp_ln20_reg_981' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\p_mid113_reg_997' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\or_ln19_reg_1003' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln20_reg_1010' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\add_ln22_9_reg_1021' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\lshr_ln_reg_1027' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\kk_reg_277' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:422$61'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\jj_reg_265' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:414$52'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\indvar_flatten_reg_254' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:406$43'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\indvar_flatten47_reg_231' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:398$34'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ii_reg_242' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:390$25'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:378$21'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:368$18'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:344$11'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:332$7'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_done_reg' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:320$3'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readInputs71.\ap_CS_fsm' using process `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:312$1'.
  created $dff cell `$procdff$763' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:0$450'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:1013$449'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:785$353'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:721$296'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:721$296'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:713$281'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:713$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:705$266'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:705$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:697$259'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:697$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:689$252'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:689$252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:681$237'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:681$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:673$222'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:673$222'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:665$215'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:665$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:657$208'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:657$208'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:649$204'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:649$204'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:641$198'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:641$198'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:633$194'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:633$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:625$188'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:625$188'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:617$184'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:617$184'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:609$178'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:609$178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:601$174'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:601$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:593$168'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:593$168'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:585$164'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:585$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:577$162'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:577$162'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:569$154'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:569$154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:561$146'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:561$146'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:553$136'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:553$136'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:545$132'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:545$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:537$130'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:537$130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:529$124'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:529$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:521$120'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:521$120'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:512$116'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:506$108'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:506$108'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:499$100'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:499$100'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:493$92'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:493$92'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:483$90'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:474$88'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:463$84'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:451$82'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:442$76'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:430$70'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:422$61'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:422$61'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:414$52'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:414$52'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:406$43'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:406$43'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:398$34'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:398$34'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:390$25'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:390$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:378$21'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:378$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:368$18'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:368$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:354$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:344$11'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:344$11'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:332$7'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:332$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:320$3'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:320$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:312$1'.
Removing empty process `td_fused_top_tdf10_readInputs71.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:312$1'.
Cleaned up 66 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readInputs71.
<suppressed ~282 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readInputs71.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readInputs71'.
<suppressed ~345 debug messages>
Removed a total of 115 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readInputs71..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$665.
    dead port 2/2 on $mux $procmux$665.
    dead port 1/2 on $mux $procmux$457.
    dead port 2/2 on $mux $procmux$459.
    dead port 2/2 on $mux $procmux$466.
    dead port 2/2 on $mux $procmux$475.
    dead port 1/2 on $mux $procmux$490.
    dead port 2/2 on $mux $procmux$490.
    dead port 1/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$493.
    dead port 1/2 on $mux $procmux$502.
    dead port 2/2 on $mux $procmux$502.
    dead port 1/2 on $mux $procmux$505.
    dead port 2/2 on $mux $procmux$505.
Removed 14 multiplexer ports.
<suppressed ~78 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readInputs71.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readInputs71'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$763 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$762 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$699_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$761 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$691_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$772 ($sdff) from module td_fused_top_tdf10_readInputs71 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$760 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$686_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$759 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$681_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$756 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$663_Y, Q = \ii_reg_242).
Adding EN signal on $procdff$755 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$658_Y, Q = \indvar_flatten47_reg_231).
Adding EN signal on $procdff$754 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$653_Y, Q = \indvar_flatten_reg_254).
Adding EN signal on $procdff$753 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$648_Y, Q = \jj_reg_265).
Adding EN signal on $procdff$751 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:929$435_Y [5:2], Q = \lshr_ln_reg_1027).
Adding EN signal on $procdff$750 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:761$348_Y, Q = \add_ln22_9_reg_1021).
Adding EN signal on $procdff$749 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:757$346_Y, Q = \add_ln20_reg_1010).
Adding EN signal on $procdff$748 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:869$388_Y, Q = \or_ln19_reg_1003).
Adding EN signal on $procdff$747 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:891$399_Y, Q = \p_mid113_reg_997).
Adding EN signal on $procdff$746 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:819$380_Y, Q = \icmp_ln20_reg_981).
Adding EN signal on $procdff$745 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:753$344_Y, Q = \add_ln19_reg_976).
Adding EN signal on $procdff$744 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:947$444_Y [8:1], Q = \sub_ln32_reg_1071 [8:1]).
Adding EN signal on $procdff$743 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:921$427_Y, Q = \select_ln20_36_reg_1058).
Adding EN signal on $procdff$742 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:877$392_Y, Q = \or_ln23_40_reg_1053).
Adding EN signal on $procdff$741 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:769$352_Y, Q = \add_ln33_reg_1048).
Adding EN signal on $procdff$733 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \lshr_ln_reg_1027, Q = \lshr_ln_reg_1027_pp0_iter1_reg).
Adding EN signal on $procdff$732 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \or_ln19_reg_1003, Q = \or_ln19_reg_1003_pp0_iter1_reg).
Adding EN signal on $procdff$731 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \icmp_ln19_reg_972, Q = \icmp_ln19_reg_972_pp0_iter1_reg).
Adding EN signal on $procdff$730 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:817$378_Y, Q = \icmp_ln19_reg_972).
Adding EN signal on $procdff$729 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:865$387_Y, Q = \is_padding_reg_965).
Adding EN signal on $procdff$728 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:811$375_Y, Q = \empty_161_reg_960).
Adding EN signal on $procdff$727 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \indices_12_dout [7:0], Q = \empty_reg_920).
Adding EN signal on $procdff$726 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \indices_12_dout, Q = \indices_12_read_reg_915).
Adding EN signal on $procdff$725 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \indices_01_dout [3:0], Q = \trunc_ln289_reg_910).
Adding EN signal on $procdff$724 ($dff) from module td_fused_top_tdf10_readInputs71 (D = \indices_01_dout, Q = \indices_01_read_reg_905).
Adding EN signal on $procdff$723 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:893$400_Y, Q = \p_mid137_reg_950).
Adding EN signal on $procdff$752 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$643_Y, Q = \kk_reg_277).
Adding SRST signal on $procdff$758 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$673_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$757 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $procmux$668_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$722 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:871$389_Y, Q = \or_ln23_36_reg_945).
Adding EN signal on $procdff$721 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:885$396_Y, Q = \p_cast_reg_939).
Adding EN signal on $procdff$720 ($dff) from module td_fused_top_tdf10_readInputs71 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:763$349_Y }, Q = \sext_ln22_reg_933).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$819 ($dffe) from module td_fused_top_tdf10_readInputs71.
Adding EN signal on $procdff$719 ($dff) from module td_fused_top_tdf10_readInputs71 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:807$372_Y }, Q = \p_cast_i_i_reg_927).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$821 ($dffe) from module td_fused_top_tdf10_readInputs71.
Adding EN signal on $procdff$718 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:895$401_Y, Q = \p_mid1_reg_1066).
Adding EN signal on $procdff$717 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:919$425_Y, Q = \select_ln20_35_reg_1015).
Adding EN signal on $procdff$716 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:905$411_Y, Q = \select_ln19_49_reg_990).
Adding EN signal on $procdff$715 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:915$421_Y, Q = \select_ln19_54_reg_1043).
Adding EN signal on $procdff$714 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:935$441_Y, Q = \select_ln33_25_reg_1096).
Adding SRST signal on $auto$ff.cc:262:slice$827 ($dffe) from module td_fused_top_tdf10_readInputs71 (D = \in_data_elem_15_fu_880_p1, Q = \select_ln33_25_reg_1096, rval = 16'0000000000000000).
Adding EN signal on $procdff$713 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:933$439_Y, Q = \select_ln33_24_reg_1091).
Adding SRST signal on $auto$ff.cc:262:slice$829 ($dffe) from module td_fused_top_tdf10_readInputs71 (D = \in_data_elem_14_fu_859_p1, Q = \select_ln33_24_reg_1091, rval = 16'0000000000000000).
Adding EN signal on $procdff$712 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:931$437_Y, Q = \select_ln33_23_reg_1086).
Adding SRST signal on $auto$ff.cc:262:slice$831 ($dffe) from module td_fused_top_tdf10_readInputs71 (D = \in_data_elem_13_fu_838_p1, Q = \select_ln33_23_reg_1086, rval = 16'0000000000000000).
Adding EN signal on $procdff$711 ($dff) from module td_fused_top_tdf10_readInputs71 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v:937$443_Y, Q = \select_ln33_reg_1081).
Adding SRST signal on $auto$ff.cc:262:slice$833 ($dffe) from module td_fused_top_tdf10_readInputs71 (D = \in_data_elem_fu_817_p1, Q = \select_ln33_reg_1081, rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $procdff$710 ($dff) from module td_fused_top_tdf10_readInputs71.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readInputs71..
Removed 60 unused cells and 670 unused wires.
<suppressed ~72 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readInputs71.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readInputs71..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readInputs71.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readInputs71'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readInputs71..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readInputs71.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readInputs71..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readInputs71.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readInputs71'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readInputs71..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readInputs71.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf10_readInputs71 ===

   Number of wires:                276
   Number of wire bits:           1522
   Number of public wires:         210
   Number of public wire bits:    1412
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     $add                          190
     $and                           19
     $dff                           23
     $dffe                         191
     $eq                            31
     $gt                            89
     $mux                          170
     $not                           16
     $or                            13
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffce                        64
     $sdffe                          1
     $sub                           14

End of script. Logfile hash: 00ba58780d, CPU: user 0.22s system 0.01s, MEM: 16.93 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 2x read_verilog (0 sec), 26% 5x opt_expr (0 sec), ...
