Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Top entity is set to top_module.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Signal option is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":25:8:25:12|Signal rdy_o is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":10:7:10:16|Synthesizing work.wb_manager.rtl.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":45:14:45:15|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.wb_manager.rtl
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":112:2:112:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|Feedback mux created for signal status_reg[7:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 0 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 1 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 2 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 3 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 4 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 5 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 6 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|Bit 7 of signal option is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 0 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 1 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 2 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 3 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 4 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 5 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 6 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 7 of input addr_i of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 0 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 1 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 2 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 3 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 4 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 5 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 6 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":73:1:73:11|Bit 7 of input option_reg of instance wb_manager0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:12|Input port bits 7 to 3 of option_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":13:2:13:8|Input usb_osc is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 26 15:42:21 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 26 15:42:21 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 26 15:42:21 2019

###########################################################]
