# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do datapath_legv8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/decoder_5to32 {D:/CompArch/decoder_5to32/decoder_5to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/decoder_5to32" D:/CompArch/decoder_5to32/decoder_5to32.v 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:10:01 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/reg_64 {D:/CompArch/reg_64/reg_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/reg_64" D:/CompArch/reg_64/reg_64.v 
# -- Compiling module reg_64
# 
# Top level modules:
# 	reg_64
# End time: 18:10:01 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/mux_32to1_64 {D:/CompArch/mux_32to1_64/mux_32to1_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/mux_32to1_64" D:/CompArch/mux_32to1_64/mux_32to1_64.v 
# -- Compiling module mux_32to1_64
# 
# Top level modules:
# 	mux_32to1_64
# End time: 18:10:01 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/shifter_64 {D:/CompArch/shifter_64/shifter_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/shifter_64" D:/CompArch/shifter_64/shifter_64.v 
# -- Compiling module shifter_64
# 
# Top level modules:
# 	shifter_64
# End time: 18:10:01 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/adder_64 {D:/CompArch/adder_64/adder_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/adder_64" D:/CompArch/adder_64/adder_64.v 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 18:10:01 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/mux_8to1_64 {D:/CompArch/mux_8to1_64/mux_8to1_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:01 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/mux_8to1_64" D:/CompArch/mux_8to1_64/mux_8to1_64.v 
# -- Compiling module mux_8to1_64
# 
# Top level modules:
# 	mux_8to1_64
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/ram_256x64 {D:/CompArch/ram_256x64/ram_256x64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/ram_256x64" D:/CompArch/ram_256x64/ram_256x64.v 
# -- Compiling module ram_256x64
# 
# Top level modules:
# 	ram_256x64
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/tsb_64 {D:/CompArch/tsb_64/tsb_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/tsb_64" D:/CompArch/tsb_64/tsb_64.v 
# -- Compiling module tsb_64
# 
# Top level modules:
# 	tsb_64
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/mux_2to1_64 {D:/CompArch/mux_2to1_64/mux_2to1_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/mux_2to1_64" D:/CompArch/mux_2to1_64/mux_2to1_64.v 
# -- Compiling module mux_2to1_64
# 
# Top level modules:
# 	mux_2to1_64
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/regfile_32x64 {D:/CompArch/regfile_32x64/regfile_32x64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/regfile_32x64" D:/CompArch/regfile_32x64/regfile_32x64.v 
# -- Compiling module regfile_32x64
# 
# Top level modules:
# 	regfile_32x64
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/alu_legv8 {D:/CompArch/alu_legv8/alu_legv8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/alu_legv8" D:/CompArch/alu_legv8/alu_legv8.v 
# -- Compiling module alu_legv8
# 
# Top level modules:
# 	alu_legv8
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/datapath_legv8 {D:/CompArch/datapath_legv8/datapath_legv8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/datapath_legv8" D:/CompArch/datapath_legv8/datapath_legv8.v 
# -- Compiling module datapath_legv8
# 
# Top level modules:
# 	datapath_legv8
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/datapath_legv8 {D:/CompArch/datapath_legv8/datapath_legv8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:02 on Mar 10,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/datapath_legv8" D:/CompArch/datapath_legv8/datapath_legv8_tb.v 
# -- Compiling module datapath_legv8_tb
# 
# Top level modules:
# 	datapath_legv8_tb
# End time: 18:10:02 on Mar 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  datapath_legv8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" datapath_legv8_tb 
# Start time: 18:10:03 on Mar 10,2020
# Loading work.datapath_legv8_tb
# Loading work.datapath_legv8
# Loading work.regfile_32x64
# Loading work.decoder_5to32
# Loading work.reg_64
# Loading work.mux_32to1_64
# Loading work.mux_2to1_64
# Loading work.tsb_64
# Loading work.alu_legv8
# Loading work.adder_64
# Loading work.shifter_64
# Loading work.mux_8to1_64
# Loading work.ram_256x64
# ** Warning: (vsim-3015) D:/CompArch/datapath_legv8/datapath_legv8.v(18): [PCDPC] - Port size (64) does not match connection size (8) for port 'out'. The port definition is at: D:/CompArch/tsb_64/tsb_64.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_legv8_tb/uut/t_ram File: D:/CompArch/tsb_64/tsb_64.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/CompArch/datapath_legv8/datapath_legv8_tb.v(82)
#    Time: 250 ns  Iteration: 0  Instance: /datapath_legv8_tb
# Break in Module datapath_legv8_tb at D:/CompArch/datapath_legv8/datapath_legv8_tb.v line 82
# End time: 18:12:10 on Mar 10,2020, Elapsed time: 0:02:07
# Errors: 0, Warnings: 1
