
library("SLC") {

  technology (cmos) ;
  delay_model : table_lookup ;
  library_features ( report_delay_calculation ) ;
  date : "Sat Aug  8 23:19:03 2020" ;
  revision : "M-2017.06" ;
  nom_process :  1.000 ;
  nom_voltage :  1.800 ;
  nom_temperature : 25.000 ;
  operating_conditions( "typ"  ) {
      process : 1.0000 ;
      voltage : 1.8000 ;
      temperature : 25.0000 ;
   } /* current design opcond */
  default_operating_conditions : "typ" ;
  voltage_unit : "1V" ;
  time_unit : "1ns" ;
  capacitive_load_unit (1.000000, pf);
  slew_derate_from_library : 1.0000 ;
  slew_lower_threshold_pct_rise : 20.0000 ;
  slew_lower_threshold_pct_fall : 20.0000 ;
  slew_upper_threshold_pct_rise : 80.0000 ;
  slew_upper_threshold_pct_fall : 80.0000 ;
  input_threshold_pct_rise : 50.0000 ;
  input_threshold_pct_fall : 50.0000 ;
  output_threshold_pct_rise : 50.0000 ;
  output_threshold_pct_fall : 50.0000 ;
  k_process_cell_rise : 0.000000;
  k_process_cell_fall : 0.000000;
  k_volt_cell_rise : 0.000000;
  k_volt_cell_fall : 0.000000;
  k_temp_cell_rise : 0.000000;
  k_temp_cell_fall : 0.000000;
  k_process_rise_transition : 0.000000;
  k_process_fall_transition : 0.000000;
  k_volt_rise_transition : 0.000000;
  k_volt_fall_transition : 0.000000;
  k_temp_rise_transition : 0.000000;
  k_temp_fall_transition : 0.000000;
  default_fanout_load : 1.0;
  default_inout_pin_cap : 1.0;
  default_input_pin_cap : 1.0;
  default_output_pin_cap : 0.0;
  current_unit : 1mA;
  pulling_resistance_unit : "1kohm";
  comment : "PrimeTime qtm Model." ;
 
  define(min_delay_flag, timing, boolean);
  define(original_pin, pin, string);



cell( SLC ) {
  dont_touch : "true" ;
  interface_timing : true;
  timing_model_type : "qtm";

pin("IN") {
	direction : input ;
	capacitance : 0.016250 ;
} /* end of pin IN */

pin("INB") {
	direction : input ;
	capacitance : 0.016250 ;
} /* end of pin INB */

pin("VOUT") {
	direction : output ;
	capacitance : 0.0 ;
} /* end of pin VOUT */

pin("VPWR") {
	direction : inout ;
	capacitance : 0.016250 ;
} /* end of pin VPWR */

pin("VGND") {
	direction : inout ;
	capacitance : 0.016250 ;
} /* end of pin VGND */

pin("VNB") {
	direction : inout ;
	capacitance : 0.016250 ;
} /* end of pin VNB */

pin("VPB") {
	direction : inout ;
	capacitance : 0.016250 ;
} /* end of pin VPB */

} /* end of cell */

} /* end of library */

