<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/mvme5500/include/bsp/if_wmreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_2a0f05903cc85e9c2fa0b0f20cc6af03.html">mvme5500</a></li><li class="navelem"><a class="el" href="dir_b78f59fe035281003a3dd7ff81c86245.html">include</a></li><li class="navelem"><a class="el" href="dir_d95c3e333a2bea53b7b2a784c7c3e579.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">if_wmreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*  $NetBSD: if_wmreg.h,v 1.22 2007/04/29 20:35:21 bouyer Exp $ */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2001 Wasabi Systems, Inc.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Some are added by Shuchen Kate Feng &lt;feng1@bnl.gov&gt;,</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *            NSLS, Brookhaven National Laboratory. All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *            under the Deaprtment of Energy contract DE-AC02-98CH10886</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  This product includes software developed for the NetBSD Project by</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  Wasabi Systems, Inc.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    or promote products derived from this software without specific prior</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Register description for the Intel i82542 (``Wiseman&#39;&#39;),</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * i82543 (``Livengood&#39;&#39;), and i82544 (``Cordova&#39;&#39;) Gigabit</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Ethernet chips.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * The wiseman supports 64-bit PCI addressing.  This structure</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * describes the address in descriptors.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structwiseman__addr.html">   51</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structwiseman__addr.html">wiseman_addr</a> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    uint32_t    wa_low;     <span class="comment">/* low-order 32 bits */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    uint32_t    wa_high;    <span class="comment">/* high-order 32 bits */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;} <a class="code" href="group__RTEMSRecord.html#gad09246453a4dabd919c7541484046a87">__attribute__</a>((__packed__)) wiseman_addr_t;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * The Wiseman receive descriptor.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * The receive descriptor ring must be aligned to a 4K boundary,</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * and there must be an even multiple of 8 descriptors in the ring.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structwiseman__rxdesc.html">   62</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structwiseman__rxdesc.html">wiseman_rxdesc</a> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    wiseman_addr_t  wrx_addr;   <span class="comment">/* buffer address */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint16_t    wrx_len;    <span class="comment">/* buffer length */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint16_t    wrx_cksum;  <span class="comment">/* checksum (starting at PCSS) */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    uint8_t     wrx_status; <span class="comment">/* Rx status */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    uint8_t     wrx_errors; <span class="comment">/* Rx errors */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    uint16_t    wrx_special;    <span class="comment">/* special field (VLAN, etc.) */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <a class="code" href="group__RTEMSRecord.html#gad09246453a4dabd919c7541484046a87">__attribute__</a>((__packed__)) wiseman_rxdesc_t;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* wrx_status bits */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define WRX_ST_DD   (1U &lt;&lt; 0)   </span><span class="comment">/* descriptor done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define WRX_ST_EOP  (1U &lt;&lt; 1)   </span><span class="comment">/* end of packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define WRX_ST_IXSM (1U &lt;&lt; 2)   </span><span class="comment">/* ignore checksum indication */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define WRX_ST_VP   (1U &lt;&lt; 3)   </span><span class="comment">/* VLAN packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define WRX_ST_BPDU (1U &lt;&lt; 4)   </span><span class="comment">/* ??? */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define WRX_ST_TCPCS    (1U &lt;&lt; 5)   </span><span class="comment">/* TCP checksum performed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define WRX_ST_IPCS (1U &lt;&lt; 6)   </span><span class="comment">/* IP checksum performed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define WRX_ST_PIF  (1U &lt;&lt; 7)   </span><span class="comment">/* passed in-exact filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* wrx_error bits */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define WRX_ER_CE   (1U &lt;&lt; 0)   </span><span class="comment">/* CRC error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define WRX_ER_SE   (1U &lt;&lt; 1)   </span><span class="comment">/* symbol error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define WRX_ER_SEQ  (1U &lt;&lt; 2)   </span><span class="comment">/* sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define WRX_ER_ICE  (1U &lt;&lt; 3)   </span><span class="comment">/* ??? */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define WRX_ER_CXE  (1U &lt;&lt; 4)   </span><span class="comment">/* carrier extension error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define WRX_ER_TCPE (1U &lt;&lt; 5)   </span><span class="comment">/* TCP checksum error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define WRX_ER_IPE  (1U &lt;&lt; 6)   </span><span class="comment">/* IP checksum error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define WRX_ER_RXE  (1U &lt;&lt; 7)   </span><span class="comment">/* Rx data error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* wrx_special field for VLAN packets */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define WRX_VLAN_ID(x)  ((x) &amp; 0x0fff)  </span><span class="comment">/* VLAN identifier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define WRX_VLAN_CFI    (1U &lt;&lt; 12)  </span><span class="comment">/* Canonical Form Indicator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define WRX_VLAN_PRI(x) (((x) &gt;&gt; 13) &amp; 7)</span><span class="comment">/* VLAN priority field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * The Wiseman transmit descriptor.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * The transmit descriptor ring must be aligned to a 4K boundary,</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * and there must be an even multiple of 8 descriptors in the ring.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structwiseman__tx__fields.html">  104</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structwiseman__tx__fields.html">wiseman_tx_fields</a> {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    uint8_t wtxu_status;        <span class="comment">/* Tx status */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    uint8_t wtxu_options;       <span class="comment">/* options */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    uint16_t wtxu_vlan;     <span class="comment">/* VLAN info */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;} <a class="code" href="group__RTEMSRecord.html#gad09246453a4dabd919c7541484046a87">__attribute__</a>((__packed__)) wiseman_txfields_t;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structwiseman__txdesc.html">  109</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structwiseman__txdesc.html">wiseman_txdesc</a> {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    wiseman_addr_t  wtx_addr;   <span class="comment">/* buffer address */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    uint32_t    wtx_cmdlen; <span class="comment">/* command and length */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    wiseman_txfields_t wtx_fields;  <span class="comment">/* fields; see below */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="group__RTEMSRecord.html#gad09246453a4dabd919c7541484046a87">__attribute__</a>((__packed__)) wiseman_txdesc_t;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Commands for wtx_cmdlen */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define WTX_CMD_EOP (1U &lt;&lt; 24)  </span><span class="comment">/* end of packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define WTX_CMD_IFCS    (1U &lt;&lt; 25)  </span><span class="comment">/* insert FCS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define WTX_CMD_RS  (1U &lt;&lt; 27)  </span><span class="comment">/* report status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define WTX_CMD_RPS (1U &lt;&lt; 28)  </span><span class="comment">/* report packet sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define WTX_CMD_DEXT    (1U &lt;&lt; 29)  </span><span class="comment">/* descriptor extension */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define WTX_CMD_VLE (1U &lt;&lt; 30)  </span><span class="comment">/* VLAN enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define WTX_CMD_IDE (1U &lt;&lt; 31)  </span><span class="comment">/* interrupt delay enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Descriptor types (if DEXT is set) */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define WTX_DTYP_C  (0U &lt;&lt; 20)  </span><span class="comment">/* context */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define WTX_DTYP_D  (1U &lt;&lt; 20)  </span><span class="comment">/* data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* wtx_fields status bits */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define WTX_ST_DD   (1U &lt;&lt; 0)   </span><span class="comment">/* descriptor done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define WTX_ST_EC   (1U &lt;&lt; 1)   </span><span class="comment">/* excessive collisions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define WTX_ST_LC   (1U &lt;&lt; 2)   </span><span class="comment">/* late collision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define WTX_ST_TU   (1U &lt;&lt; 3)   </span><span class="comment">/* transmit underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* wtx_fields option bits for IP/TCP/UDP checksum offload */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define WTX_IXSM    (1U &lt;&lt; 0)   </span><span class="comment">/* IP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define WTX_TXSM    (1U &lt;&lt; 1)   </span><span class="comment">/* TCP/UDP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Maximum payload per Tx descriptor */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define WTX_MAX_LEN 4096</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * The Livengood TCP/IP context descriptor.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structlivengood__tcpip__ctxdesc.html">  144</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structlivengood__tcpip__ctxdesc.html">livengood_tcpip_ctxdesc</a> {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint32_t    tcpip_ipcs; <span class="comment">/* IP checksum context */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    uint32_t    tcpip_tucs; <span class="comment">/* TCP/UDP checksum context */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    uint32_t    tcpip_cmdlen;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    uint32_t    tcpip_seg;  <span class="comment">/* TCP segmentation context */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;};</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* commands for context descriptors */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define WTX_TCPIP_CMD_TCP   (1U &lt;&lt; 24)  </span><span class="comment">/* 1 = TCP, 0 = UDP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define WTX_TCPIP_CMD_IP    (1U &lt;&lt; 25)  </span><span class="comment">/* 1 = IPv4, 0 = IPv6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define WTX_TCPIP_CMD_TSE   (1U &lt;&lt; 26)  </span><span class="comment">/* segmentation context valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define WTX_TCPIP_IPCSS(x)  ((x) &lt;&lt; 0)  </span><span class="comment">/* checksum start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define WTX_TCPIP_IPCSO(x)  ((x) &lt;&lt; 8)  </span><span class="comment">/* checksum value offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define WTX_TCPIP_IPCSE(x)  ((x) &lt;&lt; 16) </span><span class="comment">/* checksum end */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define WTX_TCPIP_TUCSS(x)  ((x) &lt;&lt; 0)  </span><span class="comment">/* checksum start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define WTX_TCPIP_TUCSO(x)  ((x) &lt;&lt; 8)  </span><span class="comment">/* checksum value offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define WTX_TCPIP_TUCSE(x)  ((x) &lt;&lt; 16) </span><span class="comment">/* checksum end */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define WTX_TCPIP_SEG_STATUS(x) ((x) &lt;&lt; 0)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define WTX_TCPIP_SEG_HDRLEN(x) ((x) &lt;&lt; 8)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define WTX_TCPIP_SEG_MSS(x)    ((x) &lt;&lt; 16)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * PCI config registers used by the Wiseman.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define WM_PCI_MMBA PCI_MAPREG_START</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* registers for FLASH access on ICH8 */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define WM_ICH8_FLASH   0x0014</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * Wiseman Control/Status Registers.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define WMREG_CTRL  0x0000  </span><span class="comment">/* Device Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define CTRL_FD     (1U &lt;&lt; 0)   </span><span class="comment">/* full duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define CTRL_BEM    (1U &lt;&lt; 1)   </span><span class="comment">/* big-endian mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define CTRL_PRIOR  (1U &lt;&lt; 2)   </span><span class="comment">/* 0 = receive, 1 = fair */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define CTRL_LRST   (1U &lt;&lt; 3)   </span><span class="comment">/* link reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define CTRL_ASDE   (1U &lt;&lt; 5)   </span><span class="comment">/* auto speed detect enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define CTRL_SLU    (1U &lt;&lt; 6)   </span><span class="comment">/* set link up */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define CTRL_ILOS   (1U &lt;&lt; 7)   </span><span class="comment">/* invert loss of signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define CTRL_SPEED(x)   ((x) &lt;&lt; 8)  </span><span class="comment">/* speed (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define CTRL_SPEED_10   CTRL_SPEED(0)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define CTRL_SPEED_100  CTRL_SPEED(1)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define CTRL_SPEED_1000 CTRL_SPEED(2)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define CTRL_SPEED_MASK CTRL_SPEED(3)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define CTRL_FRCSPD (1U &lt;&lt; 11)  </span><span class="comment">/* force speed (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define CTRL_FRCFDX (1U &lt;&lt; 12)  </span><span class="comment">/* force full-duplex (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define CTRL_D_UD_EN    (1U &lt;&lt; 13)  </span><span class="comment">/* Dock/Undock enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define CTRL_D_UD_POL   (1U &lt;&lt; 14)  </span><span class="comment">/* Defined polarity of Dock/Undock indication in SDP[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define CTRL_F_PHY_R    (1U &lt;&lt; 15)  </span><span class="comment">/* Reset both PHY ports, through PHYRST_N pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_EN (1U &lt;&lt; 16) </span><span class="comment">/* enable link status from external LINK_0 and LINK_1 pins */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define CTRL_SWDPINS_SHIFT  18</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define CTRL_SWDPINS_MASK   0x0f</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define CTRL_SWDPIN(x)      (1U &lt;&lt; (CTRL_SWDPINS_SHIFT + (x)))</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CTRL_SWDPIO_SHIFT   22</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define CTRL_SWDPIO_MASK    0x0f</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define CTRL_SWDPIO(x)      (1U &lt;&lt; (CTRL_SWDPIO_SHIFT + (x)))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define CTRL_RST    (1U &lt;&lt; 26)  </span><span class="comment">/* device reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define CTRL_RFCE   (1U &lt;&lt; 27)  </span><span class="comment">/* Rx flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define CTRL_TFCE   (1U &lt;&lt; 28)  </span><span class="comment">/* Tx flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define CTRL_VME    (1U &lt;&lt; 30)  </span><span class="comment">/* VLAN Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define CTRL_PHY_RESET  (1U &lt;&lt; 31)  </span><span class="comment">/* PHY reset (Cordova) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define WMREG_CTRL_SHADOW 0x0004    </span><span class="comment">/* Device Control Register (shadow) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define WMREG_STATUS    0x0008  </span><span class="comment">/* Device Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define STATUS_FD   (1U &lt;&lt; 0)   </span><span class="comment">/* full duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define STATUS_LU   (1U &lt;&lt; 1)   </span><span class="comment">/* link up */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define STATUS_TCKOK    (1U &lt;&lt; 2)   </span><span class="comment">/* Tx clock running */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define STATUS_RBCOK    (1U &lt;&lt; 3)   </span><span class="comment">/* Rx clock running */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define STATUS_FUNCID_SHIFT 2       </span><span class="comment">/* 82546 function ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define STATUS_FUNCID_MASK  3       </span><span class="comment">/* ... */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define STATUS_TXOFF    (1U &lt;&lt; 4)   </span><span class="comment">/* Tx paused */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define STATUS_TBIMODE  (1U &lt;&lt; 5)   </span><span class="comment">/* fiber mode (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define STATUS_SPEED(x) ((x) &lt;&lt; 6)  </span><span class="comment">/* speed indication */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define STATUS_SPEED_10   STATUS_SPEED(0)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define STATUS_SPEED_100  STATUS_SPEED(1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define STATUS_SPEED_1000 STATUS_SPEED(2)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define STATUS_ASDV(x)  ((x) &lt;&lt; 8)  </span><span class="comment">/* auto speed det. val. (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define STATUS_MTXCKOK  (1U &lt;&lt; 10)  </span><span class="comment">/* MTXD clock running */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define STATUS_PCI66    (1U &lt;&lt; 11)  </span><span class="comment">/* 66MHz bus (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define STATUS_BUS64    (1U &lt;&lt; 12)  </span><span class="comment">/* 64-bit bus (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define STATUS_PCIX_MODE (1U &lt;&lt; 13) </span><span class="comment">/* PCIX mode (Cordova) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define STATUS_PCIXSPD(x) ((x) &lt;&lt; 14)   </span><span class="comment">/* PCIX speed indication (Cordova) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define STATUS_PCIXSPD_50_66   STATUS_PCIXSPD(0)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define STATUS_PCIXSPD_66_100  STATUS_PCIXSPD(1)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define STATUS_PCIXSPD_100_133 STATUS_PCIXSPD(2)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define STATUS_PCIXSPD_MASK    STATUS_PCIXSPD(3)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define WMREG_EECD  0x0010  </span><span class="comment">/* EEPROM Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define EECD_SK     (1U &lt;&lt; 0)   </span><span class="comment">/* clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define EECD_CS     (1U &lt;&lt; 1)   </span><span class="comment">/* chip select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define EECD_DI     (1U &lt;&lt; 2)   </span><span class="comment">/* data in */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define EECD_DO     (1U &lt;&lt; 3)   </span><span class="comment">/* data out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define EECD_FWE(x) ((x) &lt;&lt; 4)  </span><span class="comment">/* flash write enable control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define EECD_FWE_DISABLED EECD_FWE(1)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define EECD_FWE_ENABLED  EECD_FWE(2)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define EECD_EE_REQ (1U &lt;&lt; 6)   </span><span class="comment">/* (shared) EEPROM request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define EECD_EE_GNT (1U &lt;&lt; 7)   </span><span class="comment">/* (shared) EEPROM grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define EECD_EE_PRES    (1U &lt;&lt; 8)   </span><span class="comment">/* EEPROM present */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define EECD_EE_SIZE    (1U &lt;&lt; 9)   </span><span class="comment">/* EEPROM size</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">                       (0 = 64 word, 1 = 256 word) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define EECD_EE_AUTORD  (1U &lt;&lt; 9)   </span><span class="comment">/* auto read done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define EECD_EE_ABITS   (1U &lt;&lt; 10)  </span><span class="comment">/* EEPROM address bits</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">                       (based on type) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define EECD_EE_TYPE    (1U &lt;&lt; 13)  </span><span class="comment">/* EEPROM type</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">                       (0 = Microwire, 1 = SPI) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define EECD_SEC1VAL    (1U &lt;&lt; 22)  </span><span class="comment">/* Sector One Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define UWIRE_OPC_ERASE 0x04        </span><span class="comment">/* MicroWire &quot;erase&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define UWIRE_OPC_WRITE 0x05        </span><span class="comment">/* MicroWire &quot;write&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define UWIRE_OPC_READ  0x06        </span><span class="comment">/* MicroWire &quot;read&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SPI_OPC_WRITE   0x02        </span><span class="comment">/* SPI &quot;write&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SPI_OPC_READ    0x03        </span><span class="comment">/* SPI &quot;read&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SPI_OPC_A8  0x08        </span><span class="comment">/* opcode bit 3 == address bit 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SPI_OPC_WREN    0x06        </span><span class="comment">/* SPI &quot;set write enable&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SPI_OPC_WRDI    0x04        </span><span class="comment">/* SPI &quot;clear write enable&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SPI_OPC_RDSR    0x05        </span><span class="comment">/* SPI &quot;read status&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SPI_OPC_WRSR    0x01        </span><span class="comment">/* SPI &quot;write status&quot; opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SPI_MAX_RETRIES 5000        </span><span class="comment">/* max wait of 5ms for RDY signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SPI_SR_RDY  0x01</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SPI_SR_WEN  0x02</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SPI_SR_BP0  0x04</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SPI_SR_BP1  0x08</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SPI_SR_WPEN 0x80</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define EEPROM_OFF_MACADDR  0x00    </span><span class="comment">/* MAC address offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define EEPROM_OFF_CFG1     0x0a    </span><span class="comment">/* config word 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define EEPROM_OFF_CFG2     0x0f    </span><span class="comment">/* config word 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define EEPROM_OFF_SWDPIN   0x20    </span><span class="comment">/* SWD Pins (Cordova) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_LVDID   (1U &lt;&lt; 0)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_LSSID   (1U &lt;&lt; 1)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_PME_CLOCK   (1U &lt;&lt; 2)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_PM      (1U &lt;&lt; 3)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_ILOS    (1U &lt;&lt; 4)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_SWDPIO_SHIFT 5</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_SWDPIO_MASK (0xf &lt;&lt; EEPROM_CFG1_SWDPIO_SHIFT)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_IPS1    (1U &lt;&lt; 8)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_LRST    (1U &lt;&lt; 9)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_FD      (1U &lt;&lt; 10)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_FRCSPD  (1U &lt;&lt; 11)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_IPS0    (1U &lt;&lt; 12)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define EEPROM_CFG1_64_32_BAR   (1U &lt;&lt; 13)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_CSR_RD_SPLIT (1U &lt;&lt; 1)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_APM_EN  (1U &lt;&lt; 2)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_64_BIT  (1U &lt;&lt; 3)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_MAX_READ    (1U &lt;&lt; 4)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_DMCR_MAP    (1U &lt;&lt; 5)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_133_CAP (1U &lt;&lt; 6)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_MSI_DIS (1U &lt;&lt; 7)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_FLASH_DIS   (1U &lt;&lt; 8)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_FLASH_SIZE(x) (((x) &amp; 3) &gt;&gt; 9)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_ANE     (1U &lt;&lt; 11)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_PAUSE(x)    (((x) &amp; 3) &gt;&gt; 12)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_ASDE    (1U &lt;&lt; 14)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_APM_PME (1U &lt;&lt; 15)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_SWDPIO_SHIFT 4</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define EEPROM_CFG2_SWDPIO_MASK (0xf &lt;&lt; EEPROM_CFG2_SWDPIO_SHIFT)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define EEPROM_SWDPIN_MASK  0xdf</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define EEPROM_SWDPIN_SWDPIN_SHIFT 0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define EEPROM_SWDPIN_SWDPIO_SHIFT 8</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define WMREG_EERD  0x0014  </span><span class="comment">/* EEPROM read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define EERD_DONE   0x02    </span><span class="comment">/* done bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define EERD_START  0x01    </span><span class="comment">/* First bit for telling part to start operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define EERD_ADDR_SHIFT 2   </span><span class="comment">/* Shift to the address bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define EERD_DATA_SHIFT 16  </span><span class="comment">/* Offset to data in EEPROM read/write registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define WMREG_CTRL_EXT  0x0018  </span><span class="comment">/* Extended Device Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CTRL_EXT_GPI_EN(x)  (1U &lt;&lt; (x)) </span><span class="comment">/* gpin interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPINS_SHIFT  4</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPINS_MASK   0x0d</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPIN(x)  (1U &lt;&lt; (CTRL_EXT_SWDPINS_SHIFT + (x) - 4))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPIO_SHIFT   8</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPIO_MASK    0x0d</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define CTRL_EXT_SWDPIO(x)  (1U &lt;&lt; (CTRL_EXT_SWDPIO_SHIFT + (x) - 4))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define CTRL_EXT_ASDCHK     (1U &lt;&lt; 12) </span><span class="comment">/* ASD check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define CTRL_EXT_EE_RST     (1U &lt;&lt; 13) </span><span class="comment">/* EEPROM reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define CTRL_EXT_IPS        (1U &lt;&lt; 14) </span><span class="comment">/* invert power state bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define CTRL_EXT_SPD_BYPS   (1U &lt;&lt; 15) </span><span class="comment">/* speed select bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define CTRL_EXT_IPS1       (1U &lt;&lt; 16) </span><span class="comment">/* invert power state bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define CTRL_EXT_RO_DIS     (1U &lt;&lt; 17) </span><span class="comment">/* relaxed ordering disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_MODE_MASK 0x00C00000</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_MODE_GMII 0x00000000</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_MODE_TBI  0x00C00000</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_MODE_KMRN 0x00000000</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define CTRL_EXT_LINK_MODE_SERDES 0x00C00000</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define WMREG_MDIC  0x0020  </span><span class="comment">/* MDI Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define MDIC_DATA(x)    ((x) &amp; 0xffff)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define MDIC_REGADD(x)  ((x) &lt;&lt; 16)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define MDIC_PHYADD(x)  ((x) &lt;&lt; 21)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define MDIC_OP_WRITE   (1U &lt;&lt; 26)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define MDIC_OP_READ    (2U &lt;&lt; 26)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define MDIC_READY  (1U &lt;&lt; 28)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define MDIC_I      (1U &lt;&lt; 29)  </span><span class="comment">/* interrupt on MDI complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define MDIC_E      (1U &lt;&lt; 30)  </span><span class="comment">/* MDI error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define WMREG_FCAL  0x0028  </span><span class="comment">/* Flow Control Address Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define FCAL_CONST  0x00c28001  </span><span class="comment">/* Flow Control MAC addr low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define WMREG_FCAH  0x002c  </span><span class="comment">/* Flow Control Address High */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define FCAH_CONST  0x00000100  </span><span class="comment">/* Flow Control MAC addr high */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define WMREG_FCT   0x0030  </span><span class="comment">/* Flow Control Type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define WMREG_VET   0x0038  </span><span class="comment">/* VLAN Ethertype */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define WMREG_RAL_BASE  0x0040  </span><span class="comment">/* Receive Address List */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define WMREG_CORDOVA_RAL_BASE 0x5400</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define WMREG_RAL_LO(b, x) ((b) + ((x) &lt;&lt; 3))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define WMREG_RAL_HI(b, x) (WMREG_RAL_LO(b, x) + 4)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">     * Receive Address List: The LO part is the low-order 32-bits</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">     * of the MAC address.  The HI part is the high-order 16-bits</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">     * along with a few control bits.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RAL_AS(x)   ((x) &lt;&lt; 16) </span><span class="comment">/* address select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RAL_AS_DEST RAL_AS(0)   </span><span class="comment">/* (cordova?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RAL_AS_SOURCE   RAL_AS(1)   </span><span class="comment">/* (cordova?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RAL_RDR1    (1U &lt;&lt; 30)  </span><span class="comment">/* put packet in alt. rx ring */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RAL_AV      (1U &lt;&lt; 31)  </span><span class="comment">/* entry is valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define WM_RAL_TABSIZE  16</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define WM_ICH8_RAL_TABSIZE 7</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define WMREG_ICR   0x00c0  </span><span class="comment">/* Interrupt Cause Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ICR_TXDW    (1U &lt;&lt; 0)   </span><span class="comment">/* Tx desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ICR_TXQE    (1U &lt;&lt; 1)   </span><span class="comment">/* Tx queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define ICR_LSC     (1U &lt;&lt; 2)   </span><span class="comment">/* link status change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ICR_RXSEQ   (1U &lt;&lt; 3)   </span><span class="comment">/* receive sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ICR_RXDMT0  (1U &lt;&lt; 4)   </span><span class="comment">/* Rx ring 0 nearly empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ICR_RXO     (1U &lt;&lt; 6)   </span><span class="comment">/* Rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ICR_RXT0    (1U &lt;&lt; 7)   </span><span class="comment">/* Rx ring 0 timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define ICR_MDAC    (1U &lt;&lt; 9)   </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ICR_RXCFG   (1U &lt;&lt; 10)  </span><span class="comment">/* Receiving /C/ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define ICR_GPI(x)  (1U &lt;&lt; (x)) </span><span class="comment">/* general purpose interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define ICR_INT     (1U &lt;&lt; 31)  </span><span class="comment">/* device generated an interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define WMREG_ITR   0x00c4  </span><span class="comment">/* Interrupt Throttling Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define ITR_IVAL_MASK   0xffff      </span><span class="comment">/* Interval mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define ITR_IVAL_SHIFT  0       </span><span class="comment">/* Interval shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define WMREG_ICS   0x00c8  </span><span class="comment">/* Interrupt Cause Set Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">/* See ICR bits. */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define WMREG_IMS   0x00d0  </span><span class="comment">/* Interrupt Mask Set Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">/* See ICR bits. */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define WMREG_IMC   0x00d8  </span><span class="comment">/* Interrupt Mask Clear Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">/* See ICR bits. */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define WMREG_RCTL  0x0100  </span><span class="comment">/* Receive Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define RCTL_EN     (1U &lt;&lt; 1)   </span><span class="comment">/* receiver enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define RCTL_SBP    (1U &lt;&lt; 2)   </span><span class="comment">/* store bad packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define RCTL_UPE    (1U &lt;&lt; 3)   </span><span class="comment">/* unicast promisc. enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define RCTL_MPE    (1U &lt;&lt; 4)   </span><span class="comment">/* multicast promisc. enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define RCTL_LPE    (1U &lt;&lt; 5)   </span><span class="comment">/* large packet enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define RCTL_LBM(x) ((x) &lt;&lt; 6)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define RCTL_LBM_NONE   RCTL_LBM(0)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define RCTL_LBM_PHY    RCTL_LBM(3)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define RCTL_RDMTS(x)   ((x) &lt;&lt; 8)  </span><span class="comment">/* receive desc. min thresh size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define RCTL_RDMTS_1_2  RCTL_RDMTS(0)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define RCTL_RDMTS_1_4  RCTL_RDMTS(1)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define RCTL_RDMTS_1_8  RCTL_RDMTS(2)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define RCTL_RDMTS_MASK RCTL_RDMTS(3)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define RCTL_MO(x)  ((x) &lt;&lt; 12) </span><span class="comment">/* multicast offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define RCTL_BAM    (1U &lt;&lt; 15)  </span><span class="comment">/* broadcast accept mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define RCTL_2k     (0 &lt;&lt; 16)   </span><span class="comment">/* 2k Rx buffers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define RCTL_1k     (1 &lt;&lt; 16)   </span><span class="comment">/* 1k Rx buffers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define RCTL_512    (2 &lt;&lt; 16)   </span><span class="comment">/* 512 byte Rx buffers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define RCTL_256    (3 &lt;&lt; 16)   </span><span class="comment">/* 256 byte Rx buffers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define RCTL_BSEX_16k   (1 &lt;&lt; 16)   </span><span class="comment">/* 16k Rx buffers (BSEX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define RCTL_BSEX_8k    (2 &lt;&lt; 16)   </span><span class="comment">/* 8k Rx buffers (BSEX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define RCTL_BSEX_4k    (3 &lt;&lt; 16)   </span><span class="comment">/* 4k Rx buffers (BSEX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define RCTL_DPF    (1U &lt;&lt; 22)  </span><span class="comment">/* discard pause frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define RCTL_PMCF   (1U &lt;&lt; 23)  </span><span class="comment">/* pass MAC control frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define RCTL_BSEX   (1U &lt;&lt; 25)  </span><span class="comment">/* buffer size extension (Livengood) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define RCTL_SECRC  (1U &lt;&lt; 26)  </span><span class="comment">/* strip Ethernet CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDTR0 0x0108  </span><span class="comment">/* Receive Delay Timer (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define WMREG_RDTR  0x2820</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define RDTR_FPD    (1U &lt;&lt; 31)  </span><span class="comment">/* flush partial descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define WMREG_RADV  0x282c  </span><span class="comment">/* Receive Interrupt Absolute Delay Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDBAL0 0x0110 </span><span class="comment">/* Receive Descriptor Base Low (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define WMREG_RDBAL 0x2800</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDBAH0 0x0114 </span><span class="comment">/* Receive Descriptor Base High (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define WMREG_RDBAH 0x2804</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDLEN0 0x0118 </span><span class="comment">/* Receive Descriptor Length (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define WMREG_RDLEN 0x2808</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDH0  0x0120  </span><span class="comment">/* Receive Descriptor Head (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define WMREG_RDH   0x2810</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDT0  0x0128  </span><span class="comment">/* Receive Descriptor Tail (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define WMREG_RDT   0x2818</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define WMREG_RXDCTL    0x2828  </span><span class="comment">/* Receive Descriptor Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define RXDCTL_PTHRESH(x) ((x) &lt;&lt; 0)    </span><span class="comment">/* prefetch threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define RXDCTL_HTHRESH(x) ((x) &lt;&lt; 8)    </span><span class="comment">/* host threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define RXDCTL_WTHRESH(x) ((x) &lt;&lt; 16)   </span><span class="comment">/* write back threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define RXDCTL_GRAN (1U &lt;&lt; 24)  </span><span class="comment">/* 0 = cacheline, 1 = descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDTR1 0x0130  </span><span class="comment">/* Receive Delay Timer (ring 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDBA1_LO 0x0138 </span><span class="comment">/* Receive Descriptor Base Low (ring 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDBA1_HI 0x013c </span><span class="comment">/* Receive Descriptor Base High (ring 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDLEN1 0x0140 </span><span class="comment">/* Receive Drscriptor Length (ring 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDH1  0x0148</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define WMREG_OLD_RDT1  0x0150</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define WMREG_OLD_FCRTH 0x0160  </span><span class="comment">/* Flow Control Rx Threshold Hi (OLD) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define WMREG_FCRTL 0x2160  </span><span class="comment">/* Flow Control Rx Threshold Lo */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define FCRTH_DFLT  0x00008000</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define WMREG_OLD_FCRTL 0x0168  </span><span class="comment">/* Flow Control Rx Threshold Lo (OLD) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define WMREG_FCRTH 0x2168  </span><span class="comment">/* Flow Control Rx Threhsold Hi */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define FCRTL_DFLT  0x00004000</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define FCRTL_XONE  0x80000000  </span><span class="comment">/* Enable XON frame transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define WMREG_FCTTV 0x0170  </span><span class="comment">/* Flow Control Transmit Timer Value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define FCTTV_DFLT  0x00000600</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define WMREG_TXCW  0x0178  </span><span class="comment">/* Transmit Configuration Word (TBI mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">/* See MII ANAR_X bits. */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define TXCW_TxConfig   (1U &lt;&lt; 30)  </span><span class="comment">/* Tx Config */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define TXCW_ANE    (1U &lt;&lt; 31)  </span><span class="comment">/* Autonegotiate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define WMREG_RXCW  0x0180  </span><span class="comment">/* Receive Configuration Word (TBI mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">/* See MII ANLPAR_X bits. */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RXCW_NC     (1U &lt;&lt; 26)  </span><span class="comment">/* no carrier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define RXCW_IV     (1U &lt;&lt; 27)  </span><span class="comment">/* config invalid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define RXCW_CC     (1U &lt;&lt; 28)  </span><span class="comment">/* config change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define RXCW_C      (1U &lt;&lt; 29)  </span><span class="comment">/* /C/ reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define RXCW_SYNCH  (1U &lt;&lt; 30)  </span><span class="comment">/* synchronized */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define RXCW_ANC    (1U &lt;&lt; 31)  </span><span class="comment">/* autonegotiation complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define WMREG_MTA   0x0200  </span><span class="comment">/* Multicast Table Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define WMREG_CORDOVA_MTA 0x5200</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define WMREG_TCTL  0x0400  </span><span class="comment">/* Transmit Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define TCTL_EN     (1U &lt;&lt; 1)   </span><span class="comment">/* transmitter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define TCTL_PSP    (1U &lt;&lt; 3)   </span><span class="comment">/* pad short packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define TCTL_CT(x)  (((x) &amp; 0xff) &lt;&lt; 4)   </span><span class="comment">/* 4:11 - collision threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define TCTL_COLD(x)    (((x) &amp; 0x3ff) &lt;&lt; 12) </span><span class="comment">/* 12:21 - collision distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define TCTL_SWXOFF (1U &lt;&lt; 22)  </span><span class="comment">/* software XOFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define TCTL_RTLC   (1U &lt;&lt; 24)  </span><span class="comment">/* retransmit on late collision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define TCTL_NRTU   (1U &lt;&lt; 25)  </span><span class="comment">/* no retransmit on underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define TCTL_MULR   (1U &lt;&lt; 28)  </span><span class="comment">/* multiple request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define TX_COLLISION_THRESHOLD      15</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define TX_COLLISION_DISTANCE_HDX   512</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define TX_COLLISION_DISTANCE_FDX   64</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define WMREG_TCTL_EXT  0x0404  </span><span class="comment">/* Transmit Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define TCTL_EXT_BST_MASK   0x000003FF </span><span class="comment">/* Backoff Slot Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define TCTL_EXT_GCEX_MASK  0x000FFC00 </span><span class="comment">/* Gigabit Carry Extend Padding */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TCTL_EXT_GCEX 0x00010000</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define WMREG_TQSA_LO   0x0408</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define WMREG_TQSA_HI   0x040c</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define WMREG_TIPG  0x0410  </span><span class="comment">/* Transmit IPG Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define TIPG_IPGT(x)    (x)     </span><span class="comment">/* IPG transmit time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define TIPG_IPGR1(x)   ((x) &lt;&lt; 10) </span><span class="comment">/* IPG receive time 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define TIPG_IPGR2(x)   ((x) &lt;&lt; 20) </span><span class="comment">/* IPG receive time 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define TIPG_WM_DFLT    (TIPG_IPGT(0x0a) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x0a))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define TIPG_LG_DFLT    (TIPG_IPGT(0x06) | TIPG_IPGR1(0x08) | TIPG_IPGR2(0x06))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define TIPG_1000T_DFLT (TIPG_IPGT(0x08) | TIPG_IPGR1(0x08) | TIPG_IPGR2(0x06))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define TIPG_1000T_80003_DFLT \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">    (TIPG_IPGT(0x08) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x07))</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define TIPG_10_100_80003_DFLT \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">    (TIPG_IPGT(0x09) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x07))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define WMREG_TQC   0x0418</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define WMREG_EEWR  0x102c  </span><span class="comment">/* EEPROM write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define WMREG_RDFH  0x2410  </span><span class="comment">/* Receive Data FIFO Head */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define WMREG_RDFT  0x2418  </span><span class="comment">/* Receive Data FIFO Tail */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define WMREG_RDFHS 0x2420  </span><span class="comment">/* Receive Data FIFO Head Saved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define WMREG_RDFTS 0x2428  </span><span class="comment">/* Receive Data FIFO Tail Saved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define WMREG_TDFH  0x3410  </span><span class="comment">/* Transmit Data FIFO Head */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define WMREG_TDFT  0x3418  </span><span class="comment">/* Transmit Data FIFO Tail */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define WMREG_TDFHS 0x3420  </span><span class="comment">/* Transmit Data FIFO Head Saved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define WMREG_TDFTS 0x3428  </span><span class="comment">/* Transmit Data FIFO Tail Saved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define WMREG_TDFPC 0x3430  </span><span class="comment">/* Transmit Data FIFO Packet Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define WMREG_OLD_TBDAL 0x0420  </span><span class="comment">/* Transmit Descriptor Base Lo */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define WMREG_TBDAL 0x3800</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define WMREG_OLD_TBDAH 0x0424  </span><span class="comment">/* Transmit Descriptor Base Hi */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define WMREG_TBDAH 0x3804</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define WMREG_OLD_TDLEN 0x0428  </span><span class="comment">/* Transmit Descriptor Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define WMREG_TDLEN 0x3808</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define WMREG_OLD_TDH   0x0430  </span><span class="comment">/* Transmit Descriptor Head */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define WMREG_TDH   0x3810</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define WMREG_OLD_TDT   0x0438  </span><span class="comment">/* Transmit Descriptor Tail */</span><span class="preprocessor"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define WMREG_TDT   0x3818</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define WMREG_OLD_TIDV  0x0440  </span><span class="comment">/* Transmit Delay Interrupt Value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define WMREG_TIDV  0x3820</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define WMREG_TXDCTL    0x3828  </span><span class="comment">/* Trandmit Descriptor Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define TXDCTL_PTHRESH(x) ((x) &lt;&lt; 0)    </span><span class="comment">/* prefetch threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define TXDCTL_HTHRESH(x) ((x) &lt;&lt; 8)    </span><span class="comment">/* host threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define TXDCTL_WTHRESH(x) ((x) &lt;&lt; 16)   </span><span class="comment">/* write back threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define WMREG_TADV  0x382c  </span><span class="comment">/* Transmit Absolute Interrupt Delay Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define WMREG_AIT   0x0458  </span><span class="comment">/* Adaptive IFS Throttle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define WMREG_VFTA  0x0600</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define WM_MC_TABSIZE   128</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define WM_ICH8_MC_TABSIZE 32</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define WM_VLAN_TABSIZE 128</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define WMREG_PBA   0x1000  </span><span class="comment">/* Packet Buffer Allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define PBA_BYTE_SHIFT  10      </span><span class="comment">/* KB -&gt; bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define PBA_ADDR_SHIFT  7       </span><span class="comment">/* KB -&gt; quadwords */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define PBA_8K      0x0008</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define PBA_12K     0x000c</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define PBA_16K     0x0010      </span><span class="comment">/* 16K, default Tx allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define PBA_22K     0x0016</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define PBA_24K     0x0018</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define PBA_30K     0x001e</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define PBA_32K     0x0020</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define PBA_40K     0x0028</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define PBA_48K     0x0030      </span><span class="comment">/* 48K, default Rx allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define WMREG_PBS   0x1000  </span><span class="comment">/* Packet Buffer Size (ICH8 only ?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define WMREG_TXDMAC    0x3000  </span><span class="comment">/* Transfer DMA Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define TXDMAC_DPP  (1U &lt;&lt; 0)   </span><span class="comment">/* disable packet prefetch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define WMREG_TSPMT 0x3830  </span><span class="comment">/* TCP Segmentation Pad and Minimum</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">                   Threshold (Cordova) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define TSPMT_TSMT(x)   (x)     </span><span class="comment">/* TCP seg min transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define TSPMT_TSPBP(x)  ((x) &lt;&lt; 16) </span><span class="comment">/* TCP seg pkt buf padding */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define WMREG_RXCSUM    0x5000  </span><span class="comment">/* Receive Checksum register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define RXCSUM_PCSS 0x000000ff  </span><span class="comment">/* Packet Checksum Start */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define RXCSUM_IPOFL    (1U &lt;&lt; 8)   </span><span class="comment">/* IP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define RXCSUM_TUOFL    (1U &lt;&lt; 9)   </span><span class="comment">/* TCP/UDP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define RXCSUM_IPV6OFL  (1U &lt;&lt; 10)  </span><span class="comment">/* IPv6 checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define WMREG_RXERRC    0x400C  </span><span class="comment">/* receive error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define WMREG_COLC  0x4028  </span><span class="comment">/* collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define WMREG_XONRXC    0x4048  </span><span class="comment">/* XON Rx Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define WMREG_XONTXC    0x404c  </span><span class="comment">/* XON Tx Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define WMREG_XOFFRXC   0x4050  </span><span class="comment">/* XOFF Rx Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define WMREG_XOFFTXC   0x4054  </span><span class="comment">/* XOFF Tx Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define WMREG_FCRUC 0x4058  </span><span class="comment">/* Flow Control Rx Unsupported Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define WMREG_KUMCTRLSTA 0x0034 </span><span class="comment">/* MAC-PHY interface - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_MASK         0x0000FFFF</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET       0x001F0000</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_SHIFT     16</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_REN          0x00200000</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_FIFO_CTRL 0x00000000</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_CTRL      0x00000001</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_INB_CTRL  0x00000002</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_DIAG      0x00000003</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_TIMEOUTS  0x00000004</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_INB_PARAM 0x00000009</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_HD_CTRL   0x00000010</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_M2P_SERDES    0x0000001E</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_OFFSET_M2P_MODES 0x0000001F</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/* FIFO Control */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_FIFO_CTRL_RX_BYPASS  0x00000008</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_FIFO_CTRL_TX_BYPASS  0x00000800</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* In-Band Control */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_INB_CTRL_LINK_TMOUT_DFLT 0x00000500</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_INB_CTRL_DIS_PADDING 0x00000010</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* Half-Duplex Control */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define KUMCTRLSTA_HD_CTRL_1000_DEFAULT 0x00000000</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define WMREG_MDPHYA    0x003C  </span><span class="comment">/* PHY address - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define WMREG_MANC2H    0x5860  </span><span class="comment">/* Managment Control To Host - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define WMREG_SWSM  0x5b50  </span><span class="comment">/* SW Semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define SWSM_SMBI   0x00000001  </span><span class="comment">/* Driver Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define SWSM_SWESMBI    0x00000002  </span><span class="comment">/* FW Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define SWSM_WMNG   0x00000004  </span><span class="comment">/* Wake MNG Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define SWSM_DRV_LOAD   0x00000008  </span><span class="comment">/* Driver Loaded Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define WMREG_SW_FW_SYNC 0x5b5c </span><span class="comment">/* software-firmware semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define SWFW_EEP_SM     0x0001 </span><span class="comment">/* eeprom access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define SWFW_PHY0_SM        0x0002 </span><span class="comment">/* first ctrl phy access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define SWFW_PHY1_SM        0x0004 </span><span class="comment">/* second ctrl phy access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SWFW_MAC_CSR_SM     0x0008</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define SWFW_SOFT_SHIFT     0   </span><span class="comment">/* software semaphores */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define SWFW_FIRM_SHIFT     16  </span><span class="comment">/* firmware semaphores */</span><span class="preprocessor"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define WMREG_EXTCNFCTR     0x0f00  </span><span class="comment">/* Extended Configuration Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define EXTCNFCTR_PCIE_WRITE_ENABLE 0x00000001</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define EXTCNFCTR_PHY_WRITE_ENABLE  0x00000002</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define EXTCNFCTR_D_UD_ENABLE       0x00000004</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define EXTCNFCTR_D_UD_LATENCY      0x00000008</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define EXTCNFCTR_D_UD_OWNER        0x00000010</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define EXTCNFCTR_MDIO_SW_OWNERSHIP 0x00000020</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define EXTCNFCTR_MDIO_HW_OWNERSHIP 0x00000040</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define EXTCNFCTR_EXT_CNF_POINTER   0x0FFF0000</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_SWFLAG    EXTCNFCTR_MDIO_SW_OWNERSHIP</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* ich8 flash control */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ICH_FLASH_COMMAND_TIMEOUT            5000    </span><span class="comment">/* 5000 uSecs - adjusted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define ICH_FLASH_ERASE_TIMEOUT              3000000 </span><span class="comment">/* Up to 3 seconds - worst case */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define ICH_FLASH_CYCLE_REPEAT_COUNT         10      </span><span class="comment">/* 10 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define ICH_FLASH_SEG_SIZE_256               256</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define ICH_FLASH_SEG_SIZE_4K                4096</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define ICH_FLASH_SEG_SIZE_64K               65536</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define ICH_CYCLE_READ                       0x0</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define ICH_CYCLE_RESERVED                   0x1</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define ICH_CYCLE_WRITE                      0x2</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ICH_CYCLE_ERASE                      0x3</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ICH_FLASH_GFPREG   0x0000</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define ICH_FLASH_HSFSTS   0x0004 </span><span class="comment">/* Flash Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define HSFSTS_DONE     0x0001 </span><span class="comment">/* Flash Cycle Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define HSFSTS_ERR      0x0002 </span><span class="comment">/* Flash Cycle Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define HSFSTS_DAEL     0x0004 </span><span class="comment">/* Direct Access error Log */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define HSFSTS_ERSZ_MASK    0x0018 </span><span class="comment">/* Block/Sector Erase Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define HSFSTS_ERSZ_SHIFT   3</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define HSFSTS_FLINPRO      0x0020 </span><span class="comment">/* flash SPI cycle in Progress */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define HSFSTS_FLDVAL       0x4000 </span><span class="comment">/* Flash Descriptor Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define HSFSTS_FLLK     0x8000 </span><span class="comment">/* Flash Configuration Lock-Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define ICH_FLASH_HSFCTL   0x0006 </span><span class="comment">/* Flash control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define HSFCTL_GO       0x0001 </span><span class="comment">/* Flash Cycle Go */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define HSFCTL_CYCLE_MASK   0x0006 </span><span class="comment">/* Flash Cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define HSFCTL_CYCLE_SHIFT  1</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define HSFCTL_BCOUNT_MASK  0x0300 </span><span class="comment">/* Data Byte Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define HSFCTL_BCOUNT_SHIFT 8</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define ICH_FLASH_FADDR    0x0008</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define ICH_FLASH_FDATA0   0x0010</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define ICH_FLASH_FRACC    0x0050</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define ICH_FLASH_FREG0    0x0054</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define ICH_FLASH_FREG1    0x0058</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define ICH_FLASH_FREG2    0x005C</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define ICH_FLASH_FREG3    0x0060</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define ICH_FLASH_FPR0     0x0074</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define ICH_FLASH_FPR1     0x0078</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define ICH_FLASH_SSFSTS   0x0090</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define ICH_FLASH_SSFCTL   0x0092</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define ICH_FLASH_PREOP    0x0094</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define ICH_FLASH_OPTYPE   0x0096</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define ICH_FLASH_OPMENU   0x0098</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define ICH_FLASH_REG_MAPSIZE      0x00A0</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define ICH_FLASH_SECTOR_SIZE      4096</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define ICH_GFPREG_BASE_MASK       0x1FFF</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* start of Kate Feng added */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define WMREG_GPTC      0x4080  </span><span class="comment">/* Good packets transmitted count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define WMREG_GPRC      0x4074  </span><span class="comment">/* Good packets received count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define WMREG_CRCERRS   0x4000  </span><span class="comment">/* CRC Error Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define WMREG_RLEC      0x4040  </span><span class="comment">/* Receive Length Error Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* end of Kate Feng added */</span></div><div class="ttc" id="structwiseman__rxdesc_html"><div class="ttname"><a href="structwiseman__rxdesc.html">wiseman_rxdesc</a></div><div class="ttdef"><b>Definition:</b> if_wmreg.h:62</div></div>
<div class="ttc" id="structwiseman__tx__fields_html"><div class="ttname"><a href="structwiseman__tx__fields.html">wiseman_tx_fields</a></div><div class="ttdef"><b>Definition:</b> if_wmreg.h:104</div></div>
<div class="ttc" id="structwiseman__txdesc_html"><div class="ttname"><a href="structwiseman__txdesc.html">wiseman_txdesc</a></div><div class="ttdef"><b>Definition:</b> if_wmreg.h:109</div></div>
<div class="ttc" id="group__RTEMSRecord_html_gad09246453a4dabd919c7541484046a87"><div class="ttname"><a href="group__RTEMSRecord.html#gad09246453a4dabd919c7541484046a87">__attribute__</a></div><div class="ttdeci">struct wiseman_addr __attribute__((__packed__)) wiseman_addr_t</div><div class="ttdoc">The native record item.</div><div class="ttdef"><b>Definition:</b> recorddata.h:1175</div></div>
<div class="ttc" id="structwiseman__addr_html"><div class="ttname"><a href="structwiseman__addr.html">wiseman_addr</a></div><div class="ttdef"><b>Definition:</b> if_wmreg.h:51</div></div>
<div class="ttc" id="structlivengood__tcpip__ctxdesc_html"><div class="ttname"><a href="structlivengood__tcpip__ctxdesc.html">livengood_tcpip_ctxdesc</a></div><div class="ttdef"><b>Definition:</b> if_wmreg.h:144</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
