#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ede521ce80 .scope module, "matrix_tb" "matrix_tb" 2 59;
 .timescale 0 0;
v000001ede5275e50_0 .var "clk", 0 0;
v000001ede5274410_0 .var/i "clock_count", 31 0;
v000001ede52745f0_0 .var/s "data_inA", 511 0;
v000001ede5274af0_0 .var/s "data_inB", 511 0;
v000001ede5275130_0 .var/s "data_out", 1215 0;
v000001ede5275ef0_0 .net "done0", 0 0, v000001ede5273a40_0;  1 drivers
v000001ede52758b0_0 .net "done1", 0 0, v000001ede52732c0_0;  1 drivers
v000001ede52759f0_0 .var/i "i", 31 0;
v000001ede5274190_0 .var/i "j", 31 0;
v000001ede5274690_0 .var/i "k", 31 0;
v000001ede5274b90_0 .net/s "mac_out0", 18 0, v000001ede5273220_0;  1 drivers
v000001ede5274230_0 .net/s "mac_out1", 18 0, v000001ede52737c0_0;  1 drivers
v000001ede5275bd0_0 .var "macc_clear", 0 0;
v000001ede5274730 .array/s "matA", 63 0, 7 0;
v000001ede5275270 .array/s "matB", 63 0, 7 0;
v000001ede5274eb0 .array/s "matrixC", 63 0, 18 0;
v000001ede5275a90 .array/s "result_matrix", 63 0, 18 0;
v000001ede52747d0_0 .var "rst", 0 0;
v000001ede52749b0_0 .var "start", 0 0;
L_000001ede52742d0 .part v000001ede52745f0_0, 0, 8;
L_000001ede5274cd0 .part v000001ede5274af0_0, 0, 8;
L_000001ede5275310 .part v000001ede52745f0_0, 8, 8;
L_000001ede5275450 .part v000001ede5274af0_0, 8, 8;
S_000001ede51f1380 .scope module, "MAC0" "MAC" 2 98, 2 11 0, S_000001ede521ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v000001ede51f4dc0_0 .net/s *"_ivl_0", 18 0, L_000001ede5275c70;  1 drivers
v000001ede51f4e60_0 .net/s *"_ivl_2", 18 0, L_000001ede5274ff0;  1 drivers
v000001ede51f4f00_0 .net/s "add_out", 18 0, L_000001ede5275d10;  1 drivers
v000001ede52208f0_0 .net "clk", 0 0, v000001ede5275e50_0;  1 drivers
v000001ede5273a40_0 .var "done", 0 0;
v000001ede5273360_0 .net/s "inA", 7 0, L_000001ede52742d0;  1 drivers
v000001ede5273f40_0 .net/s "inB", 7 0, L_000001ede5274cd0;  1 drivers
v000001ede5273ae0_0 .net "macc_clear", 0 0, v000001ede5275bd0_0;  1 drivers
v000001ede5273d60_0 .net/s "mult_out", 18 0, L_000001ede5274870;  1 drivers
v000001ede52739a0_0 .net/s "mux_out", 18 0, L_000001ede5275db0;  1 drivers
v000001ede5273220_0 .var/s "out", 18 0;
v000001ede5273860_0 .net "start", 0 0, v000001ede52749b0_0;  1 drivers
E_000001ede5220840 .event posedge, v000001ede52208f0_0;
L_000001ede5275c70 .extend/s 19, L_000001ede52742d0;
L_000001ede5274ff0 .extend/s 19, L_000001ede5274cd0;
L_000001ede5274870 .arith/mult 19, L_000001ede5275c70, L_000001ede5274ff0;
L_000001ede5275d10 .arith/sum 19, L_000001ede5274870, v000001ede5273220_0;
S_000001ede51f4960 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_000001ede51f1380;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v000001ede51f4af0_0 .net/s "a", 18 0, L_000001ede5275d10;  alias, 1 drivers
v000001ede51eb470_0 .net/s "b", 18 0, L_000001ede5274870;  alias, 1 drivers
v000001ede51eee00_0 .net/s "muxout", 18 0, L_000001ede5275db0;  alias, 1 drivers
v000001ede51c3490_0 .net "sel", 0 0, v000001ede5275bd0_0;  alias, 1 drivers
L_000001ede5275db0 .functor MUXZ 19, L_000001ede5275d10, L_000001ede5274870, v000001ede5275bd0_0, C4<>;
S_000001ede5220990 .scope module, "MAC1" "MAC" 2 108, 2 11 0, S_000001ede521ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v000001ede5273ea0_0 .net/s *"_ivl_0", 18 0, L_000001ede5274a50;  1 drivers
v000001ede5273b80_0 .net/s *"_ivl_2", 18 0, L_000001ede5274c30;  1 drivers
v000001ede5273040_0 .net/s "add_out", 18 0, L_000001ede52753b0;  1 drivers
v000001ede5273180_0 .net "clk", 0 0, v000001ede5275e50_0;  alias, 1 drivers
v000001ede52732c0_0 .var "done", 0 0;
v000001ede5273720_0 .net/s "inA", 7 0, L_000001ede5275310;  1 drivers
v000001ede52734a0_0 .net/s "inB", 7 0, L_000001ede5275450;  1 drivers
v000001ede5273400_0 .net "macc_clear", 0 0, v000001ede5275bd0_0;  alias, 1 drivers
v000001ede52730e0_0 .net/s "mult_out", 18 0, L_000001ede5274d70;  1 drivers
v000001ede52735e0_0 .net/s "mux_out", 18 0, L_000001ede5274e10;  1 drivers
v000001ede52737c0_0 .var/s "out", 18 0;
v000001ede5273680_0 .net "start", 0 0, v000001ede52749b0_0;  alias, 1 drivers
L_000001ede5274a50 .extend/s 19, L_000001ede5275310;
L_000001ede5274c30 .extend/s 19, L_000001ede5275450;
L_000001ede5274d70 .arith/mult 19, L_000001ede5274a50, L_000001ede5274c30;
L_000001ede52753b0 .arith/sum 19, L_000001ede5274d70, v000001ede52737c0_0;
S_000001ede51fbe40 .scope module, "mux0" "mux2x1" 2 26, 2 1 0, S_000001ede5220990;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v000001ede5273e00_0 .net/s "a", 18 0, L_000001ede52753b0;  alias, 1 drivers
v000001ede5273cc0_0 .net/s "b", 18 0, L_000001ede5274d70;  alias, 1 drivers
v000001ede5273900_0 .net/s "muxout", 18 0, L_000001ede5274e10;  alias, 1 drivers
v000001ede5273540_0 .net "sel", 0 0, v000001ede5275bd0_0;  alias, 1 drivers
L_000001ede5274e10 .functor MUXZ 19, L_000001ede52753b0, L_000001ede5274d70, v000001ede5275bd0_0, C4<>;
S_000001ede51fbfd0 .scope module, "RAM0" "matrix_RAM" 2 76, 2 42 0, S_000001ede521ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_000001ede5220540 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000001000>;
v000001ede5273c20_0 .net "clk", 0 0, v000001ede5275e50_0;  alias, 1 drivers
v000001ede52744b0_0 .net/s "data_in", 511 0, v000001ede52745f0_0;  1 drivers
v000001ede5275950_0 .var/s "data_out", 511 0;
v000001ede5274f50_0 .net "rst", 0 0, v000001ede52747d0_0;  1 drivers
S_000001ede51f5b40 .scope module, "RAM1" "matrix_RAM" 2 83, 2 42 0, S_000001ede521ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_000001ede5220100 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000001000>;
v000001ede5274910_0 .net "clk", 0 0, v000001ede5275e50_0;  alias, 1 drivers
v000001ede5274050_0 .net/s "data_in", 511 0, v000001ede5274af0_0;  1 drivers
v000001ede5274550_0 .var/s "data_out", 511 0;
v000001ede52751d0_0 .net "rst", 0 0, v000001ede52747d0_0;  alias, 1 drivers
S_000001ede51f5cd0 .scope module, "RAM2" "matrix_RAM" 2 90, 2 42 0, S_000001ede521ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_000001ede52206c0 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000010011>;
v000001ede5275b30_0 .net "clk", 0 0, v000001ede5275e50_0;  alias, 1 drivers
v000001ede52740f0_0 .net/s "data_in", 1215 0, v000001ede5275130_0;  1 drivers
v000001ede5274370_0 .var/s "data_out", 1215 0;
v000001ede5275090_0 .net "rst", 0 0, v000001ede52747d0_0;  alias, 1 drivers
    .scope S_000001ede51fbfd0;
T_0 ;
    %wait E_000001ede5220840;
    %load/vec4 v000001ede5274f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001ede5275950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ede52744b0_0;
    %assign/vec4 v000001ede5275950_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ede51f5b40;
T_1 ;
    %wait E_000001ede5220840;
    %load/vec4 v000001ede52751d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001ede5274550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ede5274050_0;
    %assign/vec4 v000001ede5274550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ede51f5cd0;
T_2 ;
    %wait E_000001ede5220840;
    %load/vec4 v000001ede5275090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v000001ede5274370_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ede52740f0_0;
    %assign/vec4 v000001ede5274370_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ede51f1380;
T_3 ;
    %wait E_000001ede5220840;
    %load/vec4 v000001ede5273ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000001ede5273220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede5273a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ede5273860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ede52739a0_0;
    %assign/vec4 v000001ede5273220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede5273a40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede5273a40_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ede5220990;
T_4 ;
    %wait E_000001ede5220840;
    %load/vec4 v000001ede5273400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000001ede52737c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede52732c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ede5273680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001ede52735e0_0;
    %assign/vec4 v000001ede52737c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ede52732c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ede52732c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ede521ce80;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001ede5275e50_0;
    %inv;
    %store/vec4 v000001ede5275e50_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ede521ce80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede5275e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede5275bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede52747d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede52749b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede5274410_0, 0, 32;
    %vpi_call 2 129 "$readmemb", "ram_a_init.txt", v000001ede5274730 {0 0 0};
    %vpi_call 2 130 "$readmemb", "ram_b_init.txt", v000001ede5275270 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede52747d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede5275bd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ede52759f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede5274190_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001ede5274190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5274eb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede5274690_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001ede5274690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede5274690_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede52759f0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274730, 4;
    %pad/s 19;
    %load/vec4 v000001ede5274190_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274690_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275270, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5274eb0, 4, 0;
    %load/vec4 v000001ede5274690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede5274690_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v000001ede5274190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede5274190_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede52749b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede5274190_0, 0, 32;
T_6.6 ;
    %load/vec4 v000001ede5274190_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
T_6.8 ;
    %load/vec4 v000001ede52759f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5275a90, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5275a90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede5274690_0, 0, 32;
T_6.10 ;
    %load/vec4 v000001ede5274690_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v000001ede5274690_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede52759f0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274730, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ede52745f0_0, 4, 8;
    %load/vec4 v000001ede5274190_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274690_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275270, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ede5274af0_0, 4, 8;
    %load/vec4 v000001ede5274690_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274730, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ede52745f0_0, 4, 8;
    %load/vec4 v000001ede5274190_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274690_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275270, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ede5274af0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede5275bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ede5275bd0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede5274b90_0;
    %add;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5275a90, 4, 0;
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede5274230_0;
    %add;
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v000001ede5274190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001ede5275a90, 4, 0;
    %load/vec4 v000001ede5274410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede5274410_0, 0, 32;
    %load/vec4 v000001ede5274690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede5274690_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v000001ede52759f0_0;
    %addi 2, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v000001ede5274190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede5274190_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %load/vec4 v000001ede5275ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.14, 9;
    %load/vec4 v000001ede52758b0_0;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %vpi_call 2 182 "$display", "Status of MACs: MAC0 = %d, MAC1 = %d, [1 = done with calculations]", v000001ede5275ef0_0, v000001ede52758b0_0 {0 0 0};
T_6.12 ;
    %vpi_call 2 186 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
T_6.15 ;
    %load/vec4 v000001ede52759f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.16, 5;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5274eb0, 4;
    %vpi_call 2 188 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
    %jmp T_6.15;
T_6.16 ;
    %vpi_call 2 192 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
T_6.17 ;
    %load/vec4 v000001ede52759f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.18, 5;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %load/vec4 v000001ede52759f0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ede5275a90, 4;
    %vpi_call 2 194 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v000001ede52759f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ede52759f0_0, 0, 32;
    %jmp T_6.17;
T_6.18 ;
    %vpi_call 2 198 "$display", "\012Total Clock Cycles: %d", v000001ede5274410_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ede5275bd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb3.v";
