# TCL File Generated by Component Editor 12.1
# Wed Jul 09 19:12:03 CEST 2014
# DO NOT MODIFY


# 
# knnclass "knnclass" v1.0
# null 2014.07.09.19:12:03
# 
# 

# 
# request TCL package from ACDS 12.1
# 
package require -exact qsys 12.1


# 
# module knnclass
# 
set_module_property NAME knnclass
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME knnclass
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL KnnWrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file knnwrapper.vhd VHDL PATH synthesis/submodules/knnwrapper.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true

add_interface_port clock Clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true

add_interface_port reset Reset reset_n Input 1


# 
# connection point Dist0
# 
add_interface Dist0 conduit end
set_interface_property Dist0 associatedClock clock
set_interface_property Dist0 associatedReset ""
set_interface_property Dist0 ENABLED true

add_interface_port Dist0 Dist0 export Input 16


# 
# connection point Dist1
# 
add_interface Dist1 conduit end
set_interface_property Dist1 associatedClock clock
set_interface_property Dist1 associatedReset ""
set_interface_property Dist1 ENABLED true

add_interface_port Dist1 Dist1 export Input 16


# 
# connection point EndComp0
# 
add_interface EndComp0 conduit end
set_interface_property EndComp0 associatedClock clock
set_interface_property EndComp0 associatedReset ""
set_interface_property EndComp0 ENABLED true

add_interface_port EndComp0 EndComp0 export Input 1


# 
# connection point EndComp1
# 
add_interface EndComp1 conduit end
set_interface_property EndComp1 associatedClock clock
set_interface_property EndComp1 associatedReset ""
set_interface_property EndComp1 ENABLED true

add_interface_port EndComp1 EndComp1 export Input 1


# 
# connection point Go0
# 
add_interface Go0 conduit end
set_interface_property Go0 associatedClock clock
set_interface_property Go0 associatedReset ""
set_interface_property Go0 ENABLED true

add_interface_port Go0 Go0 export Output 1


# 
# connection point Go1
# 
add_interface Go1 conduit end
set_interface_property Go1 associatedClock clock
set_interface_property Go1 associatedReset ""
set_interface_property Go1 ENABLED true

add_interface_port Go1 Go1 export Output 1


# 
# connection point Cl0
# 
add_interface Cl0 conduit end
set_interface_property Cl0 associatedClock clock
set_interface_property Cl0 associatedReset ""
set_interface_property Cl0 ENABLED true

add_interface_port Cl0 Cl0 export Input 4


# 
# connection point Cl1
# 
add_interface Cl1 conduit end
set_interface_property Cl1 associatedClock clock
set_interface_property Cl1 associatedReset ""
set_interface_property Cl1 ENABLED true

add_interface_port Cl1 Cl1 export Input 4


# 
# connection point EndTSet0
# 
add_interface EndTSet0 conduit end
set_interface_property EndTSet0 associatedClock clock
set_interface_property EndTSet0 associatedReset ""
set_interface_property EndTSet0 ENABLED true

add_interface_port EndTSet0 EndTSet0 export Input 1


# 
# connection point EndTSet1
# 
add_interface EndTSet1 conduit end
set_interface_property EndTSet1 associatedClock clock
set_interface_property EndTSet1 associatedReset ""
set_interface_property EndTSet1 ENABLED true

add_interface_port EndTSet1 EndTSet1 export Input 1


# 
# connection point DistReset0
# 
add_interface DistReset0 conduit end
set_interface_property DistReset0 associatedClock clock
set_interface_property DistReset0 associatedReset ""
set_interface_property DistReset0 ENABLED true

add_interface_port DistReset0 DistReset0 export Output 1


# 
# connection point DistReset1
# 
add_interface DistReset1 conduit end
set_interface_property DistReset1 associatedClock clock
set_interface_property DistReset1 associatedReset ""
set_interface_property DistReset1 ENABLED true

add_interface_port DistReset1 DistReset1 export Output 1


# 
# connection point Drop0
# 
add_interface Drop0 conduit end
set_interface_property Drop0 associatedClock clock
set_interface_property Drop0 associatedReset ""
set_interface_property Drop0 ENABLED true

add_interface_port Drop0 Drop0 export Output 1


# 
# connection point Drop1
# 
add_interface Drop1 conduit end
set_interface_property Drop1 associatedClock clock
set_interface_property Drop1 associatedReset ""
set_interface_property Drop1 ENABLED true

add_interface_port Drop1 Drop1 export Output 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 write write Input 1
add_interface_port avalon_slave_0 chipselect chipselect Input 1
add_interface_port avalon_slave_0 address address Input 5
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point Overflow1
# 
add_interface Overflow1 conduit end
set_interface_property Overflow1 associatedClock clock
set_interface_property Overflow1 associatedReset ""
set_interface_property Overflow1 ENABLED true

add_interface_port Overflow1 Overflow1 export Output 1


# 
# connection point Overflow0
# 
add_interface Overflow0 conduit end
set_interface_property Overflow0 associatedClock clock
set_interface_property Overflow0 associatedReset ""
set_interface_property Overflow0 ENABLED true

add_interface_port Overflow0 Overflow0 export Output 1

