#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec  6 13:34:10 2022
# Process ID: 60224
# Current directory: /home/denjo/b3exp/cpu
# Command line: vivado
# Log file: /home/denjo/b3exp/cpu/vivado.log
# Journal file: /home/denjo/b3exp/cpu/vivado.jou
#-----------------------------------------------------------
start_gui
create_project alu /home/denjo/b3exp/cpu/alu -part xc7a200tsbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7316.711 ; gain = 43.027 ; free physical = 1139 ; free virtual = 12301
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
add_files -norecurse {/home/denjo/b3exp/cpu/alu_tb.v /home/denjo/b3exp/cpu/alu.v}
add_files -fileset constrs_1 -norecurse /home/denjo/b3exp/cpu/nexys.xdc
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec  6 13:35:30 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 13:35:30 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
    signal == value
    signal == value
ALU_JAL test passed

ALU_JALR:
    code: 0x02, op1: 0xdeadbeef, op2: 0x00050000
    signal == value
    signal == value
ALU_JALR test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
    signal == value
    signal == value
ALU_BEQ-1 test passed

ALU_BEQ-2:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BEQ-2 test passed

ALU_BNE:
    code: 0x04, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BNE test passed

ALU_BLT-1:
    code: 0x05, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BLT-1 test passed

ALU_BLT-2:
    code: 0x05, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLT-2 test passed

ALU_BLTU-1:
    code: 0x07, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-1 test passed

ALU_BLTU-2:
    code: 0x07, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-2 test passed

ALU_BGE-1:
    code: 0x06, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BGE-1 test passed

ALU_BGE-2:
    code: 0x06, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGE-2 test passed

ALU_BGEU-1:
    code: 0x08, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-1 test passed

ALU_BGEU-2:
    code: 0x08, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-2 test passed

ALU_LB:
    code: 0x09, op1: 0x00000001, op2: 0x00000001
    signal == value
    signal == value
ALU_LB test passed

ALU_LH:
    code: 0x0a, op1: 0x00000001, op2: 0x00000002
    signal == value
    signal == value
ALU_LH test passed

ALU_LW:
    code: 0x0b, op1: 0x00000002, op2: 0x00000003
    signal == value
    signal == value
ALU_LW test passed

ALU_LBU:
    code: 0x0c, op1: 0x00000003, op2: 0x00000005
    signal == value
    signal == value
ALU_LBU test passed

ALU_LHU:
    code: 0x0d, op1: 0x00000005, op2: 0x00000008
    signal == value
    signal == value
ALU_LHU test passed

ALU_SB:
    code: 0x0e, op1: 0x00000008, op2: 0x0000000d
    signal == value
    signal == value
ALU_SB test passed

ALU_SH:
    code: 0x0f, op1: 0x0000000d, op2: 0x00000015
    signal == value
    signal == value
ALU_SH test passed

ALU_SW:
    code: 0x10, op1: 0x00000015, op2: 0x00000022
ASSERTION FAILED in result : signal is '0x00000000' but expected '0x00000037'!
$finish called at time : 310 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7482.562 ; gain = 129.836 ; free physical = 1146 ; free virtual = 12285
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7541.738 ; gain = 0.000 ; free physical = 1079 ; free virtual = 12222
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7599.617 ; gain = 57.879 ; free physical = 1019 ; free virtual = 12209
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7646.637 ; gain = 47.020 ; free physical = 1034 ; free virtual = 12247
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-4982] syntax error near 'br_taken' [/home/denjo/b3exp/cpu/alu.v:26]
ERROR: [VRFC 10-2865] module 'alu' ignored due to previous errors [/home/denjo/b3exp/cpu/alu.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7735.684 ; gain = 89.047 ; free physical = 1019 ; free virtual = 12210
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7760.691 ; gain = 25.008 ; free physical = 1048 ; free virtual = 12226
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
ASSERTION FAILED in result : signal is '0x755bbb0b' but expected '0x00000000'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7984.801 ; gain = 64.020 ; free physical = 1184 ; free virtual = 12361
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-4982] syntax error near ':' [/home/denjo/b3exp/cpu/alu.v:26]
ERROR: [VRFC 10-2989] 'PC' is not declared [/home/denjo/b3exp/cpu/alu.v:25]
ERROR: [VRFC 10-2989] 'link_reg' is not declared [/home/denjo/b3exp/cpu/alu.v:27]
ERROR: [VRFC 10-2865] module 'alu' ignored due to previous errors [/home/denjo/b3exp/cpu/alu.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
ASSERTION FAILED in result : signal is '0x755bbb0b' but expected '0x00000000'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8187.898 ; gain = 107.039 ; free physical = 1157 ; free virtual = 12341
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
ASSERTION FAILED in result : signal is '0x755bbb0b' but expected '0x00000000'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8320.965 ; gain = 64.020 ; free physical = 1153 ; free virtual = 12350
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8384.996 ; gain = 64.020 ; free physical = 1080 ; free virtual = 12322
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8401.004 ; gain = 16.008 ; free physical = 1359 ; free virtual = 12063
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
ASSERTION FAILED in result : signal is '0xdeb1beef' but expected '0x00040004'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8417.012 ; gain = 16.008 ; free physical = 460 ; free virtual = 10682
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
ASSERTION FAILED in result : signal is '0x755bbb0b' but expected '0x00000000'!
$finish called at time : 110 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8449.027 ; gain = 32.016 ; free physical = 493 ; free virtual = 10704
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
    signal == value
    signal == value
ALU_JAL test passed

ALU_JALR:
    code: 0x02, op1: 0xdeadbeef, op2: 0x00050000
    signal == value
    signal == value
ALU_JALR test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
    signal == value
    signal == value
ALU_BEQ-1 test passed

ALU_BEQ-2:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BEQ-2 test passed

ALU_BNE:
    code: 0x04, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BNE test passed

ALU_BLT-1:
    code: 0x05, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BLT-1 test passed

ALU_BLT-2:
    code: 0x05, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLT-2 test passed

ALU_BLTU-1:
    code: 0x07, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-1 test passed

ALU_BLTU-2:
    code: 0x07, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-2 test passed

ALU_BGE-1:
    code: 0x06, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BGE-1 test passed

ALU_BGE-2:
    code: 0x06, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGE-2 test passed

ALU_BGEU-1:
    code: 0x08, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-1 test passed

ALU_BGEU-2:
    code: 0x08, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-2 test passed

ALU_LB:
    code: 0x09, op1: 0x00000001, op2: 0x00000001
    signal == value
    signal == value
ALU_LB test passed

ALU_LH:
    code: 0x0a, op1: 0x00000001, op2: 0x00000002
    signal == value
    signal == value
ALU_LH test passed

ALU_LW:
    code: 0x0b, op1: 0x00000002, op2: 0x00000003
    signal == value
    signal == value
ALU_LW test passed

ALU_LBU:
    code: 0x0c, op1: 0x00000003, op2: 0x00000005
    signal == value
    signal == value
ALU_LBU test passed

ALU_LHU:
    code: 0x0d, op1: 0x00000005, op2: 0x00000008
    signal == value
    signal == value
ALU_LHU test passed

ALU_SB:
    code: 0x0e, op1: 0x00000008, op2: 0x0000000d
    signal == value
    signal == value
ALU_SB test passed

ALU_SH:
    code: 0x0f, op1: 0x0000000d, op2: 0x00000015
    signal == value
    signal == value
ALU_SH test passed

ALU_SW:
    code: 0x10, op1: 0x00000015, op2: 0x00000022
    signal == value
    signal == value
ALU_SW test passed

ALU_LUI:
    code: 0x00, op1: 0x0000000a, op2: 0x004d2000
ASSERTION FAILED in result : signal is '0x00000000' but expected '0x004d2000'!
$finish called at time : 320 ns : File "/home/denjo/b3exp/cpu/alu_tb.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8494.047 ; gain = 45.020 ; free physical = 482 ; free virtual = 10687
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj alu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a2e8a8187ca549cc9449cf487c3436f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/alu/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALU_ADD:
    code: 0x11, op1: 0x00000022, op2: 0x00000037
    signal == value
    signal == value
ALU_ADD test passed

ALU_SUB:
    code: 0x12, op1: 0x00000037, op2: 0x00000038
    signal == value
    signal == value
ALU_SUB test passed

ALU_SLT:
    code: 0x13, op1: 0xfeedface, op2: 0xbadcab1e
    signal == value
    signal == value
ALU_SLT test passed

ALU_SLTU:
    code: 0x14, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_SLTU test passed

ALU_XOR:
    code: 0x15, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_XOR test passed

ALU_OR:
    code: 0x16, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_OR test passed

ALU_AND:
    code: 0x17, op1: 0xbadcab1e, op2: 0xfeedface
    signal == value
    signal == value
ALU_AND test passed

ALU_SLL:
    code: 0x18, op1: 0xfeedface, op2: 0x0000040c
    signal == value
    signal == value
ALU_SLL test passed

ALU_SRL:
    code: 0x19, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRL test passed

ALU_SRA:
    code: 0x1a, op1: 0xdeaddead, op2: 0x00000010
    signal == value
    signal == value
ALU_SRA test passed

ALU_JAL:
    code: 0x01, op1: 0xdeadbeef, op2: 0x00040000
    signal == value
    signal == value
ALU_JAL test passed

ALU_JALR:
    code: 0x02, op1: 0xdeadbeef, op2: 0x00050000
    signal == value
    signal == value
ALU_JALR test passed

ALU_BEQ-1:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadcafe
    signal == value
    signal == value
ALU_BEQ-1 test passed

ALU_BEQ-2:
    code: 0x03, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BEQ-2 test passed

ALU_BNE:
    code: 0x04, op1: 0xbaadf00d, op2: 0xbaadf00d
    signal == value
    signal == value
ALU_BNE test passed

ALU_BLT-1:
    code: 0x05, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BLT-1 test passed

ALU_BLT-2:
    code: 0x05, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLT-2 test passed

ALU_BLTU-1:
    code: 0x07, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-1 test passed

ALU_BLTU-2:
    code: 0x07, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BLTU-2 test passed

ALU_BGE-1:
    code: 0x06, op1: 0x00000100, op2: 0x00000123
    signal == value
    signal == value
ALU_BGE-1 test passed

ALU_BGE-2:
    code: 0x06, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGE-2 test passed

ALU_BGEU-1:
    code: 0x08, op1: 0x00000100, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-1 test passed

ALU_BGEU-2:
    code: 0x08, op1: 0xffffffff, op2: 0xfee1dead
    signal == value
    signal == value
ALU_BGEU-2 test passed

ALU_LB:
    code: 0x09, op1: 0x00000001, op2: 0x00000001
    signal == value
    signal == value
ALU_LB test passed

ALU_LH:
    code: 0x0a, op1: 0x00000001, op2: 0x00000002
    signal == value
    signal == value
ALU_LH test passed

ALU_LW:
    code: 0x0b, op1: 0x00000002, op2: 0x00000003
    signal == value
    signal == value
ALU_LW test passed

ALU_LBU:
    code: 0x0c, op1: 0x00000003, op2: 0x00000005
    signal == value
    signal == value
ALU_LBU test passed

ALU_LHU:
    code: 0x0d, op1: 0x00000005, op2: 0x00000008
    signal == value
    signal == value
ALU_LHU test passed

ALU_SB:
    code: 0x0e, op1: 0x00000008, op2: 0x0000000d
    signal == value
    signal == value
ALU_SB test passed

ALU_SH:
    code: 0x0f, op1: 0x0000000d, op2: 0x00000015
    signal == value
    signal == value
ALU_SH test passed

ALU_SW:
    code: 0x10, op1: 0x00000015, op2: 0x00000022
    signal == value
    signal == value
ALU_SW test passed

ALU_LUI:
    code: 0x00, op1: 0x0000000a, op2: 0x004d2000
    signal == value
    signal == value
ALU_LUI test passed

all ALU-tests passed!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8537.066 ; gain = 43.020 ; free physical = 540 ; free virtual = 10704
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 16:21:50 2022...
