 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : ntt_block_radix2_pipelined
Version: V-2023.12-SP5
Date   : Sun Dec  7 23:21:59 2025
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: mode_pipe_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mode_out (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  mode_pipe_reg_2_/CLK (DFFARX1_RVT)       0.08      0.00       0.20 r
  mode_pipe_reg_2_/Q (DFFARX1_RVT)         0.01      0.10       0.30 f
  mode_out (net)                 1                   0.00       0.30 f
  mode_out (out)                           0.01      0.01       0.31 f
  data arrival time                                             0.31

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  clock uncertainty                                  2.00       2.20
  output external delay                             -4.00      -1.80
  data required time                                           -1.80
  ------------------------------------------------------------------------------------------
  data required time                                           -1.80
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   2.11


  Startpoint: STAGE_LOOP_0__mode_mid_delay_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mode_pipe_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  STAGE_LOOP_0__mode_mid_delay_reg/CLK (DFFARX1_RVT)      0.08      0.00       0.20 r
  STAGE_LOOP_0__mode_mid_delay_reg/QN (DFFARX1_RVT)       0.01      0.08       0.28 r
  n23 (net)                                     1                   0.00       0.28 r
  mode_pipe_reg_1_/D (DFFASX2_RVT)                        0.01      0.01       0.29 r
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  clock uncertainty                                                 2.00       2.20
  mode_pipe_reg_1_/CLK (DFFASX2_RVT)                                0.00       2.20 r
  library hold time                                                 0.00       2.20
  data required time                                                           2.20
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.20
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.90


  Startpoint: stage_regs_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__0_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__0_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__0_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_0_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_0_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__1_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__1_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__1_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_1_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_1_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__2_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__2_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__2_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_2_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_2_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__3_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__3_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__3_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_3_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_3_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__4_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__4_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__4_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_4_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_4_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__5_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__5_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__5_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_5_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_5_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__6_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__6_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__6_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_6_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_6_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__7_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__7_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__7_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_7_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_7_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__8_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__8_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__8_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_8_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_8_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                             Fanout     Trans      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  stage_regs_reg_0__0__9_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__9_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__9_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_9_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                  0.32

  clock core_clk (rise edge)                                                                              0.00       0.00
  clock network delay (ideal)                                                                             0.20       0.20
  clock uncertainty                                                                                       2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_9_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                      -0.01       2.19
  data required time                                                                                                 2.19
  -----------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.19
  data arrival time                                                                                                 -0.32
  -----------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.87


  Startpoint: stage_regs_reg_0__0__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__10_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__10_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__10_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_10_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_10_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__11_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__11_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__11_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_11_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_11_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__12_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__12_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__12_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_12_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_12_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__13_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__13_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__13_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_13_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_13_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__14_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__14_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__14_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_14_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_14_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__15_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__15_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__15_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_15_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_15_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__16_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__16_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__16_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_16_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_16_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__17_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__17_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__17_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_17_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_17_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__18_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__18_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__18_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_18_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_18_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__19_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__19_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__19_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_19_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_19_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__20_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__20_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__20_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_20_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_20_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__21_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__21_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__21_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_21_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_21_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__22_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__22_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__22_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_22_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_22_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__23_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__23_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__23_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_23_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_23_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__24_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__24_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__24_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_24_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_24_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__25_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__25_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__25_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_25_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_25_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__26_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__26_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__26_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_26_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_26_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__27_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__27_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__27_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_27_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_27_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


  Startpoint: stage_regs_reg_0__0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ntt_block_radix2_pipelined 16000         saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                                              Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  stage_regs_reg_0__0__28_/CLK (DFFARX1_RVT)                                                     0.08      0.00       0.20 r
  stage_regs_reg_0__0__28_/Q (DFFARX1_RVT)                                                       0.01      0.11       0.31 r
  stage_regs_0__0__28_ (net)                                                           1                   0.00       0.31 r
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_28_/D (DFFARX1_RVT)      0.01      0.01       0.32 r
  data arrival time                                                                                                   0.32

  clock core_clk (rise edge)                                                                               0.00       0.00
  clock network delay (ideal)                                                                              0.20       0.20
  clock uncertainty                                                                                        2.00       2.20
  STAGE_LOOP_0__GROUP_LOOP_0__BFLY_LOOP_0__ntt_bfly_inst_pipe_A_reg_reg_28_/CLK (DFFARX1_RVT)              0.00       2.20 r
  library hold time                                                                                       -0.01       2.19
  data required time                                                                                                  2.19
  ------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.19
  data arrival time                                                                                                  -0.32
  ------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.87


1
