==============================================================
File generated on Wed Nov 04 17:04:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 17:05:11 2020...
==============================================================
File generated on Wed Nov 04 17:06:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 17:06:28 2020...
==============================================================
File generated on Wed Nov 04 17:06:59 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:08:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:10:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:11:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:13:18 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:14:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:16:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:18:15 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:32:29 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:40:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:42:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:43:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 17:45:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 20:46:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 20:46:53 2020...
==============================================================
File generated on Wed Nov 04 20:56:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 20:56:58 2020...
==============================================================
File generated on Wed Nov 04 20:57:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:00:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:05:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 21:05:59 2020...
==============================================================
File generated on Wed Nov 04 21:06:34 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:08:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 21:08:25 2020...
==============================================================
File generated on Wed Nov 04 21:09:01 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 21:09:25 2020...
==============================================================
File generated on Wed Nov 04 21:10:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 21:10:40 2020...
==============================================================
File generated on Wed Nov 04 21:11:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:17:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:19:49 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:22:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:45:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:46:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:49:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:52:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:54:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:55:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 21:58:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 21:58:47 2020...
==============================================================
File generated on Wed Nov 04 21:59:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:00:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:07:31 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:08:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:10:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:11:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:15:46 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:22:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:36:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:37:27 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:38:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:42:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:53:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:57:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:58:29 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 22:59:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:01:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:03:05 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:05:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:06:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:06:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:07:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:09:32 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:10:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:13:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:15:59 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:25:46 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:26:27 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:33:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:35:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 04 23:38:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov  4 23:44:37 2020...
==============================================================
File generated on Thu Nov 05 02:19:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:20:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:21:09 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:22:49 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:23:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:24:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:28:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:29:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:30:27 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:31:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:33:06 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 02:34:23 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 02:35:20 2020...
==============================================================
File generated on Thu Nov 05 02:42:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 02:43:53 2020...
==============================================================
File generated on Thu Nov 05 02:47:13 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 02:47:20 2020...
==============================================================
File generated on Thu Nov 05 02:47:32 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 02:48:11 2020...
==============================================================
File generated on Thu Nov 05 03:15:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:15:59 2020...
==============================================================
File generated on Thu Nov 05 03:18:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:73:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:2883:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3386:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3661:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4102:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:4271:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4445:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
In file included from kernel.cpp:1:
In file included from kernel.cpp:1:
./util.h:241:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp1 = line_buf1[dup][97];
               ^              ~~
kernel.cpp:2357:5: note: in instantiation of function template specialization 'stencil_w3<float, float, 64, 15, 54, 8, 3, 32, 32>' requested here
    stencil_w3<data_t0, data_t1, 64, 13 + 2, 52 + 2, (8), 3, 32, 32>(fifo_cin, weight_buf, fifo_cout, (uint)STRIDE, LAYER_IN_NUM_T, LAYER_IN_H_T + 2, LAYER_IN_W_T + 2);
    ^
./util.h:190:2: note: array 'line_buf1' declared here
 T_data_t0 line_buf1[T_UNROLL][T_IN_W_T];
 ^
./util.h:250:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp2 = line_buf2[dup][97];
               ^              ~~
./util.h:191:3: note: array 'line_buf2' declared here
  T_data_t0 line_buf2[T_UNROLL][T_IN_W_T];
  ^
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:5544:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
ERROR: [HLS 214-124] use of undeclared identifier 'config_prev_load': kernel.cpp:5654
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:19:23 2020...
==============================================================
File generated on Thu Nov 05 03:20:09 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:73:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:2883:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3386:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3661:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4102:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:4271:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4445:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
In file included from kernel.cpp:1:
In file included from kernel.cpp:1:
./util.h:241:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp1 = line_buf1[dup][97];
               ^              ~~
kernel.cpp:2357:5: note: in instantiation of function template specialization 'stencil_w3<float, float, 64, 15, 54, 8, 3, 32, 32>' requested here
    stencil_w3<data_t0, data_t1, 64, 13 + 2, 52 + 2, (8), 3, 32, 32>(fifo_cin, weight_buf, fifo_cout, (uint)STRIDE, LAYER_IN_NUM_T, LAYER_IN_H_T + 2, LAYER_IN_W_T + 2);
    ^
./util.h:190:2: note: array 'line_buf1' declared here
 T_data_t0 line_buf1[T_UNROLL][T_IN_W_T];
 ^
./util.h:250:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp2 = line_buf2[dup][97];
               ^              ~~
./util.h:191:3: note: array 'line_buf2' declared here
  T_data_t0 line_buf2[T_UNROLL][T_IN_W_T];
  ^
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:5544:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 105.512 ; gain = 20.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 105.512 ; gain = 20.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1346) in function 'void maxpool_w2<float, 13, 52, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 174.523 ; gain = 89.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1466) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1492) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 184.918 ; gain = 100.352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:3706) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:3733) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1327) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:2555) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:2594) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:2676) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:4847) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:4906) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:4963) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:2415) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:3710) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:3717) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:3737) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:3744) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1339) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (./util.h:1342) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1490) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:2558) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:2605) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:2678) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:4852) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:4911) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:4968) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:2417) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:2418) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:3637) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:3638) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:3641) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:3642) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1302) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1318) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:2440) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:2442) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:2444) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:2447) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:4824) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1301) accessed through non-constant indices on dimension 1 (./util.h:1341:58), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1302) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1466) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1492) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_weight_load_0.V.V' (kernel.cpp:5550) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_beta_depth.V.V' (kernel.cpp:5629) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'fifo_gamma_depth.V.V' (kernel.cpp:5631) is invalid: it has no data consumer.
ERROR: [XFORM 203-711] Internal stream 'fifo_weight_load_0.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_weight_load_0.V.V' has write operations in process function 'weight_load'.
ERROR: [XFORM 203-711] Internal stream 'fifo_beta_depth.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_beta_depth.V.V' has write operations in process function 'weight_load'.
ERROR: [XFORM 203-711] Internal stream 'fifo_gamma_depth.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'fifo_gamma_depth.V.V' has write operations in process function 'weight_load'.
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:21:13 2020...
==============================================================
File generated on Thu Nov 05 03:46:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:73:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from kernel.cpp:1:
kernel.cpp:2883:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3386:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3661:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4102:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:4271:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4445:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:5713:2: error: no matching function for call to 'weight_load'
 weight_load(
 ^~~~~~~~~~~
kernel.cpp:1667:6: note: candidate function not viable: requires 10 arguments, but 7 were provided
void weight_load(
     ^
In file included from kernel.cpp:1:
In file included from kernel.cpp:1:
./util.h:241:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp1 = line_buf1[dup][97];
               ^              ~~
kernel.cpp:2357:5: note: in instantiation of function template specialization 'stencil_w3<float, float, 64, 15, 54, 8, 3, 32, 32>' requested here
    stencil_w3<data_t0, data_t1, 64, 13 + 2, 52 + 2, (8), 3, 32, 32>(fifo_cin, weight_buf, fifo_cout, (uint)STRIDE, LAYER_IN_NUM_T, LAYER_IN_H_T + 2, LAYER_IN_W_T + 2);
    ^
./util.h:190:2: note: array 'line_buf1' declared here
 T_data_t0 line_buf1[T_UNROLL][T_IN_W_T];
 ^
./util.h:250:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp2 = line_buf2[dup][97];
               ^              ~~
./util.h:191:3: note: array 'line_buf2' declared here
  T_data_t0 line_buf2[T_UNROLL][T_IN_W_T];
  ^
8 warnings and 1 error generated.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:46:34 2020...
==============================================================
File generated on Thu Nov 05 03:47:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:73:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:2883:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3386:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3661:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4102:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:4271:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4445:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
In file included from kernel.cpp:1:
In file included from kernel.cpp:1:
./util.h:241:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp1 = line_buf1[dup][97];
               ^              ~~
kernel.cpp:2357:5: note: in instantiation of function template specialization 'stencil_w3<float, float, 64, 15, 54, 8, 3, 32, 32>' requested here
    stencil_w3<data_t0, data_t1, 64, 13 + 2, 52 + 2, (8), 3, 32, 32>(fifo_cin, weight_buf, fifo_cout, (uint)STRIDE, LAYER_IN_NUM_T, LAYER_IN_H_T + 2, LAYER_IN_W_T + 2);
    ^
./util.h:190:2: note: array 'line_buf1' declared here
 T_data_t0 line_buf1[T_UNROLL][T_IN_W_T];
 ^
./util.h:250:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp2 = line_buf2[dup][97];
               ^              ~~
./util.h:191:3: note: array 'line_buf2' declared here
  T_data_t0 line_buf2[T_UNROLL][T_IN_W_T];
  ^
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:5544:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 105.426 ; gain = 20.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 105.426 ; gain = 20.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1346) in function 'void maxpool_w2<float, 13, 52, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 169.434 ; gain = 84.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1466) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1492) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 180.656 ; gain = 95.988
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:3706) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:3733) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1327) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:2555) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:2594) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:2676) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:4847) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:4906) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:4963) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:2415) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:3710) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:3717) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:3737) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:3744) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1339) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (./util.h:1342) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1490) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:2558) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:2605) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:2678) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:4852) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:4911) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:4968) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:2417) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:2418) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:3637) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:3638) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:3641) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:3642) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1302) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1318) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:2440) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:2442) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:2444) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:2447) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:4824) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1301) accessed through non-constant indices on dimension 1 (./util.h:1341:58), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1301) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1302) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1466) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1492) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1286:4) to (kernel.cpp:1305:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1745:33) to (kernel.cpp:1830:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1931:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3683:6) to (kernel.cpp:3696:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3733:19) to (kernel.cpp:3803:5) in function 'relu'... converting 60 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3811:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4115:18) to (kernel.cpp:4134:4) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4147:17) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1342:38) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1348:2) to (./util.h:1485:7) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:2723:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4847:16) to (kernel.cpp:4896:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4906:16) to (kernel.cpp:4954:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4963:16) to (kernel.cpp:5021:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:4840:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5116:5) to (kernel.cpp:5122:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5258:21) to (kernel.cpp:5308:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5424:4) to (kernel.cpp:5435:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3200:20) to (kernel.cpp:3219:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3226:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:215:3) to (kernel.cpp:245:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:595:21) to (kernel.cpp:609:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:645:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:1668)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:3546)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:4010)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:2434)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:5032)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:3054)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:420)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 233.145 ; gain = 148.477
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:1728:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:5922:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:3577:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:4039:1) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./util.h:1327:28) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:2540:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:2539:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:2554:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:2553:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:2593:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:2592:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:2591:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:2675:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:2674:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:2472:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:5069:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:5079:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:5090:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:5114:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:2415:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:2411:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:2410:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:2409:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:3194:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:3126:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:66:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:1146:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:1331:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 13, 52, 8, 2, 32>' to 'maxpool_w2' (./util.h:1298:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:4810).
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:5927:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5073:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5084:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5098:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5108:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5122:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5134:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1838:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1859:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1867:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1890:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1892:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:48:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:62:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:74:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:5532:1), pipe: (kernel.cpp:5927:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:13 . Memory (MB): peak = 435.074 ; gain = 350.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar2', kernel.cpp:74) with incoming values : ('indvar_next9', kernel.cpp:74) [103]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:74) [110]  (1.23 ns)
	'select' operation ('indvar2_mid2', kernel.cpp:74) [111]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:74) [131]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.83 seconds; current allocated memory: 377.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 378.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_385', kernel.cpp:236) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:236) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:235) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:235) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:235) with incoming values : ('hh_2', kernel.cpp:235) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:235) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 378.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 379.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 380.092 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 381.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:1298) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:1298) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:1295) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:1289) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:1292) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:1292) with incoming values : ('oo_4', kernel.cpp:1292) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:1297) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 381.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 382.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 382.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 382.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:1824->kernel.cpp:5713) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.628 seconds; current allocated memory: 383.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 385.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:2397) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:2397) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.298 seconds; current allocated memory: 386.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 387.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:2594) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:2594) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:2594) [278]  (0.494 ns)
	'or' operation ('tmp_289', kernel.cpp:2594) [280]  (0 ns)
	'or' operation ('tmp_508', kernel.cpp:2594) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:2594) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:2594) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.315 seconds; current allocated memory: 389.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.018 seconds; current allocated memory: 391.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_371', kernel.cpp:3210) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:3210) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:3209) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:3209) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:3209) with incoming values : ('h_2', kernel.cpp:3209) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:3209) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.264 seconds; current allocated memory: 391.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 392.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_111', kernel.cpp:3794) [553]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:3794) [557]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:3793) [560]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:3793) [561]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:3793) with incoming values : ('h4_2', kernel.cpp:3793) [203]  (0 ns)
	'add' operation ('h', kernel.cpp:3793) [552]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 394.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.434 seconds; current allocated memory: 398.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.019 seconds; current allocated memory: 414.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.477 seconds; current allocated memory: 425.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_126', kernel.cpp:4125) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:4125) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:4124) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:4124) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:4124) with incoming values : ('h_2', kernel.cpp:4124) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:4124) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.907 seconds; current allocated memory: 426.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 427.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4938) of variable '__Result__', kernel.cpp:4925 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4910) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4938) of variable '__Result__', kernel.cpp:4925 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4910) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V' [54]  (2.27 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:4978) [63]  (0 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:4978) [68]  (0.817 ns)
	'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' [71]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.067 seconds; current allocated memory: 428.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 429.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'phi' operation ('hh') with incoming values : ('hh', kernel.cpp:5079) [366]  (0 ns)
	'mul' operation of DSP[381] ('tmp_298', kernel.cpp:5083) [381]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.599 seconds; current allocated memory: 432.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.667 seconds; current allocated memory: 435.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.327 seconds; current allocated memory: 436.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 438.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.318 seconds; current allocated memory: 438.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 441.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.598 seconds; current allocated memory: 442.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.494 seconds; current allocated memory: 443.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_26s_26_5_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_17s_17s_17_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 4.165 seconds; current allocated memory: 447.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.699 seconds; current allocated memory: 448.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 451.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.379 seconds; current allocated memory: 453.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 453.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 456.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_11s_7ns_11_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.711 seconds; current allocated memory: 459.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.367 seconds; current allocated memory: 464.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.268 seconds; current allocated memory: 466.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 28589 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.505 seconds; current allocated memory: 474.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32s_32_36_1' to 'top_kernel_urem_3Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_536_32_1_1' to 'top_kernel_mux_53PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_53PgM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3Rg6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 7.299 seconds; current allocated memory: 488.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 492.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 3.368 seconds; current allocated memory: 494.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 3.029 seconds; current allocated memory: 501.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 4.231 seconds; current allocated memory: 503.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrYie' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 3.107 seconds; current allocated memory: 506.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 7.095 seconds; current allocated memory: 509.429 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3Ngs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32OgC_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3Rg6_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Shg_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Thq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32UhA_MulnS_11'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bWhU_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrYie_U(start_for_cout_wrYie)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:03:52 . Memory (MB): peak = 686.195 ; gain = 601.527
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 233.052 seconds; peak allocated memory: 509.429 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:51:36 2020...
==============================================================
File generated on Thu Nov 05 03:52:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:73:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:2883:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3386:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3661:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:3933:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4271:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:4445:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
In file included from kernel.cpp:1:
In file included from kernel.cpp:1:
./util.h:241:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp1 = line_buf1[dup][97];
               ^              ~~
kernel.cpp:2357:5: note: in instantiation of function template specialization 'stencil_w3<float, float, 64, 15, 54, 8, 3, 32, 32>' requested here
    stencil_w3<data_t0, data_t1, 64, 13 + 2, 52 + 2, (8), 3, 32, 32>(fifo_cin, weight_buf, fifo_cout, (uint)STRIDE, LAYER_IN_NUM_T, LAYER_IN_H_T + 2, LAYER_IN_W_T + 2);
    ^
./util.h:190:2: note: array 'line_buf1' declared here
 T_data_t0 line_buf1[T_UNROLL][T_IN_W_T];
 ^
./util.h:250:16: warning: array index 97 is past the end of the array (which contains 54 elements) [-Warray-bounds]
        tmp2 = line_buf2[dup][97];
               ^              ~~
./util.h:191:3: note: array 'line_buf2' declared here
  T_data_t0 line_buf2[T_UNROLL][T_IN_W_T];
  ^
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:5544:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 105.805 ; gain = 21.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 105.805 ; gain = 21.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1101) in function 'void maxpool_w2<float, 13, 52, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 169.469 ; gain = 84.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1218) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1244) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 179.910 ; gain = 95.133
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:3706) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:3733) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1083) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:2555) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:2594) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:2676) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:4847) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:4906) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:4963) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:2415) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:3710) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:3717) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:3737) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:3744) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1094) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./util.h:1097) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 51.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1242) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:2558) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:2605) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:2678) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:5105) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:5128) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:4852) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:4911) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:4968) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:2417) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:2418) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:55) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:3637) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:3638) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:3641) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:3642) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1057) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1058) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1072) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1074) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:2440) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:2442) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:2444) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:2447) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:4824) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1057) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1058) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:2561) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:2681) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:3713) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:3756) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1218) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 13, 52, 8, 2, 32>' (./util.h:1244) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1286:4) to (kernel.cpp:1305:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1745:33) to (kernel.cpp:1830:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:1931:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3683:6) to (kernel.cpp:3696:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3733:19) to (kernel.cpp:3803:5) in function 'relu'... converting 60 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3811:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3945:19) to (kernel.cpp:3964:5) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3977:18) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1099:2) to (./util.h:1237:5) in function 'maxpool_w2<float, 13, 52, 8, 2, 32>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:2723:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4847:16) to (kernel.cpp:4896:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4906:16) to (kernel.cpp:4954:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:4963:16) to (kernel.cpp:5021:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:4840:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5116:5) to (kernel.cpp:5122:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5258:21) to (kernel.cpp:5308:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:5424:4) to (kernel.cpp:5435:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3200:20) to (kernel.cpp:3219:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:3226:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:215:3) to (kernel.cpp:245:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:595:21) to (kernel.cpp:609:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:645:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:1668)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:3546)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:3842)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:2434)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:5032)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:3054)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:420)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 231.297 ; gain = 146.520
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:1728:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:5922:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:3577:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:3870:2) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:2540:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:2539:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:2554:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:2553:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:2593:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:2592:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:2591:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:2675:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:2674:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:2472:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:5069:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:5079:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:5090:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:5114:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:2415:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:2411:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:2410:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:2409:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:3194:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:3126:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:66:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:1146:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:1331:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 13, 52, 8, 2, 32>' to 'maxpool_w2' (./util.h:1079:5)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:4810).
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:5927:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5073:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5084:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5098:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5108:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5122:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:5134:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1838:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1859:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1867:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1890:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:1892:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:48:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:62:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:74:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:5532:1), pipe: (kernel.cpp:5927:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 413.316 ; gain = 328.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar2', kernel.cpp:74) with incoming values : ('indvar_next9', kernel.cpp:74) [103]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:74) [110]  (1.23 ns)
	'select' operation ('indvar2_mid2', kernel.cpp:74) [111]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:74) [131]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.742 seconds; current allocated memory: 357.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 358.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_372', kernel.cpp:236) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:236) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:235) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:235) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:235) with incoming values : ('hh_2', kernel.cpp:235) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:235) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 359.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 359.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 360.641 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 362.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:1298) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:1298) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:1295) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:1289) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:1292) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:1292) with incoming values : ('oo_4', kernel.cpp:1292) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:1297) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 362.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 362.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 363.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 363.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:1824->kernel.cpp:5713) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.635 seconds; current allocated memory: 364.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 366.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:2397) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:2397) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 367.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 368.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:2594) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:2594) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:2594) [278]  (0.494 ns)
	'or' operation ('tmp_289', kernel.cpp:2594) [280]  (0 ns)
	'or' operation ('tmp_500', kernel.cpp:2594) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:2594) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:2594) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 369.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.712 seconds; current allocated memory: 371.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_358', kernel.cpp:3210) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:3210) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:3209) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:3209) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:3209) with incoming values : ('h_2', kernel.cpp:3209) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:3209) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.021 seconds; current allocated memory: 372.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 373.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_111', kernel.cpp:3794) [553]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:3794) [557]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:3793) [560]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:3793) [561]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:3793) with incoming values : ('h4_2', kernel.cpp:3793) [203]  (0 ns)
	'add' operation ('h', kernel.cpp:3793) [552]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 375.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.148 seconds; current allocated memory: 378.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('iter') to 'select' operation ('iter') (combination delay: 3.644 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (3.644ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'maxpool_w2' consists of the following:
	'phi' operation ('iter') with incoming values : ('iter', ./util.h:1271) [448]  (0 ns)
	'add' operation ('iter', ./util.h:1270) [1771]  (1.51 ns)
	'icmp' operation ('tmp_146', ./util.h:1271) [1772]  (1.26 ns)
	'select' operation ('iter', ./util.h:1271) [1773]  (0.87 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.215 seconds; current allocated memory: 382.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.344 seconds; current allocated memory: 386.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_126', kernel.cpp:3955) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:3955) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:3954) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:3954) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:3954) with incoming values : ('h_2', kernel.cpp:3954) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:3954) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.271 seconds; current allocated memory: 387.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 388.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4938) of variable '__Result__', kernel.cpp:4925 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4910) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:4938) of variable '__Result__', kernel.cpp:4925 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:4910) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:4967) on array 'cout_burst_buf_V' [54]  (2.27 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:4978) [63]  (0 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:4978) [68]  (0.817 ns)
	'store' operation (kernel.cpp:4996) of variable '__Result__', kernel.cpp:4983 on array 'cout_burst_buf_V' [71]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.078 seconds; current allocated memory: 389.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 390.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'phi' operation ('hh') with incoming values : ('hh', kernel.cpp:5079) [366]  (0 ns)
	'mul' operation of DSP[381] ('tmp_285', kernel.cpp:5083) [381]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.053 seconds; current allocated memory: 393.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.792 seconds; current allocated memory: 396.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.983 seconds; current allocated memory: 397.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 399.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 399.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.852 seconds; current allocated memory: 402.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.707 seconds; current allocated memory: 403.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.568 seconds; current allocated memory: 404.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_26s_26_5_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_17s_17s_17_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 4.172 seconds; current allocated memory: 408.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 409.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 412.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 414.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 414.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 417.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_11s_7ns_11_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 420.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.276 seconds; current allocated memory: 425.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 4.121 seconds; current allocated memory: 427.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 28589 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.554 seconds; current allocated memory: 435.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_7ns_32_7_1' to 'top_kernel_mul_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_32s_32_7_1' to 'top_kernel_mul_13OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_34ns_65_7_1' to 'top_kernel_mul_32PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_27ns_32ns_32_31_1' to 'top_kernel_urem_2Rg6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'maxpool_w2' is 13382 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_2Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 6.326 seconds; current allocated memory: 444.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 5.923 seconds; current allocated memory: 447.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.602 seconds; current allocated memory: 449.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.337 seconds; current allocated memory: 455.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 3.69 seconds; current allocated memory: 458.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrYie' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.903 seconds; current allocated memory: 460.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.962 seconds; current allocated memory: 464.283 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Ngs_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13OgC_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32PgM_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_2Rg6_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Shg_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Thq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32UhA_MulnS_13'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bWhU_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrYie_U(start_for_cout_wrYie)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:03 ; elapsed = 00:03:24 . Memory (MB): peak = 624.375 ; gain = 539.598
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 204.392 seconds; peak allocated memory: 464.283 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 03:56:05 2020...
==============================================================
File generated on Thu Nov 05 15:52:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 15:53:07 2020...
==============================================================
File generated on Thu Nov 05 15:54:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 15:55:16 2020...
==============================================================
File generated on Thu Nov 05 15:55:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 15:57:05 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 15:57:51 2020...
==============================================================
File generated on Thu Nov 05 16:00:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:00:44 2020...
==============================================================
File generated on Thu Nov 05 16:02:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:02:51 2020...
==============================================================
File generated on Thu Nov 05 16:03:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:03:43 2020...
==============================================================
File generated on Thu Nov 05 16:04:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:04:34 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:06:37 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:06:55 2020...
==============================================================
File generated on Thu Nov 05 16:07:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:07:30 2020...
==============================================================
File generated on Thu Nov 05 16:07:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:07:58 2020...
==============================================================
File generated on Thu Nov 05 16:09:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:09:23 2020...
==============================================================
File generated on Thu Nov 05 16:10:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:11:07 2020...
==============================================================
File generated on Thu Nov 05 16:12:31 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:12:50 2020...
==============================================================
File generated on Thu Nov 05 16:13:50 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:14:08 2020...
==============================================================
File generated on Thu Nov 05 16:16:02 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:16:22 2020...
==============================================================
File generated on Thu Nov 05 16:19:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:19:43 2020...
==============================================================
File generated on Thu Nov 05 16:21:48 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 16:22:11 2020...
==============================================================
File generated on Thu Nov 05 16:23:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:27:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:29:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:30:01 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:31:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:43:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 16:56:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:11:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:11:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:14:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:21:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:24:02 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:31:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 18:46:06 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:28:20 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:30:49 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:32:27 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 19:33:12 2020...
==============================================================
File generated on Thu Nov 05 19:33:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:34:59 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:39:32 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:41:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:49:45 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 19:58:21 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 21:08:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:09:20 2020...
==============================================================
File generated on Thu Nov 05 21:10:10 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:10:45 2020...
==============================================================
File generated on Thu Nov 05 21:10:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:11:12 2020...
==============================================================
File generated on Thu Nov 05 21:11:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:11:53 2020...
==============================================================
File generated on Thu Nov 05 21:16:13 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:16:48 2020...
==============================================================
File generated on Thu Nov 05 21:17:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:17:33 2020...
==============================================================
File generated on Thu Nov 05 21:18:06 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:18:21 2020...
==============================================================
File generated on Thu Nov 05 21:18:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:19:19 2020...
==============================================================
File generated on Thu Nov 05 21:20:29 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:20:49 2020...
==============================================================
File generated on Thu Nov 05 21:21:18 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:21:44 2020...
==============================================================
File generated on Thu Nov 05 21:22:10 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:22:40 2020...
==============================================================
File generated on Thu Nov 05 21:23:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:24:29 2020...
==============================================================
File generated on Thu Nov 05 21:29:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 21:30:48 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 21:31:37 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:32:04 2020...
==============================================================
File generated on Thu Nov 05 21:32:10 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:32:22 2020...
==============================================================
File generated on Thu Nov 05 21:35:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:35:46 2020...
==============================================================
File generated on Thu Nov 05 21:37:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:39:24 2020...
==============================================================
File generated on Thu Nov 05 21:48:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:49:42 2020...
==============================================================
File generated on Thu Nov 05 21:50:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:51:42 2020...
==============================================================
File generated on Thu Nov 05 21:52:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:53:02 2020...
==============================================================
File generated on Thu Nov 05 21:53:50 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:54:50 2020...
==============================================================
File generated on Thu Nov 05 21:55:56 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 21:57:13 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:58:36 2020...
==============================================================
File generated on Thu Nov 05 21:59:09 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 21:59:58 2020...
==============================================================
File generated on Thu Nov 05 22:00:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:01:27 2020...
==============================================================
File generated on Thu Nov 05 22:03:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:03:49 2020...
==============================================================
File generated on Thu Nov 05 22:05:06 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:05:39 2020...
==============================================================
File generated on Thu Nov 05 22:07:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:07:45 2020...
==============================================================
File generated on Thu Nov 05 22:08:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:09:28 2020...
==============================================================
File generated on Thu Nov 05 22:09:48 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:10:54 2020...
==============================================================
File generated on Thu Nov 05 22:11:09 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:11:58 2020...
==============================================================
File generated on Thu Nov 05 22:12:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:12:48 2020...
==============================================================
File generated on Thu Nov 05 22:15:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:16:27 2020...
==============================================================
File generated on Thu Nov 05 22:17:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:17:50 2020...
==============================================================
File generated on Thu Nov 05 22:19:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:20:01 2020...
==============================================================
File generated on Thu Nov 05 22:20:37 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:21:25 2020...
==============================================================
File generated on Thu Nov 05 22:21:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:23:02 2020...
==============================================================
File generated on Thu Nov 05 22:24:51 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:25:56 2020...
==============================================================
File generated on Thu Nov 05 22:29:09 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:30:44 2020...
==============================================================
File generated on Thu Nov 05 22:33:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:33:29 2020...
==============================================================
File generated on Thu Nov 05 22:34:26 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:35:13 2020...
==============================================================
File generated on Thu Nov 05 22:35:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:36:49 2020...
==============================================================
File generated on Thu Nov 05 22:37:29 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov  5 22:38:15 2020...
==============================================================
File generated on Thu Nov 05 22:38:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 22:43:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 22:45:26 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 22:46:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 22:49:20 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 22:49:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 05 23:01:48 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 06 01:04:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Fri Nov  6 01:04:23 2020...
==============================================================
File generated on Fri Nov 06 01:05:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Fri Nov  6 01:05:42 2020...
==============================================================
File generated on Fri Nov 06 01:07:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
