{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "nanoscale_circuits"}, {"score": 0.004103212598803194, "phrase": "nanometer_regime"}, {"score": 0.003687960013746783, "phrase": "significant_portion"}, {"score": 0.0034963129868796064, "phrase": "power_dissipation"}, {"score": 0.003314591878914152, "phrase": "cmos_circuits"}, {"score": 0.0031422859551159506, "phrase": "threshold_voltage"}, {"score": 0.0029789104204803137, "phrase": "channel_length"}, {"score": 0.0027495914857929584, "phrase": "gate_oxide_thickness_scale"}, {"score": 0.002220551141101661, "phrase": "leakage_power"}, {"score": 0.0021049977753042253, "phrase": "high-performance_systems"}], "paper_keywords": [""], "paper_abstract": "Leakage current in the nanometer regime has become a significant portion of power dissipation in CMOS circuits as threshold voltage, channel length, and gate oxide thickness scale downward. Various techniques are available to reduce leakage power in high-performance systems.", "paper_title": "Leakage power analysis and reduction for nanoscale circuits", "paper_id": "WOS:000236796200009"}