

================================================================
== Vitis HLS Report for 'deAes_return_Pipeline_deAes_return_label22'
================================================================
* Date:           Fri Jun 17 13:15:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  3.912 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      452|      452|  18.080 us|  18.080 us|  452|  452|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- deAes_return_label22  |      450|      450|        50|         50|          1|     9|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 50, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 53 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 9, i4 %i_6"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL11addRoundKeyPA4_iiPi.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i = load i4 %i_6" [src/aes.cpp:458]   --->   Operation 56 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%wArray_addr = getelementptr i32 %wArray, i64 0, i64 15" [src/aes.cpp:440]   --->   Operation 57 'getelementptr' 'wArray_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wArray_addr_1 = getelementptr i32 %wArray, i64 0, i64 14" [src/aes.cpp:439]   --->   Operation 58 'getelementptr' 'wArray_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%wArray_addr_2 = getelementptr i32 %wArray, i64 0, i64 13" [src/aes.cpp:438]   --->   Operation 59 'getelementptr' 'wArray_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%wArray_addr_3 = getelementptr i32 %wArray, i64 0, i64 12" [src/aes.cpp:437]   --->   Operation 60 'getelementptr' 'wArray_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%wArray_addr_4 = getelementptr i32 %wArray, i64 0, i64 11" [src/aes.cpp:440]   --->   Operation 61 'getelementptr' 'wArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%wArray_addr_5 = getelementptr i32 %wArray, i64 0, i64 10" [src/aes.cpp:439]   --->   Operation 62 'getelementptr' 'wArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wArray_addr_6 = getelementptr i32 %wArray, i64 0, i64 9" [src/aes.cpp:438]   --->   Operation 63 'getelementptr' 'wArray_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wArray_addr_7 = getelementptr i32 %wArray, i64 0, i64 8" [src/aes.cpp:437]   --->   Operation 64 'getelementptr' 'wArray_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%wArray_addr_8 = getelementptr i32 %wArray, i64 0, i64 7" [src/aes.cpp:440]   --->   Operation 65 'getelementptr' 'wArray_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%wArray_addr_9 = getelementptr i32 %wArray, i64 0, i64 6" [src/aes.cpp:439]   --->   Operation 66 'getelementptr' 'wArray_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%wArray_addr_10 = getelementptr i32 %wArray, i64 0, i64 5" [src/aes.cpp:438]   --->   Operation 67 'getelementptr' 'wArray_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%wArray_addr_11 = getelementptr i32 %wArray, i64 0, i64 4" [src/aes.cpp:437]   --->   Operation 68 'getelementptr' 'wArray_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wArray_addr_12 = getelementptr i32 %wArray, i64 0, i64 3" [src/aes.cpp:440]   --->   Operation 69 'getelementptr' 'wArray_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wArray_addr_13 = getelementptr i32 %wArray, i64 0, i64 2" [src/aes.cpp:439]   --->   Operation 70 'getelementptr' 'wArray_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%wArray_addr_14 = getelementptr i32 %wArray, i64 0, i64 1" [src/aes.cpp:438]   --->   Operation 71 'getelementptr' 'wArray_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%wArray_addr_15 = getelementptr i32 %wArray, i64 0, i64 0" [src/aes.cpp:437]   --->   Operation 72 'getelementptr' 'wArray_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%cArray_addr = getelementptr i32 %cArray, i64 0, i64 15" [src/aes.cpp:355]   --->   Operation 73 'getelementptr' 'cArray_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%cArray_addr_1 = getelementptr i32 %cArray, i64 0, i64 14" [src/aes.cpp:355]   --->   Operation 74 'getelementptr' 'cArray_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cArray_addr_2 = getelementptr i32 %cArray, i64 0, i64 13" [src/aes.cpp:355]   --->   Operation 75 'getelementptr' 'cArray_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%cArray_addr_3 = getelementptr i32 %cArray, i64 0, i64 12" [src/aes.cpp:355]   --->   Operation 76 'getelementptr' 'cArray_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cArray_addr_4 = getelementptr i32 %cArray, i64 0, i64 11" [src/aes.cpp:355]   --->   Operation 77 'getelementptr' 'cArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%cArray_addr_5 = getelementptr i32 %cArray, i64 0, i64 10" [src/aes.cpp:355]   --->   Operation 78 'getelementptr' 'cArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%cArray_addr_6 = getelementptr i32 %cArray, i64 0, i64 9" [src/aes.cpp:355]   --->   Operation 79 'getelementptr' 'cArray_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%cArray_addr_7 = getelementptr i32 %cArray, i64 0, i64 8" [src/aes.cpp:355]   --->   Operation 80 'getelementptr' 'cArray_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%cArray_addr_8 = getelementptr i32 %cArray, i64 0, i64 7" [src/aes.cpp:355]   --->   Operation 81 'getelementptr' 'cArray_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%cArray_addr_9 = getelementptr i32 %cArray, i64 0, i64 6" [src/aes.cpp:355]   --->   Operation 82 'getelementptr' 'cArray_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%cArray_addr_10 = getelementptr i32 %cArray, i64 0, i64 5" [src/aes.cpp:355]   --->   Operation 83 'getelementptr' 'cArray_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%cArray_addr_11 = getelementptr i32 %cArray, i64 0, i64 4" [src/aes.cpp:355]   --->   Operation 84 'getelementptr' 'cArray_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%cArray_addr_12 = getelementptr i32 %cArray, i64 0, i64 3" [src/aes.cpp:355]   --->   Operation 85 'getelementptr' 'cArray_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%cArray_addr_13 = getelementptr i32 %cArray, i64 0, i64 2" [src/aes.cpp:355]   --->   Operation 86 'getelementptr' 'cArray_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%cArray_addr_14 = getelementptr i32 %cArray, i64 0, i64 1" [src/aes.cpp:355]   --->   Operation 87 'getelementptr' 'cArray_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%cArray_addr_15 = getelementptr i32 %cArray, i64 0, i64 0" [src/aes.cpp:355]   --->   Operation 88 'getelementptr' 'cArray_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%icmp_ln458 = icmp_eq  i4 %i, i4 0" [src/aes.cpp:458]   --->   Operation 90 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %.split18, void %.preheader.preheader.preheader.exitStub" [src/aes.cpp:458]   --->   Operation 92 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_15" [src/aes.cpp:355]   --->   Operation 93 'load' 'cArray_load' <Predicate = (!icmp_ln458)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 94 [2/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_14" [src/aes.cpp:355]   --->   Operation 94 'load' 'cArray_load_1' <Predicate = (!icmp_ln458)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0" [src/aes.cpp:430]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i6 %shl_ln" [src/aes.cpp:431]   --->   Operation 96 'zext' 'zext_ln431' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln431" [src/aes.cpp:431]   --->   Operation 97 'getelementptr' 'w_addr' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:431]   --->   Operation 98 'load' 'w_load' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln432 = or i6 %shl_ln, i6 1" [src/aes.cpp:432]   --->   Operation 99 'or' 'or_ln432' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln432_1 = zext i6 %or_ln432" [src/aes.cpp:432]   --->   Operation 100 'zext' 'zext_ln432_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%w_addr_3 = getelementptr i32 %w, i64 0, i64 %zext_ln432_1" [src/aes.cpp:432]   --->   Operation 101 'getelementptr' 'w_addr_3' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_3" [src/aes.cpp:432]   --->   Operation 102 'load' 'w_load_2' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln458 = add i4 %i, i4 15" [src/aes.cpp:458]   --->   Operation 103 'add' 'add_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln458 = store i4 %add_ln458, i4 %i_6" [src/aes.cpp:458]   --->   Operation 104 'store' 'store_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.42>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 437 'ret' 'ret_ln0' <Predicate = (icmp_ln458)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 105 [1/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_15" [src/aes.cpp:355]   --->   Operation 105 'load' 'cArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i32 %cArray_load" [src/aes.cpp:347]   --->   Operation 106 'trunc' 'trunc_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i8 %trunc_ln347" [src/aes.cpp:347]   --->   Operation 107 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%S2_addr = getelementptr i8 %S2, i64 0, i64 %zext_ln347" [src/aes.cpp:347]   --->   Operation 108 'getelementptr' 'S2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.23ns)   --->   "%S2_load = load i8 %S2_addr" [src/aes.cpp:347]   --->   Operation 109 'load' 'S2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_14" [src/aes.cpp:355]   --->   Operation 110 'load' 'cArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln347_1 = trunc i32 %cArray_load_1" [src/aes.cpp:347]   --->   Operation 111 'trunc' 'trunc_ln347_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_13" [src/aes.cpp:355]   --->   Operation 112 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 113 [2/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_12" [src/aes.cpp:355]   --->   Operation 113 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 114 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:431]   --->   Operation 114 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty_118 = trunc i32 %w_load" [src/aes.cpp:431]   --->   Operation 115 'trunc' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 116 'partselect' 'lshr_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln95_1" [src/aes.cpp:95]   --->   Operation 117 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln97_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 118 'partselect' 'lshr_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln99_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 119 'partselect' 'lshr_ln99_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_3" [src/aes.cpp:432]   --->   Operation 120 'load' 'w_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_119 = trunc i32 %w_load_2" [src/aes.cpp:432]   --->   Operation 121 'trunc' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%lshr_ln95_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 122 'partselect' 'lshr_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %lshr_ln95_2" [src/aes.cpp:95]   --->   Operation 123 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln97_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 124 'partselect' 'lshr_ln97_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln99_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 125 'partselect' 'lshr_ln99_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln433 = or i6 %shl_ln, i6 2" [src/aes.cpp:433]   --->   Operation 126 'or' 'or_ln433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln433_1 = zext i6 %or_ln433" [src/aes.cpp:433]   --->   Operation 127 'zext' 'zext_ln433_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%w_addr_4 = getelementptr i32 %w, i64 0, i64 %zext_ln433_1" [src/aes.cpp:433]   --->   Operation 128 'getelementptr' 'w_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_4" [src/aes.cpp:433]   --->   Operation 129 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln434 = or i6 %shl_ln, i6 3" [src/aes.cpp:434]   --->   Operation 130 'or' 'or_ln434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln434_1 = zext i6 %or_ln434" [src/aes.cpp:434]   --->   Operation 131 'zext' 'zext_ln434_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%w_addr_5 = getelementptr i32 %w, i64 0, i64 %zext_ln434_1" [src/aes.cpp:434]   --->   Operation 132 'getelementptr' 'w_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_5" [src/aes.cpp:434]   --->   Operation 133 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln437 = store i32 %zext_ln95, i4 %wArray_addr_15" [src/aes.cpp:437]   --->   Operation 134 'store' 'store_ln437' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln438 = store i32 %zext_ln95_1, i4 %wArray_addr_14" [src/aes.cpp:438]   --->   Operation 135 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 136 [1/2] (1.23ns)   --->   "%S2_load = load i8 %S2_addr" [src/aes.cpp:347]   --->   Operation 136 'load' 'S2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i8 %trunc_ln347_1" [src/aes.cpp:347]   --->   Operation 137 'zext' 'zext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%S2_addr_1 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_1" [src/aes.cpp:347]   --->   Operation 138 'getelementptr' 'S2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (1.23ns)   --->   "%S2_load_1 = load i8 %S2_addr_1" [src/aes.cpp:347]   --->   Operation 139 'load' 'S2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 140 [1/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_13" [src/aes.cpp:355]   --->   Operation 140 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln347_2 = trunc i32 %cArray_load_2" [src/aes.cpp:347]   --->   Operation 141 'trunc' 'trunc_ln347_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_12" [src/aes.cpp:355]   --->   Operation 142 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln347_3 = trunc i32 %cArray_load_3" [src/aes.cpp:347]   --->   Operation 143 'trunc' 'trunc_ln347_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (0.67ns)   --->   "%cArray_load_4 = load i4 %cArray_addr_11" [src/aes.cpp:355]   --->   Operation 144 'load' 'cArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 145 [2/2] (0.67ns)   --->   "%cArray_load_5 = load i4 %cArray_addr_10" [src/aes.cpp:355]   --->   Operation 145 'load' 'cArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 146 [1/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_4" [src/aes.cpp:433]   --->   Operation 146 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%empty_120 = trunc i32 %w_load_3" [src/aes.cpp:433]   --->   Operation 147 'trunc' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln95_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 148 'partselect' 'lshr_ln95_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %lshr_ln95_3" [src/aes.cpp:95]   --->   Operation 149 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%lshr_ln97_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 150 'partselect' 'lshr_ln97_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln99_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 151 'partselect' 'lshr_ln99_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_5" [src/aes.cpp:434]   --->   Operation 152 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%empty_121 = trunc i32 %w_load_4" [src/aes.cpp:434]   --->   Operation 153 'trunc' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln95_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 154 'partselect' 'lshr_ln95_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %lshr_ln95_4" [src/aes.cpp:95]   --->   Operation 155 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%lshr_ln97_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 156 'partselect' 'lshr_ln97_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%lshr_ln99_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 157 'partselect' 'lshr_ln99_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln439 = store i32 %zext_ln95_2, i4 %wArray_addr_13" [src/aes.cpp:439]   --->   Operation 158 'store' 'store_ln439' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln440 = store i32 %zext_ln95_3, i4 %wArray_addr_12" [src/aes.cpp:440]   --->   Operation 159 'store' 'store_ln440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%S2_load_1 = load i8 %S2_addr_1" [src/aes.cpp:347]   --->   Operation 160 'load' 'S2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln347_2 = zext i8 %trunc_ln347_2" [src/aes.cpp:347]   --->   Operation 161 'zext' 'zext_ln347_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%S2_addr_2 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_2" [src/aes.cpp:347]   --->   Operation 162 'getelementptr' 'S2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [2/2] (1.23ns)   --->   "%S2_load_2 = load i8 %S2_addr_2" [src/aes.cpp:347]   --->   Operation 163 'load' 'S2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 164 [1/2] (0.67ns)   --->   "%cArray_load_4 = load i4 %cArray_addr_11" [src/aes.cpp:355]   --->   Operation 164 'load' 'cArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln347_4 = trunc i32 %cArray_load_4" [src/aes.cpp:347]   --->   Operation 165 'trunc' 'trunc_ln347_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (0.67ns)   --->   "%cArray_load_5 = load i4 %cArray_addr_10" [src/aes.cpp:355]   --->   Operation 166 'load' 'cArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln347_5 = trunc i32 %cArray_load_5" [src/aes.cpp:347]   --->   Operation 167 'trunc' 'trunc_ln347_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [2/2] (0.67ns)   --->   "%cArray_load_6 = load i4 %cArray_addr_9" [src/aes.cpp:355]   --->   Operation 168 'load' 'cArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 169 [2/2] (0.67ns)   --->   "%cArray_load_7 = load i4 %cArray_addr_8" [src/aes.cpp:355]   --->   Operation 169 'load' 'cArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln97_1" [src/aes.cpp:99]   --->   Operation 170 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i8 %lshr_ln97_2" [src/aes.cpp:99]   --->   Operation 171 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.67ns)   --->   "%store_ln437 = store i32 %zext_ln99, i4 %wArray_addr_11" [src/aes.cpp:437]   --->   Operation 172 'store' 'store_ln437' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 173 [1/1] (0.67ns)   --->   "%store_ln438 = store i32 %zext_ln99_1, i4 %wArray_addr_10" [src/aes.cpp:438]   --->   Operation 173 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 174 [1/2] (1.23ns)   --->   "%S2_load_2 = load i8 %S2_addr_2" [src/aes.cpp:347]   --->   Operation 174 'load' 'S2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln347_3 = zext i8 %trunc_ln347_3" [src/aes.cpp:347]   --->   Operation 175 'zext' 'zext_ln347_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%S2_addr_3 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_3" [src/aes.cpp:347]   --->   Operation 176 'getelementptr' 'S2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (1.23ns)   --->   "%S2_load_3 = load i8 %S2_addr_3" [src/aes.cpp:347]   --->   Operation 177 'load' 'S2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 178 [1/2] (0.67ns)   --->   "%cArray_load_6 = load i4 %cArray_addr_9" [src/aes.cpp:355]   --->   Operation 178 'load' 'cArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln347_6 = trunc i32 %cArray_load_6" [src/aes.cpp:347]   --->   Operation 179 'trunc' 'trunc_ln347_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (0.67ns)   --->   "%cArray_load_7 = load i4 %cArray_addr_8" [src/aes.cpp:355]   --->   Operation 180 'load' 'cArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln347_7 = trunc i32 %cArray_load_7" [src/aes.cpp:347]   --->   Operation 181 'trunc' 'trunc_ln347_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (0.67ns)   --->   "%cArray_load_8 = load i4 %cArray_addr_7" [src/aes.cpp:355]   --->   Operation 182 'load' 'cArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 183 [2/2] (0.67ns)   --->   "%cArray_load_9 = load i4 %cArray_addr_6" [src/aes.cpp:355]   --->   Operation 183 'load' 'cArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i8 %lshr_ln97_3" [src/aes.cpp:99]   --->   Operation 184 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i8 %lshr_ln97_4" [src/aes.cpp:99]   --->   Operation 185 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.67ns)   --->   "%store_ln439 = store i32 %zext_ln99_2, i4 %wArray_addr_9" [src/aes.cpp:439]   --->   Operation 186 'store' 'store_ln439' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 187 [1/1] (0.67ns)   --->   "%store_ln440 = store i32 %zext_ln99_3, i4 %wArray_addr_8" [src/aes.cpp:440]   --->   Operation 187 'store' 'store_ln440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 188 [1/2] (1.23ns)   --->   "%S2_load_3 = load i8 %S2_addr_3" [src/aes.cpp:347]   --->   Operation 188 'load' 'S2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln347_4 = zext i8 %trunc_ln347_4" [src/aes.cpp:347]   --->   Operation 189 'zext' 'zext_ln347_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%S2_addr_4 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_4" [src/aes.cpp:347]   --->   Operation 190 'getelementptr' 'S2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (1.23ns)   --->   "%S2_load_4 = load i8 %S2_addr_4" [src/aes.cpp:347]   --->   Operation 191 'load' 'S2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 192 [1/2] (0.67ns)   --->   "%cArray_load_8 = load i4 %cArray_addr_7" [src/aes.cpp:355]   --->   Operation 192 'load' 'cArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln347_8 = trunc i32 %cArray_load_8" [src/aes.cpp:347]   --->   Operation 193 'trunc' 'trunc_ln347_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/2] (0.67ns)   --->   "%cArray_load_9 = load i4 %cArray_addr_6" [src/aes.cpp:355]   --->   Operation 194 'load' 'cArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln347_9 = trunc i32 %cArray_load_9" [src/aes.cpp:347]   --->   Operation 195 'trunc' 'trunc_ln347_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (0.67ns)   --->   "%cArray_load_10 = load i4 %cArray_addr_5" [src/aes.cpp:355]   --->   Operation 196 'load' 'cArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 197 [2/2] (0.67ns)   --->   "%cArray_load_11 = load i4 %cArray_addr_4" [src/aes.cpp:355]   --->   Operation 197 'load' 'cArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln99_1" [src/aes.cpp:101]   --->   Operation 198 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %lshr_ln99_2" [src/aes.cpp:101]   --->   Operation 199 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.67ns)   --->   "%store_ln437 = store i32 %zext_ln101, i4 %wArray_addr_7" [src/aes.cpp:437]   --->   Operation 200 'store' 'store_ln437' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 201 [1/1] (0.67ns)   --->   "%store_ln438 = store i32 %zext_ln101_1, i4 %wArray_addr_6" [src/aes.cpp:438]   --->   Operation 201 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 202 [1/2] (1.23ns)   --->   "%S2_load_4 = load i8 %S2_addr_4" [src/aes.cpp:347]   --->   Operation 202 'load' 'S2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln347_5 = zext i8 %trunc_ln347_5" [src/aes.cpp:347]   --->   Operation 203 'zext' 'zext_ln347_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%S2_addr_5 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_5" [src/aes.cpp:347]   --->   Operation 204 'getelementptr' 'S2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (1.23ns)   --->   "%S2_load_5 = load i8 %S2_addr_5" [src/aes.cpp:347]   --->   Operation 205 'load' 'S2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 206 [1/2] (0.67ns)   --->   "%cArray_load_10 = load i4 %cArray_addr_5" [src/aes.cpp:355]   --->   Operation 206 'load' 'cArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln347_10 = trunc i32 %cArray_load_10" [src/aes.cpp:347]   --->   Operation 207 'trunc' 'trunc_ln347_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (0.67ns)   --->   "%cArray_load_11 = load i4 %cArray_addr_4" [src/aes.cpp:355]   --->   Operation 208 'load' 'cArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln347_11 = trunc i32 %cArray_load_11" [src/aes.cpp:347]   --->   Operation 209 'trunc' 'trunc_ln347_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [2/2] (0.67ns)   --->   "%cArray_load_12 = load i4 %cArray_addr_3" [src/aes.cpp:355]   --->   Operation 210 'load' 'cArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 211 [2/2] (0.67ns)   --->   "%cArray_load_13 = load i4 %cArray_addr_2" [src/aes.cpp:355]   --->   Operation 211 'load' 'cArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i8 %lshr_ln99_3" [src/aes.cpp:101]   --->   Operation 212 'zext' 'zext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i8 %lshr_ln99_4" [src/aes.cpp:101]   --->   Operation 213 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.67ns)   --->   "%store_ln439 = store i32 %zext_ln101_2, i4 %wArray_addr_5" [src/aes.cpp:439]   --->   Operation 214 'store' 'store_ln439' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 215 [1/1] (0.67ns)   --->   "%store_ln440 = store i32 %zext_ln101_3, i4 %wArray_addr_4" [src/aes.cpp:440]   --->   Operation 215 'store' 'store_ln440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 216 [1/2] (1.23ns)   --->   "%S2_load_5 = load i8 %S2_addr_5" [src/aes.cpp:347]   --->   Operation 216 'load' 'S2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln347_6 = zext i8 %trunc_ln347_6" [src/aes.cpp:347]   --->   Operation 217 'zext' 'zext_ln347_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%S2_addr_6 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_6" [src/aes.cpp:347]   --->   Operation 218 'getelementptr' 'S2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (1.23ns)   --->   "%S2_load_6 = load i8 %S2_addr_6" [src/aes.cpp:347]   --->   Operation 219 'load' 'S2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 220 [1/2] (0.67ns)   --->   "%cArray_load_12 = load i4 %cArray_addr_3" [src/aes.cpp:355]   --->   Operation 220 'load' 'cArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln347_12 = trunc i32 %cArray_load_12" [src/aes.cpp:347]   --->   Operation 221 'trunc' 'trunc_ln347_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/2] (0.67ns)   --->   "%cArray_load_13 = load i4 %cArray_addr_2" [src/aes.cpp:355]   --->   Operation 222 'load' 'cArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln347_13 = trunc i32 %cArray_load_13" [src/aes.cpp:347]   --->   Operation 223 'trunc' 'trunc_ln347_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [2/2] (0.67ns)   --->   "%cArray_load_14 = load i4 %cArray_addr_1" [src/aes.cpp:355]   --->   Operation 224 'load' 'cArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 225 [2/2] (0.67ns)   --->   "%cArray_load_15 = load i4 %cArray_addr" [src/aes.cpp:355]   --->   Operation 225 'load' 'cArray_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i8 %empty_118" [src/aes.cpp:432]   --->   Operation 226 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i8 %empty_119" [src/aes.cpp:433]   --->   Operation 227 'zext' 'zext_ln433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.67ns)   --->   "%store_ln437 = store i32 %zext_ln432, i4 %wArray_addr_3" [src/aes.cpp:437]   --->   Operation 228 'store' 'store_ln437' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 229 [1/1] (0.67ns)   --->   "%store_ln438 = store i32 %zext_ln433, i4 %wArray_addr_2" [src/aes.cpp:438]   --->   Operation 229 'store' 'store_ln438' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%S2_load_cast = zext i8 %S2_load" [src/aes.cpp:347]   --->   Operation 230 'zext' 'S2_load_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.67ns)   --->   "%store_ln355 = store i32 %S2_load_cast, i4 %cArray_addr_15" [src/aes.cpp:355]   --->   Operation 231 'store' 'store_ln355' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%S2_load_2_cast = zext i8 %S2_load_1" [src/aes.cpp:347]   --->   Operation 232 'zext' 'S2_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.67ns)   --->   "%store_ln355 = store i32 %S2_load_2_cast, i4 %cArray_addr_14" [src/aes.cpp:355]   --->   Operation 233 'store' 'store_ln355' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 234 [1/2] (1.23ns)   --->   "%S2_load_6 = load i8 %S2_addr_6" [src/aes.cpp:347]   --->   Operation 234 'load' 'S2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln347_7 = zext i8 %trunc_ln347_7" [src/aes.cpp:347]   --->   Operation 235 'zext' 'zext_ln347_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%S2_addr_7 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_7" [src/aes.cpp:347]   --->   Operation 236 'getelementptr' 'S2_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [2/2] (1.23ns)   --->   "%S2_load_7 = load i8 %S2_addr_7" [src/aes.cpp:347]   --->   Operation 237 'load' 'S2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 238 [1/2] (0.67ns)   --->   "%cArray_load_14 = load i4 %cArray_addr_1" [src/aes.cpp:355]   --->   Operation 238 'load' 'cArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln347_14 = trunc i32 %cArray_load_14" [src/aes.cpp:347]   --->   Operation 239 'trunc' 'trunc_ln347_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/2] (0.67ns)   --->   "%cArray_load_15 = load i4 %cArray_addr" [src/aes.cpp:355]   --->   Operation 240 'load' 'cArray_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln347_15 = trunc i32 %cArray_load_15" [src/aes.cpp:347]   --->   Operation 241 'trunc' 'trunc_ln347_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i8 %empty_120" [src/aes.cpp:434]   --->   Operation 242 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln437 = zext i8 %empty_121" [src/aes.cpp:437]   --->   Operation 243 'zext' 'zext_ln437' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.67ns)   --->   "%store_ln439 = store i32 %zext_ln434, i4 %wArray_addr_1" [src/aes.cpp:439]   --->   Operation 244 'store' 'store_ln439' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 245 [1/1] (0.67ns)   --->   "%store_ln440 = store i32 %zext_ln437, i4 %wArray_addr" [src/aes.cpp:440]   --->   Operation 245 'store' 'store_ln440' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%S2_load_3_cast = zext i8 %S2_load_2" [src/aes.cpp:347]   --->   Operation 246 'zext' 'S2_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.67ns)   --->   "%store_ln355 = store i32 %S2_load_3_cast, i4 %cArray_addr_13" [src/aes.cpp:355]   --->   Operation 247 'store' 'store_ln355' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%S2_load_4_cast = zext i8 %S2_load_3" [src/aes.cpp:347]   --->   Operation 248 'zext' 'S2_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.67ns)   --->   "%store_ln355 = store i32 %S2_load_4_cast, i4 %cArray_addr_12" [src/aes.cpp:355]   --->   Operation 249 'store' 'store_ln355' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 250 [1/2] (1.23ns)   --->   "%S2_load_7 = load i8 %S2_addr_7" [src/aes.cpp:347]   --->   Operation 250 'load' 'S2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln347_8 = zext i8 %trunc_ln347_8" [src/aes.cpp:347]   --->   Operation 251 'zext' 'zext_ln347_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%S2_addr_8 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_8" [src/aes.cpp:347]   --->   Operation 252 'getelementptr' 'S2_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [2/2] (1.23ns)   --->   "%S2_load_8 = load i8 %S2_addr_8" [src/aes.cpp:347]   --->   Operation 253 'load' 'S2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 254 [16/16] (0.00ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 254 'call' 'call_ln466' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%S2_load_5_cast = zext i8 %S2_load_4" [src/aes.cpp:347]   --->   Operation 255 'zext' 'S2_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%S2_load_8_cast = zext i8 %S2_load_7" [src/aes.cpp:347]   --->   Operation 256 'zext' 'S2_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/2] (1.23ns)   --->   "%S2_load_8 = load i8 %S2_addr_8" [src/aes.cpp:347]   --->   Operation 257 'load' 'S2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln347_9 = zext i8 %trunc_ln347_9" [src/aes.cpp:347]   --->   Operation 258 'zext' 'zext_ln347_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%S2_addr_9 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_9" [src/aes.cpp:347]   --->   Operation 259 'getelementptr' 'S2_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [2/2] (1.23ns)   --->   "%S2_load_9 = load i8 %S2_addr_9" [src/aes.cpp:347]   --->   Operation 260 'load' 'S2_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 261 [1/1] (0.67ns)   --->   "%store_ln389 = store i32 %S2_load_8_cast, i4 %cArray_addr_11" [src/aes.cpp:389->src/aes.cpp:461]   --->   Operation 261 'store' 'store_ln389' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln389 = store i32 %S2_load_5_cast, i4 %cArray_addr_10" [src/aes.cpp:389->src/aes.cpp:461]   --->   Operation 262 'store' 'store_ln389' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 263 [15/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 263 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%S2_load_6_cast = zext i8 %S2_load_5" [src/aes.cpp:347]   --->   Operation 264 'zext' 'S2_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%S2_load_9_cast = zext i8 %S2_load_8" [src/aes.cpp:347]   --->   Operation 265 'zext' 'S2_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/2] (1.23ns)   --->   "%S2_load_9 = load i8 %S2_addr_9" [src/aes.cpp:347]   --->   Operation 266 'load' 'S2_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln347_10 = zext i8 %trunc_ln347_10" [src/aes.cpp:347]   --->   Operation 267 'zext' 'zext_ln347_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%S2_addr_10 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_10" [src/aes.cpp:347]   --->   Operation 268 'getelementptr' 'S2_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [2/2] (1.23ns)   --->   "%S2_load_10 = load i8 %S2_addr_10" [src/aes.cpp:347]   --->   Operation 269 'load' 'S2_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 270 [1/1] (0.67ns)   --->   "%store_ln389 = store i32 %S2_load_6_cast, i4 %cArray_addr_9" [src/aes.cpp:389->src/aes.cpp:461]   --->   Operation 270 'store' 'store_ln389' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 271 [1/1] (0.67ns)   --->   "%store_ln390 = store i32 %S2_load_9_cast, i4 %cArray_addr_5" [src/aes.cpp:390->src/aes.cpp:461]   --->   Operation 271 'store' 'store_ln390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 272 [14/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 272 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%S2_load_7_cast = zext i8 %S2_load_6" [src/aes.cpp:347]   --->   Operation 273 'zext' 'S2_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [1/2] (1.23ns)   --->   "%S2_load_10 = load i8 %S2_addr_10" [src/aes.cpp:347]   --->   Operation 274 'load' 'S2_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%S2_load_11_cast = zext i8 %S2_load_10" [src/aes.cpp:347]   --->   Operation 275 'zext' 'S2_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln347_11 = zext i8 %trunc_ln347_11" [src/aes.cpp:347]   --->   Operation 276 'zext' 'zext_ln347_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%S2_addr_11 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_11" [src/aes.cpp:347]   --->   Operation 277 'getelementptr' 'S2_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [2/2] (1.23ns)   --->   "%S2_load_11 = load i8 %S2_addr_11" [src/aes.cpp:347]   --->   Operation 278 'load' 'S2_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 279 [1/1] (0.67ns)   --->   "%store_ln390 = store i32 %S2_load_11_cast, i4 %cArray_addr_7" [src/aes.cpp:390->src/aes.cpp:461]   --->   Operation 279 'store' 'store_ln390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 280 [1/1] (0.67ns)   --->   "%store_ln389 = store i32 %S2_load_7_cast, i4 %cArray_addr_8" [src/aes.cpp:389->src/aes.cpp:461]   --->   Operation 280 'store' 'store_ln389' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 281 [13/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 281 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%S2_load_10_cast = zext i8 %S2_load_9" [src/aes.cpp:347]   --->   Operation 282 'zext' 'S2_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/2] (1.23ns)   --->   "%S2_load_11 = load i8 %S2_addr_11" [src/aes.cpp:347]   --->   Operation 283 'load' 'S2_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%S2_load_12_cast = zext i8 %S2_load_11" [src/aes.cpp:347]   --->   Operation 284 'zext' 'S2_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln347_12 = zext i8 %trunc_ln347_12" [src/aes.cpp:347]   --->   Operation 285 'zext' 'zext_ln347_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%S2_addr_12 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_12" [src/aes.cpp:347]   --->   Operation 286 'getelementptr' 'S2_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [2/2] (1.23ns)   --->   "%S2_load_12 = load i8 %S2_addr_12" [src/aes.cpp:347]   --->   Operation 287 'load' 'S2_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 288 [1/1] (0.67ns)   --->   "%store_ln390 = store i32 %S2_load_12_cast, i4 %cArray_addr_6" [src/aes.cpp:390->src/aes.cpp:461]   --->   Operation 288 'store' 'store_ln390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln390 = store i32 %S2_load_10_cast, i4 %cArray_addr_4" [src/aes.cpp:390->src/aes.cpp:461]   --->   Operation 289 'store' 'store_ln390' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 290 [12/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 290 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.91>
ST_15 : Operation 291 [1/2] (1.23ns)   --->   "%S2_load_12 = load i8 %S2_addr_12" [src/aes.cpp:347]   --->   Operation 291 'load' 'S2_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%S2_load_13_cast = zext i8 %S2_load_12" [src/aes.cpp:347]   --->   Operation 292 'zext' 'S2_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln347_13 = zext i8 %trunc_ln347_13" [src/aes.cpp:347]   --->   Operation 293 'zext' 'zext_ln347_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%S2_addr_13 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_13" [src/aes.cpp:347]   --->   Operation 294 'getelementptr' 'S2_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 295 [2/2] (1.23ns)   --->   "%S2_load_13 = load i8 %S2_addr_13" [src/aes.cpp:347]   --->   Operation 295 'load' 'S2_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln391 = store i32 %S2_load_13_cast, i4 %cArray_addr" [src/aes.cpp:391->src/aes.cpp:461]   --->   Operation 296 'store' 'store_ln391' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 297 [11/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 297 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 298 [1/2] (1.23ns)   --->   "%S2_load_13 = load i8 %S2_addr_13" [src/aes.cpp:347]   --->   Operation 298 'load' 'S2_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%S2_load_14_cast = zext i8 %S2_load_13" [src/aes.cpp:347]   --->   Operation 299 'zext' 'S2_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln347_14 = zext i8 %trunc_ln347_14" [src/aes.cpp:347]   --->   Operation 300 'zext' 'zext_ln347_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%S2_addr_14 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_14" [src/aes.cpp:347]   --->   Operation 301 'getelementptr' 'S2_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [2/2] (1.23ns)   --->   "%S2_load_14 = load i8 %S2_addr_14" [src/aes.cpp:347]   --->   Operation 302 'load' 'S2_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln391 = store i32 %S2_load_14_cast, i4 %cArray_addr_3" [src/aes.cpp:391->src/aes.cpp:461]   --->   Operation 303 'store' 'store_ln391' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 304 [10/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 304 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 305 [1/2] (1.23ns)   --->   "%S2_load_14 = load i8 %S2_addr_14" [src/aes.cpp:347]   --->   Operation 305 'load' 'S2_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%S2_load_15_cast = zext i8 %S2_load_14" [src/aes.cpp:347]   --->   Operation 306 'zext' 'S2_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln347_15 = zext i8 %trunc_ln347_15" [src/aes.cpp:347]   --->   Operation 307 'zext' 'zext_ln347_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%S2_addr_15 = getelementptr i8 %S2, i64 0, i64 %zext_ln347_15" [src/aes.cpp:347]   --->   Operation 308 'getelementptr' 'S2_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [2/2] (1.23ns)   --->   "%S2_load_15 = load i8 %S2_addr_15" [src/aes.cpp:347]   --->   Operation 309 'load' 'S2_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 310 [1/1] (0.67ns)   --->   "%store_ln391 = store i32 %S2_load_15_cast, i4 %cArray_addr_2" [src/aes.cpp:391->src/aes.cpp:461]   --->   Operation 310 'store' 'store_ln391' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 311 [9/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 311 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.91>
ST_18 : Operation 312 [1/2] (1.23ns)   --->   "%S2_load_15 = load i8 %S2_addr_15" [src/aes.cpp:347]   --->   Operation 312 'load' 'S2_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%S2_load_16_cast = zext i8 %S2_load_15" [src/aes.cpp:347]   --->   Operation 313 'zext' 'S2_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.67ns)   --->   "%store_ln391 = store i32 %S2_load_16_cast, i4 %cArray_addr_1" [src/aes.cpp:391->src/aes.cpp:461]   --->   Operation 314 'store' 'store_ln391' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 315 [8/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 315 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 316 [16/16] (0.00ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 316 'call' 'call_ln463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 317 [7/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 317 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 318 [15/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 318 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 319 [6/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 319 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 320 [14/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 320 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 321 [5/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 321 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 322 [13/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 322 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 323 [4/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 323 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.91>
ST_23 : Operation 324 [12/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 324 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 325 [3/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 325 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.91>
ST_24 : Operation 326 [11/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 326 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 327 [2/16] (3.91ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 327 'call' 'call_ln466' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.91>
ST_25 : Operation 328 [10/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 328 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 329 [1/16] (0.00ns)   --->   "%call_ln466 = call void @deMixColumns, i32 %wArray" [src/aes.cpp:466]   --->   Operation 329 'call' 'call_ln466' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.91>
ST_26 : Operation 330 [9/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 330 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 331 [2/2] (0.67ns)   --->   "%wArray_load = load i4 %wArray_addr_15" [src/aes.cpp:424]   --->   Operation 331 'load' 'wArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : Operation 332 [2/2] (0.67ns)   --->   "%wArray_load_1 = load i4 %wArray_addr_14" [src/aes.cpp:424]   --->   Operation 332 'load' 'wArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 3.91>
ST_27 : Operation 333 [8/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 333 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 334 [1/2] (0.67ns)   --->   "%wArray_load = load i4 %wArray_addr_15" [src/aes.cpp:424]   --->   Operation 334 'load' 'wArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 335 [1/2] (0.67ns)   --->   "%wArray_load_1 = load i4 %wArray_addr_14" [src/aes.cpp:424]   --->   Operation 335 'load' 'wArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 336 [2/2] (0.67ns)   --->   "%wArray_load_2 = load i4 %wArray_addr_13" [src/aes.cpp:424]   --->   Operation 336 'load' 'wArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 337 [2/2] (0.67ns)   --->   "%wArray_load_3 = load i4 %wArray_addr_12" [src/aes.cpp:424]   --->   Operation 337 'load' 'wArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 338 [7/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 338 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 339 [1/2] (0.67ns)   --->   "%wArray_load_2 = load i4 %wArray_addr_13" [src/aes.cpp:424]   --->   Operation 339 'load' 'wArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 340 [1/2] (0.67ns)   --->   "%wArray_load_3 = load i4 %wArray_addr_12" [src/aes.cpp:424]   --->   Operation 340 'load' 'wArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 341 [2/2] (0.67ns)   --->   "%wArray_load_4 = load i4 %wArray_addr_11" [src/aes.cpp:424]   --->   Operation 341 'load' 'wArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 342 [2/2] (0.67ns)   --->   "%wArray_load_5 = load i4 %wArray_addr_10" [src/aes.cpp:424]   --->   Operation 342 'load' 'wArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 343 [6/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 343 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 344 [1/2] (0.67ns)   --->   "%wArray_load_4 = load i4 %wArray_addr_11" [src/aes.cpp:424]   --->   Operation 344 'load' 'wArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 345 [1/2] (0.67ns)   --->   "%wArray_load_5 = load i4 %wArray_addr_10" [src/aes.cpp:424]   --->   Operation 345 'load' 'wArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 346 [2/2] (0.67ns)   --->   "%wArray_load_6 = load i4 %wArray_addr_9" [src/aes.cpp:424]   --->   Operation 346 'load' 'wArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 347 [2/2] (0.67ns)   --->   "%wArray_load_7 = load i4 %wArray_addr_8" [src/aes.cpp:424]   --->   Operation 347 'load' 'wArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 3.91>
ST_30 : Operation 348 [5/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 348 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 349 [1/2] (0.67ns)   --->   "%wArray_load_6 = load i4 %wArray_addr_9" [src/aes.cpp:424]   --->   Operation 349 'load' 'wArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 350 [1/2] (0.67ns)   --->   "%wArray_load_7 = load i4 %wArray_addr_8" [src/aes.cpp:424]   --->   Operation 350 'load' 'wArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 351 [2/2] (0.67ns)   --->   "%wArray_load_8 = load i4 %wArray_addr_7" [src/aes.cpp:424]   --->   Operation 351 'load' 'wArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 352 [2/2] (0.67ns)   --->   "%wArray_load_9 = load i4 %wArray_addr_6" [src/aes.cpp:424]   --->   Operation 352 'load' 'wArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 3.91>
ST_31 : Operation 353 [4/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 353 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 354 [1/2] (0.67ns)   --->   "%wArray_load_8 = load i4 %wArray_addr_7" [src/aes.cpp:424]   --->   Operation 354 'load' 'wArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 355 [1/2] (0.67ns)   --->   "%wArray_load_9 = load i4 %wArray_addr_6" [src/aes.cpp:424]   --->   Operation 355 'load' 'wArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 356 [2/2] (0.67ns)   --->   "%wArray_load_10 = load i4 %wArray_addr_5" [src/aes.cpp:424]   --->   Operation 356 'load' 'wArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 357 [2/2] (0.67ns)   --->   "%wArray_load_11 = load i4 %wArray_addr_4" [src/aes.cpp:424]   --->   Operation 357 'load' 'wArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 3.91>
ST_32 : Operation 358 [3/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 358 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 359 [1/2] (0.67ns)   --->   "%wArray_load_10 = load i4 %wArray_addr_5" [src/aes.cpp:424]   --->   Operation 359 'load' 'wArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 360 [1/2] (0.67ns)   --->   "%wArray_load_11 = load i4 %wArray_addr_4" [src/aes.cpp:424]   --->   Operation 360 'load' 'wArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 361 [2/2] (0.67ns)   --->   "%wArray_load_12 = load i4 %wArray_addr_3" [src/aes.cpp:424]   --->   Operation 361 'load' 'wArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 362 [2/2] (0.67ns)   --->   "%wArray_load_13 = load i4 %wArray_addr_2" [src/aes.cpp:424]   --->   Operation 362 'load' 'wArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 3.91>
ST_33 : Operation 363 [2/16] (3.91ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 363 'call' 'call_ln463' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 364 [1/2] (0.67ns)   --->   "%wArray_load_12 = load i4 %wArray_addr_3" [src/aes.cpp:424]   --->   Operation 364 'load' 'wArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 365 [1/2] (0.67ns)   --->   "%wArray_load_13 = load i4 %wArray_addr_2" [src/aes.cpp:424]   --->   Operation 365 'load' 'wArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 366 [2/2] (0.67ns)   --->   "%wArray_load_14 = load i4 %wArray_addr_1" [src/aes.cpp:424]   --->   Operation 366 'load' 'wArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 367 [2/2] (0.67ns)   --->   "%wArray_load_15 = load i4 %wArray_addr" [src/aes.cpp:424]   --->   Operation 367 'load' 'wArray_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 0.67>
ST_34 : Operation 368 [1/16] (0.00ns)   --->   "%call_ln463 = call void @deMixColumns, i32 %cArray" [src/aes.cpp:463]   --->   Operation 368 'call' 'call_ln463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 369 [1/2] (0.67ns)   --->   "%wArray_load_14 = load i4 %wArray_addr_1" [src/aes.cpp:424]   --->   Operation 369 'load' 'wArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 370 [1/2] (0.67ns)   --->   "%wArray_load_15 = load i4 %wArray_addr" [src/aes.cpp:424]   --->   Operation 370 'load' 'wArray_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 0.67>
ST_35 : Operation 371 [2/2] (0.67ns)   --->   "%cArray_load_16 = load i4 %cArray_addr_15" [src/aes.cpp:424]   --->   Operation 371 'load' 'cArray_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 372 [2/2] (0.67ns)   --->   "%cArray_load_17 = load i4 %cArray_addr_14" [src/aes.cpp:424]   --->   Operation 372 'load' 'cArray_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 0.67>
ST_36 : Operation 373 [1/2] (0.67ns)   --->   "%cArray_load_16 = load i4 %cArray_addr_15" [src/aes.cpp:424]   --->   Operation 373 'load' 'cArray_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 374 [1/2] (0.67ns)   --->   "%cArray_load_17 = load i4 %cArray_addr_14" [src/aes.cpp:424]   --->   Operation 374 'load' 'cArray_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 375 [2/2] (0.67ns)   --->   "%cArray_load_18 = load i4 %cArray_addr_13" [src/aes.cpp:424]   --->   Operation 375 'load' 'cArray_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 376 [2/2] (0.67ns)   --->   "%cArray_load_19 = load i4 %cArray_addr_12" [src/aes.cpp:424]   --->   Operation 376 'load' 'cArray_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 0.67>
ST_37 : Operation 377 [1/2] (0.67ns)   --->   "%cArray_load_18 = load i4 %cArray_addr_13" [src/aes.cpp:424]   --->   Operation 377 'load' 'cArray_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 378 [1/2] (0.67ns)   --->   "%cArray_load_19 = load i4 %cArray_addr_12" [src/aes.cpp:424]   --->   Operation 378 'load' 'cArray_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 379 [2/2] (0.67ns)   --->   "%cArray_load_20 = load i4 %cArray_addr_11" [src/aes.cpp:424]   --->   Operation 379 'load' 'cArray_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 380 [2/2] (0.67ns)   --->   "%cArray_load_21 = load i4 %cArray_addr_10" [src/aes.cpp:424]   --->   Operation 380 'load' 'cArray_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 0.67>
ST_38 : Operation 381 [1/2] (0.67ns)   --->   "%cArray_load_20 = load i4 %cArray_addr_11" [src/aes.cpp:424]   --->   Operation 381 'load' 'cArray_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 382 [1/2] (0.67ns)   --->   "%cArray_load_21 = load i4 %cArray_addr_10" [src/aes.cpp:424]   --->   Operation 382 'load' 'cArray_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 383 [2/2] (0.67ns)   --->   "%cArray_load_22 = load i4 %cArray_addr_9" [src/aes.cpp:424]   --->   Operation 383 'load' 'cArray_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 384 [2/2] (0.67ns)   --->   "%cArray_load_23 = load i4 %cArray_addr_8" [src/aes.cpp:424]   --->   Operation 384 'load' 'cArray_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 0.67>
ST_39 : Operation 385 [1/2] (0.67ns)   --->   "%cArray_load_22 = load i4 %cArray_addr_9" [src/aes.cpp:424]   --->   Operation 385 'load' 'cArray_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 386 [1/2] (0.67ns)   --->   "%cArray_load_23 = load i4 %cArray_addr_8" [src/aes.cpp:424]   --->   Operation 386 'load' 'cArray_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 387 [2/2] (0.67ns)   --->   "%cArray_load_24 = load i4 %cArray_addr_7" [src/aes.cpp:424]   --->   Operation 387 'load' 'cArray_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 388 [2/2] (0.67ns)   --->   "%cArray_load_25 = load i4 %cArray_addr_6" [src/aes.cpp:424]   --->   Operation 388 'load' 'cArray_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 40 <SV = 39> <Delay = 0.67>
ST_40 : Operation 389 [1/2] (0.67ns)   --->   "%cArray_load_24 = load i4 %cArray_addr_7" [src/aes.cpp:424]   --->   Operation 389 'load' 'cArray_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 390 [1/2] (0.67ns)   --->   "%cArray_load_25 = load i4 %cArray_addr_6" [src/aes.cpp:424]   --->   Operation 390 'load' 'cArray_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 391 [2/2] (0.67ns)   --->   "%cArray_load_26 = load i4 %cArray_addr_5" [src/aes.cpp:424]   --->   Operation 391 'load' 'cArray_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 392 [2/2] (0.67ns)   --->   "%cArray_load_27 = load i4 %cArray_addr_4" [src/aes.cpp:424]   --->   Operation 392 'load' 'cArray_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 41 <SV = 40> <Delay = 0.67>
ST_41 : Operation 393 [1/2] (0.67ns)   --->   "%cArray_load_26 = load i4 %cArray_addr_5" [src/aes.cpp:424]   --->   Operation 393 'load' 'cArray_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 394 [1/2] (0.67ns)   --->   "%cArray_load_27 = load i4 %cArray_addr_4" [src/aes.cpp:424]   --->   Operation 394 'load' 'cArray_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 395 [2/2] (0.67ns)   --->   "%cArray_load_28 = load i4 %cArray_addr_3" [src/aes.cpp:424]   --->   Operation 395 'load' 'cArray_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 396 [2/2] (0.67ns)   --->   "%cArray_load_29 = load i4 %cArray_addr_2" [src/aes.cpp:424]   --->   Operation 396 'load' 'cArray_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 42 <SV = 41> <Delay = 0.67>
ST_42 : Operation 397 [1/2] (0.67ns)   --->   "%cArray_load_28 = load i4 %cArray_addr_3" [src/aes.cpp:424]   --->   Operation 397 'load' 'cArray_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 398 [1/2] (0.67ns)   --->   "%cArray_load_29 = load i4 %cArray_addr_2" [src/aes.cpp:424]   --->   Operation 398 'load' 'cArray_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 399 [2/2] (0.67ns)   --->   "%cArray_load_30 = load i4 %cArray_addr_1" [src/aes.cpp:424]   --->   Operation 399 'load' 'cArray_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 400 [2/2] (0.67ns)   --->   "%cArray_load_31 = load i4 %cArray_addr" [src/aes.cpp:424]   --->   Operation 400 'load' 'cArray_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 43 <SV = 42> <Delay = 1.02>
ST_43 : Operation 401 [1/1] (0.35ns)   --->   "%xor_ln424 = xor i32 %wArray_load, i32 %cArray_load_16" [src/aes.cpp:424]   --->   Operation 401 'xor' 'xor_ln424' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424, i4 %cArray_addr_15" [src/aes.cpp:424]   --->   Operation 402 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 403 [1/1] (0.35ns)   --->   "%xor_ln424_1 = xor i32 %wArray_load_1, i32 %cArray_load_17" [src/aes.cpp:424]   --->   Operation 403 'xor' 'xor_ln424_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_1, i4 %cArray_addr_14" [src/aes.cpp:424]   --->   Operation 404 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 405 [1/2] (0.67ns)   --->   "%cArray_load_30 = load i4 %cArray_addr_1" [src/aes.cpp:424]   --->   Operation 405 'load' 'cArray_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 406 [1/2] (0.67ns)   --->   "%cArray_load_31 = load i4 %cArray_addr" [src/aes.cpp:424]   --->   Operation 406 'load' 'cArray_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 44 <SV = 43> <Delay = 1.02>
ST_44 : Operation 407 [1/1] (0.35ns)   --->   "%xor_ln424_2 = xor i32 %wArray_load_2, i32 %cArray_load_18" [src/aes.cpp:424]   --->   Operation 407 'xor' 'xor_ln424_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 408 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_2, i4 %cArray_addr_13" [src/aes.cpp:424]   --->   Operation 408 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_44 : Operation 409 [1/1] (0.35ns)   --->   "%xor_ln424_3 = xor i32 %wArray_load_3, i32 %cArray_load_19" [src/aes.cpp:424]   --->   Operation 409 'xor' 'xor_ln424_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 410 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_3, i4 %cArray_addr_12" [src/aes.cpp:424]   --->   Operation 410 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 45 <SV = 44> <Delay = 1.02>
ST_45 : Operation 411 [1/1] (0.35ns)   --->   "%xor_ln424_4 = xor i32 %wArray_load_4, i32 %cArray_load_20" [src/aes.cpp:424]   --->   Operation 411 'xor' 'xor_ln424_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 412 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_4, i4 %cArray_addr_11" [src/aes.cpp:424]   --->   Operation 412 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 413 [1/1] (0.35ns)   --->   "%xor_ln424_5 = xor i32 %wArray_load_5, i32 %cArray_load_21" [src/aes.cpp:424]   --->   Operation 413 'xor' 'xor_ln424_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 414 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_5, i4 %cArray_addr_10" [src/aes.cpp:424]   --->   Operation 414 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 1.02>
ST_46 : Operation 415 [1/1] (0.35ns)   --->   "%xor_ln424_6 = xor i32 %wArray_load_6, i32 %cArray_load_22" [src/aes.cpp:424]   --->   Operation 415 'xor' 'xor_ln424_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 416 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_6, i4 %cArray_addr_9" [src/aes.cpp:424]   --->   Operation 416 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 417 [1/1] (0.35ns)   --->   "%xor_ln424_7 = xor i32 %wArray_load_7, i32 %cArray_load_23" [src/aes.cpp:424]   --->   Operation 417 'xor' 'xor_ln424_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 418 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_7, i4 %cArray_addr_8" [src/aes.cpp:424]   --->   Operation 418 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 1.02>
ST_47 : Operation 419 [1/1] (0.35ns)   --->   "%xor_ln424_8 = xor i32 %wArray_load_8, i32 %cArray_load_24" [src/aes.cpp:424]   --->   Operation 419 'xor' 'xor_ln424_8' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 420 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_8, i4 %cArray_addr_7" [src/aes.cpp:424]   --->   Operation 420 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 421 [1/1] (0.35ns)   --->   "%xor_ln424_9 = xor i32 %wArray_load_9, i32 %cArray_load_25" [src/aes.cpp:424]   --->   Operation 421 'xor' 'xor_ln424_9' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 422 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_9, i4 %cArray_addr_6" [src/aes.cpp:424]   --->   Operation 422 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 1.02>
ST_48 : Operation 423 [1/1] (0.35ns)   --->   "%xor_ln424_10 = xor i32 %wArray_load_10, i32 %cArray_load_26" [src/aes.cpp:424]   --->   Operation 423 'xor' 'xor_ln424_10' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 424 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_10, i4 %cArray_addr_5" [src/aes.cpp:424]   --->   Operation 424 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 425 [1/1] (0.35ns)   --->   "%xor_ln424_11 = xor i32 %wArray_load_11, i32 %cArray_load_27" [src/aes.cpp:424]   --->   Operation 425 'xor' 'xor_ln424_11' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 426 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_11, i4 %cArray_addr_4" [src/aes.cpp:424]   --->   Operation 426 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 1.02>
ST_49 : Operation 427 [1/1] (0.35ns)   --->   "%xor_ln424_12 = xor i32 %wArray_load_12, i32 %cArray_load_28" [src/aes.cpp:424]   --->   Operation 427 'xor' 'xor_ln424_12' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 428 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_12, i4 %cArray_addr_3" [src/aes.cpp:424]   --->   Operation 428 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 429 [1/1] (0.35ns)   --->   "%xor_ln424_13 = xor i32 %wArray_load_13, i32 %cArray_load_29" [src/aes.cpp:424]   --->   Operation 429 'xor' 'xor_ln424_13' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 430 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_13, i4 %cArray_addr_2" [src/aes.cpp:424]   --->   Operation 430 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 50 <SV = 49> <Delay = 1.02>
ST_50 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln452 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/aes.cpp:452]   --->   Operation 431 'specloopname' 'specloopname_ln452' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 432 [1/1] (0.35ns)   --->   "%xor_ln424_14 = xor i32 %wArray_load_14, i32 %cArray_load_30" [src/aes.cpp:424]   --->   Operation 432 'xor' 'xor_ln424_14' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 433 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_14, i4 %cArray_addr_1" [src/aes.cpp:424]   --->   Operation 433 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 434 [1/1] (0.35ns)   --->   "%xor_ln424_15 = xor i32 %wArray_load_15, i32 %cArray_load_31" [src/aes.cpp:424]   --->   Operation 434 'xor' 'xor_ln424_15' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 435 [1/1] (0.67ns)   --->   "%store_ln424 = store i32 %xor_ln424_15, i4 %cArray_addr" [src/aes.cpp:424]   --->   Operation 435 'store' 'store_ln424' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL11addRoundKeyPA4_iiPi.exit"   --->   Operation 436 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', src/aes.cpp:458) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('w_addr', src/aes.cpp:431) [163]  (0 ns)
	'load' operation ('num', src/aes.cpp:431) on array 'w' [164]  (1.24 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'load' operation ('cArray_load', src/aes.cpp:355) on array 'cArray' [48]  (0.677 ns)
	'getelementptr' operation ('S2_addr', src/aes.cpp:347) [51]  (0 ns)
	'load' operation ('S2_load', src/aes.cpp:347) on array 'S2' [52]  (1.24 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'load' operation ('num', src/aes.cpp:433) on array 'w' [188]  (1.24 ns)
	'store' operation ('store_ln439', src/aes.cpp:439) of variable 'zext_ln95_2', src/aes.cpp:95 on array 'wArray' [211]  (0.677 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_1', src/aes.cpp:347) on array 'S2' [59]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_2', src/aes.cpp:347) on array 'S2' [66]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_3', src/aes.cpp:347) on array 'S2' [73]  (1.24 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_4', src/aes.cpp:347) on array 'S2' [80]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_5', src/aes.cpp:347) on array 'S2' [86]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_6', src/aes.cpp:347) on array 'S2' [92]  (1.24 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'load' operation ('S2_load_7', src/aes.cpp:347) on array 'S2' [98]  (1.24 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 12>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 13>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 15>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 16>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 17>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 18>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 19>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln466', src/aes.cpp:466) to 'deMixColumns' [225]  (3.91 ns)

 <State 20>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 21>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 22>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 23>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 24>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 25>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 26>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 27>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 28>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 29>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 30>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 31>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 32>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 33>: 3.91ns
The critical path consists of the following:
	'call' operation ('call_ln463', src/aes.cpp:463) to 'deMixColumns' [160]  (3.91 ns)

 <State 34>: 0.677ns
The critical path consists of the following:
	'load' operation ('wArray_load_14', src/aes.cpp:424) on array 'wArray' [283]  (0.677 ns)

 <State 35>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_16', src/aes.cpp:424) on array 'cArray' [226]  (0.677 ns)

 <State 36>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_16', src/aes.cpp:424) on array 'cArray' [226]  (0.677 ns)

 <State 37>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_18', src/aes.cpp:424) on array 'cArray' [234]  (0.677 ns)

 <State 38>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_20', src/aes.cpp:424) on array 'cArray' [242]  (0.677 ns)

 <State 39>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_22', src/aes.cpp:424) on array 'cArray' [250]  (0.677 ns)

 <State 40>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_24', src/aes.cpp:424) on array 'cArray' [258]  (0.677 ns)

 <State 41>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_26', src/aes.cpp:424) on array 'cArray' [266]  (0.677 ns)

 <State 42>: 0.677ns
The critical path consists of the following:
	'load' operation ('cArray_load_28', src/aes.cpp:424) on array 'cArray' [274]  (0.677 ns)

 <State 43>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424', src/aes.cpp:424) [228]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424', src/aes.cpp:424 on array 'cArray' [229]  (0.677 ns)

 <State 44>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_2', src/aes.cpp:424) [236]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_2', src/aes.cpp:424 on array 'cArray' [237]  (0.677 ns)

 <State 45>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_4', src/aes.cpp:424) [244]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_4', src/aes.cpp:424 on array 'cArray' [245]  (0.677 ns)

 <State 46>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_6', src/aes.cpp:424) [252]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_6', src/aes.cpp:424 on array 'cArray' [253]  (0.677 ns)

 <State 47>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_8', src/aes.cpp:424) [260]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_8', src/aes.cpp:424 on array 'cArray' [261]  (0.677 ns)

 <State 48>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_10', src/aes.cpp:424) [268]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_10', src/aes.cpp:424 on array 'cArray' [269]  (0.677 ns)

 <State 49>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_12', src/aes.cpp:424) [276]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_12', src/aes.cpp:424 on array 'cArray' [277]  (0.677 ns)

 <State 50>: 1.03ns
The critical path consists of the following:
	'xor' operation ('xor_ln424_14', src/aes.cpp:424) [284]  (0.351 ns)
	'store' operation ('store_ln424', src/aes.cpp:424) of variable 'xor_ln424_14', src/aes.cpp:424 on array 'cArray' [285]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
