<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\seven_segment.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\gowin_rpll\gowin_rpll_ram.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\gowin_rpll_ppu\gowin_rpll_ppu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2c.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2capi.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\screen.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_osc\gowin_osc.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_sp\gowin_sp.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\DPBRAM.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 16 13:45:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.787s, Peak memory usage = 512.176MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.258s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.199s, Peak memory usage = 512.176MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.351s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 512.176MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.291s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.081s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.12s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 512.176MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.331s, Peak memory usage = 512.176MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.373s, Peak memory usage = 512.176MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 21s, Elapsed time = 0h 0m 22s, Peak memory usage = 512.176MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3339</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>548</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>467</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2166</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7484</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>842</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2776</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3866</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>698</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>698</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>8201(7503 LUT, 698 ALU) / 8640</td>
<td>95%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3339 / 6771</td>
<td>50%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6771</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3339 / 6771</td>
<td>50%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>22 / 26</td>
<td>85%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.0</td>
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.0</td>
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.0</td>
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.0</td>
<td>0.000</td>
<td>6.173</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>26.559(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>76.073(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>87.015(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.329</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.055</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.595</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_dll/STEP[0]</td>
</tr>
<tr>
<td>10.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>11.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>11.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>11.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>11.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>11.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>11.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>12.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n203_s3/I1</td>
</tr>
<tr>
<td>14.058</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.073</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>13.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>13.369</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/step_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.109, 46.302%; route: 2.880, 42.887%; tC2Q: 0.726, 10.811%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.329</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.055</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.595</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_dll/STEP[0]</td>
</tr>
<tr>
<td>10.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>11.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>11.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>11.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>11.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>11.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>11.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>12.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n203_s3/I2</td>
</tr>
<tr>
<td>13.781</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.073</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>13.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>13.369</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.832, 43.991%; route: 2.880, 44.733%; tC2Q: 0.726, 11.276%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.329</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.055</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.595</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_dll/STEP[0]</td>
</tr>
<tr>
<td>10.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>11.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>11.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>11.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>11.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>11.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>11.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>12.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/F</td>
</tr>
<tr>
<td>14.746</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.073</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>13.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>13.725</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.071, 47.666%; route: 2.646, 41.066%; tC2Q: 0.726, 11.268%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.329</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.055</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.595</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_dll/STEP[0]</td>
</tr>
<tr>
<td>10.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>11.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>11.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>11.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>11.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>11.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>11.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>12.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/F</td>
</tr>
<tr>
<td>14.746</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.073</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>13.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>13.725</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.071, 47.666%; route: 2.646, 41.066%; tC2Q: 0.726, 11.268%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.329</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.055</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.595</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_dll/STEP[0]</td>
</tr>
<tr>
<td>10.555</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s19/COUT</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/CIN</td>
</tr>
<tr>
<td>11.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>11.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>11.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>11.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>11.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>11.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>11.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>11.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>11.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>11.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>11.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>12.959</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/n257_s1/F</td>
</tr>
<tr>
<td>14.746</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.073</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>734</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>13.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>13.725</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/step_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.677</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.071, 47.666%; route: 2.646, 41.066%; tC2Q: 0.726, 11.268%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.248, 25.476%; route: 0.726, 74.524%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
