--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Apr 22 14:02:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     mcm_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk25 [get_nets \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[4].u_stepper/SLO_i0  (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)
   Destination:    FD1P3AX    D              \stepper_ins[4].u_stepper/SLO_i1  (to \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[4].u_stepper/SLO_i0 to \stepper_ins[4].u_stepper/SLO_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[4].u_stepper/SLO_i0 to \stepper_ins[4].u_stepper/SLO_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[4].u_stepper/SLO_i0 (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141)
Route         2   e 1.198                                  \stepper_ins[4].u_stepper/SLO[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[4].u_stepper/SLO_i44  (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)
   Destination:    FD1P3IX    D              \stepper_ins[4].u_stepper/SLO_i45  (to \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[4].u_stepper/SLO_i44 to \stepper_ins[4].u_stepper/SLO_i45 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[4].u_stepper/SLO_i44 to \stepper_ins[4].u_stepper/SLO_i45

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[4].u_stepper/SLO_i44 (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141)
Route         2   e 1.198                                  \stepper_ins[4].u_stepper/SLO[44]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[4].u_stepper/SLO_i43  (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)
   Destination:    FD1P3IX    D              \stepper_ins[4].u_stepper/SLO_i44  (to \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[4].u_stepper/SLO_i43 to \stepper_ins[4].u_stepper/SLO_i44 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[4].u_stepper/SLO_i43 to \stepper_ins[4].u_stepper/SLO_i44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[4].u_stepper/SLO_i43 (from \stepper_ins[4].u_stepper/clk_1MHz_keep_derived_141)
Route         2   e 1.198                                  \stepper_ins[4].u_stepper/SLO[43]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk24 [get_nets \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[0].u_stepper/SLO_i0  (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)
   Destination:    FD1P3AX    D              \stepper_ins[0].u_stepper/SLO_i1  (to \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[0].u_stepper/SLO_i0 to \stepper_ins[0].u_stepper/SLO_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[0].u_stepper/SLO_i0 to \stepper_ins[0].u_stepper/SLO_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[0].u_stepper/SLO_i0 (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231)
Route         2   e 1.198                                  \stepper_ins[0].u_stepper/SLO[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[0].u_stepper/SLO_i44  (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)
   Destination:    FD1P3IX    D              \stepper_ins[0].u_stepper/SLO_i45  (to \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[0].u_stepper/SLO_i44 to \stepper_ins[0].u_stepper/SLO_i45 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[0].u_stepper/SLO_i44 to \stepper_ins[0].u_stepper/SLO_i45

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[0].u_stepper/SLO_i44 (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231)
Route         2   e 1.198                                  \stepper_ins[0].u_stepper/SLO[44]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[0].u_stepper/SLO_i43  (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)
   Destination:    FD1P3IX    D              \stepper_ins[0].u_stepper/SLO_i44  (to \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[0].u_stepper/SLO_i43 to \stepper_ins[0].u_stepper/SLO_i44 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[0].u_stepper/SLO_i43 to \stepper_ins[0].u_stepper/SLO_i44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[0].u_stepper/SLO_i43 (from \stepper_ins[0].u_stepper/clk_1MHz_keep_derived_231)
Route         2   e 1.198                                  \stepper_ins[0].u_stepper/SLO[43]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk23 [get_nets \stepper_ins[0].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk22 [get_nets pin_intrpt[20]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk21 [get_nets \stepper_ins[4].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk20 [get_nets \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[5].u_stepper/SLO_i44  (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)
   Destination:    FD1P3IX    D              \stepper_ins[5].u_stepper/SLO_i45  (to \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[5].u_stepper/SLO_i44 to \stepper_ins[5].u_stepper/SLO_i45 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[5].u_stepper/SLO_i44 to \stepper_ins[5].u_stepper/SLO_i45

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[5].u_stepper/SLO_i44 (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96)
Route         2   e 1.198                                  \stepper_ins[5].u_stepper/SLO[44]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[5].u_stepper/SLO_i43  (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)
   Destination:    FD1P3IX    D              \stepper_ins[5].u_stepper/SLO_i44  (to \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[5].u_stepper/SLO_i43 to \stepper_ins[5].u_stepper/SLO_i44 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[5].u_stepper/SLO_i43 to \stepper_ins[5].u_stepper/SLO_i44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[5].u_stepper/SLO_i43 (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96)
Route         2   e 1.198                                  \stepper_ins[5].u_stepper/SLO[43]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[5].u_stepper/SLO_i42  (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)
   Destination:    FD1P3IX    D              \stepper_ins[5].u_stepper/SLO_i43  (to \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[5].u_stepper/SLO_i42 to \stepper_ins[5].u_stepper/SLO_i43 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[5].u_stepper/SLO_i42 to \stepper_ins[5].u_stepper/SLO_i43

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[5].u_stepper/SLO_i42 (from \stepper_ins[5].u_stepper/clk_1MHz_keep_derived_96)
Route         2   e 1.198                                  \stepper_ins[5].u_stepper/SLO[42]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk19 [get_nets mode[2]_derived_32_adj_10306]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk18 [get_nets mode[2]_derived_32_adj_10295]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk17 [get_nets \stepper_ins[5].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk16 [get_nets \stepper_ins[1].u_stepper/MA_N_4376]
            100 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \stepper_ins[1].u_stepper/SLO_i0  (from \stepper_ins[1].u_stepper/MA_N_4376 +)
   Destination:    FD1S3AX    D              \stepper_ins[1].u_stepper/SLO_i0  (to \stepper_ins[1].u_stepper/MA_N_4376 +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path \stepper_ins[1].u_stepper/SLO_i0 to \stepper_ins[1].u_stepper/SLO_i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: \stepper_ins[1].u_stepper/SLO_i0 to \stepper_ins[1].u_stepper/SLO_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[1].u_stepper/SLO_i0 (from \stepper_ins[1].u_stepper/MA_N_4376)
Route         4   e 1.398                                  reveal_ist_175_N
LUT4        ---     0.493              D to Z              \stepper_ins[1].u_stepper/i5730_3_lut_4_lut
Route         1   e 0.941                                  \stepper_ins[1].u_stepper/SLO_51__N_4246[0]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \stepper_ins[1].u_stepper/SLO_i0  (from \stepper_ins[1].u_stepper/MA_N_4376 +)
   Destination:    FD1S3AX    D              \stepper_ins[1].u_stepper/SLO_i1  (to \stepper_ins[1].u_stepper/MA_N_4376 +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path \stepper_ins[1].u_stepper/SLO_i0 to \stepper_ins[1].u_stepper/SLO_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: \stepper_ins[1].u_stepper/SLO_i0 to \stepper_ins[1].u_stepper/SLO_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[1].u_stepper/SLO_i0 (from \stepper_ins[1].u_stepper/MA_N_4376)
Route         4   e 1.398                                  reveal_ist_175_N
LUT4        ---     0.493              C to Z              \stepper_ins[1].u_stepper/i6094_3_lut_4_lut
Route         1   e 0.941                                  \stepper_ins[1].u_stepper/SLO_51__N_4246[1]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \stepper_ins[1].u_stepper/SLO_i46  (from \stepper_ins[1].u_stepper/MA_N_4376 +)
   Destination:    FD1S3IX    D              \stepper_ins[1].u_stepper/SLO_i47  (to \stepper_ins[1].u_stepper/MA_N_4376 +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path \stepper_ins[1].u_stepper/SLO_i46 to \stepper_ins[1].u_stepper/SLO_i47 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: \stepper_ins[1].u_stepper/SLO_i46 to \stepper_ins[1].u_stepper/SLO_i47

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[1].u_stepper/SLO_i46 (from \stepper_ins[1].u_stepper/MA_N_4376)
Route         4   e 1.398                                  reveal_ist_83_N
LUT4        ---     0.493              B to Z              \stepper_ins[1].u_stepper/mux_117_i48_3_lut
Route         1   e 0.941                                  \stepper_ins[1].u_stepper/n400
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.

Report: 3.436 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk15 [get_nets \stepper_ins[2].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk14 [get_nets pin_intrpt[8]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk13 [get_nets \stepper_ins[6].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk12 [get_nets pin_intrpt[5]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk11 [get_nets \mcm_top_reveal_coretop_instance/jtck[0]]
            2267 items scored, 2267 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 16.641ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25  (from \mcm_top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \mcm_top_reveal_coretop_instance/jtck[0] +)

   Delay:                  21.481ns  (31.8% logic, 68.2% route), 15 logic levels.

 Constraint Details:

     21.481ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 16.641ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 (from \mcm_top_reveal_coretop_instance/jtck[0])
Route         8   e 1.598                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/addr[8]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_777
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n36338
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/i3_4_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n33252
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i2_2_lut_adj_1242
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n6_adj_9602
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28810_4_lut_rep_634
Route        11   e 1.632                                  n36195
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/mux_2608_i1_3_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/rd_dout_trig[0]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/mux_2476_i1_3_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6948
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28431_4_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6947
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/mux_2478_i1
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6946
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_I_463_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6945
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28350_3_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n34194
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28351
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_N_6906
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17380_2_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i3_4_lut_adj_1230
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n31588
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_15__N_6808[0]
                  --------
                   21.481  (31.8% logic, 68.2% route), 15 logic levels.


Error:  The following path violates requirements by 16.641ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i26  (from \mcm_top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \mcm_top_reveal_coretop_instance/jtck[0] +)

   Delay:                  21.481ns  (31.8% logic, 68.2% route), 15 logic levels.

 Constraint Details:

     21.481ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i26 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 16.641ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i26 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i26 (from \mcm_top_reveal_coretop_instance/jtck[0])
Route         8   e 1.598                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/addr[9]
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_777
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n36338
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/i3_4_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n33252
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i2_2_lut_adj_1242
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n6_adj_9602
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28810_4_lut_rep_634
Route        11   e 1.632                                  n36195
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/mux_2608_i1_3_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/rd_dout_trig[0]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/mux_2476_i1_3_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6948
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28431_4_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6947
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/mux_2478_i1
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6946
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_I_463_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6945
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28350_3_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n34194
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28351
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_N_6906
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17380_2_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i3_4_lut_adj_1230
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n31588
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_15__N_6808[0]
                  --------
                   21.481  (31.8% logic, 68.2% route), 15 logic levels.


Error:  The following path violates requirements by 15.407ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25  (from \mcm_top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \mcm_top_reveal_coretop_instance/jtck[0] +)

   Delay:                  20.247ns  (31.3% logic, 68.7% route), 14 logic levels.

 Constraint Details:

     20.247ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 15.407ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/shift_reg__i25 (from \mcm_top_reveal_coretop_instance/jtck[0])
Route         8   e 1.598                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/addr[8]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_777
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n36338
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/i3_4_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/n33252
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i2_2_lut_adj_1242
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n6_adj_9602
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28810_4_lut_rep_634
Route        11   e 1.632                                  n36195
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28331_2_lut_2_lut_3_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n34175
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28431_4_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6947
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/mux_2478_i1
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6946
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_I_463_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_first_bit_N_6945
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28350_3_lut
Route         1   e 0.020                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n34194
MUXL5       ---     0.233           ALUT to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i28351
Route         3   e 1.258                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtdo_N_6906
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17380_2_lut
Route         2   e 1.141                                  \mcm_top_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i3_4_lut_adj_1230
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n31588
LUT4        ---     0.493              C to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/i17390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/tm_crc_15__N_6808[0]
                  --------
                   20.247  (31.3% logic, 68.7% route), 14 logic levels.

Warning: 21.641 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk10 [get_nets pin_intrpt[17]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk9 [get_nets mode[2]_derived_32]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk8 [get_nets \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[6].u_stepper/SLO_i0  (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)
   Destination:    FD1P3AX    D              \stepper_ins[6].u_stepper/SLO_i1  (to \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[6].u_stepper/SLO_i0 to \stepper_ins[6].u_stepper/SLO_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[6].u_stepper/SLO_i0 to \stepper_ins[6].u_stepper/SLO_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/SLO_i0 (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276)
Route         2   e 1.198                                  \stepper_ins[6].u_stepper/SLO[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[6].u_stepper/SLO_i1  (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)
   Destination:    FD1P3AX    D              \stepper_ins[6].u_stepper/SLO_i2  (to \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[6].u_stepper/SLO_i1 to \stepper_ins[6].u_stepper/SLO_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[6].u_stepper/SLO_i1 to \stepper_ins[6].u_stepper/SLO_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/SLO_i1 (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276)
Route         2   e 1.198                                  \stepper_ins[6].u_stepper/SLO[1]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[6].u_stepper/SLO_i2  (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)
   Destination:    FD1P3AX    D              \stepper_ins[6].u_stepper/SLO_i3  (to \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[6].u_stepper/SLO_i2 to \stepper_ins[6].u_stepper/SLO_i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[6].u_stepper/SLO_i2 to \stepper_ins[6].u_stepper/SLO_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[6].u_stepper/SLO_i2 (from \stepper_ins[6].u_stepper/clk_1MHz_keep_derived_276)
Route         2   e 1.198                                  \stepper_ins[6].u_stepper/SLO[2]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets reveal_ist_179_N]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[3].u_stepper/SLO_i0  (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)
   Destination:    FD1P3AX    D              \stepper_ins[3].u_stepper/SLO_i1  (to \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[3].u_stepper/SLO_i0 to \stepper_ins[3].u_stepper/SLO_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[3].u_stepper/SLO_i0 to \stepper_ins[3].u_stepper/SLO_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[3].u_stepper/SLO_i0 (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186)
Route         2   e 1.198                                  \stepper_ins[3].u_stepper/SLO[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[3].u_stepper/SLO_i44  (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)
   Destination:    FD1P3IX    D              \stepper_ins[3].u_stepper/SLO_i45  (to \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[3].u_stepper/SLO_i44 to \stepper_ins[3].u_stepper/SLO_i45 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[3].u_stepper/SLO_i44 to \stepper_ins[3].u_stepper/SLO_i45

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[3].u_stepper/SLO_i44 (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186)
Route         2   e 1.198                                  \stepper_ins[3].u_stepper/SLO[44]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \stepper_ins[3].u_stepper/SLO_i43  (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)
   Destination:    FD1P3IX    D              \stepper_ins[3].u_stepper/SLO_i44  (to \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[3].u_stepper/SLO_i43 to \stepper_ins[3].u_stepper/SLO_i44 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[3].u_stepper/SLO_i43 to \stepper_ins[3].u_stepper/SLO_i44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[3].u_stepper/SLO_i43 (from \stepper_ins[3].u_stepper/clk_1MHz_keep_derived_186)
Route         2   e 1.198                                  \stepper_ins[3].u_stepper/SLO[43]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \stepper_ins[3].u_stepper/MA_Temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets clk_1MHz]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.736ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \quad_ins[3].u_quad_decoder/AB_i0  (from clk_1MHz +)
   Destination:    FD1P3AX    D              \quad_ins[3].u_quad_decoder/quad_count_i0_i31  (to clk_1MHz +)

   Delay:                  12.576ns  (45.3% logic, 54.7% route), 21 logic levels.

 Constraint Details:

     12.576ns data_path \quad_ins[3].u_quad_decoder/AB_i0 to \quad_ins[3].u_quad_decoder/quad_count_i0_i31 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.736ns

 Path Details: \quad_ins[3].u_quad_decoder/AB_i0 to \quad_ins[3].u_quad_decoder/quad_count_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \quad_ins[3].u_quad_decoder/AB_i0 (from clk_1MHz)
Route        11   e 1.689                                  \quad_ins[3].u_quad_decoder/AB[0]
LUT4        ---     0.493              A to Z              \quad_ins[3].u_quad_decoder/i26_4_lut
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n32
LUT4        ---     0.493              D to Z              \quad_ins[3].u_quad_decoder/i21995_3_lut_4_lut
Route        33   e 2.041                                  \quad_ins[3].u_quad_decoder/n27569
A1_TO_FCO   ---     0.827           B[2] to COUT           \quad_ins[3].u_quad_decoder/add_2335_1
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31197
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_3
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31198
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_5
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31199
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_7
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31200
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_9
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31201
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_11
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31202
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_13
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31203
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_15
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31204
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_17
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31205
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_19
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31206
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_21
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31207
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_23
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31208
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_25
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31209
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_27
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31210
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_29
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31211
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_31
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31212
FCI_TO_F    ---     0.598            CIN to S[2]           \quad_ins[3].u_quad_decoder/add_2335_33
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n6912
LUT4        ---     0.493              A to Z              \quad_ins[3].u_quad_decoder/i6592_4_lut
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n12075
                  --------
                   12.576  (45.3% logic, 54.7% route), 21 logic levels.


Error:  The following path violates requirements by 7.736ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \quad_ins[3].u_quad_decoder/AB_i0  (from clk_1MHz +)
   Destination:    FD1P3AX    D              \quad_ins[3].u_quad_decoder/quad_count_i0_i30  (to clk_1MHz +)

   Delay:                  12.576ns  (45.3% logic, 54.7% route), 21 logic levels.

 Constraint Details:

     12.576ns data_path \quad_ins[3].u_quad_decoder/AB_i0 to \quad_ins[3].u_quad_decoder/quad_count_i0_i30 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.736ns

 Path Details: \quad_ins[3].u_quad_decoder/AB_i0 to \quad_ins[3].u_quad_decoder/quad_count_i0_i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \quad_ins[3].u_quad_decoder/AB_i0 (from clk_1MHz)
Route        11   e 1.689                                  \quad_ins[3].u_quad_decoder/AB[0]
LUT4        ---     0.493              A to Z              \quad_ins[3].u_quad_decoder/i26_4_lut
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n32
LUT4        ---     0.493              D to Z              \quad_ins[3].u_quad_decoder/i21995_3_lut_4_lut
Route        33   e 2.041                                  \quad_ins[3].u_quad_decoder/n27569
A1_TO_FCO   ---     0.827           B[2] to COUT           \quad_ins[3].u_quad_decoder/add_2335_1
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31197
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_3
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31198
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_5
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31199
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_7
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31200
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_9
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31201
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_11
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31202
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_13
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31203
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_15
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31204
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_17
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31205
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_19
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31206
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_21
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31207
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_23
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31208
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_25
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31209
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_27
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31210
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_29
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31211
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[3].u_quad_decoder/add_2335_31
Route         1   e 0.020                                  \quad_ins[3].u_quad_decoder/n31212
FCI_TO_F    ---     0.598            CIN to S[2]           \quad_ins[3].u_quad_decoder/add_2335_33
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n6913
LUT4        ---     0.493              A to Z              \quad_ins[3].u_quad_decoder/i6594_4_lut
Route         1   e 0.941                                  \quad_ins[3].u_quad_decoder/n12077
                  --------
                   12.576  (45.3% logic, 54.7% route), 21 logic levels.


Error:  The following path violates requirements by 7.736ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \quad_ins[0].u_quad_decoder/AB_i1  (from clk_1MHz +)
   Destination:    FD1P3AX    D              \quad_ins[0].u_quad_decoder/quad_count_i0_i31  (to clk_1MHz +)

   Delay:                  12.576ns  (45.3% logic, 54.7% route), 21 logic levels.

 Constraint Details:

     12.576ns data_path \quad_ins[0].u_quad_decoder/AB_i1 to \quad_ins[0].u_quad_decoder/quad_count_i0_i31 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.736ns

 Path Details: \quad_ins[0].u_quad_decoder/AB_i1 to \quad_ins[0].u_quad_decoder/quad_count_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \quad_ins[0].u_quad_decoder/AB_i1 (from clk_1MHz)
Route        11   e 1.689                                  \quad_ins[0].u_quad_decoder/AB[1]
LUT4        ---     0.493              B to Z              \quad_ins[0].u_quad_decoder/i38_4_lut
Route         1   e 0.941                                  \quad_ins[0].u_quad_decoder/n51
LUT4        ---     0.493              D to Z              \quad_ins[0].u_quad_decoder/i30_3_lut_4_lut
Route        33   e 2.041                                  \quad_ins[0].u_quad_decoder/n41
A1_TO_FCO   ---     0.827           B[2] to COUT           \quad_ins[0].u_quad_decoder/add_2467_1
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31074
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_3
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31075
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_5
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31076
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_7
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31077
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_9
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31078
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_11
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31079
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_13
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31080
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_15
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31081
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_17
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31082
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_19
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31083
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_21
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31084
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_23
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31085
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_25
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31086
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_27
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31087
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_29
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31088
FCI_TO_FCO  ---     0.157            CIN to COUT           \quad_ins[0].u_quad_decoder/add_2467_31
Route         1   e 0.020                                  \quad_ins[0].u_quad_decoder/n31089
FCI_TO_F    ---     0.598            CIN to S[2]           \quad_ins[0].u_quad_decoder/add_2467_33
Route         1   e 0.941                                  \quad_ins[0].u_quad_decoder/n7172
LUT4        ---     0.493              A to Z              \quad_ins[0].u_quad_decoder/i6654_4_lut
Route         1   e 0.941                                  \quad_ins[0].u_quad_decoder/n12137
                  --------
                   12.576  (45.3% logic, 54.7% route), 21 logic levels.

Warning: 12.736 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets clk_in_N]
            1464 items scored, 1464 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.943ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0  (from clk_in_N +)
   Destination:    FD1P3DX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0  (to clk_in_N +)

   Delay:                  11.783ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.783ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.943ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 (from clk_in_N)
Route         2   e 1.198                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr[0]
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i7_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n18
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i9_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n20
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i10_4_lut
Route        10   e 1.604                                  n21
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_649
Route        16   e 1.815                                  n36210
LUT4        ---     0.493              A to Z              i21132_4_lut
Route         1   e 0.941                                  n26713
LUT4        ---     0.493              D to Z              i21134_4_lut
Route         1   e 0.941                                  post_trig_cntr_10__N_7813[0]
                  --------
                   11.783  (28.9% logic, 71.1% route), 7 logic levels.


Error:  The following path violates requirements by 6.943ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0  (from clk_in_N +)
   Destination:    FD1P3DX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (to clk_in_N +)

   Delay:                  11.783ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.783ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.943ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 (from clk_in_N)
Route         2   e 1.198                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr[0]
LUT4        ---     0.493              D to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i7_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n18
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i9_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n20
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i10_4_lut
Route        10   e 1.604                                  n21
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_649
Route        16   e 1.815                                  n36210
LUT4        ---     0.493              A to Z              i21126_4_lut
Route         1   e 0.941                                  n26707
LUT4        ---     0.493              D to Z              i21128_4_lut
Route         1   e 0.941                                  post_trig_cntr_10__N_7813[1]
                  --------
                   11.783  (28.9% logic, 71.1% route), 7 logic levels.


Error:  The following path violates requirements by 6.943ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i2  (from clk_in_N +)
   Destination:    FD1P3DX    D              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0  (to clk_in_N +)

   Delay:                  11.783ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.783ns data_path \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i2 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.943ns

 Path Details: \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i2 to \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr_i0_i2 (from clk_in_N)
Route         2   e 1.198                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/post_trig_cntr[2]
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i7_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n18
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i9_4_lut
Route         1   e 0.941                                  \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/n20
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i10_4_lut
Route        10   e 1.604                                  n21
LUT4        ---     0.493              B to Z              \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/i1_2_lut_rep_649
Route        16   e 1.815                                  n36210
LUT4        ---     0.493              A to Z              i21132_4_lut
Route         1   e 0.941                                  n26713
LUT4        ---     0.493              D to Z              i21134_4_lut
Route         1   e 0.941                                  post_trig_cntr_10__N_7813[0]
                  --------
                   11.783  (28.9% logic, 71.1% route), 7 logic levels.

Warning: 11.943 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets CS_READY_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[2].u_stepper/SLO_i16  (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)
   Destination:    FD1P3AX    D              \stepper_ins[2].u_stepper/SLO_i17  (to \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[2].u_stepper/SLO_i16 to \stepper_ins[2].u_stepper/SLO_i17 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[2].u_stepper/SLO_i16 to \stepper_ins[2].u_stepper/SLO_i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[2].u_stepper/SLO_i16 (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47)
Route         2   e 1.198                                  \stepper_ins[2].u_stepper/SLO[16]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[2].u_stepper/SLO_i15  (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)
   Destination:    FD1P3AX    D              \stepper_ins[2].u_stepper/SLO_i16  (to \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[2].u_stepper/SLO_i15 to \stepper_ins[2].u_stepper/SLO_i16 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[2].u_stepper/SLO_i15 to \stepper_ins[2].u_stepper/SLO_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[2].u_stepper/SLO_i15 (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47)
Route         2   e 1.198                                  \stepper_ins[2].u_stepper/SLO[15]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \stepper_ins[2].u_stepper/SLO_i14  (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)
   Destination:    FD1P3AX    D              \stepper_ins[2].u_stepper/SLO_i15  (to \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \stepper_ins[2].u_stepper/SLO_i14 to \stepper_ins[2].u_stepper/SLO_i15 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \stepper_ins[2].u_stepper/SLO_i14 to \stepper_ins[2].u_stepper/SLO_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \stepper_ins[2].u_stepper/SLO_i14 (from \stepper_ins[2].u_stepper/clk_1MHz_keep_derived_47)
Route         2   e 1.198                                  \stepper_ins[2].u_stepper/SLO[14]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i7  (from clk +)
   Destination:    FD1S3AX    D              \u_status_led/em_stop_flag_383  (to clk +)

   Delay:                  14.584ns  (26.7% logic, 73.3% route), 8 logic levels.

 Constraint Details:

     14.584ns data_path \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i7 to \u_status_led/em_stop_flag_383 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.744ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i7 to \u_status_led/em_stop_flag_383

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i7 (from clk)
Route         2   e 1.198                                  \spi_slave_top_inst/spi_cmd[7]
LUT4        ---     0.493              A to Z              \spi_slave_top_inst/spi_ctrl_inst/i8_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n20_adj_8846
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i10_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n22
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i11_4_lut_adj_1063
Route         3   e 1.258                                  n33267
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i5_3_lut_rep_637
Route        14   e 1.807                                  \spi_slave_top_inst/spi_ctrl_inst/n36198
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_3_lut_4_lut
Route        81   e 2.462                                  \spi_slave_top_inst/spi_ctrl_inst/n36158
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i3_4_lut_adj_1060
Route         2   e 1.141                                  n15918
LUT4        ---     0.493              D to Z              \u_status_led/i11124_3_lut_4_lut
Route         1   e 0.941                                  \u_status_led/n16763
                  --------
                   14.584  (26.7% logic, 73.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i9  (from clk +)
   Destination:    FD1S3AX    D              \u_status_led/em_stop_flag_383  (to clk +)

   Delay:                  14.584ns  (26.7% logic, 73.3% route), 8 logic levels.

 Constraint Details:

     14.584ns data_path \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i9 to \u_status_led/em_stop_flag_383 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.744ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i9 to \u_status_led/em_stop_flag_383

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i9 (from clk)
Route         2   e 1.198                                  \spi_slave_top_inst/spi_cmd[9]
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i8_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n20_adj_8846
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i10_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n22
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i11_4_lut_adj_1063
Route         3   e 1.258                                  n33267
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i5_3_lut_rep_637
Route        14   e 1.807                                  \spi_slave_top_inst/spi_ctrl_inst/n36198
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_3_lut_4_lut
Route        81   e 2.462                                  \spi_slave_top_inst/spi_ctrl_inst/n36158
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i3_4_lut_adj_1060
Route         2   e 1.141                                  n15918
LUT4        ---     0.493              D to Z              \u_status_led/i11124_3_lut_4_lut
Route         1   e 0.941                                  \u_status_led/n16763
                  --------
                   14.584  (26.7% logic, 73.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i10  (from clk +)
   Destination:    FD1S3AX    D              \u_status_led/em_stop_flag_383  (to clk +)

   Delay:                  14.584ns  (26.7% logic, 73.3% route), 8 logic levels.

 Constraint Details:

     14.584ns data_path \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i10 to \u_status_led/em_stop_flag_383 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.744ns

 Path Details: \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i10 to \u_status_led/em_stop_flag_383

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \spi_slave_top_inst/spi_ctrl_inst/spi_cmd_i0_i10 (from clk)
Route         2   e 1.198                                  \spi_slave_top_inst/spi_cmd[10]
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i8_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n20_adj_8846
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i10_4_lut
Route         1   e 0.941                                  \spi_slave_top_inst/spi_ctrl_inst/n22
LUT4        ---     0.493              B to Z              \spi_slave_top_inst/spi_ctrl_inst/i11_4_lut_adj_1063
Route         3   e 1.258                                  n33267
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i5_3_lut_rep_637
Route        14   e 1.807                                  \spi_slave_top_inst/spi_ctrl_inst/n36198
LUT4        ---     0.493              C to Z              \spi_slave_top_inst/spi_ctrl_inst/i1_2_lut_rep_597_3_lut_4_lut
Route        81   e 2.462                                  \spi_slave_top_inst/spi_ctrl_inst/n36158
LUT4        ---     0.493              D to Z              \spi_slave_top_inst/spi_ctrl_inst/i3_4_lut_adj_1060
Route         2   e 1.141                                  n15918
LUT4        ---     0.493              D to Z              \u_status_led/i11124_3_lut_4_lut
Route         1   e 0.941                                  \u_status_led/n16763
                  --------
                   14.584  (26.7% logic, 73.3% route), 8 logic levels.

Warning: 14.744 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/clk_1MHz_keep_|             |             |
derived_141]                            |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/clk_1MHz_keep_|             |             |
derived_231]                            |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets pin_intrpt[20]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/clk_1MHz_keep_|             |             |
derived_96]                             |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets                         |             |             |
mode[2]_derived_32_adj_10306]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets                         |             |             |
mode[2]_derived_32_adj_10295]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets                         |             |             |
\stepper_ins[1].u_stepper/MA_N_4376]    |     5.000 ns|     3.436 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets                         |             |             |
\stepper_ins[2].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets pin_intrpt[8]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets                         |             |             |
\stepper_ins[6].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets pin_intrpt[5]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets                         |             |             |
\mcm_top_reveal_coretop_instance/jtck[0]|             |             |
]                                       |     5.000 ns|    21.641 ns|    15 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets pin_intrpt[17]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets mode[2]_derived_32]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets                          |             |             |
\stepper_ins[6].u_stepper/clk_1MHz_keep_|             |             |
derived_276]                            |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets reveal_ist_179_N]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/clk_1MHz_keep_|             |             |
derived_186]                            |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_1MHz]                |     5.000 ns|    12.736 ns|    21 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk_in_N]                |     5.000 ns|    11.943 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets CS_READY_c]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\stepper_ins[2].u_stepper/clk_1MHz_keep_|             |             |
derived_47]                             |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    14.744 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\spi_slave_top_inst/spi_ctrl_inst/n36198|      14|    2260|     18.95%
                                        |        |        |
n33267                                  |       3|    2256|     18.92%
                                        |        |        |
\spi_slave_top_inst/spi_ctrl_inst/n22   |       1|    1898|     15.92%
                                        |        |        |
n15699                                  |      17|    1782|     14.95%
                                        |        |        |
\mcm_top_reveal_coretop_instance/mcm_top|        |        |
_la0_inst_0/n15                         |     100|    1420|     11.91%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 11923  Score: 73686412

Constraints cover  76124 paths, 5392 nets, and 14792 connections (70.2% coverage)


Peak memory: 145674240 bytes, TRCE: 24547328 bytes, DLYMAN: 1638400 bytes
CPU_TIME_REPORT: 0 secs 
