// Seed: 3668644609
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge 1 or posedge 1) 1 ** 1)
  else;
  module_0(
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5,
    output logic id_6,
    input wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    input logic id_10,
    output tri id_11,
    output wire id_12,
    input logic id_13
);
  integer id_15 = id_13, id_16;
  assign id_16 = id_16;
  assign id_16 = 1;
  wire id_17;
  always_comb begin
    if (id_15) id_15 <= 1;
    else begin
      id_6 <= 1;
    end
    disable id_18;
    wait (1);
    @(posedge id_18 + id_13) begin
      id_16 <= id_10;
    end
  end
  assign id_15 = 1;
  assign id_4  = 1;
  xor (id_6, id_0, id_13, id_2, id_17, id_15, id_5, id_7, id_8, id_10, id_16);
  module_0(
      id_17
  );
endmodule
