{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745606190213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745606190213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 13:36:30 2025 " "Processing started: Fri Apr 25 13:36:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745606190213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606190213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Board_Test_LCD -c LCD_Board_Test_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606190213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745606190820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745606190820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "RippleCarryAdder/Full_Adder.v" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/RippleCarryAdder/Full_Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/fabehavsv/fabehavsv.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/fabehavsv/fabehavsv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "Exponent_Inc/FAbehavSV/FAbehavSV.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/FAbehavSV/FAbehavSV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "Exponent_Inc/halfADDER.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/halfADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_inc/controlled_incr_decr.sv 1 1 " "Found 1 design units, including 1 entities, in source file exponent_inc/controlled_incr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controlled_incr_decr " "Found entity 1: Controlled_incr_decr" {  } { { "Exponent_Inc/Controlled_incr_decr.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/Controlled_incr_decr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter/rightshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter/rightshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rightShifter " "Found entity 1: rightShifter" {  } { { "rightShifter/rightShifter.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/rightShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter/mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "rightShifter/mux2x1.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/rc_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/rc_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RC_Sub " "Found entity 1: RC_Sub" {  } { { "expo_subtractor/RC_Sub.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/RC_Sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/five_bit_expo.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/five_bit_expo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Bit_Expo " "Found entity 1: Five_Bit_Expo" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo_subtractor/conv_two.sv 1 1 " "Found 1 design units, including 1 entities, in source file expo_subtractor/conv_two.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_two " "Found entity 1: conv_two" {  } { { "expo_subtractor/conv_two.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/conv_two.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/clock_div/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/clock_div/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Keypad_Input/clock_div/clock_div.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/clock_div/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_base/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_base/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_decoder/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_decoder/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Keypad_Input/keypad_decoder/keypad_decoder.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_decoder/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_fsm/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_fsm/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Keypad_Input/keypad_fsm/keypad_fsm.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_fsm/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/shift_reg/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/shift_reg/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Keypad_Input/shift_reg/shift_reg.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/shift_reg/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/keypad_input/keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keypad_Input " "Found entity 1: Keypad_Input" {  } { { "../Keypad_Input/Keypad_Input.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199264 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745606199269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../LCD/bin2bcd.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tobyd/desktop/dl2_projects/display_unit/final project/lcd/bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_board_test_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_board_test_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Board_Test_LCD " "Found entity 1: LCD_Board_Test_LCD" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199285 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "NBitRegister.sv " "Can't analyze file -- file NBitRegister.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745606199290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder/ripple_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadder/ripple_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Carry " "Found entity 1: Ripple_Carry" {  } { { "RippleCarryAdder/Ripple_Carry.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/RippleCarryAdder/Ripple_Carry.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShifter " "Found entity 1: leftShifter" {  } { { "leftShifter.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/leftShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745606199296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig_sig LCD_Board_Test_LCD.sv(53) " "Verilog HDL Implicit Net warning at LCD_Board_Test_LCD.sv(53): created implicit net for \"trig_sig\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199298 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(70) " "Verilog HDL Instantiation warning at LCD.sv(70): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745606199304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(83) " "Verilog HDL Instantiation warning at LCD.sv(83): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745606199306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(106) " "Verilog HDL Instantiation warning at LCD.sv(106): instance has no name" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745606199306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD_Board_Test_LCD.sv(185) " "Verilog HDL Instantiation warning at LCD_Board_Test_LCD.sv(185): instance has no name" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745606199307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_Board_Test_LCD " "Elaborating entity \"LCD_Board_Test_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745606199377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_sig LCD_Board_Test_LCD.sv(28) " "Verilog HDL or VHDL warning at LCD_Board_Test_LCD.sv(28): object \"sign_sig\" assigned a value but never read" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745606199384 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SA LCD_Board_Test_LCD.sv(41) " "Verilog HDL or VHDL warning at LCD_Board_Test_LCD.sv(41): object \"SA\" assigned a value but never read" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745606199384 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 LCD_Board_Test_LCD.sv(64) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(64): truncated value with size 20 to match size of target (16)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745606199385 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 LCD_Board_Test_LCD.sv(65) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(65): truncated value with size 20 to match size of target (16)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745606199385 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 LCD_Board_Test_LCD.sv(66) " "Verilog HDL assignment warning at LCD_Board_Test_LCD.sv(66): truncated value with size 11 to match size of target (10)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745606199385 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Areg LCD_Board_Test_LCD.sv(56) " "Verilog HDL Always Construct warning at LCD_Board_Test_LCD.sv(56): inferring latch(es) for variable \"Areg\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745606199385 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg LCD_Board_Test_LCD.sv(56) " "Verilog HDL Always Construct warning at LCD_Board_Test_LCD.sv(56): inferring latch(es) for variable \"Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745606199385 "|LCD_Board_Test_LCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_Board_LED LCD_Board_Test_LCD.sv(16) " "Output port \"LCD_Board_LED\" at LCD_Board_Test_LCD.sv(16) has no driver" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745606199388 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[0\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[0\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199389 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[1\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[1\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199389 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[2\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[2\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199389 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[3\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[3\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199389 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[4\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[4\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[5\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[5\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[6\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[6\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[7\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[7\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[8\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[8\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[9\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[9\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[10\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[10\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[11\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[11\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[12\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[12\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[13\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[13\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[14\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[14\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[15\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Breg\[15\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[0\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[0\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[1\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[1\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[2\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[2\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[3\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[3\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199390 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[4\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[4\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[5\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[5\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[6\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[6\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[7\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[7\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[8\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[8\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[9\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[9\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[10\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[10\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[11\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[11\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[12\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[12\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[13\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[13\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[14\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[14\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[15\] LCD_Board_Test_LCD.sv(56) " "Inferred latch for \"Areg\[15\]\" at LCD_Board_Test_LCD.sv(56)" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606199391 "|LCD_Board_Test_LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keypad_Input Keypad_Input:Keypad_Input_inst " "Elaborating entity \"Keypad_Input\" for hierarchy \"Keypad_Input:Keypad_Input_inst\"" {  } { { "LCD_Board_Test_LCD.sv" "Keypad_Input_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\"" {  } { { "../Keypad_Input/Keypad_Input.sv" "keypad_base" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_fsm" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../Keypad_Input/keypad_base/keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_base/keypad_base.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg Keypad_Input:Keypad_Input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"Keypad_Input:Keypad_Input_inst\|shift_reg:shift_reg\"" {  } { { "../Keypad_Input/Keypad_Input.sv" "shift_reg" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/Keypad_Input.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_Bit_Expo Five_Bit_Expo:Exponent_Subtractor " "Elaborating entity \"Five_Bit_Expo\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\"" {  } { { "LCD_Board_Test_LCD.sv" "Exponent_Subtractor" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC_Sub Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst " "Elaborating entity \"RC_Sub\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\"" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "RC_Sub_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\|Full_Adder:s0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|RC_Sub:RC_Sub_inst\|Full_Adder:s0\"" {  } { { "expo_subtractor/RC_Sub.sv" "s0" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/RC_Sub.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_two Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst " "Elaborating entity \"conv_two\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\"" {  } { { "expo_subtractor/Five_Bit_Expo.sv" "conv_two_inst" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/Five_Bit_Expo.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"Five_Bit_Expo:Exponent_Subtractor\|conv_two:conv_two_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "expo_subtractor/conv_two.sv" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/expo_subtractor/conv_two.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightShifter rightShifter:Mantissa_Right_Shifter " "Elaborating entity \"rightShifter\" for hierarchy \"rightShifter:Mantissa_Right_Shifter\"" {  } { { "LCD_Board_Test_LCD.sv" "Mantissa_Right_Shifter" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 rightShifter:Mantissa_Right_Shifter\|mux2x1:ins0_0 " "Elaborating entity \"mux2x1\" for hierarchy \"rightShifter:Mantissa_Right_Shifter\|mux2x1:ins0_0\"" {  } { { "rightShifter/rightShifter.sv" "ins0_0" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/rightShifter/rightShifter.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ripple_Carry Ripple_Carry:RippleCarry_Adder " "Elaborating entity \"Ripple_Carry\" for hierarchy \"Ripple_Carry:RippleCarry_Adder\"" {  } { { "LCD_Board_Test_LCD.sv" "RippleCarry_Adder" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlled_incr_decr Controlled_incr_decr:Controlled_Exponent_Incrementor " "Elaborating entity \"Controlled_incr_decr\" for hierarchy \"Controlled_incr_decr:Controlled_Exponent_Incrementor\"" {  } { { "LCD_Board_Test_LCD.sv" "Controlled_Exponent_Incrementor" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav Controlled_incr_decr:Controlled_Exponent_Incrementor\|FAbehav:FA " "Elaborating entity \"FAbehav\" for hierarchy \"Controlled_incr_decr:Controlled_Exponent_Incrementor\|FAbehav:FA\"" {  } { { "Exponent_Inc/Controlled_incr_decr.sv" "FA" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/Exponent_Inc/Controlled_incr_decr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShifter leftShifter:Mantissa_Normalizer_LShifter " "Elaborating entity \"leftShifter\" for hierarchy \"leftShifter:Mantissa_Normalizer_LShifter\"" {  } { { "LCD_Board_Test_LCD.sv" "Mantissa_Normalizer_LShifter" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:comb_293 " "Elaborating entity \"LCD\" for hierarchy \"LCD:comb_293\"" {  } { { "LCD_Board_Test_LCD.sv" "comb_293" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199501 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_sign 0 LCD.sv(22) " "Net \"a_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745606199505 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_sign 0 LCD.sv(22) " "Net \"b_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745606199505 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_sign 0 LCD.sv(22) " "Net \"c_sign\" at LCD.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745606199505 "|LCD_Board_Test_LCD|LCD:comb_268"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745606199505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCD:comb_293\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCD:comb_293\|bcd2disp:a_bcd2disp\"" {  } { { "../LCD/LCD.sv" "a_bcd2disp" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leading_zero bcd2disp.sv(11) " "Verilog HDL or VHDL warning at bcd2disp.sv(11): object \"leading_zero\" assigned a value but never read" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745606199507 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(29) " "Verilog HDL Case Statement warning at bcd2disp.sv(29): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199507 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(30) " "Verilog HDL Case Statement warning at bcd2disp.sv(30): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199507 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(31) " "Verilog HDL Case Statement warning at bcd2disp.sv(31): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199507 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(32) " "Verilog HDL Case Statement warning at bcd2disp.sv(32): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199508 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(33) " "Verilog HDL Case Statement warning at bcd2disp.sv(33): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199508 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(34) " "Verilog HDL Case Statement warning at bcd2disp.sv(34): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199508 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(35) " "Verilog HDL Case Statement warning at bcd2disp.sv(35): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199508 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bcd2disp.sv(36) " "Verilog HDL Case Statement warning at bcd2disp.sv(36): case item expression never matches the case expression" {  } { { "../LCD/bcd2disp.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/bcd2disp.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199508 "|LCD_Board_Test_LCD|LCD:comb_268|bcd2disp:a_bcd2disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCD:comb_293\|calculator_operation_display:comb_483 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCD:comb_293\|calculator_operation_display:comb_483\"" {  } { { "../LCD/LCD.sv" "comb_483" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199510 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(142) " "Verilog HDL Case Statement warning at LCD.sv(142): case item expression never matches the case expression" {  } { { "../LCD/LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 142 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745606199511 "|LCD_Board_Test_LCD|LCD:comb_268|calculator_operation_display:comb_483"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCD:comb_293\|LCD_Initilizer:comb_484 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCD:comb_293\|LCD_Initilizer:comb_484\"" {  } { { "../LCD/LCD.sv" "comb_484" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD:comb_293\|LCD_Driver:comb_1125 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD:comb_293\|LCD_Driver:comb_1125\"" {  } { { "../LCD/LCD.sv" "comb_1125" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/LCD.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606199516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (6)" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745606199521 "|LCD_Board_Test_LCD|LCD:comb_268|LCD_Driver:comb_1125"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745606199521 "|LCD_Board_Test_LCD|LCD:comb_268|LCD_Driver:comb_1125"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745606199521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745606199522 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[0\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[0\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[1\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[1\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[2\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[2\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[3\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[3\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[4\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[4\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[5\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[5\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[6\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[6\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[7\]~synth " "Converted tri-state buffer \"LCD:comb_293\|LCD_Initilizer:comb_484\|DATA\[7\]~synth\" feeding internal logic into a wire" {  } { { "../LCD/Initilizer.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745606199918 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745606199918 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer Keypad_Input:Keypad_Input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../Keypad_Input/keypad_decoder/keypad_decoder.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Keypad_Input/keypad_decoder/keypad_decoder.sv" 41 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1745606200394 "|LCD_Board_Test_LCD|Keypad_Input:Keypad_Input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1745606200394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745606200721 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745606200740 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745606200740 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[0\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[0\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[1\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[1\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[2\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[2\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[3\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[3\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[4\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[4\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[5\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[5\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[7\] LCD:comb_293\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[7\]\" to the node \"LCD:comb_293\|lcd_data\" into an OR gate" {  } { { "../LCD/Driver.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745606200740 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745606200740 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606201190 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745606201190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[7\] GND " "Pin \"LCD_Board_LED\[7\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[6\] GND " "Pin \"LCD_Board_LED\[6\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[5\] GND " "Pin \"LCD_Board_LED\[5\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[4\] GND " "Pin \"LCD_Board_LED\[4\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[3\] GND " "Pin \"LCD_Board_LED\[3\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[2\] GND " "Pin \"LCD_Board_LED\[2\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[1\] GND " "Pin \"LCD_Board_LED\[1\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Board_LED\[0\] GND " "Pin \"LCD_Board_LED\[0\]\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|LCD_Board_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745606201197 "|LCD_Board_Test_LCD|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745606201197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745606201377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745606202588 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]~14 " "Logic cell \"LCD:comb_293\|LCD_Driver:comb_1125\|DATA\[6\]~14\"" {  } { { "../LCD/Driver.sv" "DATA\[6\]~14" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/LCD/Driver.sv" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606202619 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745606202619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.map.smsg " "Generated suppressed messages file C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/output_files/LCD_Board_Test_LCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606202730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745606203125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745606203125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[10\] " "No output dependent on input pin \"LCD_Board_PB\[10\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[9\] " "No output dependent on input pin \"LCD_Board_PB\[9\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[8\] " "No output dependent on input pin \"LCD_Board_PB\[8\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[7\] " "No output dependent on input pin \"LCD_Board_PB\[7\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[5\] " "No output dependent on input pin \"LCD_Board_PB\[5\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[4\] " "No output dependent on input pin \"LCD_Board_PB\[4\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[3\] " "No output dependent on input pin \"LCD_Board_PB\[3\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[2\] " "No output dependent on input pin \"LCD_Board_PB\[2\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_PB\[1\] " "No output dependent on input pin \"LCD_Board_PB\[1\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_PB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[4\] " "No output dependent on input pin \"LCD_Board_SW\[4\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[3\] " "No output dependent on input pin \"LCD_Board_SW\[3\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[2\] " "No output dependent on input pin \"LCD_Board_SW\[2\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[1\] " "No output dependent on input pin \"LCD_Board_SW\[1\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_Board_SW\[0\] " "No output dependent on input pin \"LCD_Board_SW\[0\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|LCD_Board_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "target_line\[0\] " "No output dependent on input pin \"target_line\[0\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|target_line[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "target_line\[1\] " "No output dependent on input pin \"target_line\[1\]\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|target_line[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "target_sign " "No output dependent on input pin \"target_sign\"" {  } { { "LCD_Board_Test_LCD.sv" "" { Text "C:/Users/tobyd/Desktop/DL2_Projects/Display_Unit/Final Project/Top Level/LCD_Board_Test_LCD.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745606203351 "|LCD_Board_Test_LCD|target_sign"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745606203351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "818 " "Implemented 818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745606203351 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745606203351 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745606203351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745606203351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745606203351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745606203396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 13:36:43 2025 " "Processing ended: Fri Apr 25 13:36:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745606203396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745606203396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745606203396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745606203396 ""}
