
radar_detector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007498  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  08007668  08007668  00008668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078b8  080078b8  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078b8  080078b8  000088b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078c0  080078c0  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078c0  080078c0  000088c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078c4  080078c4  000088c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080078c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000064  0800792c  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  0800792c  0000933c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b8d  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002563  00000000  00000000  00019c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  0001c188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bde  00000000  00000000  0001d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d0f  00000000  00000000  0001dc8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001244b  00000000  00000000  0004099d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3b73  00000000  00000000  00052de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012695b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048f8  00000000  00000000  001269a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0012b298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007650 	.word	0x08007650

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08007650 	.word	0x08007650

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b988 	b.w	8000f84 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	468e      	mov	lr, r1
 8000c94:	4604      	mov	r4, r0
 8000c96:	4688      	mov	r8, r1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d14a      	bne.n	8000d32 <__udivmoddi4+0xa6>
 8000c9c:	428a      	cmp	r2, r1
 8000c9e:	4617      	mov	r7, r2
 8000ca0:	d962      	bls.n	8000d68 <__udivmoddi4+0xdc>
 8000ca2:	fab2 f682 	clz	r6, r2
 8000ca6:	b14e      	cbz	r6, 8000cbc <__udivmoddi4+0x30>
 8000ca8:	f1c6 0320 	rsb	r3, r6, #32
 8000cac:	fa01 f806 	lsl.w	r8, r1, r6
 8000cb0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb4:	40b7      	lsls	r7, r6
 8000cb6:	ea43 0808 	orr.w	r8, r3, r8
 8000cba:	40b4      	lsls	r4, r6
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f fc87 	uxth.w	ip, r7
 8000cc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc8:	0c23      	lsrs	r3, r4, #16
 8000cca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x62>
 8000cda:	18fb      	adds	r3, r7, r3
 8000cdc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ce0:	f080 80ea 	bcs.w	8000eb8 <__udivmoddi4+0x22c>
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	f240 80e7 	bls.w	8000eb8 <__udivmoddi4+0x22c>
 8000cea:	3902      	subs	r1, #2
 8000cec:	443b      	add	r3, r7
 8000cee:	1a9a      	subs	r2, r3, r2
 8000cf0:	b2a3      	uxth	r3, r4
 8000cf2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d02:	459c      	cmp	ip, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x8e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 80d6 	bcs.w	8000ebc <__udivmoddi4+0x230>
 8000d10:	459c      	cmp	ip, r3
 8000d12:	f240 80d3 	bls.w	8000ebc <__udivmoddi4+0x230>
 8000d16:	443b      	add	r3, r7
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1e:	eba3 030c 	sub.w	r3, r3, ip
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa2>
 8000d26:	40f3      	lsrs	r3, r6
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xb6>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb0>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x14c>
 8000d4a:	4573      	cmp	r3, lr
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xc8>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 8105 	bhi.w	8000f5e <__udivmoddi4+0x2d2>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4690      	mov	r8, r2
 8000d5e:	2d00      	cmp	r5, #0
 8000d60:	d0e5      	beq.n	8000d2e <__udivmoddi4+0xa2>
 8000d62:	e9c5 4800 	strd	r4, r8, [r5]
 8000d66:	e7e2      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f000 8090 	beq.w	8000e8e <__udivmoddi4+0x202>
 8000d6e:	fab2 f682 	clz	r6, r2
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f040 80a4 	bne.w	8000ec0 <__udivmoddi4+0x234>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	0c03      	lsrs	r3, r0, #16
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	b280      	uxth	r0, r0
 8000d82:	b2bc      	uxth	r4, r7
 8000d84:	2101      	movs	r1, #1
 8000d86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d92:	fb04 f20c 	mul.w	r2, r4, ip
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x11e>
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000da0:	d202      	bcs.n	8000da8 <__udivmoddi4+0x11c>
 8000da2:	429a      	cmp	r2, r3
 8000da4:	f200 80e0 	bhi.w	8000f68 <__udivmoddi4+0x2dc>
 8000da8:	46c4      	mov	ip, r8
 8000daa:	1a9b      	subs	r3, r3, r2
 8000dac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000db0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db8:	fb02 f404 	mul.w	r4, r2, r4
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	d907      	bls.n	8000dd0 <__udivmoddi4+0x144>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x142>
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	f200 80ca 	bhi.w	8000f62 <__udivmoddi4+0x2d6>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	1b1b      	subs	r3, r3, r4
 8000dd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x98>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa0e f401 	lsl.w	r4, lr, r1
 8000de8:	fa20 f306 	lsr.w	r3, r0, r6
 8000dec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000df0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df4:	4323      	orrs	r3, r4
 8000df6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfa:	fa1f fc87 	uxth.w	ip, r7
 8000dfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000e02:	0c1c      	lsrs	r4, r3, #16
 8000e04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1a0>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1e:	f080 809c 	bcs.w	8000f5a <__udivmoddi4+0x2ce>
 8000e22:	45a6      	cmp	lr, r4
 8000e24:	f240 8099 	bls.w	8000f5a <__udivmoddi4+0x2ce>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	443c      	add	r4, r7
 8000e2c:	eba4 040e 	sub.w	r4, r4, lr
 8000e30:	fa1f fe83 	uxth.w	lr, r3
 8000e34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e38:	fb09 4413 	mls	r4, r9, r3, r4
 8000e3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e44:	45a4      	cmp	ip, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1ce>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4e:	f080 8082 	bcs.w	8000f56 <__udivmoddi4+0x2ca>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d97f      	bls.n	8000f56 <__udivmoddi4+0x2ca>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5e:	eba4 040c 	sub.w	r4, r4, ip
 8000e62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e66:	4564      	cmp	r4, ip
 8000e68:	4673      	mov	r3, lr
 8000e6a:	46e1      	mov	r9, ip
 8000e6c:	d362      	bcc.n	8000f34 <__udivmoddi4+0x2a8>
 8000e6e:	d05f      	beq.n	8000f30 <__udivmoddi4+0x2a4>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x1fe>
 8000e72:	ebb8 0203 	subs.w	r2, r8, r3
 8000e76:	eb64 0409 	sbc.w	r4, r4, r9
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e82:	431e      	orrs	r6, r3
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	e9c5 6400 	strd	r6, r4, [r5]
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	e74f      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000e8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e92:	0c01      	lsrs	r1, r0, #16
 8000e94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e98:	b280      	uxth	r0, r0
 8000e9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	4638      	mov	r0, r7
 8000ea2:	463c      	mov	r4, r7
 8000ea4:	46b8      	mov	r8, r7
 8000ea6:	46be      	mov	lr, r7
 8000ea8:	2620      	movs	r6, #32
 8000eaa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eae:	eba2 0208 	sub.w	r2, r2, r8
 8000eb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb6:	e766      	b.n	8000d86 <__udivmoddi4+0xfa>
 8000eb8:	4601      	mov	r1, r0
 8000eba:	e718      	b.n	8000cee <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e72c      	b.n	8000d1a <__udivmoddi4+0x8e>
 8000ec0:	f1c6 0220 	rsb	r2, r6, #32
 8000ec4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec8:	40b7      	lsls	r7, r6
 8000eca:	40b1      	lsls	r1, r6
 8000ecc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ee0:	0c11      	lsrs	r1, r2, #16
 8000ee2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee6:	fb08 f904 	mul.w	r9, r8, r4
 8000eea:	40b0      	lsls	r0, r6
 8000eec:	4589      	cmp	r9, r1
 8000eee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ef2:	b280      	uxth	r0, r0
 8000ef4:	d93e      	bls.n	8000f74 <__udivmoddi4+0x2e8>
 8000ef6:	1879      	adds	r1, r7, r1
 8000ef8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000efc:	d201      	bcs.n	8000f02 <__udivmoddi4+0x276>
 8000efe:	4589      	cmp	r9, r1
 8000f00:	d81f      	bhi.n	8000f42 <__udivmoddi4+0x2b6>
 8000f02:	eba1 0109 	sub.w	r1, r1, r9
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f12:	b292      	uxth	r2, r2
 8000f14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f18:	4542      	cmp	r2, r8
 8000f1a:	d229      	bcs.n	8000f70 <__udivmoddi4+0x2e4>
 8000f1c:	18ba      	adds	r2, r7, r2
 8000f1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f22:	d2c4      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d2c2      	bcs.n	8000eae <__udivmoddi4+0x222>
 8000f28:	f1a9 0102 	sub.w	r1, r9, #2
 8000f2c:	443a      	add	r2, r7
 8000f2e:	e7be      	b.n	8000eae <__udivmoddi4+0x222>
 8000f30:	45f0      	cmp	r8, lr
 8000f32:	d29d      	bcs.n	8000e70 <__udivmoddi4+0x1e4>
 8000f34:	ebbe 0302 	subs.w	r3, lr, r2
 8000f38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f3c:	3801      	subs	r0, #1
 8000f3e:	46e1      	mov	r9, ip
 8000f40:	e796      	b.n	8000e70 <__udivmoddi4+0x1e4>
 8000f42:	eba7 0909 	sub.w	r9, r7, r9
 8000f46:	4449      	add	r1, r9
 8000f48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f50:	fb09 f804 	mul.w	r8, r9, r4
 8000f54:	e7db      	b.n	8000f0e <__udivmoddi4+0x282>
 8000f56:	4673      	mov	r3, lr
 8000f58:	e77f      	b.n	8000e5a <__udivmoddi4+0x1ce>
 8000f5a:	4650      	mov	r0, sl
 8000f5c:	e766      	b.n	8000e2c <__udivmoddi4+0x1a0>
 8000f5e:	4608      	mov	r0, r1
 8000f60:	e6fd      	b.n	8000d5e <__udivmoddi4+0xd2>
 8000f62:	443b      	add	r3, r7
 8000f64:	3a02      	subs	r2, #2
 8000f66:	e733      	b.n	8000dd0 <__udivmoddi4+0x144>
 8000f68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f6c:	443b      	add	r3, r7
 8000f6e:	e71c      	b.n	8000daa <__udivmoddi4+0x11e>
 8000f70:	4649      	mov	r1, r9
 8000f72:	e79c      	b.n	8000eae <__udivmoddi4+0x222>
 8000f74:	eba1 0109 	sub.w	r1, r1, r9
 8000f78:	46c4      	mov	ip, r8
 8000f7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7e:	fb09 f804 	mul.w	r8, r9, r4
 8000f82:	e7c4      	b.n	8000f0e <__udivmoddi4+0x282>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <get_median>:
uint32_t store_millis;
uint32_t value1 = 0; //first measured value
uint32_t value2 = 0; //second measured value
uint16_t distance = 0; //in cm

static uint32_t get_median(uint32_t* values, uint8_t size) {
 8000f88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f8c:	b089      	sub	sp, #36	@ 0x24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	70fb      	strb	r3, [r7, #3]
 8000f96:	466b      	mov	r3, sp
 8000f98:	461e      	mov	r6, r3
	uint32_t sorted[size];
 8000f9a:	78f9      	ldrb	r1, [r7, #3]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	b2cb      	uxtb	r3, r1
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	4698      	mov	r8, r3
 8000fa8:	4691      	mov	r9, r2
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000fb6:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000fba:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000fbe:	b2cb      	uxtb	r3, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	461c      	mov	r4, r3
 8000fc4:	4615      	mov	r5, r2
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	016b      	lsls	r3, r5, #5
 8000fd0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000fd4:	0162      	lsls	r2, r4, #5
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	3307      	adds	r3, #7
 8000fdc:	08db      	lsrs	r3, r3, #3
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	ebad 0d03 	sub.w	sp, sp, r3
 8000fe4:	466b      	mov	r3, sp
 8000fe6:	3303      	adds	r3, #3
 8000fe8:	089b      	lsrs	r3, r3, #2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	613b      	str	r3, [r7, #16]
	memcpy(sorted, values, size * sizeof(uint32_t));
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	6938      	ldr	r0, [r7, #16]
 8000ff8:	f004 fe68 	bl	8005ccc <memcpy>

	//bubble sort

	for(int i = 0; i < size - 1; i++) {
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61fb      	str	r3, [r7, #28]
 8001000:	e029      	b.n	8001056 <get_median+0xce>
		for (int j = i + 1; j < size; j++) {
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3301      	adds	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
 8001008:	e01e      	b.n	8001048 <get_median+0xc0>
			if(sorted[i] > sorted[j]) {
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	69fa      	ldr	r2, [r7, #28]
 800100e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	69b9      	ldr	r1, [r7, #24]
 8001016:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800101a:	429a      	cmp	r2, r3
 800101c:	d911      	bls.n	8001042 <get_median+0xba>
				uint32_t tmp = sorted[i];
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	69fa      	ldr	r2, [r7, #28]
 8001022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001026:	60fb      	str	r3, [r7, #12]
				sorted[i] = sorted[j];
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	69fa      	ldr	r2, [r7, #28]
 8001034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				sorted[j] = tmp;
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	68f9      	ldr	r1, [r7, #12]
 800103e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = i + 1; j < size; j++) {
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	3301      	adds	r3, #1
 8001046:	61bb      	str	r3, [r7, #24]
 8001048:	78fb      	ldrb	r3, [r7, #3]
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	429a      	cmp	r2, r3
 800104e:	dbdc      	blt.n	800100a <get_median+0x82>
	for(int i = 0; i < size - 1; i++) {
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	3301      	adds	r3, #1
 8001054:	61fb      	str	r3, [r7, #28]
 8001056:	78fb      	ldrb	r3, [r7, #3]
 8001058:	3b01      	subs	r3, #1
 800105a:	69fa      	ldr	r2, [r7, #28]
 800105c:	429a      	cmp	r2, r3
 800105e:	dbd0      	blt.n	8001002 <get_median+0x7a>
			}
		}
	}
	return sorted[size/2]; // median
 8001060:	78fb      	ldrb	r3, [r7, #3]
 8001062:	085b      	lsrs	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800106e:	46b5      	mov	sp, r6
}
 8001070:	4618      	mov	r0, r3
 8001072:	3724      	adds	r7, #36	@ 0x24
 8001074:	46bd      	mov	sp, r7
 8001076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800107c <median_filter>:

uint32_t median_filter(uint32_t new_value) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

	//reject bad data, spec for HCSR04 is around 20 cm to 400 cm
	if(new_value < 5 || new_value > 400) {
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b04      	cmp	r3, #4
 8001088:	d903      	bls.n	8001092 <median_filter+0x16>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001090:	d90d      	bls.n	80010ae <median_filter+0x32>
		return get_median(dist_buffer, buffer_filled ? MEDIAN_FILTER_SIZE : dist_index);
 8001092:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <median_filter+0x80>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d102      	bne.n	80010a0 <median_filter+0x24>
 800109a:	4b19      	ldr	r3, [pc, #100]	@ (8001100 <median_filter+0x84>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	e000      	b.n	80010a2 <median_filter+0x26>
 80010a0:	2307      	movs	r3, #7
 80010a2:	4619      	mov	r1, r3
 80010a4:	4817      	ldr	r0, [pc, #92]	@ (8001104 <median_filter+0x88>)
 80010a6:	f7ff ff6f 	bl	8000f88 <get_median>
 80010aa:	4603      	mov	r3, r0
 80010ac:	e021      	b.n	80010f2 <median_filter+0x76>
	}

	dist_buffer[dist_index++] = new_value;
 80010ae:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <median_filter+0x84>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	1c5a      	adds	r2, r3, #1
 80010b4:	b2d1      	uxtb	r1, r2
 80010b6:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <median_filter+0x84>)
 80010b8:	7011      	strb	r1, [r2, #0]
 80010ba:	4619      	mov	r1, r3
 80010bc:	4a11      	ldr	r2, [pc, #68]	@ (8001104 <median_filter+0x88>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(dist_index >= MEDIAN_FILTER_SIZE) {
 80010c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001100 <median_filter+0x84>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b06      	cmp	r3, #6
 80010ca:	d905      	bls.n	80010d8 <median_filter+0x5c>
		dist_index = 0;
 80010cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <median_filter+0x84>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		buffer_filled = 1;
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <median_filter+0x80>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	701a      	strb	r2, [r3, #0]
	}

	return get_median(dist_buffer, buffer_filled ? MEDIAN_FILTER_SIZE : dist_index);
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <median_filter+0x80>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <median_filter+0x6a>
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <median_filter+0x84>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	e000      	b.n	80010e8 <median_filter+0x6c>
 80010e6:	2307      	movs	r3, #7
 80010e8:	4619      	mov	r1, r3
 80010ea:	4806      	ldr	r0, [pc, #24]	@ (8001104 <median_filter+0x88>)
 80010ec:	f7ff ff4c 	bl	8000f88 <get_median>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2000009d 	.word	0x2000009d
 8001100:	2000009c 	.word	0x2000009c
 8001104:	20000080 	.word	0x20000080

08001108 <HCR04_init>:

void HCR04_init(TIM_HandleTypeDef *tim) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(tim);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f002 ff7d 	bl	8004010 <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800111c:	4803      	ldr	r0, [pc, #12]	@ (800112c <HCR04_init+0x24>)
 800111e:	f001 fe49 	bl	8002db4 <HAL_GPIO_WritePin>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40020000 	.word	0x40020000

08001130 <HCSR04_read>:


uint16_t HCSR04_read(TIM_HandleTypeDef *tim) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

	//set for 10 uS
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800113e:	4831      	ldr	r0, [pc, #196]	@ (8001204 <HCSR04_read+0xd4>)
 8001140:	f001 fe38 	bl	8002db4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(tim, 0);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2200      	movs	r2, #0
 800114a:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(tim) < 10); //wait for 10 uS
 800114c:	bf00      	nop
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001154:	2b09      	cmp	r3, #9
 8001156:	d9fa      	bls.n	800114e <HCSR04_read+0x1e>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET); //set back to low
 8001158:	2200      	movs	r2, #0
 800115a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800115e:	4829      	ldr	r0, [pc, #164]	@ (8001204 <HCSR04_read+0xd4>)
 8001160:	f001 fe28 	bl	8002db4 <HAL_GPIO_WritePin>

	//now reading starts
	store_millis = HAL_GetTick(); //use tick to avoid infinite while loop, stores current time
 8001164:	f001 fb38 	bl	80027d8 <HAL_GetTick>
 8001168:	4603      	mov	r3, r0
 800116a:	4a27      	ldr	r2, [pc, #156]	@ (8001208 <HCSR04_read+0xd8>)
 800116c:	6013      	str	r3, [r2, #0]
	//wait for echo pin to go HIGH
	while(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_RESET) {
 800116e:	e009      	b.n	8001184 <HCSR04_read+0x54>
		if((HAL_GetTick() - store_millis) > 100) return 0; //timeout
 8001170:	f001 fb32 	bl	80027d8 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <HCSR04_read+0xd8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b64      	cmp	r3, #100	@ 0x64
 800117e:	d901      	bls.n	8001184 <HCSR04_read+0x54>
 8001180:	2300      	movs	r3, #0
 8001182:	e03a      	b.n	80011fa <HCSR04_read+0xca>
	while(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_RESET) {
 8001184:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001188:	481e      	ldr	r0, [pc, #120]	@ (8001204 <HCSR04_read+0xd4>)
 800118a:	f001 fdfb 	bl	8002d84 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0ed      	beq.n	8001170 <HCSR04_read+0x40>
	}

	value1 = __HAL_TIM_GET_COUNTER(tim);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800119a:	4a1c      	ldr	r2, [pc, #112]	@ (800120c <HCSR04_read+0xdc>)
 800119c:	6013      	str	r3, [r2, #0]

	store_millis = HAL_GetTick();//stores current time
 800119e:	f001 fb1b 	bl	80027d8 <HAL_GetTick>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4a18      	ldr	r2, [pc, #96]	@ (8001208 <HCSR04_read+0xd8>)
 80011a6:	6013      	str	r3, [r2, #0]
	while(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_SET) {
 80011a8:	e009      	b.n	80011be <HCSR04_read+0x8e>
		if((HAL_GetTick() - store_millis) > 80) return 0; // timeout
 80011aa:	f001 fb15 	bl	80027d8 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <HCSR04_read+0xd8>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b50      	cmp	r3, #80	@ 0x50
 80011b8:	d901      	bls.n	80011be <HCSR04_read+0x8e>
 80011ba:	2300      	movs	r3, #0
 80011bc:	e01d      	b.n	80011fa <HCSR04_read+0xca>
	while(HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_SET) {
 80011be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011c2:	4810      	ldr	r0, [pc, #64]	@ (8001204 <HCSR04_read+0xd4>)
 80011c4:	f001 fdde 	bl	8002d84 <HAL_GPIO_ReadPin>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d0ed      	beq.n	80011aa <HCSR04_read+0x7a>
	}
	value2 = __HAL_TIM_GET_COUNTER(tim);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001210 <HCSR04_read+0xe0>)
 80011d6:	6013      	str	r3, [r2, #0]

	// distance = (value2 - value1) / 58;
	distance = (value2 - value1) / 58;
 80011d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001210 <HCSR04_read+0xe0>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <HCSR04_read+0xdc>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <HCSR04_read+0xe4>)
 80011e4:	fba2 2303 	umull	r2, r3, r2, r3
 80011e8:	095b      	lsrs	r3, r3, #5
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HCSR04_read+0xe8>)
 80011ee:	801a      	strh	r2, [r3, #0]

	HAL_Delay(50);
 80011f0:	2032      	movs	r0, #50	@ 0x32
 80011f2:	f001 fafd 	bl	80027f0 <HAL_Delay>

	return distance;
 80011f6:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <HCSR04_read+0xe8>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40020000 	.word	0x40020000
 8001208:	200000a0 	.word	0x200000a0
 800120c:	200000a4 	.word	0x200000a4
 8001210:	200000a8 	.word	0x200000a8
 8001214:	8d3dcb09 	.word	0x8d3dcb09
 8001218:	200000ac 	.word	0x200000ac

0800121c <ILI9341_SPI_Init>:

static SPI_HandleTypeDef *ili9341_spi;

/* Initialize SPI */
void ILI9341_SPI_Init(SPI_HandleTypeDef *spi_handle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

	ili9341_spi = spi_handle;
 8001224:	4a05      	ldr	r2, [pc, #20]	@ (800123c <ILI9341_SPI_Init+0x20>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800122a:	2200      	movs	r2, #0
 800122c:	2110      	movs	r1, #16
 800122e:	4804      	ldr	r0, [pc, #16]	@ (8001240 <ILI9341_SPI_Init+0x24>)
 8001230:	f001 fdc0 	bl	8002db4 <HAL_GPIO_WritePin>
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200000b0 	.word	0x200000b0
 8001240:	40020000 	.word	0x40020000

08001244 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(ili9341_spi, &SPI_Data, 1, 1);
 800124e:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <ILI9341_SPI_Send+0x20>)
 8001250:	6818      	ldr	r0, [r3, #0]
 8001252:	1df9      	adds	r1, r7, #7
 8001254:	2301      	movs	r3, #1
 8001256:	2201      	movs	r2, #1
 8001258:	f002 fc69 	bl	8003b2e <HAL_SPI_Transmit>
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	200000b0 	.word	0x200000b0

08001268 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	2110      	movs	r1, #16
 8001276:	480b      	ldr	r0, [pc, #44]	@ (80012a4 <ILI9341_Write_Command+0x3c>)
 8001278:	f001 fd9c 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800127c:	2200      	movs	r2, #0
 800127e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001282:	4809      	ldr	r0, [pc, #36]	@ (80012a8 <ILI9341_Write_Command+0x40>)
 8001284:	f001 fd96 	bl	8002db4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffda 	bl	8001244 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001290:	2201      	movs	r2, #1
 8001292:	2110      	movs	r1, #16
 8001294:	4803      	ldr	r0, [pc, #12]	@ (80012a4 <ILI9341_Write_Command+0x3c>)
 8001296:	f001 fd8d 	bl	8002db4 <HAL_GPIO_WritePin>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40020000 	.word	0x40020000
 80012a8:	40020800 	.word	0x40020800

080012ac <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80012b6:	2201      	movs	r2, #1
 80012b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012bc:	480a      	ldr	r0, [pc, #40]	@ (80012e8 <ILI9341_Write_Data+0x3c>)
 80012be:	f001 fd79 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2110      	movs	r1, #16
 80012c6:	4809      	ldr	r0, [pc, #36]	@ (80012ec <ILI9341_Write_Data+0x40>)
 80012c8:	f001 fd74 	bl	8002db4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff ffb8 	bl	8001244 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	2110      	movs	r1, #16
 80012d8:	4804      	ldr	r0, [pc, #16]	@ (80012ec <ILI9341_Write_Data+0x40>)
 80012da:	f001 fd6b 	bl	8002db4 <HAL_GPIO_WritePin>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40020800 	.word	0x40020800
 80012ec:	40020000 	.word	0x40020000

080012f0 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80012f0:	b590      	push	{r4, r7, lr}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4604      	mov	r4, r0
 80012f8:	4608      	mov	r0, r1
 80012fa:	4611      	mov	r1, r2
 80012fc:	461a      	mov	r2, r3
 80012fe:	4623      	mov	r3, r4
 8001300:	80fb      	strh	r3, [r7, #6]
 8001302:	4603      	mov	r3, r0
 8001304:	80bb      	strh	r3, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	807b      	strh	r3, [r7, #2]
 800130a:	4613      	mov	r3, r2
 800130c:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800130e:	202a      	movs	r0, #42	@ 0x2a
 8001310:	f7ff ffaa 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	0a1b      	lsrs	r3, r3, #8
 8001318:	b29b      	uxth	r3, r3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ffc5 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffc0 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 800132c:	887b      	ldrh	r3, [r7, #2]
 800132e:	0a1b      	lsrs	r3, r3, #8
 8001330:	b29b      	uxth	r3, r3
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ffb9 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800133a:	887b      	ldrh	r3, [r7, #2]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff ffb4 	bl	80012ac <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001344:	202b      	movs	r0, #43	@ 0x2b
 8001346:	f7ff ff8f 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800134a:	88bb      	ldrh	r3, [r7, #4]
 800134c:	0a1b      	lsrs	r3, r3, #8
 800134e:	b29b      	uxth	r3, r3
 8001350:	b2db      	uxtb	r3, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ffaa 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001358:	88bb      	ldrh	r3, [r7, #4]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff ffa5 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001362:	883b      	ldrh	r3, [r7, #0]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	b29b      	uxth	r3, r3
 8001368:	b2db      	uxtb	r3, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff9e 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001370:	883b      	ldrh	r3, [r7, #0]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff99 	bl	80012ac <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800137a:	202c      	movs	r0, #44	@ 0x2c
 800137c:	f7ff ff74 	bl	8001268 <ILI9341_Write_Command>
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	bd90      	pop	{r4, r7, pc}

08001388 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	2180      	movs	r1, #128	@ 0x80
 8001390:	480a      	ldr	r0, [pc, #40]	@ (80013bc <ILI9341_Reset+0x34>)
 8001392:	f001 fd0f 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001396:	20c8      	movs	r0, #200	@ 0xc8
 8001398:	f001 fa2a 	bl	80027f0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	2110      	movs	r1, #16
 80013a0:	4807      	ldr	r0, [pc, #28]	@ (80013c0 <ILI9341_Reset+0x38>)
 80013a2:	f001 fd07 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80013a6:	20c8      	movs	r0, #200	@ 0xc8
 80013a8:	f001 fa22 	bl	80027f0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80013ac:	2201      	movs	r2, #1
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	4802      	ldr	r0, [pc, #8]	@ (80013bc <ILI9341_Reset+0x34>)
 80013b2:	f001 fcff 	bl	8002db4 <HAL_GPIO_WritePin>
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40020800 	.word	0x40020800
 80013c0:	40020000 	.word	0x40020000

080013c4 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80013d2:	2036      	movs	r0, #54	@ 0x36
 80013d4:	f7ff ff48 	bl	8001268 <ILI9341_Write_Command>
HAL_Delay(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f001 fa09 	bl	80027f0 <HAL_Delay>
	
switch(screen_rotation) 
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	d837      	bhi.n	8001454 <ILI9341_Set_Rotation+0x90>
 80013e4:	a201      	add	r2, pc, #4	@ (adr r2, 80013ec <ILI9341_Set_Rotation+0x28>)
 80013e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ea:	bf00      	nop
 80013ec:	080013fd 	.word	0x080013fd
 80013f0:	08001413 	.word	0x08001413
 80013f4:	08001429 	.word	0x08001429
 80013f8:	0800143f 	.word	0x0800143f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80013fc:	2048      	movs	r0, #72	@ 0x48
 80013fe:	f7ff ff55 	bl	80012ac <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001402:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <ILI9341_Set_Rotation+0x9c>)
 8001404:	22f0      	movs	r2, #240	@ 0xf0
 8001406:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001408:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <ILI9341_Set_Rotation+0xa0>)
 800140a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800140e:	801a      	strh	r2, [r3, #0]
			break;
 8001410:	e021      	b.n	8001456 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001412:	2028      	movs	r0, #40	@ 0x28
 8001414:	f7ff ff4a 	bl	80012ac <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001418:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <ILI9341_Set_Rotation+0x9c>)
 800141a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800141e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001420:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <ILI9341_Set_Rotation+0xa0>)
 8001422:	22f0      	movs	r2, #240	@ 0xf0
 8001424:	801a      	strh	r2, [r3, #0]
			break;
 8001426:	e016      	b.n	8001456 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001428:	2088      	movs	r0, #136	@ 0x88
 800142a:	f7ff ff3f 	bl	80012ac <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800142e:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <ILI9341_Set_Rotation+0x9c>)
 8001430:	22f0      	movs	r2, #240	@ 0xf0
 8001432:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <ILI9341_Set_Rotation+0xa0>)
 8001436:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800143a:	801a      	strh	r2, [r3, #0]
			break;
 800143c:	e00b      	b.n	8001456 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800143e:	20e8      	movs	r0, #232	@ 0xe8
 8001440:	f7ff ff34 	bl	80012ac <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <ILI9341_Set_Rotation+0x9c>)
 8001446:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800144a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <ILI9341_Set_Rotation+0xa0>)
 800144e:	22f0      	movs	r2, #240	@ 0xf0
 8001450:	801a      	strh	r2, [r3, #0]
			break;
 8001452:	e000      	b.n	8001456 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001454:	bf00      	nop
	}
}
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000002 	.word	0x20000002
 8001464:	20000000 	.word	0x20000000

08001468 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800146c:	2201      	movs	r2, #1
 800146e:	2180      	movs	r1, #128	@ 0x80
 8001470:	4802      	ldr	r0, [pc, #8]	@ (800147c <ILI9341_Enable+0x14>)
 8001472:	f001 fc9f 	bl	8002db4 <HAL_GPIO_WritePin>
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40020800 	.word	0x40020800

08001480 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(SPI_HandleTypeDef *spi_handle)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]

ILI9341_Enable();
 8001488:	f7ff ffee 	bl	8001468 <ILI9341_Enable>
ILI9341_SPI_Init(spi_handle);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fec5 	bl	800121c <ILI9341_SPI_Init>
ILI9341_Reset();
 8001492:	f7ff ff79 	bl	8001388 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001496:	2001      	movs	r0, #1
 8001498:	f7ff fee6 	bl	8001268 <ILI9341_Write_Command>
HAL_Delay(1000);
 800149c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a0:	f001 f9a6 	bl	80027f0 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80014a4:	20cb      	movs	r0, #203	@ 0xcb
 80014a6:	f7ff fedf 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80014aa:	2039      	movs	r0, #57	@ 0x39
 80014ac:	f7ff fefe 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80014b0:	202c      	movs	r0, #44	@ 0x2c
 80014b2:	f7ff fefb 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80014b6:	2000      	movs	r0, #0
 80014b8:	f7ff fef8 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80014bc:	2034      	movs	r0, #52	@ 0x34
 80014be:	f7ff fef5 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80014c2:	2002      	movs	r0, #2
 80014c4:	f7ff fef2 	bl	80012ac <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80014c8:	20cf      	movs	r0, #207	@ 0xcf
 80014ca:	f7ff fecd 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff feec 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80014d4:	20c1      	movs	r0, #193	@ 0xc1
 80014d6:	f7ff fee9 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80014da:	2030      	movs	r0, #48	@ 0x30
 80014dc:	f7ff fee6 	bl	80012ac <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80014e0:	20e8      	movs	r0, #232	@ 0xe8
 80014e2:	f7ff fec1 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80014e6:	2085      	movs	r0, #133	@ 0x85
 80014e8:	f7ff fee0 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80014ec:	2000      	movs	r0, #0
 80014ee:	f7ff fedd 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 80014f2:	2078      	movs	r0, #120	@ 0x78
 80014f4:	f7ff feda 	bl	80012ac <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 80014f8:	20ea      	movs	r0, #234	@ 0xea
 80014fa:	f7ff feb5 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff fed4 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff fed1 	bl	80012ac <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 800150a:	20ed      	movs	r0, #237	@ 0xed
 800150c:	f7ff feac 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001510:	2064      	movs	r0, #100	@ 0x64
 8001512:	f7ff fecb 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001516:	2003      	movs	r0, #3
 8001518:	f7ff fec8 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800151c:	2012      	movs	r0, #18
 800151e:	f7ff fec5 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001522:	2081      	movs	r0, #129	@ 0x81
 8001524:	f7ff fec2 	bl	80012ac <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001528:	20f7      	movs	r0, #247	@ 0xf7
 800152a:	f7ff fe9d 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800152e:	2020      	movs	r0, #32
 8001530:	f7ff febc 	bl	80012ac <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001534:	20c0      	movs	r0, #192	@ 0xc0
 8001536:	f7ff fe97 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 800153a:	2023      	movs	r0, #35	@ 0x23
 800153c:	f7ff feb6 	bl	80012ac <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001540:	20c1      	movs	r0, #193	@ 0xc1
 8001542:	f7ff fe91 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001546:	2010      	movs	r0, #16
 8001548:	f7ff feb0 	bl	80012ac <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 800154c:	20c5      	movs	r0, #197	@ 0xc5
 800154e:	f7ff fe8b 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001552:	203e      	movs	r0, #62	@ 0x3e
 8001554:	f7ff feaa 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001558:	2028      	movs	r0, #40	@ 0x28
 800155a:	f7ff fea7 	bl	80012ac <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 800155e:	20c7      	movs	r0, #199	@ 0xc7
 8001560:	f7ff fe82 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001564:	2086      	movs	r0, #134	@ 0x86
 8001566:	f7ff fea1 	bl	80012ac <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 800156a:	2036      	movs	r0, #54	@ 0x36
 800156c:	f7ff fe7c 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8001570:	2048      	movs	r0, #72	@ 0x48
 8001572:	f7ff fe9b 	bl	80012ac <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001576:	203a      	movs	r0, #58	@ 0x3a
 8001578:	f7ff fe76 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 800157c:	2055      	movs	r0, #85	@ 0x55
 800157e:	f7ff fe95 	bl	80012ac <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001582:	20b1      	movs	r0, #177	@ 0xb1
 8001584:	f7ff fe70 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff fe8f 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 800158e:	2018      	movs	r0, #24
 8001590:	f7ff fe8c 	bl	80012ac <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001594:	20b6      	movs	r0, #182	@ 0xb6
 8001596:	f7ff fe67 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 800159a:	2008      	movs	r0, #8
 800159c:	f7ff fe86 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 80015a0:	2082      	movs	r0, #130	@ 0x82
 80015a2:	f7ff fe83 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80015a6:	2027      	movs	r0, #39	@ 0x27
 80015a8:	f7ff fe80 	bl	80012ac <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80015ac:	20f2      	movs	r0, #242	@ 0xf2
 80015ae:	f7ff fe5b 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff fe7a 	bl	80012ac <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 80015b8:	2026      	movs	r0, #38	@ 0x26
 80015ba:	f7ff fe55 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 80015be:	2001      	movs	r0, #1
 80015c0:	f7ff fe74 	bl	80012ac <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 80015c4:	20e0      	movs	r0, #224	@ 0xe0
 80015c6:	f7ff fe4f 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 80015ca:	200f      	movs	r0, #15
 80015cc:	f7ff fe6e 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80015d0:	2031      	movs	r0, #49	@ 0x31
 80015d2:	f7ff fe6b 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 80015d6:	202b      	movs	r0, #43	@ 0x2b
 80015d8:	f7ff fe68 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80015dc:	200c      	movs	r0, #12
 80015de:	f7ff fe65 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80015e2:	200e      	movs	r0, #14
 80015e4:	f7ff fe62 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80015e8:	2008      	movs	r0, #8
 80015ea:	f7ff fe5f 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80015ee:	204e      	movs	r0, #78	@ 0x4e
 80015f0:	f7ff fe5c 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 80015f4:	20f1      	movs	r0, #241	@ 0xf1
 80015f6:	f7ff fe59 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 80015fa:	2037      	movs	r0, #55	@ 0x37
 80015fc:	f7ff fe56 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001600:	2007      	movs	r0, #7
 8001602:	f7ff fe53 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001606:	2010      	movs	r0, #16
 8001608:	f7ff fe50 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800160c:	2003      	movs	r0, #3
 800160e:	f7ff fe4d 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001612:	200e      	movs	r0, #14
 8001614:	f7ff fe4a 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001618:	2009      	movs	r0, #9
 800161a:	f7ff fe47 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800161e:	2000      	movs	r0, #0
 8001620:	f7ff fe44 	bl	80012ac <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001624:	20e1      	movs	r0, #225	@ 0xe1
 8001626:	f7ff fe1f 	bl	8001268 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fe3e 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001630:	200e      	movs	r0, #14
 8001632:	f7ff fe3b 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001636:	2014      	movs	r0, #20
 8001638:	f7ff fe38 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800163c:	2003      	movs	r0, #3
 800163e:	f7ff fe35 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001642:	2011      	movs	r0, #17
 8001644:	f7ff fe32 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001648:	2007      	movs	r0, #7
 800164a:	f7ff fe2f 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800164e:	2031      	movs	r0, #49	@ 0x31
 8001650:	f7ff fe2c 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001654:	20c1      	movs	r0, #193	@ 0xc1
 8001656:	f7ff fe29 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 800165a:	2048      	movs	r0, #72	@ 0x48
 800165c:	f7ff fe26 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001660:	2008      	movs	r0, #8
 8001662:	f7ff fe23 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001666:	200f      	movs	r0, #15
 8001668:	f7ff fe20 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800166c:	200c      	movs	r0, #12
 800166e:	f7ff fe1d 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001672:	2031      	movs	r0, #49	@ 0x31
 8001674:	f7ff fe1a 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001678:	2036      	movs	r0, #54	@ 0x36
 800167a:	f7ff fe17 	bl	80012ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 800167e:	200f      	movs	r0, #15
 8001680:	f7ff fe14 	bl	80012ac <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001684:	2011      	movs	r0, #17
 8001686:	f7ff fdef 	bl	8001268 <ILI9341_Write_Command>
HAL_Delay(120);
 800168a:	2078      	movs	r0, #120	@ 0x78
 800168c:	f001 f8b0 	bl	80027f0 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001690:	2029      	movs	r0, #41	@ 0x29
 8001692:	f7ff fde9 	bl	8001268 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001696:	2003      	movs	r0, #3
 8001698:	f7ff fe94 	bl	80013c4 <ILI9341_Set_Rotation>
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 80016a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016a8:	b08d      	sub	sp, #52	@ 0x34
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	4603      	mov	r3, r0
 80016ae:	6039      	str	r1, [r7, #0]
 80016b0:	80fb      	strh	r3, [r7, #6]
 80016b2:	466b      	mov	r3, sp
 80016b4:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016c2:	d202      	bcs.n	80016ca <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016c8:	e002      	b.n	80016d0 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 80016ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80016ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80016d0:	2201      	movs	r2, #1
 80016d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016d6:	4840      	ldr	r0, [pc, #256]	@ (80017d8 <ILI9341_Draw_Colour_Burst+0x134>)
 80016d8:	f001 fb6c 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	2110      	movs	r1, #16
 80016e0:	483e      	ldr	r0, [pc, #248]	@ (80017dc <ILI9341_Draw_Colour_Burst+0x138>)
 80016e2:	f001 fb67 	bl	8002db4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	0a1b      	lsrs	r3, r3, #8
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 80016f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80016f2:	460b      	mov	r3, r1
 80016f4:	3b01      	subs	r3, #1
 80016f6:	61fb      	str	r3, [r7, #28]
 80016f8:	2300      	movs	r3, #0
 80016fa:	4688      	mov	r8, r1
 80016fc:	4699      	mov	r9, r3
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800170a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800170e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001712:	2300      	movs	r3, #0
 8001714:	460c      	mov	r4, r1
 8001716:	461d      	mov	r5, r3
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	00eb      	lsls	r3, r5, #3
 8001722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001726:	00e2      	lsls	r2, r4, #3
 8001728:	1dcb      	adds	r3, r1, #7
 800172a:	08db      	lsrs	r3, r3, #3
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	ebad 0d03 	sub.w	sp, sp, r3
 8001732:	466b      	mov	r3, sp
 8001734:	3300      	adds	r3, #0
 8001736:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001738:	2300      	movs	r3, #0
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800173c:	e00e      	b.n	800175c <ILI9341_Draw_Colour_Burst+0xb8>
	{
		burst_buffer[j] = 	chifted;
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001742:	4413      	add	r3, r2
 8001744:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001748:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 800174a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174c:	3301      	adds	r3, #1
 800174e:	88fa      	ldrh	r2, [r7, #6]
 8001750:	b2d1      	uxtb	r1, r2
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001758:	3302      	adds	r3, #2
 800175a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800175c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001760:	429a      	cmp	r2, r3
 8001762:	d3ec      	bcc.n	800173e <ILI9341_Draw_Colour_Burst+0x9a>
	}

uint32_t Sending_Size = Size*2;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001778:	fbb3 f2f2 	udiv	r2, r3, r2
 800177c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800177e:	fb01 f202 	mul.w	r2, r1, r2
 8001782:	1a9b      	subs	r3, r3, r2
 8001784:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d011      	beq.n	80017b0 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800178c:	2300      	movs	r3, #0
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001790:	e00a      	b.n	80017a8 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(ili9341_spi, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8001792:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <ILI9341_Draw_Colour_Burst+0x13c>)
 8001794:	6818      	ldr	r0, [r3, #0]
 8001796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001798:	b29a      	uxth	r2, r3
 800179a:	230a      	movs	r3, #10
 800179c:	69b9      	ldr	r1, [r7, #24]
 800179e:	f002 f9c6 	bl	8003b2e <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80017a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a4:	3301      	adds	r3, #1
 80017a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d3f0      	bcc.n	8001792 <ILI9341_Draw_Colour_Burst+0xee>
		}
}

//REMAINDER!
HAL_SPI_Transmit(ili9341_spi, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 80017b0:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <ILI9341_Draw_Colour_Burst+0x13c>)
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	230a      	movs	r3, #10
 80017ba:	69b9      	ldr	r1, [r7, #24]
 80017bc:	f002 f9b7 	bl	8003b2e <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2110      	movs	r1, #16
 80017c4:	4805      	ldr	r0, [pc, #20]	@ (80017dc <ILI9341_Draw_Colour_Burst+0x138>)
 80017c6:	f001 faf5 	bl	8002db4 <HAL_GPIO_WritePin>
 80017ca:	46b5      	mov	sp, r6
}
 80017cc:	bf00      	nop
 80017ce:	3734      	adds	r7, #52	@ 0x34
 80017d0:	46bd      	mov	sp, r7
 80017d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017d6:	bf00      	nop
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40020000 	.word	0x40020000
 80017e0:	200000b0 	.word	0x200000b0

080017e4 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <ILI9341_Fill_Screen+0x44>)
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	4b0d      	ldr	r3, [pc, #52]	@ (800182c <ILI9341_Fill_Screen+0x48>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	2100      	movs	r1, #0
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff fd77 	bl	80012f0 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <ILI9341_Fill_Screen+0x44>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	b29b      	uxth	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <ILI9341_Fill_Screen+0x48>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	b29b      	uxth	r3, r3
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	461a      	mov	r2, r3
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	4611      	mov	r1, r2
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff ff42 	bl	80016a4 <ILI9341_Draw_Colour_Burst>
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000002 	.word	0x20000002
 800182c:	20000000 	.word	0x20000000

08001830 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
 800183a:	460b      	mov	r3, r1
 800183c:	80bb      	strh	r3, [r7, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001842:	4b60      	ldr	r3, [pc, #384]	@ (80019c4 <ILI9341_Draw_Pixel+0x194>)
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	b29b      	uxth	r3, r3
 8001848:	88fa      	ldrh	r2, [r7, #6]
 800184a:	429a      	cmp	r2, r3
 800184c:	f080 80b5 	bcs.w	80019ba <ILI9341_Draw_Pixel+0x18a>
 8001850:	4b5d      	ldr	r3, [pc, #372]	@ (80019c8 <ILI9341_Draw_Pixel+0x198>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	b29b      	uxth	r3, r3
 8001856:	88ba      	ldrh	r2, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	f080 80ae 	bcs.w	80019ba <ILI9341_Draw_Pixel+0x18a>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001864:	4859      	ldr	r0, [pc, #356]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 8001866:	f001 faa5 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2110      	movs	r1, #16
 800186e:	4858      	ldr	r0, [pc, #352]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001870:	f001 faa0 	bl	8002db4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8001874:	202a      	movs	r0, #42	@ 0x2a
 8001876:	f7ff fce5 	bl	8001244 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800187a:	2201      	movs	r2, #1
 800187c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001880:	4852      	ldr	r0, [pc, #328]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 8001882:	f001 fa97 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001886:	2201      	movs	r2, #1
 8001888:	2110      	movs	r1, #16
 800188a:	4851      	ldr	r0, [pc, #324]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 800188c:	f001 fa92 	bl	8002db4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001890:	2200      	movs	r2, #0
 8001892:	2110      	movs	r1, #16
 8001894:	484e      	ldr	r0, [pc, #312]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001896:	f001 fa8d 	bl	8002db4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	b29b      	uxth	r3, r3
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	753b      	strb	r3, [r7, #20]
 80018a4:	88fb      	ldrh	r3, [r7, #6]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	757b      	strb	r3, [r7, #21]
 80018aa:	88fb      	ldrh	r3, [r7, #6]
 80018ac:	3301      	adds	r3, #1
 80018ae:	121b      	asrs	r3, r3, #8
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	75bb      	strb	r3, [r7, #22]
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	3301      	adds	r3, #1
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(ili9341_spi, Temp_Buffer, 4, 1);
 80018be:	4b45      	ldr	r3, [pc, #276]	@ (80019d4 <ILI9341_Draw_Pixel+0x1a4>)
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	f107 0114 	add.w	r1, r7, #20
 80018c6:	2301      	movs	r3, #1
 80018c8:	2204      	movs	r2, #4
 80018ca:	f002 f930 	bl	8003b2e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018ce:	2201      	movs	r2, #1
 80018d0:	2110      	movs	r1, #16
 80018d2:	483f      	ldr	r0, [pc, #252]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 80018d4:	f001 fa6e 	bl	8002db4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018de:	483b      	ldr	r0, [pc, #236]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 80018e0:	f001 fa68 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80018e4:	2200      	movs	r2, #0
 80018e6:	2110      	movs	r1, #16
 80018e8:	4839      	ldr	r0, [pc, #228]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 80018ea:	f001 fa63 	bl	8002db4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 80018ee:	202b      	movs	r0, #43	@ 0x2b
 80018f0:	f7ff fca8 	bl	8001244 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80018f4:	2201      	movs	r2, #1
 80018f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018fa:	4834      	ldr	r0, [pc, #208]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 80018fc:	f001 fa5a 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001900:	2201      	movs	r2, #1
 8001902:	2110      	movs	r1, #16
 8001904:	4832      	ldr	r0, [pc, #200]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001906:	f001 fa55 	bl	8002db4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	2110      	movs	r1, #16
 800190e:	4830      	ldr	r0, [pc, #192]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001910:	f001 fa50 	bl	8002db4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8001914:	88bb      	ldrh	r3, [r7, #4]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	b29b      	uxth	r3, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	743b      	strb	r3, [r7, #16]
 800191e:	88bb      	ldrh	r3, [r7, #4]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	747b      	strb	r3, [r7, #17]
 8001924:	88bb      	ldrh	r3, [r7, #4]
 8001926:	3301      	adds	r3, #1
 8001928:	121b      	asrs	r3, r3, #8
 800192a:	b2db      	uxtb	r3, r3
 800192c:	74bb      	strb	r3, [r7, #18]
 800192e:	88bb      	ldrh	r3, [r7, #4]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	3301      	adds	r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(ili9341_spi, Temp_Buffer1, 4, 1);
 8001938:	4b26      	ldr	r3, [pc, #152]	@ (80019d4 <ILI9341_Draw_Pixel+0x1a4>)
 800193a:	6818      	ldr	r0, [r3, #0]
 800193c:	f107 0110 	add.w	r1, r7, #16
 8001940:	2301      	movs	r3, #1
 8001942:	2204      	movs	r2, #4
 8001944:	f002 f8f3 	bl	8003b2e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001948:	2201      	movs	r2, #1
 800194a:	2110      	movs	r1, #16
 800194c:	4820      	ldr	r0, [pc, #128]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 800194e:	f001 fa31 	bl	8002db4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001958:	481c      	ldr	r0, [pc, #112]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 800195a:	f001 fa2b 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800195e:	2200      	movs	r2, #0
 8001960:	2110      	movs	r1, #16
 8001962:	481b      	ldr	r0, [pc, #108]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001964:	f001 fa26 	bl	8002db4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8001968:	202c      	movs	r0, #44	@ 0x2c
 800196a:	f7ff fc6b 	bl	8001244 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800196e:	2201      	movs	r2, #1
 8001970:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001974:	4815      	ldr	r0, [pc, #84]	@ (80019cc <ILI9341_Draw_Pixel+0x19c>)
 8001976:	f001 fa1d 	bl	8002db4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800197a:	2201      	movs	r2, #1
 800197c:	2110      	movs	r1, #16
 800197e:	4814      	ldr	r0, [pc, #80]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 8001980:	f001 fa18 	bl	8002db4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	2110      	movs	r1, #16
 8001988:	4811      	ldr	r0, [pc, #68]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 800198a:	f001 fa13 	bl	8002db4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 800198e:	887b      	ldrh	r3, [r7, #2]
 8001990:	0a1b      	lsrs	r3, r3, #8
 8001992:	b29b      	uxth	r3, r3
 8001994:	b2db      	uxtb	r3, r3
 8001996:	733b      	strb	r3, [r7, #12]
 8001998:	887b      	ldrh	r3, [r7, #2]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(ili9341_spi, Temp_Buffer2, 2, 1);
 800199e:	4b0d      	ldr	r3, [pc, #52]	@ (80019d4 <ILI9341_Draw_Pixel+0x1a4>)
 80019a0:	6818      	ldr	r0, [r3, #0]
 80019a2:	f107 010c 	add.w	r1, r7, #12
 80019a6:	2301      	movs	r3, #1
 80019a8:	2202      	movs	r2, #2
 80019aa:	f002 f8c0 	bl	8003b2e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	2110      	movs	r1, #16
 80019b2:	4807      	ldr	r0, [pc, #28]	@ (80019d0 <ILI9341_Draw_Pixel+0x1a0>)
 80019b4:	f001 f9fe 	bl	8002db4 <HAL_GPIO_WritePin>
 80019b8:	e000      	b.n	80019bc <ILI9341_Draw_Pixel+0x18c>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80019ba:	bf00      	nop
	
}
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000002 	.word	0x20000002
 80019c8:	20000000 	.word	0x20000000
 80019cc:	40020800 	.word	0x40020800
 80019d0:	40020000 	.word	0x40020000
 80019d4:	200000b0 	.word	0x200000b0

080019d8 <draw_line_to_object>:
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
ILI9341_Draw_Colour_Burst(Colour, Height);
}

void draw_line_to_object(uint16_t angle_deg, uint16_t distance_cm) {
 80019d8:	b5b0      	push	{r4, r5, r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af02      	add	r7, sp, #8
 80019de:	4603      	mov	r3, r0
 80019e0:	460a      	mov	r2, r1
 80019e2:	80fb      	strh	r3, [r7, #6]
 80019e4:	4613      	mov	r3, r2
 80019e6:	80bb      	strh	r3, [r7, #4]
	if(distance_cm > MAX_DIST_CM) {
 80019e8:	88bb      	ldrh	r3, [r7, #4]
 80019ea:	2b96      	cmp	r3, #150	@ 0x96
 80019ec:	d901      	bls.n	80019f2 <draw_line_to_object+0x1a>
		distance_cm = MAX_DIST_CM;
 80019ee:	2396      	movs	r3, #150	@ 0x96
 80019f0:	80bb      	strh	r3, [r7, #4]
	}

	//convert polar to cartesian
	float angle_rad = angle_deg * (M_PI / 180.0);
 80019f2:	88fb      	ldrh	r3, [r7, #6]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdb5 	bl	8000564 <__aeabi_i2d>
 80019fa:	a33b      	add	r3, pc, #236	@ (adr r3, 8001ae8 <draw_line_to_object+0x110>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe fe1a 	bl	8000638 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7ff f8d6 	bl	8000bbc <__aeabi_d2f>
 8001a10:	4603      	mov	r3, r0
 8001a12:	617b      	str	r3, [r7, #20]
	float scaled_dist = (distance_cm / MAX_DIST_CM) * MAX_RADIUS_PX;
 8001a14:	88bb      	ldrh	r3, [r7, #4]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fda4 	bl	8000564 <__aeabi_i2d>
 8001a1c:	a334      	add	r3, pc, #208	@ (adr r3, 8001af0 <draw_line_to_object+0x118>)
 8001a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a22:	f7fe ff33 	bl	800088c <__aeabi_ddiv>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4610      	mov	r0, r2
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	a330      	add	r3, pc, #192	@ (adr r3, 8001af0 <draw_line_to_object+0x118>)
 8001a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a34:	f7fe fe00 	bl	8000638 <__aeabi_dmul>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f7ff f8bc 	bl	8000bbc <__aeabi_d2f>
 8001a44:	4603      	mov	r3, r0
 8001a46:	613b      	str	r3, [r7, #16]

	//calculate the endpoint

	int16_t x = CENTER_X + (int16_t)(scaled_dist * cos(angle_rad));
 8001a48:	6938      	ldr	r0, [r7, #16]
 8001a4a:	f7fe fd9d 	bl	8000588 <__aeabi_f2d>
 8001a4e:	4604      	mov	r4, r0
 8001a50:	460d      	mov	r5, r1
 8001a52:	6978      	ldr	r0, [r7, #20]
 8001a54:	f7fe fd98 	bl	8000588 <__aeabi_f2d>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	ec43 2b10 	vmov	d0, r2, r3
 8001a60:	f004 fd7e 	bl	8006560 <cos>
 8001a64:	ec53 2b10 	vmov	r2, r3, d0
 8001a68:	4620      	mov	r0, r4
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	f7fe fde4 	bl	8000638 <__aeabi_dmul>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4610      	mov	r0, r2
 8001a76:	4619      	mov	r1, r3
 8001a78:	f7ff f878 	bl	8000b6c <__aeabi_d2iz>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	b21b      	sxth	r3, r3
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	33a0      	adds	r3, #160	@ 0xa0
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	81fb      	strh	r3, [r7, #14]
	int16_t y = CENTER_Y - (int16_t)(scaled_dist * sin(angle_rad));
 8001a88:	6938      	ldr	r0, [r7, #16]
 8001a8a:	f7fe fd7d 	bl	8000588 <__aeabi_f2d>
 8001a8e:	4604      	mov	r4, r0
 8001a90:	460d      	mov	r5, r1
 8001a92:	6978      	ldr	r0, [r7, #20]
 8001a94:	f7fe fd78 	bl	8000588 <__aeabi_f2d>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	ec43 2b10 	vmov	d0, r2, r3
 8001aa0:	f004 fdb2 	bl	8006608 <sin>
 8001aa4:	ec53 2b10 	vmov	r2, r3, d0
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	4629      	mov	r1, r5
 8001aac:	f7fe fdc4 	bl	8000638 <__aeabi_dmul>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4610      	mov	r0, r2
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	f7ff f858 	bl	8000b6c <__aeabi_d2iz>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b21b      	sxth	r3, r3
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	81bb      	strh	r3, [r7, #12]

	ILI9341_DrawLine(CENTER_X, CENTER_Y, x, y, GREEN);
 8001aca:	89fa      	ldrh	r2, [r7, #14]
 8001acc:	89bb      	ldrh	r3, [r7, #12]
 8001ace:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001ad2:	9100      	str	r1, [sp, #0]
 8001ad4:	21ef      	movs	r1, #239	@ 0xef
 8001ad6:	20a0      	movs	r0, #160	@ 0xa0
 8001ad8:	f000 f80e 	bl	8001af8 <ILI9341_DrawLine>

}
 8001adc:	bf00      	nop
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae4:	f3af 8000 	nop.w
 8001ae8:	a2529d39 	.word	0xa2529d39
 8001aec:	3f91df46 	.word	0x3f91df46
 8001af0:	00000000 	.word	0x00000000
 8001af4:	4062c000 	.word	0x4062c000

08001af8 <ILI9341_DrawLine>:


void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b087      	sub	sp, #28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4604      	mov	r4, r0
 8001b00:	4608      	mov	r0, r1
 8001b02:	4611      	mov	r1, r2
 8001b04:	461a      	mov	r2, r3
 8001b06:	4623      	mov	r3, r4
 8001b08:	80fb      	strh	r3, [r7, #6]
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80bb      	strh	r3, [r7, #4]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	807b      	strh	r3, [r7, #2]
 8001b12:	4613      	mov	r3, r2
 8001b14:	803b      	strh	r3, [r7, #0]
    int16_t dx = abs(x1 - x0), sx = x0 < x1 ? 1 : -1;
 8001b16:	887a      	ldrh	r2, [r7, #2]
 8001b18:	88fb      	ldrh	r3, [r7, #6]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	bfb8      	it	lt
 8001b20:	425b      	neglt	r3, r3
 8001b22:	82bb      	strh	r3, [r7, #20]
 8001b24:	88fa      	ldrh	r2, [r7, #6]
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d201      	bcs.n	8001b30 <ILI9341_DrawLine+0x38>
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e001      	b.n	8001b34 <ILI9341_DrawLine+0x3c>
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
 8001b34:	827b      	strh	r3, [r7, #18]
    int16_t dy = -abs(y1 - y0), sy = y0 < y1 ? 1 : -1;
 8001b36:	883a      	ldrh	r2, [r7, #0]
 8001b38:	88bb      	ldrh	r3, [r7, #4]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	bfb8      	it	lt
 8001b40:	425b      	neglt	r3, r3
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	425b      	negs	r3, r3
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	823b      	strh	r3, [r7, #16]
 8001b4a:	88ba      	ldrh	r2, [r7, #4]
 8001b4c:	883b      	ldrh	r3, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d201      	bcs.n	8001b56 <ILI9341_DrawLine+0x5e>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e001      	b.n	8001b5a <ILI9341_DrawLine+0x62>
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	81fb      	strh	r3, [r7, #14]
    int16_t err = dx + dy, e2;
 8001b5c:	8aba      	ldrh	r2, [r7, #20]
 8001b5e:	8a3b      	ldrh	r3, [r7, #16]
 8001b60:	4413      	add	r3, r2
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	82fb      	strh	r3, [r7, #22]

    while (1)
    {
        ILI9341_Draw_Pixel(x0, y0, color); // plot the pixel
 8001b66:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001b68:	88b9      	ldrh	r1, [r7, #4]
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fe5f 	bl	8001830 <ILI9341_Draw_Pixel>
        if (x0 == x1 && y0 == y1) break;
 8001b72:	88fa      	ldrh	r2, [r7, #6]
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d103      	bne.n	8001b82 <ILI9341_DrawLine+0x8a>
 8001b7a:	88ba      	ldrh	r2, [r7, #4]
 8001b7c:	883b      	ldrh	r3, [r7, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d022      	beq.n	8001bc8 <ILI9341_DrawLine+0xd0>
        e2 = 2 * err;
 8001b82:	8afb      	ldrh	r3, [r7, #22]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	81bb      	strh	r3, [r7, #12]
        if (e2 >= dy) { err += dy; x0 += sx; }
 8001b8a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b8e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	db08      	blt.n	8001ba8 <ILI9341_DrawLine+0xb0>
 8001b96:	8afa      	ldrh	r2, [r7, #22]
 8001b98:	8a3b      	ldrh	r3, [r7, #16]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	82fb      	strh	r3, [r7, #22]
 8001ba0:	8a7a      	ldrh	r2, [r7, #18]
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	80fb      	strh	r3, [r7, #6]
        if (e2 <= dx) { err += dx; y0 += sy; }
 8001ba8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001bac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	dcd8      	bgt.n	8001b66 <ILI9341_DrawLine+0x6e>
 8001bb4:	8afa      	ldrh	r2, [r7, #22]
 8001bb6:	8abb      	ldrh	r3, [r7, #20]
 8001bb8:	4413      	add	r3, r2
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	82fb      	strh	r3, [r7, #22]
 8001bbe:	89fa      	ldrh	r2, [r7, #14]
 8001bc0:	88bb      	ldrh	r3, [r7, #4]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	80bb      	strh	r3, [r7, #4]
        ILI9341_Draw_Pixel(x0, y0, color); // plot the pixel
 8001bc6:	e7ce      	b.n	8001b66 <ILI9341_DrawLine+0x6e>
        if (x0 == x1 && y0 == y1) break;
 8001bc8:	bf00      	nop
    }
}
 8001bca:	bf00      	nop
 8001bcc:	371c      	adds	r7, #28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd90      	pop	{r4, r7, pc}
	...

08001bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd4:	b5b0      	push	{r4, r5, r7, lr}
 8001bd6:	b08e      	sub	sp, #56	@ 0x38
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	const char connection_msg[] = "UART to PC success \n";
 8001bda:	4b50      	ldr	r3, [pc, #320]	@ (8001d1c <main+0x148>)
 8001bdc:	f107 0418 	add.w	r4, r7, #24
 8001be0:	461d      	mov	r5, r3
 8001be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001be6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001bea:	6020      	str	r0, [r4, #0]
 8001bec:	3404      	adds	r4, #4
 8001bee:	7021      	strb	r1, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bf0:	f000 fd8c 	bl	800270c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bf4:	f000 f8a4 	bl	8001d40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bf8:	f000 fa58 	bl	80020ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001bfc:	f000 fa2c 	bl	8002058 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001c00:	f000 f9b4 	bl	8001f6c <MX_TIM2_Init>
  MX_TIM1_Init();
 8001c04:	f000 f93e 	bl	8001e84 <MX_TIM1_Init>
  MX_SPI1_Init();
 8001c08:	f000 f906 	bl	8001e18 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2,(const uint8_t*) connection_msg , strlen(connection_msg), TIMEOUT);
 8001c0c:	f107 0118 	add.w	r1, r7, #24
 8001c10:	230f      	movs	r3, #15
 8001c12:	2214      	movs	r2, #20
 8001c14:	4842      	ldr	r0, [pc, #264]	@ (8001d20 <main+0x14c>)
 8001c16:	f003 fc47 	bl	80054a8 <HAL_UART_Transmit>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4841      	ldr	r0, [pc, #260]	@ (8001d24 <main+0x150>)
 8001c1e:	f002 fab9 	bl	8004194 <HAL_TIM_PWM_Start>
  HCR04_init(&htim1);
 8001c22:	4841      	ldr	r0, [pc, #260]	@ (8001d28 <main+0x154>)
 8001c24:	f7ff fa70 	bl	8001108 <HCR04_init>
  ILI9341_Init(&hspi1);
 8001c28:	4840      	ldr	r0, [pc, #256]	@ (8001d2c <main+0x158>)
 8001c2a:	f7ff fc29 	bl	8001480 <ILI9341_Init>

  ILI9341_Fill_Screen(RED);
 8001c2e:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001c32:	f7ff fdd7 	bl	80017e4 <ILI9341_Fill_Screen>
  HAL_Delay(1000);
 8001c36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c3a:	f000 fdd9 	bl	80027f0 <HAL_Delay>

  ILI9341_Fill_Screen(GREEN);
 8001c3e:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 8001c42:	f7ff fdcf 	bl	80017e4 <ILI9341_Fill_Screen>
  HAL_Delay(1000);
 8001c46:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c4a:	f000 fdd1 	bl	80027f0 <HAL_Delay>

  ILI9341_Fill_Screen(BLUE);
 8001c4e:	201f      	movs	r0, #31
 8001c50:	f7ff fdc8 	bl	80017e4 <ILI9341_Fill_Screen>
  HAL_Delay(1000);
 8001c54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c58:	f000 fdca 	bl	80027f0 <HAL_Delay>

  ILI9341_Fill_Screen(BLACK);
 8001c5c:	2000      	movs	r0, #0
 8001c5e:	f7ff fdc1 	bl	80017e4 <ILI9341_Fill_Screen>
  HAL_Delay(1000);
 8001c62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c66:	f000 fdc3 	bl	80027f0 <HAL_Delay>

  // Draw a single WHITE pixel at (10, 10)
  ILI9341_Draw_Pixel(10, 10, 0xFFFF);
 8001c6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6e:	210a      	movs	r1, #10
 8001c70:	200a      	movs	r0, #10
 8001c72:	f7ff fddd 	bl	8001830 <ILI9341_Draw_Pixel>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(button_state == 0) {
 8001c76:	4b2e      	ldr	r3, [pc, #184]	@ (8001d30 <main+0x15c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1fb      	bne.n	8001c76 <main+0xa2>
		  set_servo_angle(&htim2, TIM_CHANNEL_1, current_angle);
 8001c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <main+0x160>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	2100      	movs	r1, #0
 8001c88:	4826      	ldr	r0, [pc, #152]	@ (8001d24 <main+0x150>)
 8001c8a:	f000 fafd 	bl	8002288 <set_servo_angle>

		  uint16_t distance = HCSR04_read(&htim1);
 8001c8e:	4826      	ldr	r0, [pc, #152]	@ (8001d28 <main+0x154>)
 8001c90:	f7ff fa4e 	bl	8001130 <HCSR04_read>
 8001c94:	4603      	mov	r3, r0
 8001c96:	86fb      	strh	r3, [r7, #54]	@ 0x36
		  uint32_t filtered = median_filter(distance);
 8001c98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff f9ee 	bl	800107c <median_filter>
 8001ca0:	6338      	str	r0, [r7, #48]	@ 0x30
		  sprintf(transmit_distance_msg, "Dist: %lu cm \r\n", filtered);
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ca6:	4924      	ldr	r1, [pc, #144]	@ (8001d38 <main+0x164>)
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f003 ffb9 	bl	8005c20 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)transmit_distance_msg, strlen(transmit_distance_msg), TIMEOUT);
 8001cae:	463b      	mov	r3, r7
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe faad 	bl	8000210 <strlen>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	4639      	mov	r1, r7
 8001cbc:	230f      	movs	r3, #15
 8001cbe:	4818      	ldr	r0, [pc, #96]	@ (8001d20 <main+0x14c>)
 8001cc0:	f003 fbf2 	bl	80054a8 <HAL_UART_Transmit>
		  HAL_Delay(10);
 8001cc4:	200a      	movs	r0, #10
 8001cc6:	f000 fd93 	bl	80027f0 <HAL_Delay>
		  draw_line_to_object(current_angle, filtered);
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <main+0x160>)
 8001ccc:	881b      	ldrh	r3, [r3, #0]
 8001cce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fe7f 	bl	80019d8 <draw_line_to_object>

		  current_angle += direction;
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <main+0x168>)
 8001cdc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <main+0x160>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <main+0x160>)
 8001cec:	801a      	strh	r2, [r3, #0]

		  //change direction at boundaries
		  if(current_angle >= 180) {
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <main+0x160>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	2bb3      	cmp	r3, #179	@ 0xb3
 8001cf4:	d906      	bls.n	8001d04 <main+0x130>
			  direction = -1; //start going backward
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <main+0x168>)
 8001cf8:	22ff      	movs	r2, #255	@ 0xff
 8001cfa:	701a      	strb	r2, [r3, #0]
			  ILI9341_Fill_Screen(BLACK);
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff fd71 	bl	80017e4 <ILI9341_Fill_Screen>
 8001d02:	e7b8      	b.n	8001c76 <main+0xa2>
		  } else if(current_angle <= 0) {
 8001d04:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <main+0x160>)
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1b4      	bne.n	8001c76 <main+0xa2>
			  direction = 1; //start going forward
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <main+0x168>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
			  ILI9341_Fill_Screen(BLACK);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff fd66 	bl	80017e4 <ILI9341_Fill_Screen>
	  if(button_state == 0) {
 8001d18:	e7ad      	b.n	8001c76 <main+0xa2>
 8001d1a:	bf00      	nop
 8001d1c:	08007678 	.word	0x08007678
 8001d20:	2000019c 	.word	0x2000019c
 8001d24:	20000154 	.word	0x20000154
 8001d28:	2000010c 	.word	0x2000010c
 8001d2c:	200000b4 	.word	0x200000b4
 8001d30:	200001e4 	.word	0x200001e4
 8001d34:	200001e8 	.word	0x200001e8
 8001d38:	08007668 	.word	0x08007668
 8001d3c:	20000004 	.word	0x20000004

08001d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b094      	sub	sp, #80	@ 0x50
 8001d44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	2234      	movs	r2, #52	@ 0x34
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f003 ff88 	bl	8005c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d54:	f107 0308 	add.w	r3, r7, #8
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <SystemClock_Config+0xd0>)
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	4a28      	ldr	r2, [pc, #160]	@ (8001e10 <SystemClock_Config+0xd0>)
 8001d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d72:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d74:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <SystemClock_Config+0xd0>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	607b      	str	r3, [r7, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d80:	2300      	movs	r3, #0
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	4b23      	ldr	r3, [pc, #140]	@ (8001e14 <SystemClock_Config+0xd4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d8c:	4a21      	ldr	r2, [pc, #132]	@ (8001e14 <SystemClock_Config+0xd4>)
 8001d8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <SystemClock_Config+0xd4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d9c:	603b      	str	r3, [r7, #0]
 8001d9e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001da0:	2302      	movs	r3, #2
 8001da2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001da4:	2301      	movs	r3, #1
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001da8:	2310      	movs	r3, #16
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dac:	2302      	movs	r3, #2
 8001dae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001db0:	2300      	movs	r3, #0
 8001db2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001db4:	2308      	movs	r3, #8
 8001db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001db8:	2354      	movs	r3, #84	@ 0x54
 8001dba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f001 fb87 	bl	80034e0 <HAL_RCC_OscConfig>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001dd8:	f000 fa50 	bl	800227c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ddc:	230f      	movs	r3, #15
 8001dde:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001de0:	2302      	movs	r3, #2
 8001de2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001de4:	2300      	movs	r3, #0
 8001de6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001de8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001df2:	f107 0308 	add.w	r3, r7, #8
 8001df6:	2102      	movs	r1, #2
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f001 f827 	bl	8002e4c <HAL_RCC_ClockConfig>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001e04:	f000 fa3a 	bl	800227c <Error_Handler>
  }
}
 8001e08:	bf00      	nop
 8001e0a:	3750      	adds	r7, #80	@ 0x50
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40007000 	.word	0x40007000

08001e18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e1e:	4a18      	ldr	r2, [pc, #96]	@ (8001e80 <MX_SPI1_Init+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e22:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e2a:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e36:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e48:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e64:	220a      	movs	r2, #10
 8001e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e68:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <MX_SPI1_Init+0x64>)
 8001e6a:	f001 fdd7 	bl	8003a1c <HAL_SPI_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e74:	f000 fa02 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200000b4 	.word	0x200000b4
 8001e80:	40013000 	.word	0x40013000

08001e84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	@ 0x28
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8a:	f107 0318 	add.w	r3, r7, #24
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	609a      	str	r2, [r3, #8]
 8001e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001eae:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f68 <MX_TIM1_Init+0xe4>)
 8001eb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001eb6:	2253      	movs	r2, #83	@ 0x53
 8001eb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001ec2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001ec6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec8:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ece:	4b25      	ldr	r3, [pc, #148]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed4:	4b23      	ldr	r3, [pc, #140]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eda:	4822      	ldr	r0, [pc, #136]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001edc:	f002 f848 	bl	8003f70 <HAL_TIM_Base_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001ee6:	f000 f9c9 	bl	800227c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eee:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	481b      	ldr	r0, [pc, #108]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001ef8:	f002 fcbc 	bl	8004874 <HAL_TIM_ConfigClockSource>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001f02:	f000 f9bb 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001f06:	4817      	ldr	r0, [pc, #92]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001f08:	f002 fa0c 	bl	8004324 <HAL_TIM_IC_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001f12:	f000 f9b3 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f1e:	f107 0310 	add.w	r3, r7, #16
 8001f22:	4619      	mov	r1, r3
 8001f24:	480f      	ldr	r0, [pc, #60]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001f26:	f003 f9df 	bl	80052e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001f30:	f000 f9a4 	bl	800227c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f34:	2300      	movs	r3, #0
 8001f36:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f44:	463b      	mov	r3, r7
 8001f46:	2200      	movs	r2, #0
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4806      	ldr	r0, [pc, #24]	@ (8001f64 <MX_TIM1_Init+0xe0>)
 8001f4c:	f002 fb33 	bl	80045b6 <HAL_TIM_IC_ConfigChannel>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001f56:	f000 f991 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	3728      	adds	r7, #40	@ 0x28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000010c 	.word	0x2000010c
 8001f68:	40010000 	.word	0x40010000

08001f6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08e      	sub	sp, #56	@ 0x38
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f80:	f107 0320 	add.w	r3, r7, #32
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f8a:	1d3b      	adds	r3, r7, #4
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
 8001f98:	615a      	str	r2, [r3, #20]
 8001f9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001f9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fa2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8001fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fa6:	22c7      	movs	r2, #199	@ 0xc7
 8001fa8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001faa:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8001fb0:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fb2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001fb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb8:	4b26      	ldr	r3, [pc, #152]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fbe:	4b25      	ldr	r3, [pc, #148]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fc4:	4823      	ldr	r0, [pc, #140]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fc6:	f001 ffd3 	bl	8003f70 <HAL_TIM_Base_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001fd0:	f000 f954 	bl	800227c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fde:	4619      	mov	r1, r3
 8001fe0:	481c      	ldr	r0, [pc, #112]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001fe2:	f002 fc47 	bl	8004874 <HAL_TIM_ConfigClockSource>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001fec:	f000 f946 	bl	800227c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ff0:	4818      	ldr	r0, [pc, #96]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8001ff2:	f002 f875 	bl	80040e0 <HAL_TIM_PWM_Init>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001ffc:	f000 f93e 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002000:	2300      	movs	r3, #0
 8002002:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002008:	f107 0320 	add.w	r3, r7, #32
 800200c:	4619      	mov	r1, r3
 800200e:	4811      	ldr	r0, [pc, #68]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8002010:	f003 f96a 	bl	80052e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800201a:	f000 f92f 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800201e:	2360      	movs	r3, #96	@ 0x60
 8002020:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800202e:	1d3b      	adds	r3, r7, #4
 8002030:	2200      	movs	r2, #0
 8002032:	4619      	mov	r1, r3
 8002034:	4807      	ldr	r0, [pc, #28]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8002036:	f002 fb5b 	bl	80046f0 <HAL_TIM_PWM_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002040:	f000 f91c 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002044:	4803      	ldr	r0, [pc, #12]	@ (8002054 <MX_TIM2_Init+0xe8>)
 8002046:	f000 fa2d 	bl	80024a4 <HAL_TIM_MspPostInit>

}
 800204a:	bf00      	nop
 800204c:	3738      	adds	r7, #56	@ 0x38
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000154 	.word	0x20000154

08002058 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800205c:	4b11      	ldr	r3, [pc, #68]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 800205e:	4a12      	ldr	r2, [pc, #72]	@ (80020a8 <MX_USART2_UART_Init+0x50>)
 8002060:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 8002064:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002068:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800206a:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 8002072:	2200      	movs	r2, #0
 8002074:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002076:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800207c:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 800207e:	220c      	movs	r2, #12
 8002080:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002082:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002088:	4b06      	ldr	r3, [pc, #24]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 800208a:	2200      	movs	r2, #0
 800208c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800208e:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <MX_USART2_UART_Init+0x4c>)
 8002090:	f003 f9ba 	bl	8005408 <HAL_UART_Init>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800209a:	f000 f8ef 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	2000019c 	.word	0x2000019c
 80020a8:	40004400 	.word	0x40004400

080020ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08a      	sub	sp, #40	@ 0x28
 80020b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
 80020bc:	609a      	str	r2, [r3, #8]
 80020be:	60da      	str	r2, [r3, #12]
 80020c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	4b4f      	ldr	r3, [pc, #316]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	4a4e      	ldr	r2, [pc, #312]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	613b      	str	r3, [r7, #16]
 80020dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	4b48      	ldr	r3, [pc, #288]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	4a47      	ldr	r2, [pc, #284]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ee:	4b45      	ldr	r3, [pc, #276]	@ (8002204 <MX_GPIO_Init+0x158>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	4b41      	ldr	r3, [pc, #260]	@ (8002204 <MX_GPIO_Init+0x158>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	4a40      	ldr	r2, [pc, #256]	@ (8002204 <MX_GPIO_Init+0x158>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	@ 0x30
 800210a:	4b3e      	ldr	r3, [pc, #248]	@ (8002204 <MX_GPIO_Init+0x158>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	4b3a      	ldr	r3, [pc, #232]	@ (8002204 <MX_GPIO_Init+0x158>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	4a39      	ldr	r2, [pc, #228]	@ (8002204 <MX_GPIO_Init+0x158>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	6313      	str	r3, [r2, #48]	@ 0x30
 8002126:	4b37      	ldr	r3, [pc, #220]	@ (8002204 <MX_GPIO_Init+0x158>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002132:	2201      	movs	r2, #1
 8002134:	2110      	movs	r1, #16
 8002136:	4834      	ldr	r0, [pc, #208]	@ (8002208 <MX_GPIO_Init+0x15c>)
 8002138:	f000 fe3c 	bl	8002db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_RESET_Pin|SPI1_DC_Pin, GPIO_PIN_RESET);
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002142:	4832      	ldr	r0, [pc, #200]	@ (800220c <MX_GPIO_Init+0x160>)
 8002144:	f000 fe36 	bl	8002db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002148:	2200      	movs	r2, #0
 800214a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800214e:	482e      	ldr	r0, [pc, #184]	@ (8002208 <MX_GPIO_Init+0x15c>)
 8002150:	f000 fe30 	bl	8002db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002154:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800215a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800215e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	4619      	mov	r1, r3
 800216a:	4828      	ldr	r0, [pc, #160]	@ (800220c <MX_GPIO_Init+0x160>)
 800216c:	f000 fc76 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8002170:	2310      	movs	r3, #16
 8002172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002174:	2301      	movs	r3, #1
 8002176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217c:	2303      	movs	r3, #3
 800217e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	4619      	mov	r1, r3
 8002186:	4820      	ldr	r0, [pc, #128]	@ (8002208 <MX_GPIO_Init+0x15c>)
 8002188:	f000 fc68 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_RESET_Pin SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_RESET_Pin|SPI1_DC_Pin;
 800218c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219a:	2303      	movs	r3, #3
 800219c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4819      	ldr	r0, [pc, #100]	@ (800220c <MX_GPIO_Init+0x160>)
 80021a6:	f000 fc59 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80021aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	4812      	ldr	r0, [pc, #72]	@ (8002208 <MX_GPIO_Init+0x15c>)
 80021c0:	f000 fc4c 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	480a      	ldr	r0, [pc, #40]	@ (8002208 <MX_GPIO_Init+0x15c>)
 80021de:	f000 fc3d 	bl	8002a5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021e2:	2200      	movs	r2, #0
 80021e4:	2100      	movs	r1, #0
 80021e6:	2028      	movs	r0, #40	@ 0x28
 80021e8:	f000 fc01 	bl	80029ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021ec:	2028      	movs	r0, #40	@ 0x28
 80021ee:	f000 fc1a 	bl	8002a26 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //start with LED on
 80021f2:	2201      	movs	r2, #1
 80021f4:	2120      	movs	r1, #32
 80021f6:	4804      	ldr	r0, [pc, #16]	@ (8002208 <MX_GPIO_Init+0x15c>)
 80021f8:	f000 fddc 	bl	8002db4 <HAL_GPIO_WritePin>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80021fc:	bf00      	nop
 80021fe:	3728      	adds	r7, #40	@ 0x28
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000
 800220c:	40020800 	.word	0x40020800

08002210 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13) //blue pushbutton pin
 800221a:	88fb      	ldrh	r3, [r7, #6]
 800221c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002220:	d122      	bne.n	8002268 <HAL_GPIO_EXTI_Callback+0x58>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002222:	2120      	movs	r1, #32
 8002224:	4812      	ldr	r0, [pc, #72]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x60>)
 8002226:	f000 fdde 	bl	8002de6 <HAL_GPIO_TogglePin>

		if(button_state == 0) {
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x64>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d109      	bne.n	8002246 <HAL_GPIO_EXTI_Callback+0x36>
			__HAL_RCC_TIM2_CLK_DISABLE(); // pause
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x68>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x68>)
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	6413      	str	r3, [r2, #64]	@ 0x40
			button_state = 1;
 800223e:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x64>)
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
		} else {
			__HAL_RCC_TIM2_CLK_ENABLE();
			button_state = 0;
		}
	}
}
 8002244:	e010      	b.n	8002268 <HAL_GPIO_EXTI_Callback+0x58>
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x68>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	4a0a      	ldr	r2, [pc, #40]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x68>)
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	6413      	str	r3, [r2, #64]	@ 0x40
 8002256:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x68>)
 8002258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
			button_state = 0;
 8002262:	4b04      	ldr	r3, [pc, #16]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x64>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40020000 	.word	0x40020000
 8002274:	200001e4 	.word	0x200001e4
 8002278:	40023800 	.word	0x40023800

0800227c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002280:	b672      	cpsid	i
}
 8002282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <Error_Handler+0x8>

08002288 <set_servo_angle>:
 */
#include "stm32f4xx_hal.h"
#include "servo.h"

void set_servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle)
{
 8002288:	b480      	push	{r7}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	4613      	mov	r3, r2
 8002294:	71fb      	strb	r3, [r7, #7]
	//map angle (0-180) to pulse width (210-1050 counts)
	uint32_t pulse_length = 250 + (angle * (1100 - 250) / 180);
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	f240 3252 	movw	r2, #850	@ 0x352
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <set_servo_angle+0x70>)
 80022a2:	fb82 1203 	smull	r1, r2, r2, r3
 80022a6:	441a      	add	r2, r3
 80022a8:	11d2      	asrs	r2, r2, #7
 80022aa:	17db      	asrs	r3, r3, #31
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	33fa      	adds	r3, #250	@ 0xfa
 80022b0:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d104      	bne.n	80022c2 <set_servo_angle+0x3a>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80022c0:	e013      	b.n	80022ea <set_servo_angle+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d104      	bne.n	80022d2 <set_servo_angle+0x4a>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80022d0:	e00b      	b.n	80022ea <set_servo_angle+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b08      	cmp	r3, #8
 80022d6:	d104      	bne.n	80022e2 <set_servo_angle+0x5a>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80022e0:	e003      	b.n	80022ea <set_servo_angle+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80022ea:	bf00      	nop
 80022ec:	371c      	adds	r7, #28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	b60b60b7 	.word	0xb60b60b7

080022fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <HAL_MspInit+0x4c>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	4a0f      	ldr	r2, [pc, #60]	@ (8002348 <HAL_MspInit+0x4c>)
 800230c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002310:	6453      	str	r3, [r2, #68]	@ 0x44
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <HAL_MspInit+0x4c>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800231a:	607b      	str	r3, [r7, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	603b      	str	r3, [r7, #0]
 8002322:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <HAL_MspInit+0x4c>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a08      	ldr	r2, [pc, #32]	@ (8002348 <HAL_MspInit+0x4c>)
 8002328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_MspInit+0x4c>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002336:	603b      	str	r3, [r7, #0]
 8002338:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800233a:	2007      	movs	r0, #7
 800233c:	f000 fb4c 	bl	80029d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40023800 	.word	0x40023800

0800234c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	@ 0x28
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002354:	f107 0314 	add.w	r3, r7, #20
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a19      	ldr	r2, [pc, #100]	@ (80023d0 <HAL_SPI_MspInit+0x84>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d12b      	bne.n	80023c6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	4a17      	ldr	r2, [pc, #92]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 8002378:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800237c:	6453      	str	r3, [r2, #68]	@ 0x44
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	4a10      	ldr	r2, [pc, #64]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	6313      	str	r3, [r2, #48]	@ 0x30
 800239a:	4b0e      	ldr	r3, [pc, #56]	@ (80023d4 <HAL_SPI_MspInit+0x88>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023a6:	23e0      	movs	r3, #224	@ 0xe0
 80023a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b2:	2303      	movs	r3, #3
 80023b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023b6:	2305      	movs	r3, #5
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ba:	f107 0314 	add.w	r3, r7, #20
 80023be:	4619      	mov	r1, r3
 80023c0:	4805      	ldr	r0, [pc, #20]	@ (80023d8 <HAL_SPI_MspInit+0x8c>)
 80023c2:	f000 fb4b 	bl	8002a5c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80023c6:	bf00      	nop
 80023c8:	3728      	adds	r7, #40	@ 0x28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40013000 	.word	0x40013000
 80023d4:	40023800 	.word	0x40023800
 80023d8:	40020000 	.word	0x40020000

080023dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	@ 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a27      	ldr	r2, [pc, #156]	@ (8002498 <HAL_TIM_Base_MspInit+0xbc>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d135      	bne.n	800246a <HAL_TIM_Base_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	4b26      	ldr	r3, [pc, #152]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	4a25      	ldr	r2, [pc, #148]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6453      	str	r3, [r2, #68]	@ 0x44
 800240e:	4b23      	ldr	r3, [pc, #140]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	613b      	str	r3, [r7, #16]
 8002418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b1f      	ldr	r3, [pc, #124]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	4a1e      	ldr	r2, [pc, #120]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6313      	str	r3, [r2, #48]	@ 0x30
 800242a:	4b1c      	ldr	r3, [pc, #112]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002436:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800243a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002444:	2300      	movs	r3, #0
 8002446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002448:	2301      	movs	r3, #1
 800244a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244c:	f107 0314 	add.w	r3, r7, #20
 8002450:	4619      	mov	r1, r3
 8002452:	4813      	ldr	r0, [pc, #76]	@ (80024a0 <HAL_TIM_Base_MspInit+0xc4>)
 8002454:	f000 fb02 	bl	8002a5c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002458:	2200      	movs	r2, #0
 800245a:	2100      	movs	r1, #0
 800245c:	201b      	movs	r0, #27
 800245e:	f000 fac6 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002462:	201b      	movs	r0, #27
 8002464:	f000 fadf 	bl	8002a26 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002468:	e012      	b.n	8002490 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM2)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002472:	d10d      	bne.n	8002490 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002474:	2300      	movs	r3, #0
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	4b08      	ldr	r3, [pc, #32]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	4a07      	ldr	r2, [pc, #28]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6413      	str	r3, [r2, #64]	@ 0x40
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <HAL_TIM_Base_MspInit+0xc0>)
 8002486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	68bb      	ldr	r3, [r7, #8]
}
 8002490:	bf00      	nop
 8002492:	3728      	adds	r7, #40	@ 0x28
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40010000 	.word	0x40010000
 800249c:	40023800 	.word	0x40023800
 80024a0:	40020000 	.word	0x40020000

080024a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024c4:	d11d      	bne.n	8002502 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <HAL_TIM_MspPostInit+0x68>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	4a0f      	ldr	r2, [pc, #60]	@ (800250c <HAL_TIM_MspPostInit+0x68>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d6:	4b0d      	ldr	r3, [pc, #52]	@ (800250c <HAL_TIM_MspPostInit+0x68>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_Pin;
 80024e2:	2301      	movs	r3, #1
 80024e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024f2:	2301      	movs	r3, #1
 80024f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM2_GPIO_Port, &GPIO_InitStruct);
 80024f6:	f107 030c 	add.w	r3, r7, #12
 80024fa:	4619      	mov	r1, r3
 80024fc:	4804      	ldr	r0, [pc, #16]	@ (8002510 <HAL_TIM_MspPostInit+0x6c>)
 80024fe:	f000 faad 	bl	8002a5c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002502:	bf00      	nop
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	40020000 	.word	0x40020000

08002514 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b08a      	sub	sp, #40	@ 0x28
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a19      	ldr	r2, [pc, #100]	@ (8002598 <HAL_UART_MspInit+0x84>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d12b      	bne.n	800258e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <HAL_UART_MspInit+0x88>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	4a17      	ldr	r2, [pc, #92]	@ (800259c <HAL_UART_MspInit+0x88>)
 8002540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002544:	6413      	str	r3, [r2, #64]	@ 0x40
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <HAL_UART_MspInit+0x88>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b11      	ldr	r3, [pc, #68]	@ (800259c <HAL_UART_MspInit+0x88>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	4a10      	ldr	r2, [pc, #64]	@ (800259c <HAL_UART_MspInit+0x88>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6313      	str	r3, [r2, #48]	@ 0x30
 8002562:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <HAL_UART_MspInit+0x88>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800256e:	230c      	movs	r3, #12
 8002570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257a:	2303      	movs	r3, #3
 800257c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800257e:	2307      	movs	r3, #7
 8002580:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	4805      	ldr	r0, [pc, #20]	@ (80025a0 <HAL_UART_MspInit+0x8c>)
 800258a:	f000 fa67 	bl	8002a5c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800258e:	bf00      	nop
 8002590:	3728      	adds	r7, #40	@ 0x28
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40004400 	.word	0x40004400
 800259c:	40023800 	.word	0x40023800
 80025a0:	40020000 	.word	0x40020000

080025a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025a8:	bf00      	nop
 80025aa:	e7fd      	b.n	80025a8 <NMI_Handler+0x4>

080025ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <HardFault_Handler+0x4>

080025b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b8:	bf00      	nop
 80025ba:	e7fd      	b.n	80025b8 <MemManage_Handler+0x4>

080025bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <BusFault_Handler+0x4>

080025c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <UsageFault_Handler+0x4>

080025cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025da:	b480      	push	{r7}
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025fa:	f000 f8d9 	bl	80027b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <TIM1_CC_IRQHandler+0x10>)
 800260a:	f001 fee4 	bl	80043d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	2000010c 	.word	0x2000010c

08002618 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800261c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002620:	f000 fbfc 	bl	8002e1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}

08002628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002630:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <_sbrk+0x5c>)
 8002632:	4b15      	ldr	r3, [pc, #84]	@ (8002688 <_sbrk+0x60>)
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800263c:	4b13      	ldr	r3, [pc, #76]	@ (800268c <_sbrk+0x64>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d102      	bne.n	800264a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002644:	4b11      	ldr	r3, [pc, #68]	@ (800268c <_sbrk+0x64>)
 8002646:	4a12      	ldr	r2, [pc, #72]	@ (8002690 <_sbrk+0x68>)
 8002648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264a:	4b10      	ldr	r3, [pc, #64]	@ (800268c <_sbrk+0x64>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	429a      	cmp	r2, r3
 8002656:	d207      	bcs.n	8002668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002658:	f003 fb0c 	bl	8005c74 <__errno>
 800265c:	4603      	mov	r3, r0
 800265e:	220c      	movs	r2, #12
 8002660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002662:	f04f 33ff 	mov.w	r3, #4294967295
 8002666:	e009      	b.n	800267c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002668:	4b08      	ldr	r3, [pc, #32]	@ (800268c <_sbrk+0x64>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266e:	4b07      	ldr	r3, [pc, #28]	@ (800268c <_sbrk+0x64>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	4a05      	ldr	r2, [pc, #20]	@ (800268c <_sbrk+0x64>)
 8002678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267a:	68fb      	ldr	r3, [r7, #12]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20020000 	.word	0x20020000
 8002688:	00000400 	.word	0x00000400
 800268c:	200001ec 	.word	0x200001ec
 8002690:	20000340 	.word	0x20000340

08002694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002698:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <SystemInit+0x20>)
 800269a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800269e:	4a05      	ldr	r2, [pc, #20]	@ (80026b4 <SystemInit+0x20>)
 80026a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026bc:	f7ff ffea 	bl	8002694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026c0:	480c      	ldr	r0, [pc, #48]	@ (80026f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026c2:	490d      	ldr	r1, [pc, #52]	@ (80026f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026c4:	4a0d      	ldr	r2, [pc, #52]	@ (80026fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c8:	e002      	b.n	80026d0 <LoopCopyDataInit>

080026ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ce:	3304      	adds	r3, #4

080026d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026d4:	d3f9      	bcc.n	80026ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002704 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026dc:	e001      	b.n	80026e2 <LoopFillZerobss>

080026de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e0:	3204      	adds	r2, #4

080026e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026e4:	d3fb      	bcc.n	80026de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80026e6:	f003 facb 	bl	8005c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ea:	f7ff fa73 	bl	8001bd4 <main>
  bx  lr    
 80026ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80026fc:	080078c8 	.word	0x080078c8
  ldr r2, =_sbss
 8002700:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002704:	2000033c 	.word	0x2000033c

08002708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002708:	e7fe      	b.n	8002708 <ADC_IRQHandler>
	...

0800270c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002710:	4b0e      	ldr	r3, [pc, #56]	@ (800274c <HAL_Init+0x40>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0d      	ldr	r2, [pc, #52]	@ (800274c <HAL_Init+0x40>)
 8002716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800271a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <HAL_Init+0x40>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <HAL_Init+0x40>)
 8002722:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002726:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002728:	4b08      	ldr	r3, [pc, #32]	@ (800274c <HAL_Init+0x40>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a07      	ldr	r2, [pc, #28]	@ (800274c <HAL_Init+0x40>)
 800272e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002734:	2003      	movs	r0, #3
 8002736:	f000 f94f 	bl	80029d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800273a:	2000      	movs	r0, #0
 800273c:	f000 f808 	bl	8002750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002740:	f7ff fddc 	bl	80022fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40023c00 	.word	0x40023c00

08002750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_InitTick+0x54>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b12      	ldr	r3, [pc, #72]	@ (80027a8 <HAL_InitTick+0x58>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	4619      	mov	r1, r3
 8002762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002766:	fbb3 f3f1 	udiv	r3, r3, r1
 800276a:	fbb2 f3f3 	udiv	r3, r2, r3
 800276e:	4618      	mov	r0, r3
 8002770:	f000 f967 	bl	8002a42 <HAL_SYSTICK_Config>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e00e      	b.n	800279c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b0f      	cmp	r3, #15
 8002782:	d80a      	bhi.n	800279a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002784:	2200      	movs	r2, #0
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	f04f 30ff 	mov.w	r0, #4294967295
 800278c:	f000 f92f 	bl	80029ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002790:	4a06      	ldr	r2, [pc, #24]	@ (80027ac <HAL_InitTick+0x5c>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	e000      	b.n	800279c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
}
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000008 	.word	0x20000008
 80027a8:	20000010 	.word	0x20000010
 80027ac:	2000000c 	.word	0x2000000c

080027b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027b4:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_IncTick+0x20>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_IncTick+0x24>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4413      	add	r3, r2
 80027c0:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <HAL_IncTick+0x24>)
 80027c2:	6013      	str	r3, [r2, #0]
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	20000010 	.word	0x20000010
 80027d4:	200001f0 	.word	0x200001f0

080027d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return uwTick;
 80027dc:	4b03      	ldr	r3, [pc, #12]	@ (80027ec <HAL_GetTick+0x14>)
 80027de:	681b      	ldr	r3, [r3, #0]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	200001f0 	.word	0x200001f0

080027f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff ffee 	bl	80027d8 <HAL_GetTick>
 80027fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002808:	d005      	beq.n	8002816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800280a:	4b0a      	ldr	r3, [pc, #40]	@ (8002834 <HAL_Delay+0x44>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002816:	bf00      	nop
 8002818:	f7ff ffde 	bl	80027d8 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	429a      	cmp	r2, r3
 8002826:	d8f7      	bhi.n	8002818 <HAL_Delay+0x28>
  {
  }
}
 8002828:	bf00      	nop
 800282a:	bf00      	nop
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20000010 	.word	0x20000010

08002838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002848:	4b0c      	ldr	r3, [pc, #48]	@ (800287c <__NVIC_SetPriorityGrouping+0x44>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002854:	4013      	ands	r3, r2
 8002856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002860:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286a:	4a04      	ldr	r2, [pc, #16]	@ (800287c <__NVIC_SetPriorityGrouping+0x44>)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	60d3      	str	r3, [r2, #12]
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002884:	4b04      	ldr	r3, [pc, #16]	@ (8002898 <__NVIC_GetPriorityGrouping+0x18>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	0a1b      	lsrs	r3, r3, #8
 800288a:	f003 0307 	and.w	r3, r3, #7
}
 800288e:	4618      	mov	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	db0b      	blt.n	80028c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	f003 021f 	and.w	r2, r3, #31
 80028b4:	4907      	ldr	r1, [pc, #28]	@ (80028d4 <__NVIC_EnableIRQ+0x38>)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2001      	movs	r0, #1
 80028be:	fa00 f202 	lsl.w	r2, r0, r2
 80028c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000e100 	.word	0xe000e100

080028d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	6039      	str	r1, [r7, #0]
 80028e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	db0a      	blt.n	8002902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	490c      	ldr	r1, [pc, #48]	@ (8002924 <__NVIC_SetPriority+0x4c>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	0112      	lsls	r2, r2, #4
 80028f8:	b2d2      	uxtb	r2, r2
 80028fa:	440b      	add	r3, r1
 80028fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002900:	e00a      	b.n	8002918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	b2da      	uxtb	r2, r3
 8002906:	4908      	ldr	r1, [pc, #32]	@ (8002928 <__NVIC_SetPriority+0x50>)
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	3b04      	subs	r3, #4
 8002910:	0112      	lsls	r2, r2, #4
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	440b      	add	r3, r1
 8002916:	761a      	strb	r2, [r3, #24]
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	e000e100 	.word	0xe000e100
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800292c:	b480      	push	{r7}
 800292e:	b089      	sub	sp, #36	@ 0x24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f1c3 0307 	rsb	r3, r3, #7
 8002946:	2b04      	cmp	r3, #4
 8002948:	bf28      	it	cs
 800294a:	2304      	movcs	r3, #4
 800294c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3304      	adds	r3, #4
 8002952:	2b06      	cmp	r3, #6
 8002954:	d902      	bls.n	800295c <NVIC_EncodePriority+0x30>
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3b03      	subs	r3, #3
 800295a:	e000      	b.n	800295e <NVIC_EncodePriority+0x32>
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	f04f 32ff 	mov.w	r2, #4294967295
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	401a      	ands	r2, r3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002974:	f04f 31ff 	mov.w	r1, #4294967295
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	43d9      	mvns	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	4313      	orrs	r3, r2
         );
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	@ 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029a4:	d301      	bcc.n	80029aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029aa:	4a0a      	ldr	r2, [pc, #40]	@ (80029d4 <SysTick_Config+0x40>)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b2:	210f      	movs	r1, #15
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f7ff ff8e 	bl	80028d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029bc:	4b05      	ldr	r3, [pc, #20]	@ (80029d4 <SysTick_Config+0x40>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c2:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <SysTick_Config+0x40>)
 80029c4:	2207      	movs	r2, #7
 80029c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	e000e010 	.word	0xe000e010

080029d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff29 	bl	8002838 <__NVIC_SetPriorityGrouping>
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a00:	f7ff ff3e 	bl	8002880 <__NVIC_GetPriorityGrouping>
 8002a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f7ff ff8e 	bl	800292c <NVIC_EncodePriority>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a16:	4611      	mov	r1, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff5d 	bl	80028d8 <__NVIC_SetPriority>
}
 8002a1e:	bf00      	nop
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff31 	bl	800289c <__NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ffa2 	bl	8002994 <SysTick_Config>
 8002a50:	4603      	mov	r3, r0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b089      	sub	sp, #36	@ 0x24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	e165      	b.n	8002d44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a78:	2201      	movs	r2, #1
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	f040 8154 	bne.w	8002d3e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d005      	beq.n	8002aae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d130      	bne.n	8002b10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	2203      	movs	r2, #3
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	091b      	lsrs	r3, r3, #4
 8002afa:	f003 0201 	and.w	r2, r3, #1
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	2b03      	cmp	r3, #3
 8002b1a:	d017      	beq.n	8002b4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	2203      	movs	r2, #3
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d123      	bne.n	8002ba0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	08da      	lsrs	r2, r3, #3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3208      	adds	r2, #8
 8002b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	220f      	movs	r2, #15
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	08da      	lsrs	r2, r3, #3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	3208      	adds	r2, #8
 8002b9a:	69b9      	ldr	r1, [r7, #24]
 8002b9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	2203      	movs	r2, #3
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 0203 	and.w	r2, r3, #3
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f000 80ae 	beq.w	8002d3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d5c <HAL_GPIO_Init+0x300>)
 8002be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bea:	4a5c      	ldr	r2, [pc, #368]	@ (8002d5c <HAL_GPIO_Init+0x300>)
 8002bec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bf2:	4b5a      	ldr	r3, [pc, #360]	@ (8002d5c <HAL_GPIO_Init+0x300>)
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bfe:	4a58      	ldr	r2, [pc, #352]	@ (8002d60 <HAL_GPIO_Init+0x304>)
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	3302      	adds	r3, #2
 8002c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	220f      	movs	r2, #15
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a4f      	ldr	r2, [pc, #316]	@ (8002d64 <HAL_GPIO_Init+0x308>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d025      	beq.n	8002c76 <HAL_GPIO_Init+0x21a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4e      	ldr	r2, [pc, #312]	@ (8002d68 <HAL_GPIO_Init+0x30c>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d01f      	beq.n	8002c72 <HAL_GPIO_Init+0x216>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a4d      	ldr	r2, [pc, #308]	@ (8002d6c <HAL_GPIO_Init+0x310>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d019      	beq.n	8002c6e <HAL_GPIO_Init+0x212>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a4c      	ldr	r2, [pc, #304]	@ (8002d70 <HAL_GPIO_Init+0x314>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d013      	beq.n	8002c6a <HAL_GPIO_Init+0x20e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a4b      	ldr	r2, [pc, #300]	@ (8002d74 <HAL_GPIO_Init+0x318>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00d      	beq.n	8002c66 <HAL_GPIO_Init+0x20a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002d78 <HAL_GPIO_Init+0x31c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d007      	beq.n	8002c62 <HAL_GPIO_Init+0x206>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a49      	ldr	r2, [pc, #292]	@ (8002d7c <HAL_GPIO_Init+0x320>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_GPIO_Init+0x202>
 8002c5a:	2306      	movs	r3, #6
 8002c5c:	e00c      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c5e:	2307      	movs	r3, #7
 8002c60:	e00a      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c62:	2305      	movs	r3, #5
 8002c64:	e008      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c66:	2304      	movs	r3, #4
 8002c68:	e006      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e004      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e002      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c72:	2301      	movs	r3, #1
 8002c74:	e000      	b.n	8002c78 <HAL_GPIO_Init+0x21c>
 8002c76:	2300      	movs	r3, #0
 8002c78:	69fa      	ldr	r2, [r7, #28]
 8002c7a:	f002 0203 	and.w	r2, r2, #3
 8002c7e:	0092      	lsls	r2, r2, #2
 8002c80:	4093      	lsls	r3, r2
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c88:	4935      	ldr	r1, [pc, #212]	@ (8002d60 <HAL_GPIO_Init+0x304>)
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	089b      	lsrs	r3, r3, #2
 8002c8e:	3302      	adds	r3, #2
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c96:	4b3a      	ldr	r3, [pc, #232]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d003      	beq.n	8002cba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cba:	4a31      	ldr	r2, [pc, #196]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d003      	beq.n	8002ce4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ce4:	4a26      	ldr	r2, [pc, #152]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cea:	4b25      	ldr	r3, [pc, #148]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d14:	4b1a      	ldr	r3, [pc, #104]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	4013      	ands	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d38:	4a11      	ldr	r2, [pc, #68]	@ (8002d80 <HAL_GPIO_Init+0x324>)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3301      	adds	r3, #1
 8002d42:	61fb      	str	r3, [r7, #28]
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	2b0f      	cmp	r3, #15
 8002d48:	f67f ae96 	bls.w	8002a78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	3724      	adds	r7, #36	@ 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	40013800 	.word	0x40013800
 8002d64:	40020000 	.word	0x40020000
 8002d68:	40020400 	.word	0x40020400
 8002d6c:	40020800 	.word	0x40020800
 8002d70:	40020c00 	.word	0x40020c00
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40021400 	.word	0x40021400
 8002d7c:	40021800 	.word	0x40021800
 8002d80:	40013c00 	.word	0x40013c00

08002d84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	887b      	ldrh	r3, [r7, #2]
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d002      	beq.n	8002da2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
 8002da0:	e001      	b.n	8002da6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	807b      	strh	r3, [r7, #2]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dc4:	787b      	ldrb	r3, [r7, #1]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dca:	887a      	ldrh	r2, [r7, #2]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd0:	e003      	b.n	8002dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dd2:	887b      	ldrh	r3, [r7, #2]
 8002dd4:	041a      	lsls	r2, r3, #16
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	619a      	str	r2, [r3, #24]
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b085      	sub	sp, #20
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	460b      	mov	r3, r1
 8002df0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002df8:	887a      	ldrh	r2, [r7, #2]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	041a      	lsls	r2, r3, #16
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	43d9      	mvns	r1, r3
 8002e04:	887b      	ldrh	r3, [r7, #2]
 8002e06:	400b      	ands	r3, r1
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	619a      	str	r2, [r3, #24]
}
 8002e0e:	bf00      	nop
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d006      	beq.n	8002e40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e32:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff f9e8 	bl	8002210 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40013c00 	.word	0x40013c00

08002e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d101      	bne.n	8002e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0cc      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e60:	4b68      	ldr	r3, [pc, #416]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 030f 	and.w	r3, r3, #15
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d90c      	bls.n	8002e88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6e:	4b65      	ldr	r3, [pc, #404]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e76:	4b63      	ldr	r3, [pc, #396]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d001      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0b8      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d020      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d005      	beq.n	8002eac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ea0:	4b59      	ldr	r3, [pc, #356]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	4a58      	ldr	r2, [pc, #352]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002eaa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0308 	and.w	r3, r3, #8
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d005      	beq.n	8002ec4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eb8:	4b53      	ldr	r3, [pc, #332]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4a52      	ldr	r2, [pc, #328]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ec2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec4:	4b50      	ldr	r3, [pc, #320]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	494d      	ldr	r1, [pc, #308]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d044      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d107      	bne.n	8002efa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eea:	4b47      	ldr	r3, [pc, #284]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d119      	bne.n	8002f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e07f      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d003      	beq.n	8002f0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f06:	2b03      	cmp	r3, #3
 8002f08:	d107      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d109      	bne.n	8002f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e06f      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e067      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f2a:	4b37      	ldr	r3, [pc, #220]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f023 0203 	bic.w	r2, r3, #3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	4934      	ldr	r1, [pc, #208]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f3c:	f7ff fc4c 	bl	80027d8 <HAL_GetTick>
 8002f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f42:	e00a      	b.n	8002f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f44:	f7ff fc48 	bl	80027d8 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e04f      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 020c 	and.w	r2, r3, #12
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d1eb      	bne.n	8002f44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f6c:	4b25      	ldr	r3, [pc, #148]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d20c      	bcs.n	8002f94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7a:	4b22      	ldr	r3, [pc, #136]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	b2d2      	uxtb	r2, r2
 8002f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f82:	4b20      	ldr	r3, [pc, #128]	@ (8003004 <HAL_RCC_ClockConfig+0x1b8>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e032      	b.n	8002ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d008      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fa0:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	4916      	ldr	r1, [pc, #88]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d009      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fbe:	4b12      	ldr	r3, [pc, #72]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	490e      	ldr	r1, [pc, #56]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fd2:	f000 f855 	bl	8003080 <HAL_RCC_GetSysClockFreq>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <HAL_RCC_ClockConfig+0x1bc>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	091b      	lsrs	r3, r3, #4
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	490a      	ldr	r1, [pc, #40]	@ (800300c <HAL_RCC_ClockConfig+0x1c0>)
 8002fe4:	5ccb      	ldrb	r3, [r1, r3]
 8002fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fea:	4a09      	ldr	r2, [pc, #36]	@ (8003010 <HAL_RCC_ClockConfig+0x1c4>)
 8002fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fee:	4b09      	ldr	r3, [pc, #36]	@ (8003014 <HAL_RCC_ClockConfig+0x1c8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fbac 	bl	8002750 <HAL_InitTick>

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40023c00 	.word	0x40023c00
 8003008:	40023800 	.word	0x40023800
 800300c:	08007690 	.word	0x08007690
 8003010:	20000008 	.word	0x20000008
 8003014:	2000000c 	.word	0x2000000c

08003018 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800301c:	4b03      	ldr	r3, [pc, #12]	@ (800302c <HAL_RCC_GetHCLKFreq+0x14>)
 800301e:	681b      	ldr	r3, [r3, #0]
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	20000008 	.word	0x20000008

08003030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003034:	f7ff fff0 	bl	8003018 <HAL_RCC_GetHCLKFreq>
 8003038:	4602      	mov	r2, r0
 800303a:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <HAL_RCC_GetPCLK1Freq+0x20>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	0a9b      	lsrs	r3, r3, #10
 8003040:	f003 0307 	and.w	r3, r3, #7
 8003044:	4903      	ldr	r1, [pc, #12]	@ (8003054 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003046:	5ccb      	ldrb	r3, [r1, r3]
 8003048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800304c:	4618      	mov	r0, r3
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40023800 	.word	0x40023800
 8003054:	080076a0 	.word	0x080076a0

08003058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800305c:	f7ff ffdc 	bl	8003018 <HAL_RCC_GetHCLKFreq>
 8003060:	4602      	mov	r2, r0
 8003062:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	0b5b      	lsrs	r3, r3, #13
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	4903      	ldr	r1, [pc, #12]	@ (800307c <HAL_RCC_GetPCLK2Freq+0x24>)
 800306e:	5ccb      	ldrb	r3, [r1, r3]
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40023800 	.word	0x40023800
 800307c:	080076a0 	.word	0x080076a0

08003080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b0ae      	sub	sp, #184	@ 0xb8
 8003086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003088:	2300      	movs	r3, #0
 800308a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003094:	2300      	movs	r3, #0
 8003096:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80030a0:	2300      	movs	r3, #0
 80030a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030a6:	4bcb      	ldr	r3, [pc, #812]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	2b0c      	cmp	r3, #12
 80030b0:	f200 8206 	bhi.w	80034c0 <HAL_RCC_GetSysClockFreq+0x440>
 80030b4:	a201      	add	r2, pc, #4	@ (adr r2, 80030bc <HAL_RCC_GetSysClockFreq+0x3c>)
 80030b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ba:	bf00      	nop
 80030bc:	080030f1 	.word	0x080030f1
 80030c0:	080034c1 	.word	0x080034c1
 80030c4:	080034c1 	.word	0x080034c1
 80030c8:	080034c1 	.word	0x080034c1
 80030cc:	080030f9 	.word	0x080030f9
 80030d0:	080034c1 	.word	0x080034c1
 80030d4:	080034c1 	.word	0x080034c1
 80030d8:	080034c1 	.word	0x080034c1
 80030dc:	08003101 	.word	0x08003101
 80030e0:	080034c1 	.word	0x080034c1
 80030e4:	080034c1 	.word	0x080034c1
 80030e8:	080034c1 	.word	0x080034c1
 80030ec:	080032f1 	.word	0x080032f1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030f0:	4bb9      	ldr	r3, [pc, #740]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0x358>)
 80030f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030f6:	e1e7      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030f8:	4bb8      	ldr	r3, [pc, #736]	@ (80033dc <HAL_RCC_GetSysClockFreq+0x35c>)
 80030fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030fe:	e1e3      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003100:	4bb4      	ldr	r3, [pc, #720]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003108:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800310c:	4bb1      	ldr	r3, [pc, #708]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d071      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003118:	4bae      	ldr	r3, [pc, #696]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	099b      	lsrs	r3, r3, #6
 800311e:	2200      	movs	r2, #0
 8003120:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003124:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003128:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800312c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003130:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003134:	2300      	movs	r3, #0
 8003136:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800313a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800313e:	4622      	mov	r2, r4
 8003140:	462b      	mov	r3, r5
 8003142:	f04f 0000 	mov.w	r0, #0
 8003146:	f04f 0100 	mov.w	r1, #0
 800314a:	0159      	lsls	r1, r3, #5
 800314c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003150:	0150      	lsls	r0, r2, #5
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4621      	mov	r1, r4
 8003158:	1a51      	subs	r1, r2, r1
 800315a:	6439      	str	r1, [r7, #64]	@ 0x40
 800315c:	4629      	mov	r1, r5
 800315e:	eb63 0301 	sbc.w	r3, r3, r1
 8003162:	647b      	str	r3, [r7, #68]	@ 0x44
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003170:	4649      	mov	r1, r9
 8003172:	018b      	lsls	r3, r1, #6
 8003174:	4641      	mov	r1, r8
 8003176:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800317a:	4641      	mov	r1, r8
 800317c:	018a      	lsls	r2, r1, #6
 800317e:	4641      	mov	r1, r8
 8003180:	1a51      	subs	r1, r2, r1
 8003182:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003184:	4649      	mov	r1, r9
 8003186:	eb63 0301 	sbc.w	r3, r3, r1
 800318a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800318c:	f04f 0200 	mov.w	r2, #0
 8003190:	f04f 0300 	mov.w	r3, #0
 8003194:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003198:	4649      	mov	r1, r9
 800319a:	00cb      	lsls	r3, r1, #3
 800319c:	4641      	mov	r1, r8
 800319e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031a2:	4641      	mov	r1, r8
 80031a4:	00ca      	lsls	r2, r1, #3
 80031a6:	4610      	mov	r0, r2
 80031a8:	4619      	mov	r1, r3
 80031aa:	4603      	mov	r3, r0
 80031ac:	4622      	mov	r2, r4
 80031ae:	189b      	adds	r3, r3, r2
 80031b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031b2:	462b      	mov	r3, r5
 80031b4:	460a      	mov	r2, r1
 80031b6:	eb42 0303 	adc.w	r3, r2, r3
 80031ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031c8:	4629      	mov	r1, r5
 80031ca:	024b      	lsls	r3, r1, #9
 80031cc:	4621      	mov	r1, r4
 80031ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031d2:	4621      	mov	r1, r4
 80031d4:	024a      	lsls	r2, r1, #9
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031de:	2200      	movs	r2, #0
 80031e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80031e8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80031ec:	f7fd fd36 	bl	8000c5c <__aeabi_uldivmod>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	4613      	mov	r3, r2
 80031f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031fa:	e067      	b.n	80032cc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031fc:	4b75      	ldr	r3, [pc, #468]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	099b      	lsrs	r3, r3, #6
 8003202:	2200      	movs	r2, #0
 8003204:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003208:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800320c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003214:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003216:	2300      	movs	r3, #0
 8003218:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800321a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800321e:	4622      	mov	r2, r4
 8003220:	462b      	mov	r3, r5
 8003222:	f04f 0000 	mov.w	r0, #0
 8003226:	f04f 0100 	mov.w	r1, #0
 800322a:	0159      	lsls	r1, r3, #5
 800322c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003230:	0150      	lsls	r0, r2, #5
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	4621      	mov	r1, r4
 8003238:	1a51      	subs	r1, r2, r1
 800323a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800323c:	4629      	mov	r1, r5
 800323e:	eb63 0301 	sbc.w	r3, r3, r1
 8003242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003250:	4649      	mov	r1, r9
 8003252:	018b      	lsls	r3, r1, #6
 8003254:	4641      	mov	r1, r8
 8003256:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800325a:	4641      	mov	r1, r8
 800325c:	018a      	lsls	r2, r1, #6
 800325e:	4641      	mov	r1, r8
 8003260:	ebb2 0a01 	subs.w	sl, r2, r1
 8003264:	4649      	mov	r1, r9
 8003266:	eb63 0b01 	sbc.w	fp, r3, r1
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	f04f 0300 	mov.w	r3, #0
 8003272:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003276:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800327a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800327e:	4692      	mov	sl, r2
 8003280:	469b      	mov	fp, r3
 8003282:	4623      	mov	r3, r4
 8003284:	eb1a 0303 	adds.w	r3, sl, r3
 8003288:	623b      	str	r3, [r7, #32]
 800328a:	462b      	mov	r3, r5
 800328c:	eb4b 0303 	adc.w	r3, fp, r3
 8003290:	627b      	str	r3, [r7, #36]	@ 0x24
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800329e:	4629      	mov	r1, r5
 80032a0:	028b      	lsls	r3, r1, #10
 80032a2:	4621      	mov	r1, r4
 80032a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032a8:	4621      	mov	r1, r4
 80032aa:	028a      	lsls	r2, r1, #10
 80032ac:	4610      	mov	r0, r2
 80032ae:	4619      	mov	r1, r3
 80032b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032b4:	2200      	movs	r2, #0
 80032b6:	673b      	str	r3, [r7, #112]	@ 0x70
 80032b8:	677a      	str	r2, [r7, #116]	@ 0x74
 80032ba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80032be:	f7fd fccd 	bl	8000c5c <__aeabi_uldivmod>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4613      	mov	r3, r2
 80032c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032cc:	4b41      	ldr	r3, [pc, #260]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	0c1b      	lsrs	r3, r3, #16
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	3301      	adds	r3, #1
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80032de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80032e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032ee:	e0eb      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032f0:	4b38      	ldr	r3, [pc, #224]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032fc:	4b35      	ldr	r3, [pc, #212]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d06b      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003308:	4b32      	ldr	r3, [pc, #200]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0x354>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	099b      	lsrs	r3, r3, #6
 800330e:	2200      	movs	r2, #0
 8003310:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003312:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003314:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800331a:	663b      	str	r3, [r7, #96]	@ 0x60
 800331c:	2300      	movs	r3, #0
 800331e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003320:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003324:	4622      	mov	r2, r4
 8003326:	462b      	mov	r3, r5
 8003328:	f04f 0000 	mov.w	r0, #0
 800332c:	f04f 0100 	mov.w	r1, #0
 8003330:	0159      	lsls	r1, r3, #5
 8003332:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003336:	0150      	lsls	r0, r2, #5
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4621      	mov	r1, r4
 800333e:	1a51      	subs	r1, r2, r1
 8003340:	61b9      	str	r1, [r7, #24]
 8003342:	4629      	mov	r1, r5
 8003344:	eb63 0301 	sbc.w	r3, r3, r1
 8003348:	61fb      	str	r3, [r7, #28]
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003356:	4659      	mov	r1, fp
 8003358:	018b      	lsls	r3, r1, #6
 800335a:	4651      	mov	r1, sl
 800335c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003360:	4651      	mov	r1, sl
 8003362:	018a      	lsls	r2, r1, #6
 8003364:	4651      	mov	r1, sl
 8003366:	ebb2 0801 	subs.w	r8, r2, r1
 800336a:	4659      	mov	r1, fp
 800336c:	eb63 0901 	sbc.w	r9, r3, r1
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800337c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003380:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003384:	4690      	mov	r8, r2
 8003386:	4699      	mov	r9, r3
 8003388:	4623      	mov	r3, r4
 800338a:	eb18 0303 	adds.w	r3, r8, r3
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	462b      	mov	r3, r5
 8003392:	eb49 0303 	adc.w	r3, r9, r3
 8003396:	617b      	str	r3, [r7, #20]
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80033a4:	4629      	mov	r1, r5
 80033a6:	024b      	lsls	r3, r1, #9
 80033a8:	4621      	mov	r1, r4
 80033aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033ae:	4621      	mov	r1, r4
 80033b0:	024a      	lsls	r2, r1, #9
 80033b2:	4610      	mov	r0, r2
 80033b4:	4619      	mov	r1, r3
 80033b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033ba:	2200      	movs	r2, #0
 80033bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80033be:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80033c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033c4:	f7fd fc4a 	bl	8000c5c <__aeabi_uldivmod>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	4613      	mov	r3, r2
 80033ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d2:	e065      	b.n	80034a0 <HAL_RCC_GetSysClockFreq+0x420>
 80033d4:	40023800 	.word	0x40023800
 80033d8:	00f42400 	.word	0x00f42400
 80033dc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033e0:	4b3d      	ldr	r3, [pc, #244]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x458>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	2200      	movs	r2, #0
 80033e8:	4618      	mov	r0, r3
 80033ea:	4611      	mov	r1, r2
 80033ec:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80033f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80033f2:	2300      	movs	r3, #0
 80033f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80033f6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80033fa:	4642      	mov	r2, r8
 80033fc:	464b      	mov	r3, r9
 80033fe:	f04f 0000 	mov.w	r0, #0
 8003402:	f04f 0100 	mov.w	r1, #0
 8003406:	0159      	lsls	r1, r3, #5
 8003408:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800340c:	0150      	lsls	r0, r2, #5
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4641      	mov	r1, r8
 8003414:	1a51      	subs	r1, r2, r1
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	4649      	mov	r1, r9
 800341a:	eb63 0301 	sbc.w	r3, r3, r1
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800342c:	4659      	mov	r1, fp
 800342e:	018b      	lsls	r3, r1, #6
 8003430:	4651      	mov	r1, sl
 8003432:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003436:	4651      	mov	r1, sl
 8003438:	018a      	lsls	r2, r1, #6
 800343a:	4651      	mov	r1, sl
 800343c:	1a54      	subs	r4, r2, r1
 800343e:	4659      	mov	r1, fp
 8003440:	eb63 0501 	sbc.w	r5, r3, r1
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	00eb      	lsls	r3, r5, #3
 800344e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003452:	00e2      	lsls	r2, r4, #3
 8003454:	4614      	mov	r4, r2
 8003456:	461d      	mov	r5, r3
 8003458:	4643      	mov	r3, r8
 800345a:	18e3      	adds	r3, r4, r3
 800345c:	603b      	str	r3, [r7, #0]
 800345e:	464b      	mov	r3, r9
 8003460:	eb45 0303 	adc.w	r3, r5, r3
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	f04f 0200 	mov.w	r2, #0
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003472:	4629      	mov	r1, r5
 8003474:	028b      	lsls	r3, r1, #10
 8003476:	4621      	mov	r1, r4
 8003478:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800347c:	4621      	mov	r1, r4
 800347e:	028a      	lsls	r2, r1, #10
 8003480:	4610      	mov	r0, r2
 8003482:	4619      	mov	r1, r3
 8003484:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003488:	2200      	movs	r2, #0
 800348a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800348c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800348e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003492:	f7fd fbe3 	bl	8000c5c <__aeabi_uldivmod>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4613      	mov	r3, r2
 800349c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80034a0:	4b0d      	ldr	r3, [pc, #52]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x458>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	0f1b      	lsrs	r3, r3, #28
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80034ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034be:	e003      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034c0:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x45c>)
 80034c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	37b8      	adds	r7, #184	@ 0xb8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034d6:	bf00      	nop
 80034d8:	40023800 	.word	0x40023800
 80034dc:	00f42400 	.word	0x00f42400

080034e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e28d      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 8083 	beq.w	8003606 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003500:	4b94      	ldr	r3, [pc, #592]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f003 030c 	and.w	r3, r3, #12
 8003508:	2b04      	cmp	r3, #4
 800350a:	d019      	beq.n	8003540 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800350c:	4b91      	ldr	r3, [pc, #580]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 030c 	and.w	r3, r3, #12
        || \
 8003514:	2b08      	cmp	r3, #8
 8003516:	d106      	bne.n	8003526 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003518:	4b8e      	ldr	r3, [pc, #568]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003520:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003524:	d00c      	beq.n	8003540 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003526:	4b8b      	ldr	r3, [pc, #556]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800352e:	2b0c      	cmp	r3, #12
 8003530:	d112      	bne.n	8003558 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003532:	4b88      	ldr	r3, [pc, #544]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800353a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800353e:	d10b      	bne.n	8003558 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003540:	4b84      	ldr	r3, [pc, #528]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d05b      	beq.n	8003604 <HAL_RCC_OscConfig+0x124>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d157      	bne.n	8003604 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e25a      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003560:	d106      	bne.n	8003570 <HAL_RCC_OscConfig+0x90>
 8003562:	4b7c      	ldr	r3, [pc, #496]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a7b      	ldr	r2, [pc, #492]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003568:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	e01d      	b.n	80035ac <HAL_RCC_OscConfig+0xcc>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003578:	d10c      	bne.n	8003594 <HAL_RCC_OscConfig+0xb4>
 800357a:	4b76      	ldr	r3, [pc, #472]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a75      	ldr	r2, [pc, #468]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	4b73      	ldr	r3, [pc, #460]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a72      	ldr	r2, [pc, #456]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	e00b      	b.n	80035ac <HAL_RCC_OscConfig+0xcc>
 8003594:	4b6f      	ldr	r3, [pc, #444]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a6e      	ldr	r2, [pc, #440]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800359a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80035a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d013      	beq.n	80035dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b4:	f7ff f910 	bl	80027d8 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035bc:	f7ff f90c 	bl	80027d8 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b64      	cmp	r3, #100	@ 0x64
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e21f      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ce:	4b61      	ldr	r3, [pc, #388]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0xdc>
 80035da:	e014      	b.n	8003606 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035dc:	f7ff f8fc 	bl	80027d8 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e4:	f7ff f8f8 	bl	80027d8 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b64      	cmp	r3, #100	@ 0x64
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e20b      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035f6:	4b57      	ldr	r3, [pc, #348]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_RCC_OscConfig+0x104>
 8003602:	e000      	b.n	8003606 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d06f      	beq.n	80036f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003612:	4b50      	ldr	r3, [pc, #320]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 030c 	and.w	r3, r3, #12
 800361a:	2b00      	cmp	r3, #0
 800361c:	d017      	beq.n	800364e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800361e:	4b4d      	ldr	r3, [pc, #308]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 030c 	and.w	r3, r3, #12
        || \
 8003626:	2b08      	cmp	r3, #8
 8003628:	d105      	bne.n	8003636 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800362a:	4b4a      	ldr	r3, [pc, #296]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00b      	beq.n	800364e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003636:	4b47      	ldr	r3, [pc, #284]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800363e:	2b0c      	cmp	r3, #12
 8003640:	d11c      	bne.n	800367c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003642:	4b44      	ldr	r3, [pc, #272]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d116      	bne.n	800367c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364e:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d005      	beq.n	8003666 <HAL_RCC_OscConfig+0x186>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d001      	beq.n	8003666 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e1d3      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003666:	4b3b      	ldr	r3, [pc, #236]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	4937      	ldr	r1, [pc, #220]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003676:	4313      	orrs	r3, r2
 8003678:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800367a:	e03a      	b.n	80036f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d020      	beq.n	80036c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003684:	4b34      	ldr	r3, [pc, #208]	@ (8003758 <HAL_RCC_OscConfig+0x278>)
 8003686:	2201      	movs	r2, #1
 8003688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368a:	f7ff f8a5 	bl	80027d8 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003692:	f7ff f8a1 	bl	80027d8 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e1b4      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f0      	beq.n	8003692 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b0:	4b28      	ldr	r3, [pc, #160]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	4925      	ldr	r1, [pc, #148]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	600b      	str	r3, [r1, #0]
 80036c4:	e015      	b.n	80036f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c6:	4b24      	ldr	r3, [pc, #144]	@ (8003758 <HAL_RCC_OscConfig+0x278>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7ff f884 	bl	80027d8 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d4:	f7ff f880 	bl	80027d8 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e193      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f0      	bne.n	80036d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0308 	and.w	r3, r3, #8
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d036      	beq.n	800376c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d016      	beq.n	8003734 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003706:	4b15      	ldr	r3, [pc, #84]	@ (800375c <HAL_RCC_OscConfig+0x27c>)
 8003708:	2201      	movs	r2, #1
 800370a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7ff f864 	bl	80027d8 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003714:	f7ff f860 	bl	80027d8 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e173      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003726:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 8003728:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x234>
 8003732:	e01b      	b.n	800376c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003734:	4b09      	ldr	r3, [pc, #36]	@ (800375c <HAL_RCC_OscConfig+0x27c>)
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373a:	f7ff f84d 	bl	80027d8 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003740:	e00e      	b.n	8003760 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003742:	f7ff f849 	bl	80027d8 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d907      	bls.n	8003760 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e15c      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
 8003754:	40023800 	.word	0x40023800
 8003758:	42470000 	.word	0x42470000
 800375c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003760:	4b8a      	ldr	r3, [pc, #552]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003762:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1ea      	bne.n	8003742 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8097 	beq.w	80038a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800377a:	2300      	movs	r3, #0
 800377c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800377e:	4b83      	ldr	r3, [pc, #524]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10f      	bne.n	80037aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	4b7f      	ldr	r3, [pc, #508]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	4a7e      	ldr	r2, [pc, #504]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003798:	6413      	str	r3, [r2, #64]	@ 0x40
 800379a:	4b7c      	ldr	r3, [pc, #496]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a6:	2301      	movs	r3, #1
 80037a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037aa:	4b79      	ldr	r3, [pc, #484]	@ (8003990 <HAL_RCC_OscConfig+0x4b0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d118      	bne.n	80037e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b6:	4b76      	ldr	r3, [pc, #472]	@ (8003990 <HAL_RCC_OscConfig+0x4b0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a75      	ldr	r2, [pc, #468]	@ (8003990 <HAL_RCC_OscConfig+0x4b0>)
 80037bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c2:	f7ff f809 	bl	80027d8 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ca:	f7ff f805 	bl	80027d8 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e118      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037dc:	4b6c      	ldr	r3, [pc, #432]	@ (8003990 <HAL_RCC_OscConfig+0x4b0>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d106      	bne.n	80037fe <HAL_RCC_OscConfig+0x31e>
 80037f0:	4b66      	ldr	r3, [pc, #408]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 80037f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f4:	4a65      	ldr	r2, [pc, #404]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80037fc:	e01c      	b.n	8003838 <HAL_RCC_OscConfig+0x358>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2b05      	cmp	r3, #5
 8003804:	d10c      	bne.n	8003820 <HAL_RCC_OscConfig+0x340>
 8003806:	4b61      	ldr	r3, [pc, #388]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380a:	4a60      	ldr	r2, [pc, #384]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 800380c:	f043 0304 	orr.w	r3, r3, #4
 8003810:	6713      	str	r3, [r2, #112]	@ 0x70
 8003812:	4b5e      	ldr	r3, [pc, #376]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003816:	4a5d      	ldr	r2, [pc, #372]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	6713      	str	r3, [r2, #112]	@ 0x70
 800381e:	e00b      	b.n	8003838 <HAL_RCC_OscConfig+0x358>
 8003820:	4b5a      	ldr	r3, [pc, #360]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003824:	4a59      	ldr	r2, [pc, #356]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003826:	f023 0301 	bic.w	r3, r3, #1
 800382a:	6713      	str	r3, [r2, #112]	@ 0x70
 800382c:	4b57      	ldr	r3, [pc, #348]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 800382e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003830:	4a56      	ldr	r2, [pc, #344]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003832:	f023 0304 	bic.w	r3, r3, #4
 8003836:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d015      	beq.n	800386c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003840:	f7fe ffca 	bl	80027d8 <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003846:	e00a      	b.n	800385e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003848:	f7fe ffc6 	bl	80027d8 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e0d7      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385e:	4b4b      	ldr	r3, [pc, #300]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0ee      	beq.n	8003848 <HAL_RCC_OscConfig+0x368>
 800386a:	e014      	b.n	8003896 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386c:	f7fe ffb4 	bl	80027d8 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003872:	e00a      	b.n	800388a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003874:	f7fe ffb0 	bl	80027d8 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003882:	4293      	cmp	r3, r2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e0c1      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800388a:	4b40      	ldr	r3, [pc, #256]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 800388c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1ee      	bne.n	8003874 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003896:	7dfb      	ldrb	r3, [r7, #23]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d105      	bne.n	80038a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800389c:	4b3b      	ldr	r3, [pc, #236]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 800389e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a0:	4a3a      	ldr	r2, [pc, #232]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 80038a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 80ad 	beq.w	8003a0c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038b2:	4b36      	ldr	r3, [pc, #216]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 030c 	and.w	r3, r3, #12
 80038ba:	2b08      	cmp	r3, #8
 80038bc:	d060      	beq.n	8003980 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d145      	bne.n	8003952 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c6:	4b33      	ldr	r3, [pc, #204]	@ (8003994 <HAL_RCC_OscConfig+0x4b4>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7fe ff84 	bl	80027d8 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d4:	f7fe ff80 	bl	80027d8 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e093      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e6:	4b29      	ldr	r3, [pc, #164]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69da      	ldr	r2, [r3, #28]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a1b      	ldr	r3, [r3, #32]
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003900:	019b      	lsls	r3, r3, #6
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	3b01      	subs	r3, #1
 800390c:	041b      	lsls	r3, r3, #16
 800390e:	431a      	orrs	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003914:	061b      	lsls	r3, r3, #24
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391c:	071b      	lsls	r3, r3, #28
 800391e:	491b      	ldr	r1, [pc, #108]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003924:	4b1b      	ldr	r3, [pc, #108]	@ (8003994 <HAL_RCC_OscConfig+0x4b4>)
 8003926:	2201      	movs	r2, #1
 8003928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392a:	f7fe ff55 	bl	80027d8 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003932:	f7fe ff51 	bl	80027d8 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e064      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003944:	4b11      	ldr	r3, [pc, #68]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0f0      	beq.n	8003932 <HAL_RCC_OscConfig+0x452>
 8003950:	e05c      	b.n	8003a0c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003952:	4b10      	ldr	r3, [pc, #64]	@ (8003994 <HAL_RCC_OscConfig+0x4b4>)
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fe ff3e 	bl	80027d8 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003960:	f7fe ff3a 	bl	80027d8 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e04d      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003972:	4b06      	ldr	r3, [pc, #24]	@ (800398c <HAL_RCC_OscConfig+0x4ac>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f0      	bne.n	8003960 <HAL_RCC_OscConfig+0x480>
 800397e:	e045      	b.n	8003a0c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d107      	bne.n	8003998 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e040      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
 800398c:	40023800 	.word	0x40023800
 8003990:	40007000 	.word	0x40007000
 8003994:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003998:	4b1f      	ldr	r3, [pc, #124]	@ (8003a18 <HAL_RCC_OscConfig+0x538>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d030      	beq.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d129      	bne.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039be:	429a      	cmp	r2, r3
 80039c0:	d122      	bne.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039c8:	4013      	ands	r3, r2
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d119      	bne.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039de:	085b      	lsrs	r3, r3, #1
 80039e0:	3b01      	subs	r3, #1
 80039e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d10f      	bne.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d107      	bne.n	8003a08 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a02:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e000      	b.n	8003a0e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800

08003a1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e07b      	b.n	8003b26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d108      	bne.n	8003a48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3e:	d009      	beq.n	8003a54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	61da      	str	r2, [r3, #28]
 8003a46:	e005      	b.n	8003a54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe fc6c 	bl	800234c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad8:	ea42 0103 	orr.w	r1, r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	0c1b      	lsrs	r3, r3, #16
 8003af2:	f003 0104 	and.w	r1, r3, #4
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	f003 0210 	and.w	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69da      	ldr	r2, [r3, #28]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b088      	sub	sp, #32
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	603b      	str	r3, [r7, #0]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b3e:	f7fe fe4b 	bl	80027d8 <HAL_GetTick>
 8003b42:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d001      	beq.n	8003b58 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b54:	2302      	movs	r3, #2
 8003b56:	e12a      	b.n	8003dae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_SPI_Transmit+0x36>
 8003b5e:	88fb      	ldrh	r3, [r7, #6]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e122      	b.n	8003dae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_SPI_Transmit+0x48>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e11b      	b.n	8003dae <HAL_SPI_Transmit+0x280>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2203      	movs	r2, #3
 8003b82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	88fa      	ldrh	r2, [r7, #6]
 8003b96:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	88fa      	ldrh	r2, [r7, #6]
 8003b9c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bc4:	d10f      	bne.n	8003be6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bd4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003be4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf0:	2b40      	cmp	r3, #64	@ 0x40
 8003bf2:	d007      	beq.n	8003c04 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c0c:	d152      	bne.n	8003cb4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <HAL_SPI_Transmit+0xee>
 8003c16:	8b7b      	ldrh	r3, [r7, #26]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d145      	bne.n	8003ca8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c20:	881a      	ldrh	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2c:	1c9a      	adds	r2, r3, #2
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c40:	e032      	b.n	8003ca8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d112      	bne.n	8003c76 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c54:	881a      	ldrh	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	1c9a      	adds	r2, r3, #2
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c74:	e018      	b.n	8003ca8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c76:	f7fe fdaf 	bl	80027d8 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d803      	bhi.n	8003c8e <HAL_SPI_Transmit+0x160>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d102      	bne.n	8003c94 <HAL_SPI_Transmit+0x166>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d109      	bne.n	8003ca8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e082      	b.n	8003dae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1c7      	bne.n	8003c42 <HAL_SPI_Transmit+0x114>
 8003cb2:	e053      	b.n	8003d5c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <HAL_SPI_Transmit+0x194>
 8003cbc:	8b7b      	ldrh	r3, [r7, #26]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d147      	bne.n	8003d52 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	330c      	adds	r3, #12
 8003ccc:	7812      	ldrb	r2, [r2, #0]
 8003cce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ce8:	e033      	b.n	8003d52 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d113      	bne.n	8003d20 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	330c      	adds	r3, #12
 8003d02:	7812      	ldrb	r2, [r2, #0]
 8003d04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0a:	1c5a      	adds	r2, r3, #1
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d1e:	e018      	b.n	8003d52 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d20:	f7fe fd5a 	bl	80027d8 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d803      	bhi.n	8003d38 <HAL_SPI_Transmit+0x20a>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d36:	d102      	bne.n	8003d3e <HAL_SPI_Transmit+0x210>
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d109      	bne.n	8003d52 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e02d      	b.n	8003dae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1c6      	bne.n	8003cea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d5c:	69fa      	ldr	r2, [r7, #28]
 8003d5e:	6839      	ldr	r1, [r7, #0]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 f8b1 	bl	8003ec8 <SPI_EndRxTxTransaction>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10a      	bne.n	8003d90 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	617b      	str	r3, [r7, #20]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003dac:	2300      	movs	r3, #0
  }
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3720      	adds	r7, #32
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003dc8:	f7fe fd06 	bl	80027d8 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd0:	1a9b      	subs	r3, r3, r2
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dd8:	f7fe fcfe 	bl	80027d8 <HAL_GetTick>
 8003ddc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003dde:	4b39      	ldr	r3, [pc, #228]	@ (8003ec4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	015b      	lsls	r3, r3, #5
 8003de4:	0d1b      	lsrs	r3, r3, #20
 8003de6:	69fa      	ldr	r2, [r7, #28]
 8003de8:	fb02 f303 	mul.w	r3, r2, r3
 8003dec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dee:	e055      	b.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df6:	d051      	beq.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003df8:	f7fe fcee 	bl	80027d8 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	69fa      	ldr	r2, [r7, #28]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d902      	bls.n	8003e0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d13d      	bne.n	8003e8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e26:	d111      	bne.n	8003e4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e30:	d004      	beq.n	8003e3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e3a:	d107      	bne.n	8003e4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e54:	d10f      	bne.n	8003e76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e018      	b.n	8003ebc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d102      	bne.n	8003e96 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	61fb      	str	r3, [r7, #28]
 8003e94:	e002      	b.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d19a      	bne.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3720      	adds	r7, #32
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	20000008 	.word	0x20000008

08003ec8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2201      	movs	r2, #1
 8003edc:	2102      	movs	r1, #2
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f7ff ff6a 	bl	8003db8 <SPI_WaitFlagStateUntilTimeout>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eee:	f043 0220 	orr.w	r2, r3, #32
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e032      	b.n	8003f60 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003efa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f68 <SPI_EndRxTxTransaction+0xa0>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a1b      	ldr	r2, [pc, #108]	@ (8003f6c <SPI_EndRxTxTransaction+0xa4>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	0d5b      	lsrs	r3, r3, #21
 8003f06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f18:	d112      	bne.n	8003f40 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	2200      	movs	r2, #0
 8003f22:	2180      	movs	r1, #128	@ 0x80
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f7ff ff47 	bl	8003db8 <SPI_WaitFlagStateUntilTimeout>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d016      	beq.n	8003f5e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f34:	f043 0220 	orr.w	r2, r3, #32
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e00f      	b.n	8003f60 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f56:	2b80      	cmp	r3, #128	@ 0x80
 8003f58:	d0f2      	beq.n	8003f40 <SPI_EndRxTxTransaction+0x78>
 8003f5a:	e000      	b.n	8003f5e <SPI_EndRxTxTransaction+0x96>
        break;
 8003f5c:	bf00      	nop
  }

  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20000008 	.word	0x20000008
 8003f6c:	165e9f81 	.word	0x165e9f81

08003f70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e041      	b.n	8004006 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d106      	bne.n	8003f9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7fe fa20 	bl	80023dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	3304      	adds	r3, #4
 8003fac:	4619      	mov	r1, r3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	f000 fd5a 	bl	8004a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d001      	beq.n	8004028 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e046      	b.n	80040b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a23      	ldr	r2, [pc, #140]	@ (80040c4 <HAL_TIM_Base_Start+0xb4>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d022      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004042:	d01d      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a1f      	ldr	r2, [pc, #124]	@ (80040c8 <HAL_TIM_Base_Start+0xb8>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d018      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a1e      	ldr	r2, [pc, #120]	@ (80040cc <HAL_TIM_Base_Start+0xbc>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d013      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a1c      	ldr	r2, [pc, #112]	@ (80040d0 <HAL_TIM_Base_Start+0xc0>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d00e      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a1b      	ldr	r2, [pc, #108]	@ (80040d4 <HAL_TIM_Base_Start+0xc4>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d009      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a19      	ldr	r2, [pc, #100]	@ (80040d8 <HAL_TIM_Base_Start+0xc8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d004      	beq.n	8004080 <HAL_TIM_Base_Start+0x70>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a18      	ldr	r2, [pc, #96]	@ (80040dc <HAL_TIM_Base_Start+0xcc>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d111      	bne.n	80040a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b06      	cmp	r3, #6
 8004090:	d010      	beq.n	80040b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 0201 	orr.w	r2, r2, #1
 80040a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a2:	e007      	b.n	80040b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	40010000 	.word	0x40010000
 80040c8:	40000400 	.word	0x40000400
 80040cc:	40000800 	.word	0x40000800
 80040d0:	40000c00 	.word	0x40000c00
 80040d4:	40010400 	.word	0x40010400
 80040d8:	40014000 	.word	0x40014000
 80040dc:	40001800 	.word	0x40001800

080040e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e041      	b.n	8004176 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d106      	bne.n	800410c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f839 	bl	800417e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3304      	adds	r3, #4
 800411c:	4619      	mov	r1, r3
 800411e:	4610      	mov	r0, r2
 8004120:	f000 fca2 	bl	8004a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d109      	bne.n	80041b8 <HAL_TIM_PWM_Start+0x24>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	bf14      	ite	ne
 80041b0:	2301      	movne	r3, #1
 80041b2:	2300      	moveq	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	e022      	b.n	80041fe <HAL_TIM_PWM_Start+0x6a>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d109      	bne.n	80041d2 <HAL_TIM_PWM_Start+0x3e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	bf14      	ite	ne
 80041ca:	2301      	movne	r3, #1
 80041cc:	2300      	moveq	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	e015      	b.n	80041fe <HAL_TIM_PWM_Start+0x6a>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d109      	bne.n	80041ec <HAL_TIM_PWM_Start+0x58>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	bf14      	ite	ne
 80041e4:	2301      	movne	r3, #1
 80041e6:	2300      	moveq	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	e008      	b.n	80041fe <HAL_TIM_PWM_Start+0x6a>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e07c      	b.n	8004300 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d104      	bne.n	8004216 <HAL_TIM_PWM_Start+0x82>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004214:	e013      	b.n	800423e <HAL_TIM_PWM_Start+0xaa>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b04      	cmp	r3, #4
 800421a:	d104      	bne.n	8004226 <HAL_TIM_PWM_Start+0x92>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004224:	e00b      	b.n	800423e <HAL_TIM_PWM_Start+0xaa>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b08      	cmp	r3, #8
 800422a:	d104      	bne.n	8004236 <HAL_TIM_PWM_Start+0xa2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004234:	e003      	b.n	800423e <HAL_TIM_PWM_Start+0xaa>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2201      	movs	r2, #1
 8004244:	6839      	ldr	r1, [r7, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f001 f828 	bl	800529c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a2d      	ldr	r2, [pc, #180]	@ (8004308 <HAL_TIM_PWM_Start+0x174>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d004      	beq.n	8004260 <HAL_TIM_PWM_Start+0xcc>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a2c      	ldr	r2, [pc, #176]	@ (800430c <HAL_TIM_PWM_Start+0x178>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d101      	bne.n	8004264 <HAL_TIM_PWM_Start+0xd0>
 8004260:	2301      	movs	r3, #1
 8004262:	e000      	b.n	8004266 <HAL_TIM_PWM_Start+0xd2>
 8004264:	2300      	movs	r3, #0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d007      	beq.n	800427a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a22      	ldr	r2, [pc, #136]	@ (8004308 <HAL_TIM_PWM_Start+0x174>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d022      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428c:	d01d      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a1f      	ldr	r2, [pc, #124]	@ (8004310 <HAL_TIM_PWM_Start+0x17c>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d018      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1d      	ldr	r2, [pc, #116]	@ (8004314 <HAL_TIM_PWM_Start+0x180>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d013      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004318 <HAL_TIM_PWM_Start+0x184>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d00e      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a16      	ldr	r2, [pc, #88]	@ (800430c <HAL_TIM_PWM_Start+0x178>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d009      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a18      	ldr	r2, [pc, #96]	@ (800431c <HAL_TIM_PWM_Start+0x188>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d004      	beq.n	80042ca <HAL_TIM_PWM_Start+0x136>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a16      	ldr	r2, [pc, #88]	@ (8004320 <HAL_TIM_PWM_Start+0x18c>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d111      	bne.n	80042ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2b06      	cmp	r3, #6
 80042da:	d010      	beq.n	80042fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f042 0201 	orr.w	r2, r2, #1
 80042ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ec:	e007      	b.n	80042fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40010000 	.word	0x40010000
 800430c:	40010400 	.word	0x40010400
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40014000 	.word	0x40014000
 8004320:	40001800 	.word	0x40001800

08004324 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e041      	b.n	80043ba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f839 	bl	80043c2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3304      	adds	r3, #4
 8004360:	4619      	mov	r1, r3
 8004362:	4610      	mov	r0, r2
 8004364:	f000 fb80 	bl	8004a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b084      	sub	sp, #16
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d020      	beq.n	800443a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d01b      	beq.n	800443a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f06f 0202 	mvn.w	r2, #2
 800440a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fb02 	bl	8004a2a <HAL_TIM_IC_CaptureCallback>
 8004426:	e005      	b.n	8004434 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 faf4 	bl	8004a16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 fb05 	bl	8004a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d020      	beq.n	8004486 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b00      	cmp	r3, #0
 800444c:	d01b      	beq.n	8004486 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f06f 0204 	mvn.w	r2, #4
 8004456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fadc 	bl	8004a2a <HAL_TIM_IC_CaptureCallback>
 8004472:	e005      	b.n	8004480 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 face 	bl	8004a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fadf 	bl	8004a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f003 0308 	and.w	r3, r3, #8
 800448c:	2b00      	cmp	r3, #0
 800448e:	d020      	beq.n	80044d2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f003 0308 	and.w	r3, r3, #8
 8004496:	2b00      	cmp	r3, #0
 8004498:	d01b      	beq.n	80044d2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f06f 0208 	mvn.w	r2, #8
 80044a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2204      	movs	r2, #4
 80044a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	f003 0303 	and.w	r3, r3, #3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fab6 	bl	8004a2a <HAL_TIM_IC_CaptureCallback>
 80044be:	e005      	b.n	80044cc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 faa8 	bl	8004a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fab9 	bl	8004a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d020      	beq.n	800451e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d01b      	beq.n	800451e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f06f 0210 	mvn.w	r2, #16
 80044ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2208      	movs	r2, #8
 80044f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004500:	2b00      	cmp	r3, #0
 8004502:	d003      	beq.n	800450c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fa90 	bl	8004a2a <HAL_TIM_IC_CaptureCallback>
 800450a:	e005      	b.n	8004518 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fa82 	bl	8004a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fa93 	bl	8004a3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00c      	beq.n	8004542 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d007      	beq.n	8004542 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f06f 0201 	mvn.w	r2, #1
 800453a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 fa60 	bl	8004a02 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00c      	beq.n	8004566 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004552:	2b00      	cmp	r3, #0
 8004554:	d007      	beq.n	8004566 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800455e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 ff47 	bl	80053f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00c      	beq.n	800458a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004576:	2b00      	cmp	r3, #0
 8004578:	d007      	beq.n	800458a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004582:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 fa64 	bl	8004a52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f003 0320 	and.w	r3, r3, #32
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00c      	beq.n	80045ae <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f06f 0220 	mvn.w	r2, #32
 80045a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 ff19 	bl	80053e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ae:	bf00      	nop
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b086      	sub	sp, #24
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	60b9      	str	r1, [r7, #8]
 80045c0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d101      	bne.n	80045d4 <HAL_TIM_IC_ConfigChannel+0x1e>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e088      	b.n	80046e6 <HAL_TIM_IC_ConfigChannel+0x130>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d11b      	bne.n	800461a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80045f2:	f000 fc8f 	bl	8004f14 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699a      	ldr	r2, [r3, #24]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 020c 	bic.w	r2, r2, #12
 8004604:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6999      	ldr	r1, [r3, #24]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	619a      	str	r2, [r3, #24]
 8004618:	e060      	b.n	80046dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2b04      	cmp	r3, #4
 800461e:	d11c      	bne.n	800465a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004630:	f000 fd13 	bl	800505a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004642:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	021a      	lsls	r2, r3, #8
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	619a      	str	r2, [r3, #24]
 8004658:	e040      	b.n	80046dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b08      	cmp	r3, #8
 800465e:	d11b      	bne.n	8004698 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004670:	f000 fd60 	bl	8005134 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69da      	ldr	r2, [r3, #28]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 020c 	bic.w	r2, r2, #12
 8004682:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	69d9      	ldr	r1, [r3, #28]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	61da      	str	r2, [r3, #28]
 8004696:	e021      	b.n	80046dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b0c      	cmp	r3, #12
 800469c:	d11c      	bne.n	80046d8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80046ae:	f000 fd7d 	bl	80051ac <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69da      	ldr	r2, [r3, #28]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80046c0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69d9      	ldr	r1, [r3, #28]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	021a      	lsls	r2, r3, #8
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	61da      	str	r2, [r3, #28]
 80046d6:	e001      	b.n	80046dc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3718      	adds	r7, #24
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004706:	2b01      	cmp	r3, #1
 8004708:	d101      	bne.n	800470e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800470a:	2302      	movs	r3, #2
 800470c:	e0ae      	b.n	800486c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b0c      	cmp	r3, #12
 800471a:	f200 809f 	bhi.w	800485c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800471e:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	08004759 	.word	0x08004759
 8004728:	0800485d 	.word	0x0800485d
 800472c:	0800485d 	.word	0x0800485d
 8004730:	0800485d 	.word	0x0800485d
 8004734:	08004799 	.word	0x08004799
 8004738:	0800485d 	.word	0x0800485d
 800473c:	0800485d 	.word	0x0800485d
 8004740:	0800485d 	.word	0x0800485d
 8004744:	080047db 	.word	0x080047db
 8004748:	0800485d 	.word	0x0800485d
 800474c:	0800485d 	.word	0x0800485d
 8004750:	0800485d 	.word	0x0800485d
 8004754:	0800481b 	.word	0x0800481b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	4618      	mov	r0, r3
 8004760:	f000 fa28 	bl	8004bb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0208 	orr.w	r2, r2, #8
 8004772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699a      	ldr	r2, [r3, #24]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0204 	bic.w	r2, r2, #4
 8004782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6999      	ldr	r1, [r3, #24]
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	619a      	str	r2, [r3, #24]
      break;
 8004796:	e064      	b.n	8004862 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fa78 	bl	8004c94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6999      	ldr	r1, [r3, #24]
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	021a      	lsls	r2, r3, #8
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	619a      	str	r2, [r3, #24]
      break;
 80047d8:	e043      	b.n	8004862 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68b9      	ldr	r1, [r7, #8]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 facd 	bl	8004d80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f042 0208 	orr.w	r2, r2, #8
 80047f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69da      	ldr	r2, [r3, #28]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0204 	bic.w	r2, r2, #4
 8004804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69d9      	ldr	r1, [r3, #28]
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	691a      	ldr	r2, [r3, #16]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	61da      	str	r2, [r3, #28]
      break;
 8004818:	e023      	b.n	8004862 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68b9      	ldr	r1, [r7, #8]
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fb21 	bl	8004e68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69d9      	ldr	r1, [r3, #28]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	021a      	lsls	r2, r3, #8
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	61da      	str	r2, [r3, #28]
      break;
 800485a:	e002      	b.n	8004862 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	75fb      	strb	r3, [r7, #23]
      break;
 8004860:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800486a:	7dfb      	ldrb	r3, [r7, #23]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_TIM_ConfigClockSource+0x1c>
 800488c:	2302      	movs	r3, #2
 800488e:	e0b4      	b.n	80049fa <HAL_TIM_ConfigClockSource+0x186>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048c8:	d03e      	beq.n	8004948 <HAL_TIM_ConfigClockSource+0xd4>
 80048ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ce:	f200 8087 	bhi.w	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 80048d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048d6:	f000 8086 	beq.w	80049e6 <HAL_TIM_ConfigClockSource+0x172>
 80048da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048de:	d87f      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 80048e0:	2b70      	cmp	r3, #112	@ 0x70
 80048e2:	d01a      	beq.n	800491a <HAL_TIM_ConfigClockSource+0xa6>
 80048e4:	2b70      	cmp	r3, #112	@ 0x70
 80048e6:	d87b      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b60      	cmp	r3, #96	@ 0x60
 80048ea:	d050      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x11a>
 80048ec:	2b60      	cmp	r3, #96	@ 0x60
 80048ee:	d877      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b50      	cmp	r3, #80	@ 0x50
 80048f2:	d03c      	beq.n	800496e <HAL_TIM_ConfigClockSource+0xfa>
 80048f4:	2b50      	cmp	r3, #80	@ 0x50
 80048f6:	d873      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b40      	cmp	r3, #64	@ 0x40
 80048fa:	d058      	beq.n	80049ae <HAL_TIM_ConfigClockSource+0x13a>
 80048fc:	2b40      	cmp	r3, #64	@ 0x40
 80048fe:	d86f      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004900:	2b30      	cmp	r3, #48	@ 0x30
 8004902:	d064      	beq.n	80049ce <HAL_TIM_ConfigClockSource+0x15a>
 8004904:	2b30      	cmp	r3, #48	@ 0x30
 8004906:	d86b      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004908:	2b20      	cmp	r3, #32
 800490a:	d060      	beq.n	80049ce <HAL_TIM_ConfigClockSource+0x15a>
 800490c:	2b20      	cmp	r3, #32
 800490e:	d867      	bhi.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
 8004910:	2b00      	cmp	r3, #0
 8004912:	d05c      	beq.n	80049ce <HAL_TIM_ConfigClockSource+0x15a>
 8004914:	2b10      	cmp	r3, #16
 8004916:	d05a      	beq.n	80049ce <HAL_TIM_ConfigClockSource+0x15a>
 8004918:	e062      	b.n	80049e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800492a:	f000 fc97 	bl	800525c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800493c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	609a      	str	r2, [r3, #8]
      break;
 8004946:	e04f      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004958:	f000 fc80 	bl	800525c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689a      	ldr	r2, [r3, #8]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800496a:	609a      	str	r2, [r3, #8]
      break;
 800496c:	e03c      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800497a:	461a      	mov	r2, r3
 800497c:	f000 fb3e 	bl	8004ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2150      	movs	r1, #80	@ 0x50
 8004986:	4618      	mov	r0, r3
 8004988:	f000 fc4d 	bl	8005226 <TIM_ITRx_SetConfig>
      break;
 800498c:	e02c      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800499a:	461a      	mov	r2, r3
 800499c:	f000 fb9a 	bl	80050d4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2160      	movs	r1, #96	@ 0x60
 80049a6:	4618      	mov	r0, r3
 80049a8:	f000 fc3d 	bl	8005226 <TIM_ITRx_SetConfig>
      break;
 80049ac:	e01c      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ba:	461a      	mov	r2, r3
 80049bc:	f000 fb1e 	bl	8004ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2140      	movs	r1, #64	@ 0x40
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 fc2d 	bl	8005226 <TIM_ITRx_SetConfig>
      break;
 80049cc:	e00c      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4619      	mov	r1, r3
 80049d8:	4610      	mov	r0, r2
 80049da:	f000 fc24 	bl	8005226 <TIM_ITRx_SetConfig>
      break;
 80049de:	e003      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	73fb      	strb	r3, [r7, #15]
      break;
 80049e4:	e000      	b.n	80049e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a43      	ldr	r2, [pc, #268]	@ (8004b88 <TIM_Base_SetConfig+0x120>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d013      	beq.n	8004aa8 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a86:	d00f      	beq.n	8004aa8 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a40      	ldr	r2, [pc, #256]	@ (8004b8c <TIM_Base_SetConfig+0x124>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d00b      	beq.n	8004aa8 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a3f      	ldr	r2, [pc, #252]	@ (8004b90 <TIM_Base_SetConfig+0x128>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d007      	beq.n	8004aa8 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b94 <TIM_Base_SetConfig+0x12c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a3d      	ldr	r2, [pc, #244]	@ (8004b98 <TIM_Base_SetConfig+0x130>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d108      	bne.n	8004aba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a32      	ldr	r2, [pc, #200]	@ (8004b88 <TIM_Base_SetConfig+0x120>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d02b      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac8:	d027      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	@ (8004b8c <TIM_Base_SetConfig+0x124>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d023      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b90 <TIM_Base_SetConfig+0x128>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d01f      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2d      	ldr	r2, [pc, #180]	@ (8004b94 <TIM_Base_SetConfig+0x12c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d01b      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <TIM_Base_SetConfig+0x130>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d017      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <TIM_Base_SetConfig+0x134>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d013      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba0 <TIM_Base_SetConfig+0x138>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00f      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a29      	ldr	r2, [pc, #164]	@ (8004ba4 <TIM_Base_SetConfig+0x13c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d00b      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a28      	ldr	r2, [pc, #160]	@ (8004ba8 <TIM_Base_SetConfig+0x140>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d007      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a27      	ldr	r2, [pc, #156]	@ (8004bac <TIM_Base_SetConfig+0x144>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d003      	beq.n	8004b1a <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a26      	ldr	r2, [pc, #152]	@ (8004bb0 <TIM_Base_SetConfig+0x148>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d108      	bne.n	8004b2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	689a      	ldr	r2, [r3, #8]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a0e      	ldr	r2, [pc, #56]	@ (8004b88 <TIM_Base_SetConfig+0x120>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d003      	beq.n	8004b5a <TIM_Base_SetConfig+0xf2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a10      	ldr	r2, [pc, #64]	@ (8004b98 <TIM_Base_SetConfig+0x130>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d103      	bne.n	8004b62 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	691a      	ldr	r2, [r3, #16]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f043 0204 	orr.w	r2, r3, #4
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	601a      	str	r2, [r3, #0]
}
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40010000 	.word	0x40010000
 8004b8c:	40000400 	.word	0x40000400
 8004b90:	40000800 	.word	0x40000800
 8004b94:	40000c00 	.word	0x40000c00
 8004b98:	40010400 	.word	0x40010400
 8004b9c:	40014000 	.word	0x40014000
 8004ba0:	40014400 	.word	0x40014400
 8004ba4:	40014800 	.word	0x40014800
 8004ba8:	40001800 	.word	0x40001800
 8004bac:	40001c00 	.word	0x40001c00
 8004bb0:	40002000 	.word	0x40002000

08004bb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f023 0201 	bic.w	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0303 	bic.w	r3, r3, #3
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	f023 0302 	bic.w	r3, r3, #2
 8004bfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a20      	ldr	r2, [pc, #128]	@ (8004c8c <TIM_OC1_SetConfig+0xd8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_OC1_SetConfig+0x64>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a1f      	ldr	r2, [pc, #124]	@ (8004c90 <TIM_OC1_SetConfig+0xdc>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d10c      	bne.n	8004c32 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f023 0308 	bic.w	r3, r3, #8
 8004c1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	f023 0304 	bic.w	r3, r3, #4
 8004c30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a15      	ldr	r2, [pc, #84]	@ (8004c8c <TIM_OC1_SetConfig+0xd8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d003      	beq.n	8004c42 <TIM_OC1_SetConfig+0x8e>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a14      	ldr	r2, [pc, #80]	@ (8004c90 <TIM_OC1_SetConfig+0xdc>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d111      	bne.n	8004c66 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	621a      	str	r2, [r3, #32]
}
 8004c80:	bf00      	nop
 8004c82:	371c      	adds	r7, #28
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	40010000 	.word	0x40010000
 8004c90:	40010400 	.word	0x40010400

08004c94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	f023 0210 	bic.w	r2, r3, #16
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	021b      	lsls	r3, r3, #8
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f023 0320 	bic.w	r3, r3, #32
 8004cde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a22      	ldr	r2, [pc, #136]	@ (8004d78 <TIM_OC2_SetConfig+0xe4>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_OC2_SetConfig+0x68>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a21      	ldr	r2, [pc, #132]	@ (8004d7c <TIM_OC2_SetConfig+0xe8>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d10d      	bne.n	8004d18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a17      	ldr	r2, [pc, #92]	@ (8004d78 <TIM_OC2_SetConfig+0xe4>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d003      	beq.n	8004d28 <TIM_OC2_SetConfig+0x94>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a16      	ldr	r2, [pc, #88]	@ (8004d7c <TIM_OC2_SetConfig+0xe8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d113      	bne.n	8004d50 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	695b      	ldr	r3, [r3, #20]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	621a      	str	r2, [r3, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	40010000 	.word	0x40010000
 8004d7c:	40010400 	.word	0x40010400

08004d80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0303 	bic.w	r3, r3, #3
 8004db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	021b      	lsls	r3, r3, #8
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a21      	ldr	r2, [pc, #132]	@ (8004e60 <TIM_OC3_SetConfig+0xe0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d003      	beq.n	8004de6 <TIM_OC3_SetConfig+0x66>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a20      	ldr	r2, [pc, #128]	@ (8004e64 <TIM_OC3_SetConfig+0xe4>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d10d      	bne.n	8004e02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a16      	ldr	r2, [pc, #88]	@ (8004e60 <TIM_OC3_SetConfig+0xe0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d003      	beq.n	8004e12 <TIM_OC3_SetConfig+0x92>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a15      	ldr	r2, [pc, #84]	@ (8004e64 <TIM_OC3_SetConfig+0xe4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d113      	bne.n	8004e3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685a      	ldr	r2, [r3, #4]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	621a      	str	r2, [r3, #32]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	40010000 	.word	0x40010000
 8004e64:	40010400 	.word	0x40010400

08004e68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	021b      	lsls	r3, r3, #8
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	031b      	lsls	r3, r3, #12
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a12      	ldr	r2, [pc, #72]	@ (8004f0c <TIM_OC4_SetConfig+0xa4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d003      	beq.n	8004ed0 <TIM_OC4_SetConfig+0x68>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a11      	ldr	r2, [pc, #68]	@ (8004f10 <TIM_OC4_SetConfig+0xa8>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d109      	bne.n	8004ee4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ed6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	019b      	lsls	r3, r3, #6
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	621a      	str	r2, [r3, #32]
}
 8004efe:	bf00      	nop
 8004f00:	371c      	adds	r7, #28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	40010000 	.word	0x40010000
 8004f10:	40010400 	.word	0x40010400

08004f14 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f023 0201 	bic.w	r2, r3, #1
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4a28      	ldr	r2, [pc, #160]	@ (8004fe0 <TIM_TI1_SetConfig+0xcc>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d01b      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f48:	d017      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4a25      	ldr	r2, [pc, #148]	@ (8004fe4 <TIM_TI1_SetConfig+0xd0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d013      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	4a24      	ldr	r2, [pc, #144]	@ (8004fe8 <TIM_TI1_SetConfig+0xd4>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d00f      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	4a23      	ldr	r2, [pc, #140]	@ (8004fec <TIM_TI1_SetConfig+0xd8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d00b      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4a22      	ldr	r2, [pc, #136]	@ (8004ff0 <TIM_TI1_SetConfig+0xdc>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d007      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	4a21      	ldr	r2, [pc, #132]	@ (8004ff4 <TIM_TI1_SetConfig+0xe0>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d003      	beq.n	8004f7a <TIM_TI1_SetConfig+0x66>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4a20      	ldr	r2, [pc, #128]	@ (8004ff8 <TIM_TI1_SetConfig+0xe4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d101      	bne.n	8004f7e <TIM_TI1_SetConfig+0x6a>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e000      	b.n	8004f80 <TIM_TI1_SetConfig+0x6c>
 8004f7e:	2300      	movs	r3, #0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d008      	beq.n	8004f96 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f023 0303 	bic.w	r3, r3, #3
 8004f8a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]
 8004f94:	e003      	b.n	8004f9e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f043 0301 	orr.w	r3, r3, #1
 8004f9c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fa4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f023 030a 	bic.w	r3, r3, #10
 8004fb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f003 030a 	and.w	r3, r3, #10
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	697a      	ldr	r2, [r7, #20]
 8004fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	621a      	str	r2, [r3, #32]
}
 8004fd2:	bf00      	nop
 8004fd4:	371c      	adds	r7, #28
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40010400 	.word	0x40010400
 8004ff4:	40014000 	.word	0x40014000
 8004ff8:	40001800 	.word	0x40001800

08004ffc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	f023 0201 	bic.w	r2, r3, #1
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	f023 030a 	bic.w	r3, r3, #10
 8005038:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4313      	orrs	r3, r2
 8005040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800505a:	b480      	push	{r7}
 800505c:	b087      	sub	sp, #28
 800505e:	af00      	add	r7, sp, #0
 8005060:	60f8      	str	r0, [r7, #12]
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	607a      	str	r2, [r7, #4]
 8005066:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	f023 0210 	bic.w	r2, r3, #16
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	021b      	lsls	r3, r3, #8
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	4313      	orrs	r3, r2
 8005090:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005098:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	031b      	lsls	r3, r3, #12
 800509e:	b29b      	uxth	r3, r3
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050ac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	011b      	lsls	r3, r3, #4
 80050b2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	621a      	str	r2, [r3, #32]
}
 80050c8:	bf00      	nop
 80050ca:	371c      	adds	r7, #28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b087      	sub	sp, #28
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	f023 0210 	bic.w	r2, r3, #16
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	699b      	ldr	r3, [r3, #24]
 80050f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	031b      	lsls	r3, r3, #12
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005110:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4313      	orrs	r3, r2
 800511a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	621a      	str	r2, [r3, #32]
}
 8005128:	bf00      	nop
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f023 0303 	bic.w	r3, r3, #3
 8005160:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005170:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	b2db      	uxtb	r3, r3
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005184:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	021b      	lsls	r3, r3, #8
 800518a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	621a      	str	r2, [r3, #32]
}
 80051a0:	bf00      	nop
 80051a2:	371c      	adds	r7, #28
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b087      	sub	sp, #28
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
 80051b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6a1b      	ldr	r3, [r3, #32]
 80051be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	69db      	ldr	r3, [r3, #28]
 80051d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	021b      	lsls	r3, r3, #8
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051ea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	031b      	lsls	r3, r3, #12
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80051fe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	031b      	lsls	r3, r3, #12
 8005204:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	4313      	orrs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	621a      	str	r2, [r3, #32]
}
 800521a:	bf00      	nop
 800521c:	371c      	adds	r7, #28
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005226:	b480      	push	{r7}
 8005228:	b085      	sub	sp, #20
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
 800522e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800523c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	f043 0307 	orr.w	r3, r3, #7
 8005248:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	609a      	str	r2, [r3, #8]
}
 8005250:	bf00      	nop
 8005252:	3714      	adds	r7, #20
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005276:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	021a      	lsls	r2, r3, #8
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	431a      	orrs	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	4313      	orrs	r3, r2
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	4313      	orrs	r3, r2
 8005288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	609a      	str	r2, [r3, #8]
}
 8005290:	bf00      	nop
 8005292:	371c      	adds	r7, #28
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	f003 031f 	and.w	r3, r3, #31
 80052ae:	2201      	movs	r2, #1
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a1a      	ldr	r2, [r3, #32]
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	43db      	mvns	r3, r3
 80052be:	401a      	ands	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a1a      	ldr	r2, [r3, #32]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f003 031f 	and.w	r3, r3, #31
 80052ce:	6879      	ldr	r1, [r7, #4]
 80052d0:	fa01 f303 	lsl.w	r3, r1, r3
 80052d4:	431a      	orrs	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	621a      	str	r2, [r3, #32]
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
	...

080052e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d101      	bne.n	8005300 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052fc:	2302      	movs	r3, #2
 80052fe:	e05a      	b.n	80053b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005326:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a21      	ldr	r2, [pc, #132]	@ (80053c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d022      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800534c:	d01d      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a1d      	ldr	r2, [pc, #116]	@ (80053c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d018      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a1b      	ldr	r2, [pc, #108]	@ (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d013      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a1a      	ldr	r2, [pc, #104]	@ (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00e      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a18      	ldr	r2, [pc, #96]	@ (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d009      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a17      	ldr	r2, [pc, #92]	@ (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d004      	beq.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a15      	ldr	r2, [pc, #84]	@ (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d10c      	bne.n	80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005390:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4313      	orrs	r3, r2
 800539a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40000400 	.word	0x40000400
 80053cc:	40000800 	.word	0x40000800
 80053d0:	40000c00 	.word	0x40000c00
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40014000 	.word	0x40014000
 80053dc:	40001800 	.word	0x40001800

080053e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d101      	bne.n	800541a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e042      	b.n	80054a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7fd f870 	bl	8002514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2224      	movs	r2, #36	@ 0x24
 8005438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800544a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f973 	bl	8005738 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	691a      	ldr	r2, [r3, #16]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005460:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005470:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005480:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2220      	movs	r2, #32
 800548c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3708      	adds	r7, #8
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b08a      	sub	sp, #40	@ 0x28
 80054ac:	af02      	add	r7, sp, #8
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	603b      	str	r3, [r7, #0]
 80054b4:	4613      	mov	r3, r2
 80054b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	d175      	bne.n	80055b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d002      	beq.n	80054d4 <HAL_UART_Transmit+0x2c>
 80054ce:	88fb      	ldrh	r3, [r7, #6]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e06e      	b.n	80055b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2221      	movs	r2, #33	@ 0x21
 80054e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054e6:	f7fd f977 	bl	80027d8 <HAL_GetTick>
 80054ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	88fa      	ldrh	r2, [r7, #6]
 80054f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	88fa      	ldrh	r2, [r7, #6]
 80054f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005500:	d108      	bne.n	8005514 <HAL_UART_Transmit+0x6c>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d104      	bne.n	8005514 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800550a:	2300      	movs	r3, #0
 800550c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	61bb      	str	r3, [r7, #24]
 8005512:	e003      	b.n	800551c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005518:	2300      	movs	r3, #0
 800551a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800551c:	e02e      	b.n	800557c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	2200      	movs	r2, #0
 8005526:	2180      	movs	r1, #128	@ 0x80
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f848 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d005      	beq.n	8005540 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e03a      	b.n	80055b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	881b      	ldrh	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005554:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	3302      	adds	r3, #2
 800555a:	61bb      	str	r3, [r7, #24]
 800555c:	e007      	b.n	800556e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	3301      	adds	r3, #1
 800556c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005572:	b29b      	uxth	r3, r3
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1cb      	bne.n	800551e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2200      	movs	r2, #0
 800558e:	2140      	movs	r1, #64	@ 0x40
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 f814 	bl	80055be <UART_WaitOnFlagUntilTimeout>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d005      	beq.n	80055a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2220      	movs	r2, #32
 80055a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e006      	b.n	80055b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2220      	movs	r2, #32
 80055ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80055b0:	2300      	movs	r3, #0
 80055b2:	e000      	b.n	80055b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80055b4:	2302      	movs	r3, #2
  }
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3720      	adds	r7, #32
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b086      	sub	sp, #24
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	60f8      	str	r0, [r7, #12]
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	603b      	str	r3, [r7, #0]
 80055ca:	4613      	mov	r3, r2
 80055cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ce:	e03b      	b.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d6:	d037      	beq.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d8:	f7fd f8fe 	bl	80027d8 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	6a3a      	ldr	r2, [r7, #32]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d302      	bcc.n	80055ee <UART_WaitOnFlagUntilTimeout+0x30>
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e03a      	b.n	8005668 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	f003 0304 	and.w	r3, r3, #4
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d023      	beq.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	2b80      	cmp	r3, #128	@ 0x80
 8005604:	d020      	beq.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b40      	cmp	r3, #64	@ 0x40
 800560a:	d01d      	beq.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0308 	and.w	r3, r3, #8
 8005616:	2b08      	cmp	r3, #8
 8005618:	d116      	bne.n	8005648 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800561a:	2300      	movs	r3, #0
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	617b      	str	r3, [r7, #20]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	617b      	str	r3, [r7, #20]
 800562e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f81d 	bl	8005670 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2208      	movs	r2, #8
 800563a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e00f      	b.n	8005668 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	4013      	ands	r3, r2
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	429a      	cmp	r2, r3
 8005656:	bf0c      	ite	eq
 8005658:	2301      	moveq	r3, #1
 800565a:	2300      	movne	r3, #0
 800565c:	b2db      	uxtb	r3, r3
 800565e:	461a      	mov	r2, r3
 8005660:	79fb      	ldrb	r3, [r7, #7]
 8005662:	429a      	cmp	r2, r3
 8005664:	d0b4      	beq.n	80055d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005670:	b480      	push	{r7}
 8005672:	b095      	sub	sp, #84	@ 0x54
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	330c      	adds	r3, #12
 800567e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800568e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	330c      	adds	r3, #12
 8005696:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005698:	643a      	str	r2, [r7, #64]	@ 0x40
 800569a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800569e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e5      	bne.n	8005678 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3314      	adds	r3, #20
 80056b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056d4:	e841 2300 	strex	r3, r2, [r1]
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e5      	bne.n	80056ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d119      	bne.n	800571c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	e853 3f00 	ldrex	r3, [r3]
 80056f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f023 0310 	bic.w	r3, r3, #16
 80056fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005708:	61ba      	str	r2, [r7, #24]
 800570a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570c:	6979      	ldr	r1, [r7, #20]
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	e841 2300 	strex	r3, r2, [r1]
 8005714:	613b      	str	r3, [r7, #16]
   return(result);
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1e5      	bne.n	80056e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2220      	movs	r2, #32
 8005720:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800572a:	bf00      	nop
 800572c:	3754      	adds	r7, #84	@ 0x54
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
	...

08005738 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800573c:	b0c0      	sub	sp, #256	@ 0x100
 800573e:	af00      	add	r7, sp, #0
 8005740:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005754:	68d9      	ldr	r1, [r3, #12]
 8005756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	ea40 0301 	orr.w	r3, r0, r1
 8005760:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005766:	689a      	ldr	r2, [r3, #8]
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	431a      	orrs	r2, r3
 8005770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	431a      	orrs	r2, r3
 8005778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	4313      	orrs	r3, r2
 8005780:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005790:	f021 010c 	bic.w	r1, r1, #12
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800579e:	430b      	orrs	r3, r1
 80057a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b2:	6999      	ldr	r1, [r3, #24]
 80057b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	ea40 0301 	orr.w	r3, r0, r1
 80057be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	4b8f      	ldr	r3, [pc, #572]	@ (8005a04 <UART_SetConfig+0x2cc>)
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d005      	beq.n	80057d8 <UART_SetConfig+0xa0>
 80057cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b8d      	ldr	r3, [pc, #564]	@ (8005a08 <UART_SetConfig+0x2d0>)
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d104      	bne.n	80057e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057d8:	f7fd fc3e 	bl	8003058 <HAL_RCC_GetPCLK2Freq>
 80057dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80057e0:	e003      	b.n	80057ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057e2:	f7fd fc25 	bl	8003030 <HAL_RCC_GetPCLK1Freq>
 80057e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ee:	69db      	ldr	r3, [r3, #28]
 80057f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057f4:	f040 810c 	bne.w	8005a10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057fc:	2200      	movs	r2, #0
 80057fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005802:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005806:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800580a:	4622      	mov	r2, r4
 800580c:	462b      	mov	r3, r5
 800580e:	1891      	adds	r1, r2, r2
 8005810:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005812:	415b      	adcs	r3, r3
 8005814:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005816:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800581a:	4621      	mov	r1, r4
 800581c:	eb12 0801 	adds.w	r8, r2, r1
 8005820:	4629      	mov	r1, r5
 8005822:	eb43 0901 	adc.w	r9, r3, r1
 8005826:	f04f 0200 	mov.w	r2, #0
 800582a:	f04f 0300 	mov.w	r3, #0
 800582e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005832:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005836:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800583a:	4690      	mov	r8, r2
 800583c:	4699      	mov	r9, r3
 800583e:	4623      	mov	r3, r4
 8005840:	eb18 0303 	adds.w	r3, r8, r3
 8005844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005848:	462b      	mov	r3, r5
 800584a:	eb49 0303 	adc.w	r3, r9, r3
 800584e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800585e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005862:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005866:	460b      	mov	r3, r1
 8005868:	18db      	adds	r3, r3, r3
 800586a:	653b      	str	r3, [r7, #80]	@ 0x50
 800586c:	4613      	mov	r3, r2
 800586e:	eb42 0303 	adc.w	r3, r2, r3
 8005872:	657b      	str	r3, [r7, #84]	@ 0x54
 8005874:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005878:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800587c:	f7fb f9ee 	bl	8000c5c <__aeabi_uldivmod>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4b61      	ldr	r3, [pc, #388]	@ (8005a0c <UART_SetConfig+0x2d4>)
 8005886:	fba3 2302 	umull	r2, r3, r3, r2
 800588a:	095b      	lsrs	r3, r3, #5
 800588c:	011c      	lsls	r4, r3, #4
 800588e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005892:	2200      	movs	r2, #0
 8005894:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005898:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800589c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058a0:	4642      	mov	r2, r8
 80058a2:	464b      	mov	r3, r9
 80058a4:	1891      	adds	r1, r2, r2
 80058a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058a8:	415b      	adcs	r3, r3
 80058aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80058b0:	4641      	mov	r1, r8
 80058b2:	eb12 0a01 	adds.w	sl, r2, r1
 80058b6:	4649      	mov	r1, r9
 80058b8:	eb43 0b01 	adc.w	fp, r3, r1
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058d0:	4692      	mov	sl, r2
 80058d2:	469b      	mov	fp, r3
 80058d4:	4643      	mov	r3, r8
 80058d6:	eb1a 0303 	adds.w	r3, sl, r3
 80058da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058de:	464b      	mov	r3, r9
 80058e0:	eb4b 0303 	adc.w	r3, fp, r3
 80058e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058fc:	460b      	mov	r3, r1
 80058fe:	18db      	adds	r3, r3, r3
 8005900:	643b      	str	r3, [r7, #64]	@ 0x40
 8005902:	4613      	mov	r3, r2
 8005904:	eb42 0303 	adc.w	r3, r2, r3
 8005908:	647b      	str	r3, [r7, #68]	@ 0x44
 800590a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800590e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005912:	f7fb f9a3 	bl	8000c5c <__aeabi_uldivmod>
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	4611      	mov	r1, r2
 800591c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a0c <UART_SetConfig+0x2d4>)
 800591e:	fba3 2301 	umull	r2, r3, r3, r1
 8005922:	095b      	lsrs	r3, r3, #5
 8005924:	2264      	movs	r2, #100	@ 0x64
 8005926:	fb02 f303 	mul.w	r3, r2, r3
 800592a:	1acb      	subs	r3, r1, r3
 800592c:	00db      	lsls	r3, r3, #3
 800592e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005932:	4b36      	ldr	r3, [pc, #216]	@ (8005a0c <UART_SetConfig+0x2d4>)
 8005934:	fba3 2302 	umull	r2, r3, r3, r2
 8005938:	095b      	lsrs	r3, r3, #5
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005940:	441c      	add	r4, r3
 8005942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005946:	2200      	movs	r2, #0
 8005948:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800594c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005950:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005954:	4642      	mov	r2, r8
 8005956:	464b      	mov	r3, r9
 8005958:	1891      	adds	r1, r2, r2
 800595a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800595c:	415b      	adcs	r3, r3
 800595e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005960:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005964:	4641      	mov	r1, r8
 8005966:	1851      	adds	r1, r2, r1
 8005968:	6339      	str	r1, [r7, #48]	@ 0x30
 800596a:	4649      	mov	r1, r9
 800596c:	414b      	adcs	r3, r1
 800596e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	f04f 0300 	mov.w	r3, #0
 8005978:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800597c:	4659      	mov	r1, fp
 800597e:	00cb      	lsls	r3, r1, #3
 8005980:	4651      	mov	r1, sl
 8005982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005986:	4651      	mov	r1, sl
 8005988:	00ca      	lsls	r2, r1, #3
 800598a:	4610      	mov	r0, r2
 800598c:	4619      	mov	r1, r3
 800598e:	4603      	mov	r3, r0
 8005990:	4642      	mov	r2, r8
 8005992:	189b      	adds	r3, r3, r2
 8005994:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005998:	464b      	mov	r3, r9
 800599a:	460a      	mov	r2, r1
 800599c:	eb42 0303 	adc.w	r3, r2, r3
 80059a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059b8:	460b      	mov	r3, r1
 80059ba:	18db      	adds	r3, r3, r3
 80059bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059be:	4613      	mov	r3, r2
 80059c0:	eb42 0303 	adc.w	r3, r2, r3
 80059c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059ce:	f7fb f945 	bl	8000c5c <__aeabi_uldivmod>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a0c <UART_SetConfig+0x2d4>)
 80059d8:	fba3 1302 	umull	r1, r3, r3, r2
 80059dc:	095b      	lsrs	r3, r3, #5
 80059de:	2164      	movs	r1, #100	@ 0x64
 80059e0:	fb01 f303 	mul.w	r3, r1, r3
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	3332      	adds	r3, #50	@ 0x32
 80059ea:	4a08      	ldr	r2, [pc, #32]	@ (8005a0c <UART_SetConfig+0x2d4>)
 80059ec:	fba2 2303 	umull	r2, r3, r2, r3
 80059f0:	095b      	lsrs	r3, r3, #5
 80059f2:	f003 0207 	and.w	r2, r3, #7
 80059f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4422      	add	r2, r4
 80059fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a00:	e106      	b.n	8005c10 <UART_SetConfig+0x4d8>
 8005a02:	bf00      	nop
 8005a04:	40011000 	.word	0x40011000
 8005a08:	40011400 	.word	0x40011400
 8005a0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a14:	2200      	movs	r2, #0
 8005a16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a22:	4642      	mov	r2, r8
 8005a24:	464b      	mov	r3, r9
 8005a26:	1891      	adds	r1, r2, r2
 8005a28:	6239      	str	r1, [r7, #32]
 8005a2a:	415b      	adcs	r3, r3
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a32:	4641      	mov	r1, r8
 8005a34:	1854      	adds	r4, r2, r1
 8005a36:	4649      	mov	r1, r9
 8005a38:	eb43 0501 	adc.w	r5, r3, r1
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	00eb      	lsls	r3, r5, #3
 8005a46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a4a:	00e2      	lsls	r2, r4, #3
 8005a4c:	4614      	mov	r4, r2
 8005a4e:	461d      	mov	r5, r3
 8005a50:	4643      	mov	r3, r8
 8005a52:	18e3      	adds	r3, r4, r3
 8005a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a58:	464b      	mov	r3, r9
 8005a5a:	eb45 0303 	adc.w	r3, r5, r3
 8005a5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a7e:	4629      	mov	r1, r5
 8005a80:	008b      	lsls	r3, r1, #2
 8005a82:	4621      	mov	r1, r4
 8005a84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a88:	4621      	mov	r1, r4
 8005a8a:	008a      	lsls	r2, r1, #2
 8005a8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a90:	f7fb f8e4 	bl	8000c5c <__aeabi_uldivmod>
 8005a94:	4602      	mov	r2, r0
 8005a96:	460b      	mov	r3, r1
 8005a98:	4b60      	ldr	r3, [pc, #384]	@ (8005c1c <UART_SetConfig+0x4e4>)
 8005a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a9e:	095b      	lsrs	r3, r3, #5
 8005aa0:	011c      	lsls	r4, r3, #4
 8005aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005aac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ab0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ab4:	4642      	mov	r2, r8
 8005ab6:	464b      	mov	r3, r9
 8005ab8:	1891      	adds	r1, r2, r2
 8005aba:	61b9      	str	r1, [r7, #24]
 8005abc:	415b      	adcs	r3, r3
 8005abe:	61fb      	str	r3, [r7, #28]
 8005ac0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ac4:	4641      	mov	r1, r8
 8005ac6:	1851      	adds	r1, r2, r1
 8005ac8:	6139      	str	r1, [r7, #16]
 8005aca:	4649      	mov	r1, r9
 8005acc:	414b      	adcs	r3, r1
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	f04f 0200 	mov.w	r2, #0
 8005ad4:	f04f 0300 	mov.w	r3, #0
 8005ad8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005adc:	4659      	mov	r1, fp
 8005ade:	00cb      	lsls	r3, r1, #3
 8005ae0:	4651      	mov	r1, sl
 8005ae2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ae6:	4651      	mov	r1, sl
 8005ae8:	00ca      	lsls	r2, r1, #3
 8005aea:	4610      	mov	r0, r2
 8005aec:	4619      	mov	r1, r3
 8005aee:	4603      	mov	r3, r0
 8005af0:	4642      	mov	r2, r8
 8005af2:	189b      	adds	r3, r3, r2
 8005af4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005af8:	464b      	mov	r3, r9
 8005afa:	460a      	mov	r2, r1
 8005afc:	eb42 0303 	adc.w	r3, r2, r3
 8005b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b0e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b10:	f04f 0200 	mov.w	r2, #0
 8005b14:	f04f 0300 	mov.w	r3, #0
 8005b18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	008b      	lsls	r3, r1, #2
 8005b20:	4641      	mov	r1, r8
 8005b22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b26:	4641      	mov	r1, r8
 8005b28:	008a      	lsls	r2, r1, #2
 8005b2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b2e:	f7fb f895 	bl	8000c5c <__aeabi_uldivmod>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4611      	mov	r1, r2
 8005b38:	4b38      	ldr	r3, [pc, #224]	@ (8005c1c <UART_SetConfig+0x4e4>)
 8005b3a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b3e:	095b      	lsrs	r3, r3, #5
 8005b40:	2264      	movs	r2, #100	@ 0x64
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	1acb      	subs	r3, r1, r3
 8005b48:	011b      	lsls	r3, r3, #4
 8005b4a:	3332      	adds	r3, #50	@ 0x32
 8005b4c:	4a33      	ldr	r2, [pc, #204]	@ (8005c1c <UART_SetConfig+0x4e4>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	095b      	lsrs	r3, r3, #5
 8005b54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b58:	441c      	add	r4, r3
 8005b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b5e:	2200      	movs	r2, #0
 8005b60:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b62:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b64:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b68:	4642      	mov	r2, r8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	1891      	adds	r1, r2, r2
 8005b6e:	60b9      	str	r1, [r7, #8]
 8005b70:	415b      	adcs	r3, r3
 8005b72:	60fb      	str	r3, [r7, #12]
 8005b74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b78:	4641      	mov	r1, r8
 8005b7a:	1851      	adds	r1, r2, r1
 8005b7c:	6039      	str	r1, [r7, #0]
 8005b7e:	4649      	mov	r1, r9
 8005b80:	414b      	adcs	r3, r1
 8005b82:	607b      	str	r3, [r7, #4]
 8005b84:	f04f 0200 	mov.w	r2, #0
 8005b88:	f04f 0300 	mov.w	r3, #0
 8005b8c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b90:	4659      	mov	r1, fp
 8005b92:	00cb      	lsls	r3, r1, #3
 8005b94:	4651      	mov	r1, sl
 8005b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b9a:	4651      	mov	r1, sl
 8005b9c:	00ca      	lsls	r2, r1, #3
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	4642      	mov	r2, r8
 8005ba6:	189b      	adds	r3, r3, r2
 8005ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005baa:	464b      	mov	r3, r9
 8005bac:	460a      	mov	r2, r1
 8005bae:	eb42 0303 	adc.w	r3, r2, r3
 8005bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bbe:	667a      	str	r2, [r7, #100]	@ 0x64
 8005bc0:	f04f 0200 	mov.w	r2, #0
 8005bc4:	f04f 0300 	mov.w	r3, #0
 8005bc8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bcc:	4649      	mov	r1, r9
 8005bce:	008b      	lsls	r3, r1, #2
 8005bd0:	4641      	mov	r1, r8
 8005bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bd6:	4641      	mov	r1, r8
 8005bd8:	008a      	lsls	r2, r1, #2
 8005bda:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005bde:	f7fb f83d 	bl	8000c5c <__aeabi_uldivmod>
 8005be2:	4602      	mov	r2, r0
 8005be4:	460b      	mov	r3, r1
 8005be6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c1c <UART_SetConfig+0x4e4>)
 8005be8:	fba3 1302 	umull	r1, r3, r3, r2
 8005bec:	095b      	lsrs	r3, r3, #5
 8005bee:	2164      	movs	r1, #100	@ 0x64
 8005bf0:	fb01 f303 	mul.w	r3, r1, r3
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	011b      	lsls	r3, r3, #4
 8005bf8:	3332      	adds	r3, #50	@ 0x32
 8005bfa:	4a08      	ldr	r2, [pc, #32]	@ (8005c1c <UART_SetConfig+0x4e4>)
 8005bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005c00:	095b      	lsrs	r3, r3, #5
 8005c02:	f003 020f 	and.w	r2, r3, #15
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4422      	add	r2, r4
 8005c0e:	609a      	str	r2, [r3, #8]
}
 8005c10:	bf00      	nop
 8005c12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c16:	46bd      	mov	sp, r7
 8005c18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c1c:	51eb851f 	.word	0x51eb851f

08005c20 <siprintf>:
 8005c20:	b40e      	push	{r1, r2, r3}
 8005c22:	b510      	push	{r4, lr}
 8005c24:	b09d      	sub	sp, #116	@ 0x74
 8005c26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c28:	9002      	str	r0, [sp, #8]
 8005c2a:	9006      	str	r0, [sp, #24]
 8005c2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c30:	480a      	ldr	r0, [pc, #40]	@ (8005c5c <siprintf+0x3c>)
 8005c32:	9107      	str	r1, [sp, #28]
 8005c34:	9104      	str	r1, [sp, #16]
 8005c36:	490a      	ldr	r1, [pc, #40]	@ (8005c60 <siprintf+0x40>)
 8005c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c3c:	9105      	str	r1, [sp, #20]
 8005c3e:	2400      	movs	r4, #0
 8005c40:	a902      	add	r1, sp, #8
 8005c42:	6800      	ldr	r0, [r0, #0]
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c48:	f000 f9a2 	bl	8005f90 <_svfiprintf_r>
 8005c4c:	9b02      	ldr	r3, [sp, #8]
 8005c4e:	701c      	strb	r4, [r3, #0]
 8005c50:	b01d      	add	sp, #116	@ 0x74
 8005c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c56:	b003      	add	sp, #12
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	20000014 	.word	0x20000014
 8005c60:	ffff0208 	.word	0xffff0208

08005c64 <memset>:
 8005c64:	4402      	add	r2, r0
 8005c66:	4603      	mov	r3, r0
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d100      	bne.n	8005c6e <memset+0xa>
 8005c6c:	4770      	bx	lr
 8005c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c72:	e7f9      	b.n	8005c68 <memset+0x4>

08005c74 <__errno>:
 8005c74:	4b01      	ldr	r3, [pc, #4]	@ (8005c7c <__errno+0x8>)
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	20000014 	.word	0x20000014

08005c80 <__libc_init_array>:
 8005c80:	b570      	push	{r4, r5, r6, lr}
 8005c82:	4d0d      	ldr	r5, [pc, #52]	@ (8005cb8 <__libc_init_array+0x38>)
 8005c84:	4c0d      	ldr	r4, [pc, #52]	@ (8005cbc <__libc_init_array+0x3c>)
 8005c86:	1b64      	subs	r4, r4, r5
 8005c88:	10a4      	asrs	r4, r4, #2
 8005c8a:	2600      	movs	r6, #0
 8005c8c:	42a6      	cmp	r6, r4
 8005c8e:	d109      	bne.n	8005ca4 <__libc_init_array+0x24>
 8005c90:	4d0b      	ldr	r5, [pc, #44]	@ (8005cc0 <__libc_init_array+0x40>)
 8005c92:	4c0c      	ldr	r4, [pc, #48]	@ (8005cc4 <__libc_init_array+0x44>)
 8005c94:	f001 fcdc 	bl	8007650 <_init>
 8005c98:	1b64      	subs	r4, r4, r5
 8005c9a:	10a4      	asrs	r4, r4, #2
 8005c9c:	2600      	movs	r6, #0
 8005c9e:	42a6      	cmp	r6, r4
 8005ca0:	d105      	bne.n	8005cae <__libc_init_array+0x2e>
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}
 8005ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca8:	4798      	blx	r3
 8005caa:	3601      	adds	r6, #1
 8005cac:	e7ee      	b.n	8005c8c <__libc_init_array+0xc>
 8005cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb2:	4798      	blx	r3
 8005cb4:	3601      	adds	r6, #1
 8005cb6:	e7f2      	b.n	8005c9e <__libc_init_array+0x1e>
 8005cb8:	080078c0 	.word	0x080078c0
 8005cbc:	080078c0 	.word	0x080078c0
 8005cc0:	080078c0 	.word	0x080078c0
 8005cc4:	080078c4 	.word	0x080078c4

08005cc8 <__retarget_lock_acquire_recursive>:
 8005cc8:	4770      	bx	lr

08005cca <__retarget_lock_release_recursive>:
 8005cca:	4770      	bx	lr

08005ccc <memcpy>:
 8005ccc:	440a      	add	r2, r1
 8005cce:	4291      	cmp	r1, r2
 8005cd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005cd4:	d100      	bne.n	8005cd8 <memcpy+0xc>
 8005cd6:	4770      	bx	lr
 8005cd8:	b510      	push	{r4, lr}
 8005cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ce2:	4291      	cmp	r1, r2
 8005ce4:	d1f9      	bne.n	8005cda <memcpy+0xe>
 8005ce6:	bd10      	pop	{r4, pc}

08005ce8 <_free_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4605      	mov	r5, r0
 8005cec:	2900      	cmp	r1, #0
 8005cee:	d041      	beq.n	8005d74 <_free_r+0x8c>
 8005cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf4:	1f0c      	subs	r4, r1, #4
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bfb8      	it	lt
 8005cfa:	18e4      	addlt	r4, r4, r3
 8005cfc:	f000 f8e0 	bl	8005ec0 <__malloc_lock>
 8005d00:	4a1d      	ldr	r2, [pc, #116]	@ (8005d78 <_free_r+0x90>)
 8005d02:	6813      	ldr	r3, [r2, #0]
 8005d04:	b933      	cbnz	r3, 8005d14 <_free_r+0x2c>
 8005d06:	6063      	str	r3, [r4, #4]
 8005d08:	6014      	str	r4, [r2, #0]
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d10:	f000 b8dc 	b.w	8005ecc <__malloc_unlock>
 8005d14:	42a3      	cmp	r3, r4
 8005d16:	d908      	bls.n	8005d2a <_free_r+0x42>
 8005d18:	6820      	ldr	r0, [r4, #0]
 8005d1a:	1821      	adds	r1, r4, r0
 8005d1c:	428b      	cmp	r3, r1
 8005d1e:	bf01      	itttt	eq
 8005d20:	6819      	ldreq	r1, [r3, #0]
 8005d22:	685b      	ldreq	r3, [r3, #4]
 8005d24:	1809      	addeq	r1, r1, r0
 8005d26:	6021      	streq	r1, [r4, #0]
 8005d28:	e7ed      	b.n	8005d06 <_free_r+0x1e>
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	b10b      	cbz	r3, 8005d34 <_free_r+0x4c>
 8005d30:	42a3      	cmp	r3, r4
 8005d32:	d9fa      	bls.n	8005d2a <_free_r+0x42>
 8005d34:	6811      	ldr	r1, [r2, #0]
 8005d36:	1850      	adds	r0, r2, r1
 8005d38:	42a0      	cmp	r0, r4
 8005d3a:	d10b      	bne.n	8005d54 <_free_r+0x6c>
 8005d3c:	6820      	ldr	r0, [r4, #0]
 8005d3e:	4401      	add	r1, r0
 8005d40:	1850      	adds	r0, r2, r1
 8005d42:	4283      	cmp	r3, r0
 8005d44:	6011      	str	r1, [r2, #0]
 8005d46:	d1e0      	bne.n	8005d0a <_free_r+0x22>
 8005d48:	6818      	ldr	r0, [r3, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	6053      	str	r3, [r2, #4]
 8005d4e:	4408      	add	r0, r1
 8005d50:	6010      	str	r0, [r2, #0]
 8005d52:	e7da      	b.n	8005d0a <_free_r+0x22>
 8005d54:	d902      	bls.n	8005d5c <_free_r+0x74>
 8005d56:	230c      	movs	r3, #12
 8005d58:	602b      	str	r3, [r5, #0]
 8005d5a:	e7d6      	b.n	8005d0a <_free_r+0x22>
 8005d5c:	6820      	ldr	r0, [r4, #0]
 8005d5e:	1821      	adds	r1, r4, r0
 8005d60:	428b      	cmp	r3, r1
 8005d62:	bf04      	itt	eq
 8005d64:	6819      	ldreq	r1, [r3, #0]
 8005d66:	685b      	ldreq	r3, [r3, #4]
 8005d68:	6063      	str	r3, [r4, #4]
 8005d6a:	bf04      	itt	eq
 8005d6c:	1809      	addeq	r1, r1, r0
 8005d6e:	6021      	streq	r1, [r4, #0]
 8005d70:	6054      	str	r4, [r2, #4]
 8005d72:	e7ca      	b.n	8005d0a <_free_r+0x22>
 8005d74:	bd38      	pop	{r3, r4, r5, pc}
 8005d76:	bf00      	nop
 8005d78:	20000338 	.word	0x20000338

08005d7c <sbrk_aligned>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	4e0f      	ldr	r6, [pc, #60]	@ (8005dbc <sbrk_aligned+0x40>)
 8005d80:	460c      	mov	r4, r1
 8005d82:	6831      	ldr	r1, [r6, #0]
 8005d84:	4605      	mov	r5, r0
 8005d86:	b911      	cbnz	r1, 8005d8e <sbrk_aligned+0x12>
 8005d88:	f000 fba4 	bl	80064d4 <_sbrk_r>
 8005d8c:	6030      	str	r0, [r6, #0]
 8005d8e:	4621      	mov	r1, r4
 8005d90:	4628      	mov	r0, r5
 8005d92:	f000 fb9f 	bl	80064d4 <_sbrk_r>
 8005d96:	1c43      	adds	r3, r0, #1
 8005d98:	d103      	bne.n	8005da2 <sbrk_aligned+0x26>
 8005d9a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d9e:	4620      	mov	r0, r4
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
 8005da2:	1cc4      	adds	r4, r0, #3
 8005da4:	f024 0403 	bic.w	r4, r4, #3
 8005da8:	42a0      	cmp	r0, r4
 8005daa:	d0f8      	beq.n	8005d9e <sbrk_aligned+0x22>
 8005dac:	1a21      	subs	r1, r4, r0
 8005dae:	4628      	mov	r0, r5
 8005db0:	f000 fb90 	bl	80064d4 <_sbrk_r>
 8005db4:	3001      	adds	r0, #1
 8005db6:	d1f2      	bne.n	8005d9e <sbrk_aligned+0x22>
 8005db8:	e7ef      	b.n	8005d9a <sbrk_aligned+0x1e>
 8005dba:	bf00      	nop
 8005dbc:	20000334 	.word	0x20000334

08005dc0 <_malloc_r>:
 8005dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dc4:	1ccd      	adds	r5, r1, #3
 8005dc6:	f025 0503 	bic.w	r5, r5, #3
 8005dca:	3508      	adds	r5, #8
 8005dcc:	2d0c      	cmp	r5, #12
 8005dce:	bf38      	it	cc
 8005dd0:	250c      	movcc	r5, #12
 8005dd2:	2d00      	cmp	r5, #0
 8005dd4:	4606      	mov	r6, r0
 8005dd6:	db01      	blt.n	8005ddc <_malloc_r+0x1c>
 8005dd8:	42a9      	cmp	r1, r5
 8005dda:	d904      	bls.n	8005de6 <_malloc_r+0x26>
 8005ddc:	230c      	movs	r3, #12
 8005dde:	6033      	str	r3, [r6, #0]
 8005de0:	2000      	movs	r0, #0
 8005de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005de6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ebc <_malloc_r+0xfc>
 8005dea:	f000 f869 	bl	8005ec0 <__malloc_lock>
 8005dee:	f8d8 3000 	ldr.w	r3, [r8]
 8005df2:	461c      	mov	r4, r3
 8005df4:	bb44      	cbnz	r4, 8005e48 <_malloc_r+0x88>
 8005df6:	4629      	mov	r1, r5
 8005df8:	4630      	mov	r0, r6
 8005dfa:	f7ff ffbf 	bl	8005d7c <sbrk_aligned>
 8005dfe:	1c43      	adds	r3, r0, #1
 8005e00:	4604      	mov	r4, r0
 8005e02:	d158      	bne.n	8005eb6 <_malloc_r+0xf6>
 8005e04:	f8d8 4000 	ldr.w	r4, [r8]
 8005e08:	4627      	mov	r7, r4
 8005e0a:	2f00      	cmp	r7, #0
 8005e0c:	d143      	bne.n	8005e96 <_malloc_r+0xd6>
 8005e0e:	2c00      	cmp	r4, #0
 8005e10:	d04b      	beq.n	8005eaa <_malloc_r+0xea>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	4639      	mov	r1, r7
 8005e16:	4630      	mov	r0, r6
 8005e18:	eb04 0903 	add.w	r9, r4, r3
 8005e1c:	f000 fb5a 	bl	80064d4 <_sbrk_r>
 8005e20:	4581      	cmp	r9, r0
 8005e22:	d142      	bne.n	8005eaa <_malloc_r+0xea>
 8005e24:	6821      	ldr	r1, [r4, #0]
 8005e26:	1a6d      	subs	r5, r5, r1
 8005e28:	4629      	mov	r1, r5
 8005e2a:	4630      	mov	r0, r6
 8005e2c:	f7ff ffa6 	bl	8005d7c <sbrk_aligned>
 8005e30:	3001      	adds	r0, #1
 8005e32:	d03a      	beq.n	8005eaa <_malloc_r+0xea>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	442b      	add	r3, r5
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	bb62      	cbnz	r2, 8005e9c <_malloc_r+0xdc>
 8005e42:	f8c8 7000 	str.w	r7, [r8]
 8005e46:	e00f      	b.n	8005e68 <_malloc_r+0xa8>
 8005e48:	6822      	ldr	r2, [r4, #0]
 8005e4a:	1b52      	subs	r2, r2, r5
 8005e4c:	d420      	bmi.n	8005e90 <_malloc_r+0xd0>
 8005e4e:	2a0b      	cmp	r2, #11
 8005e50:	d917      	bls.n	8005e82 <_malloc_r+0xc2>
 8005e52:	1961      	adds	r1, r4, r5
 8005e54:	42a3      	cmp	r3, r4
 8005e56:	6025      	str	r5, [r4, #0]
 8005e58:	bf18      	it	ne
 8005e5a:	6059      	strne	r1, [r3, #4]
 8005e5c:	6863      	ldr	r3, [r4, #4]
 8005e5e:	bf08      	it	eq
 8005e60:	f8c8 1000 	streq.w	r1, [r8]
 8005e64:	5162      	str	r2, [r4, r5]
 8005e66:	604b      	str	r3, [r1, #4]
 8005e68:	4630      	mov	r0, r6
 8005e6a:	f000 f82f 	bl	8005ecc <__malloc_unlock>
 8005e6e:	f104 000b 	add.w	r0, r4, #11
 8005e72:	1d23      	adds	r3, r4, #4
 8005e74:	f020 0007 	bic.w	r0, r0, #7
 8005e78:	1ac2      	subs	r2, r0, r3
 8005e7a:	bf1c      	itt	ne
 8005e7c:	1a1b      	subne	r3, r3, r0
 8005e7e:	50a3      	strne	r3, [r4, r2]
 8005e80:	e7af      	b.n	8005de2 <_malloc_r+0x22>
 8005e82:	6862      	ldr	r2, [r4, #4]
 8005e84:	42a3      	cmp	r3, r4
 8005e86:	bf0c      	ite	eq
 8005e88:	f8c8 2000 	streq.w	r2, [r8]
 8005e8c:	605a      	strne	r2, [r3, #4]
 8005e8e:	e7eb      	b.n	8005e68 <_malloc_r+0xa8>
 8005e90:	4623      	mov	r3, r4
 8005e92:	6864      	ldr	r4, [r4, #4]
 8005e94:	e7ae      	b.n	8005df4 <_malloc_r+0x34>
 8005e96:	463c      	mov	r4, r7
 8005e98:	687f      	ldr	r7, [r7, #4]
 8005e9a:	e7b6      	b.n	8005e0a <_malloc_r+0x4a>
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	42a3      	cmp	r3, r4
 8005ea2:	d1fb      	bne.n	8005e9c <_malloc_r+0xdc>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	6053      	str	r3, [r2, #4]
 8005ea8:	e7de      	b.n	8005e68 <_malloc_r+0xa8>
 8005eaa:	230c      	movs	r3, #12
 8005eac:	6033      	str	r3, [r6, #0]
 8005eae:	4630      	mov	r0, r6
 8005eb0:	f000 f80c 	bl	8005ecc <__malloc_unlock>
 8005eb4:	e794      	b.n	8005de0 <_malloc_r+0x20>
 8005eb6:	6005      	str	r5, [r0, #0]
 8005eb8:	e7d6      	b.n	8005e68 <_malloc_r+0xa8>
 8005eba:	bf00      	nop
 8005ebc:	20000338 	.word	0x20000338

08005ec0 <__malloc_lock>:
 8005ec0:	4801      	ldr	r0, [pc, #4]	@ (8005ec8 <__malloc_lock+0x8>)
 8005ec2:	f7ff bf01 	b.w	8005cc8 <__retarget_lock_acquire_recursive>
 8005ec6:	bf00      	nop
 8005ec8:	20000330 	.word	0x20000330

08005ecc <__malloc_unlock>:
 8005ecc:	4801      	ldr	r0, [pc, #4]	@ (8005ed4 <__malloc_unlock+0x8>)
 8005ece:	f7ff befc 	b.w	8005cca <__retarget_lock_release_recursive>
 8005ed2:	bf00      	nop
 8005ed4:	20000330 	.word	0x20000330

08005ed8 <__ssputs_r>:
 8005ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005edc:	688e      	ldr	r6, [r1, #8]
 8005ede:	461f      	mov	r7, r3
 8005ee0:	42be      	cmp	r6, r7
 8005ee2:	680b      	ldr	r3, [r1, #0]
 8005ee4:	4682      	mov	sl, r0
 8005ee6:	460c      	mov	r4, r1
 8005ee8:	4690      	mov	r8, r2
 8005eea:	d82d      	bhi.n	8005f48 <__ssputs_r+0x70>
 8005eec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ef0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ef4:	d026      	beq.n	8005f44 <__ssputs_r+0x6c>
 8005ef6:	6965      	ldr	r5, [r4, #20]
 8005ef8:	6909      	ldr	r1, [r1, #16]
 8005efa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005efe:	eba3 0901 	sub.w	r9, r3, r1
 8005f02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f06:	1c7b      	adds	r3, r7, #1
 8005f08:	444b      	add	r3, r9
 8005f0a:	106d      	asrs	r5, r5, #1
 8005f0c:	429d      	cmp	r5, r3
 8005f0e:	bf38      	it	cc
 8005f10:	461d      	movcc	r5, r3
 8005f12:	0553      	lsls	r3, r2, #21
 8005f14:	d527      	bpl.n	8005f66 <__ssputs_r+0x8e>
 8005f16:	4629      	mov	r1, r5
 8005f18:	f7ff ff52 	bl	8005dc0 <_malloc_r>
 8005f1c:	4606      	mov	r6, r0
 8005f1e:	b360      	cbz	r0, 8005f7a <__ssputs_r+0xa2>
 8005f20:	6921      	ldr	r1, [r4, #16]
 8005f22:	464a      	mov	r2, r9
 8005f24:	f7ff fed2 	bl	8005ccc <memcpy>
 8005f28:	89a3      	ldrh	r3, [r4, #12]
 8005f2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f32:	81a3      	strh	r3, [r4, #12]
 8005f34:	6126      	str	r6, [r4, #16]
 8005f36:	6165      	str	r5, [r4, #20]
 8005f38:	444e      	add	r6, r9
 8005f3a:	eba5 0509 	sub.w	r5, r5, r9
 8005f3e:	6026      	str	r6, [r4, #0]
 8005f40:	60a5      	str	r5, [r4, #8]
 8005f42:	463e      	mov	r6, r7
 8005f44:	42be      	cmp	r6, r7
 8005f46:	d900      	bls.n	8005f4a <__ssputs_r+0x72>
 8005f48:	463e      	mov	r6, r7
 8005f4a:	6820      	ldr	r0, [r4, #0]
 8005f4c:	4632      	mov	r2, r6
 8005f4e:	4641      	mov	r1, r8
 8005f50:	f000 faa6 	bl	80064a0 <memmove>
 8005f54:	68a3      	ldr	r3, [r4, #8]
 8005f56:	1b9b      	subs	r3, r3, r6
 8005f58:	60a3      	str	r3, [r4, #8]
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	4433      	add	r3, r6
 8005f5e:	6023      	str	r3, [r4, #0]
 8005f60:	2000      	movs	r0, #0
 8005f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f66:	462a      	mov	r2, r5
 8005f68:	f000 fac4 	bl	80064f4 <_realloc_r>
 8005f6c:	4606      	mov	r6, r0
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	d1e0      	bne.n	8005f34 <__ssputs_r+0x5c>
 8005f72:	6921      	ldr	r1, [r4, #16]
 8005f74:	4650      	mov	r0, sl
 8005f76:	f7ff feb7 	bl	8005ce8 <_free_r>
 8005f7a:	230c      	movs	r3, #12
 8005f7c:	f8ca 3000 	str.w	r3, [sl]
 8005f80:	89a3      	ldrh	r3, [r4, #12]
 8005f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f86:	81a3      	strh	r3, [r4, #12]
 8005f88:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8c:	e7e9      	b.n	8005f62 <__ssputs_r+0x8a>
	...

08005f90 <_svfiprintf_r>:
 8005f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f94:	4698      	mov	r8, r3
 8005f96:	898b      	ldrh	r3, [r1, #12]
 8005f98:	061b      	lsls	r3, r3, #24
 8005f9a:	b09d      	sub	sp, #116	@ 0x74
 8005f9c:	4607      	mov	r7, r0
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	4614      	mov	r4, r2
 8005fa2:	d510      	bpl.n	8005fc6 <_svfiprintf_r+0x36>
 8005fa4:	690b      	ldr	r3, [r1, #16]
 8005fa6:	b973      	cbnz	r3, 8005fc6 <_svfiprintf_r+0x36>
 8005fa8:	2140      	movs	r1, #64	@ 0x40
 8005faa:	f7ff ff09 	bl	8005dc0 <_malloc_r>
 8005fae:	6028      	str	r0, [r5, #0]
 8005fb0:	6128      	str	r0, [r5, #16]
 8005fb2:	b930      	cbnz	r0, 8005fc2 <_svfiprintf_r+0x32>
 8005fb4:	230c      	movs	r3, #12
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fbc:	b01d      	add	sp, #116	@ 0x74
 8005fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc2:	2340      	movs	r3, #64	@ 0x40
 8005fc4:	616b      	str	r3, [r5, #20]
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fca:	2320      	movs	r3, #32
 8005fcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fd4:	2330      	movs	r3, #48	@ 0x30
 8005fd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006174 <_svfiprintf_r+0x1e4>
 8005fda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fde:	f04f 0901 	mov.w	r9, #1
 8005fe2:	4623      	mov	r3, r4
 8005fe4:	469a      	mov	sl, r3
 8005fe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fea:	b10a      	cbz	r2, 8005ff0 <_svfiprintf_r+0x60>
 8005fec:	2a25      	cmp	r2, #37	@ 0x25
 8005fee:	d1f9      	bne.n	8005fe4 <_svfiprintf_r+0x54>
 8005ff0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ff4:	d00b      	beq.n	800600e <_svfiprintf_r+0x7e>
 8005ff6:	465b      	mov	r3, fp
 8005ff8:	4622      	mov	r2, r4
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	f7ff ff6b 	bl	8005ed8 <__ssputs_r>
 8006002:	3001      	adds	r0, #1
 8006004:	f000 80a7 	beq.w	8006156 <_svfiprintf_r+0x1c6>
 8006008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800600a:	445a      	add	r2, fp
 800600c:	9209      	str	r2, [sp, #36]	@ 0x24
 800600e:	f89a 3000 	ldrb.w	r3, [sl]
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 809f 	beq.w	8006156 <_svfiprintf_r+0x1c6>
 8006018:	2300      	movs	r3, #0
 800601a:	f04f 32ff 	mov.w	r2, #4294967295
 800601e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006022:	f10a 0a01 	add.w	sl, sl, #1
 8006026:	9304      	str	r3, [sp, #16]
 8006028:	9307      	str	r3, [sp, #28]
 800602a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800602e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006030:	4654      	mov	r4, sl
 8006032:	2205      	movs	r2, #5
 8006034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006038:	484e      	ldr	r0, [pc, #312]	@ (8006174 <_svfiprintf_r+0x1e4>)
 800603a:	f7fa f8f1 	bl	8000220 <memchr>
 800603e:	9a04      	ldr	r2, [sp, #16]
 8006040:	b9d8      	cbnz	r0, 800607a <_svfiprintf_r+0xea>
 8006042:	06d0      	lsls	r0, r2, #27
 8006044:	bf44      	itt	mi
 8006046:	2320      	movmi	r3, #32
 8006048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800604c:	0711      	lsls	r1, r2, #28
 800604e:	bf44      	itt	mi
 8006050:	232b      	movmi	r3, #43	@ 0x2b
 8006052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006056:	f89a 3000 	ldrb.w	r3, [sl]
 800605a:	2b2a      	cmp	r3, #42	@ 0x2a
 800605c:	d015      	beq.n	800608a <_svfiprintf_r+0xfa>
 800605e:	9a07      	ldr	r2, [sp, #28]
 8006060:	4654      	mov	r4, sl
 8006062:	2000      	movs	r0, #0
 8006064:	f04f 0c0a 	mov.w	ip, #10
 8006068:	4621      	mov	r1, r4
 800606a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800606e:	3b30      	subs	r3, #48	@ 0x30
 8006070:	2b09      	cmp	r3, #9
 8006072:	d94b      	bls.n	800610c <_svfiprintf_r+0x17c>
 8006074:	b1b0      	cbz	r0, 80060a4 <_svfiprintf_r+0x114>
 8006076:	9207      	str	r2, [sp, #28]
 8006078:	e014      	b.n	80060a4 <_svfiprintf_r+0x114>
 800607a:	eba0 0308 	sub.w	r3, r0, r8
 800607e:	fa09 f303 	lsl.w	r3, r9, r3
 8006082:	4313      	orrs	r3, r2
 8006084:	9304      	str	r3, [sp, #16]
 8006086:	46a2      	mov	sl, r4
 8006088:	e7d2      	b.n	8006030 <_svfiprintf_r+0xa0>
 800608a:	9b03      	ldr	r3, [sp, #12]
 800608c:	1d19      	adds	r1, r3, #4
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	9103      	str	r1, [sp, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	bfbb      	ittet	lt
 8006096:	425b      	neglt	r3, r3
 8006098:	f042 0202 	orrlt.w	r2, r2, #2
 800609c:	9307      	strge	r3, [sp, #28]
 800609e:	9307      	strlt	r3, [sp, #28]
 80060a0:	bfb8      	it	lt
 80060a2:	9204      	strlt	r2, [sp, #16]
 80060a4:	7823      	ldrb	r3, [r4, #0]
 80060a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80060a8:	d10a      	bne.n	80060c0 <_svfiprintf_r+0x130>
 80060aa:	7863      	ldrb	r3, [r4, #1]
 80060ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ae:	d132      	bne.n	8006116 <_svfiprintf_r+0x186>
 80060b0:	9b03      	ldr	r3, [sp, #12]
 80060b2:	1d1a      	adds	r2, r3, #4
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	9203      	str	r2, [sp, #12]
 80060b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060bc:	3402      	adds	r4, #2
 80060be:	9305      	str	r3, [sp, #20]
 80060c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006184 <_svfiprintf_r+0x1f4>
 80060c4:	7821      	ldrb	r1, [r4, #0]
 80060c6:	2203      	movs	r2, #3
 80060c8:	4650      	mov	r0, sl
 80060ca:	f7fa f8a9 	bl	8000220 <memchr>
 80060ce:	b138      	cbz	r0, 80060e0 <_svfiprintf_r+0x150>
 80060d0:	9b04      	ldr	r3, [sp, #16]
 80060d2:	eba0 000a 	sub.w	r0, r0, sl
 80060d6:	2240      	movs	r2, #64	@ 0x40
 80060d8:	4082      	lsls	r2, r0
 80060da:	4313      	orrs	r3, r2
 80060dc:	3401      	adds	r4, #1
 80060de:	9304      	str	r3, [sp, #16]
 80060e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e4:	4824      	ldr	r0, [pc, #144]	@ (8006178 <_svfiprintf_r+0x1e8>)
 80060e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060ea:	2206      	movs	r2, #6
 80060ec:	f7fa f898 	bl	8000220 <memchr>
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d036      	beq.n	8006162 <_svfiprintf_r+0x1d2>
 80060f4:	4b21      	ldr	r3, [pc, #132]	@ (800617c <_svfiprintf_r+0x1ec>)
 80060f6:	bb1b      	cbnz	r3, 8006140 <_svfiprintf_r+0x1b0>
 80060f8:	9b03      	ldr	r3, [sp, #12]
 80060fa:	3307      	adds	r3, #7
 80060fc:	f023 0307 	bic.w	r3, r3, #7
 8006100:	3308      	adds	r3, #8
 8006102:	9303      	str	r3, [sp, #12]
 8006104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006106:	4433      	add	r3, r6
 8006108:	9309      	str	r3, [sp, #36]	@ 0x24
 800610a:	e76a      	b.n	8005fe2 <_svfiprintf_r+0x52>
 800610c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006110:	460c      	mov	r4, r1
 8006112:	2001      	movs	r0, #1
 8006114:	e7a8      	b.n	8006068 <_svfiprintf_r+0xd8>
 8006116:	2300      	movs	r3, #0
 8006118:	3401      	adds	r4, #1
 800611a:	9305      	str	r3, [sp, #20]
 800611c:	4619      	mov	r1, r3
 800611e:	f04f 0c0a 	mov.w	ip, #10
 8006122:	4620      	mov	r0, r4
 8006124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006128:	3a30      	subs	r2, #48	@ 0x30
 800612a:	2a09      	cmp	r2, #9
 800612c:	d903      	bls.n	8006136 <_svfiprintf_r+0x1a6>
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0c6      	beq.n	80060c0 <_svfiprintf_r+0x130>
 8006132:	9105      	str	r1, [sp, #20]
 8006134:	e7c4      	b.n	80060c0 <_svfiprintf_r+0x130>
 8006136:	fb0c 2101 	mla	r1, ip, r1, r2
 800613a:	4604      	mov	r4, r0
 800613c:	2301      	movs	r3, #1
 800613e:	e7f0      	b.n	8006122 <_svfiprintf_r+0x192>
 8006140:	ab03      	add	r3, sp, #12
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	462a      	mov	r2, r5
 8006146:	4b0e      	ldr	r3, [pc, #56]	@ (8006180 <_svfiprintf_r+0x1f0>)
 8006148:	a904      	add	r1, sp, #16
 800614a:	4638      	mov	r0, r7
 800614c:	f3af 8000 	nop.w
 8006150:	1c42      	adds	r2, r0, #1
 8006152:	4606      	mov	r6, r0
 8006154:	d1d6      	bne.n	8006104 <_svfiprintf_r+0x174>
 8006156:	89ab      	ldrh	r3, [r5, #12]
 8006158:	065b      	lsls	r3, r3, #25
 800615a:	f53f af2d 	bmi.w	8005fb8 <_svfiprintf_r+0x28>
 800615e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006160:	e72c      	b.n	8005fbc <_svfiprintf_r+0x2c>
 8006162:	ab03      	add	r3, sp, #12
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	462a      	mov	r2, r5
 8006168:	4b05      	ldr	r3, [pc, #20]	@ (8006180 <_svfiprintf_r+0x1f0>)
 800616a:	a904      	add	r1, sp, #16
 800616c:	4638      	mov	r0, r7
 800616e:	f000 f879 	bl	8006264 <_printf_i>
 8006172:	e7ed      	b.n	8006150 <_svfiprintf_r+0x1c0>
 8006174:	080076a8 	.word	0x080076a8
 8006178:	080076b2 	.word	0x080076b2
 800617c:	00000000 	.word	0x00000000
 8006180:	08005ed9 	.word	0x08005ed9
 8006184:	080076ae 	.word	0x080076ae

08006188 <_printf_common>:
 8006188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800618c:	4616      	mov	r6, r2
 800618e:	4698      	mov	r8, r3
 8006190:	688a      	ldr	r2, [r1, #8]
 8006192:	690b      	ldr	r3, [r1, #16]
 8006194:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006198:	4293      	cmp	r3, r2
 800619a:	bfb8      	it	lt
 800619c:	4613      	movlt	r3, r2
 800619e:	6033      	str	r3, [r6, #0]
 80061a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061a4:	4607      	mov	r7, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	b10a      	cbz	r2, 80061ae <_printf_common+0x26>
 80061aa:	3301      	adds	r3, #1
 80061ac:	6033      	str	r3, [r6, #0]
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	0699      	lsls	r1, r3, #26
 80061b2:	bf42      	ittt	mi
 80061b4:	6833      	ldrmi	r3, [r6, #0]
 80061b6:	3302      	addmi	r3, #2
 80061b8:	6033      	strmi	r3, [r6, #0]
 80061ba:	6825      	ldr	r5, [r4, #0]
 80061bc:	f015 0506 	ands.w	r5, r5, #6
 80061c0:	d106      	bne.n	80061d0 <_printf_common+0x48>
 80061c2:	f104 0a19 	add.w	sl, r4, #25
 80061c6:	68e3      	ldr	r3, [r4, #12]
 80061c8:	6832      	ldr	r2, [r6, #0]
 80061ca:	1a9b      	subs	r3, r3, r2
 80061cc:	42ab      	cmp	r3, r5
 80061ce:	dc26      	bgt.n	800621e <_printf_common+0x96>
 80061d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	3b00      	subs	r3, #0
 80061d8:	bf18      	it	ne
 80061da:	2301      	movne	r3, #1
 80061dc:	0692      	lsls	r2, r2, #26
 80061de:	d42b      	bmi.n	8006238 <_printf_common+0xb0>
 80061e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061e4:	4641      	mov	r1, r8
 80061e6:	4638      	mov	r0, r7
 80061e8:	47c8      	blx	r9
 80061ea:	3001      	adds	r0, #1
 80061ec:	d01e      	beq.n	800622c <_printf_common+0xa4>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	6922      	ldr	r2, [r4, #16]
 80061f2:	f003 0306 	and.w	r3, r3, #6
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	bf02      	ittt	eq
 80061fa:	68e5      	ldreq	r5, [r4, #12]
 80061fc:	6833      	ldreq	r3, [r6, #0]
 80061fe:	1aed      	subeq	r5, r5, r3
 8006200:	68a3      	ldr	r3, [r4, #8]
 8006202:	bf0c      	ite	eq
 8006204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006208:	2500      	movne	r5, #0
 800620a:	4293      	cmp	r3, r2
 800620c:	bfc4      	itt	gt
 800620e:	1a9b      	subgt	r3, r3, r2
 8006210:	18ed      	addgt	r5, r5, r3
 8006212:	2600      	movs	r6, #0
 8006214:	341a      	adds	r4, #26
 8006216:	42b5      	cmp	r5, r6
 8006218:	d11a      	bne.n	8006250 <_printf_common+0xc8>
 800621a:	2000      	movs	r0, #0
 800621c:	e008      	b.n	8006230 <_printf_common+0xa8>
 800621e:	2301      	movs	r3, #1
 8006220:	4652      	mov	r2, sl
 8006222:	4641      	mov	r1, r8
 8006224:	4638      	mov	r0, r7
 8006226:	47c8      	blx	r9
 8006228:	3001      	adds	r0, #1
 800622a:	d103      	bne.n	8006234 <_printf_common+0xac>
 800622c:	f04f 30ff 	mov.w	r0, #4294967295
 8006230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006234:	3501      	adds	r5, #1
 8006236:	e7c6      	b.n	80061c6 <_printf_common+0x3e>
 8006238:	18e1      	adds	r1, r4, r3
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	2030      	movs	r0, #48	@ 0x30
 800623e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006242:	4422      	add	r2, r4
 8006244:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800624c:	3302      	adds	r3, #2
 800624e:	e7c7      	b.n	80061e0 <_printf_common+0x58>
 8006250:	2301      	movs	r3, #1
 8006252:	4622      	mov	r2, r4
 8006254:	4641      	mov	r1, r8
 8006256:	4638      	mov	r0, r7
 8006258:	47c8      	blx	r9
 800625a:	3001      	adds	r0, #1
 800625c:	d0e6      	beq.n	800622c <_printf_common+0xa4>
 800625e:	3601      	adds	r6, #1
 8006260:	e7d9      	b.n	8006216 <_printf_common+0x8e>
	...

08006264 <_printf_i>:
 8006264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006268:	7e0f      	ldrb	r7, [r1, #24]
 800626a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800626c:	2f78      	cmp	r7, #120	@ 0x78
 800626e:	4691      	mov	r9, r2
 8006270:	4680      	mov	r8, r0
 8006272:	460c      	mov	r4, r1
 8006274:	469a      	mov	sl, r3
 8006276:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800627a:	d807      	bhi.n	800628c <_printf_i+0x28>
 800627c:	2f62      	cmp	r7, #98	@ 0x62
 800627e:	d80a      	bhi.n	8006296 <_printf_i+0x32>
 8006280:	2f00      	cmp	r7, #0
 8006282:	f000 80d1 	beq.w	8006428 <_printf_i+0x1c4>
 8006286:	2f58      	cmp	r7, #88	@ 0x58
 8006288:	f000 80b8 	beq.w	80063fc <_printf_i+0x198>
 800628c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006290:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006294:	e03a      	b.n	800630c <_printf_i+0xa8>
 8006296:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800629a:	2b15      	cmp	r3, #21
 800629c:	d8f6      	bhi.n	800628c <_printf_i+0x28>
 800629e:	a101      	add	r1, pc, #4	@ (adr r1, 80062a4 <_printf_i+0x40>)
 80062a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062a4:	080062fd 	.word	0x080062fd
 80062a8:	08006311 	.word	0x08006311
 80062ac:	0800628d 	.word	0x0800628d
 80062b0:	0800628d 	.word	0x0800628d
 80062b4:	0800628d 	.word	0x0800628d
 80062b8:	0800628d 	.word	0x0800628d
 80062bc:	08006311 	.word	0x08006311
 80062c0:	0800628d 	.word	0x0800628d
 80062c4:	0800628d 	.word	0x0800628d
 80062c8:	0800628d 	.word	0x0800628d
 80062cc:	0800628d 	.word	0x0800628d
 80062d0:	0800640f 	.word	0x0800640f
 80062d4:	0800633b 	.word	0x0800633b
 80062d8:	080063c9 	.word	0x080063c9
 80062dc:	0800628d 	.word	0x0800628d
 80062e0:	0800628d 	.word	0x0800628d
 80062e4:	08006431 	.word	0x08006431
 80062e8:	0800628d 	.word	0x0800628d
 80062ec:	0800633b 	.word	0x0800633b
 80062f0:	0800628d 	.word	0x0800628d
 80062f4:	0800628d 	.word	0x0800628d
 80062f8:	080063d1 	.word	0x080063d1
 80062fc:	6833      	ldr	r3, [r6, #0]
 80062fe:	1d1a      	adds	r2, r3, #4
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6032      	str	r2, [r6, #0]
 8006304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006308:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800630c:	2301      	movs	r3, #1
 800630e:	e09c      	b.n	800644a <_printf_i+0x1e6>
 8006310:	6833      	ldr	r3, [r6, #0]
 8006312:	6820      	ldr	r0, [r4, #0]
 8006314:	1d19      	adds	r1, r3, #4
 8006316:	6031      	str	r1, [r6, #0]
 8006318:	0606      	lsls	r6, r0, #24
 800631a:	d501      	bpl.n	8006320 <_printf_i+0xbc>
 800631c:	681d      	ldr	r5, [r3, #0]
 800631e:	e003      	b.n	8006328 <_printf_i+0xc4>
 8006320:	0645      	lsls	r5, r0, #25
 8006322:	d5fb      	bpl.n	800631c <_printf_i+0xb8>
 8006324:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006328:	2d00      	cmp	r5, #0
 800632a:	da03      	bge.n	8006334 <_printf_i+0xd0>
 800632c:	232d      	movs	r3, #45	@ 0x2d
 800632e:	426d      	negs	r5, r5
 8006330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006334:	4858      	ldr	r0, [pc, #352]	@ (8006498 <_printf_i+0x234>)
 8006336:	230a      	movs	r3, #10
 8006338:	e011      	b.n	800635e <_printf_i+0xfa>
 800633a:	6821      	ldr	r1, [r4, #0]
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	0608      	lsls	r0, r1, #24
 8006340:	f853 5b04 	ldr.w	r5, [r3], #4
 8006344:	d402      	bmi.n	800634c <_printf_i+0xe8>
 8006346:	0649      	lsls	r1, r1, #25
 8006348:	bf48      	it	mi
 800634a:	b2ad      	uxthmi	r5, r5
 800634c:	2f6f      	cmp	r7, #111	@ 0x6f
 800634e:	4852      	ldr	r0, [pc, #328]	@ (8006498 <_printf_i+0x234>)
 8006350:	6033      	str	r3, [r6, #0]
 8006352:	bf14      	ite	ne
 8006354:	230a      	movne	r3, #10
 8006356:	2308      	moveq	r3, #8
 8006358:	2100      	movs	r1, #0
 800635a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800635e:	6866      	ldr	r6, [r4, #4]
 8006360:	60a6      	str	r6, [r4, #8]
 8006362:	2e00      	cmp	r6, #0
 8006364:	db05      	blt.n	8006372 <_printf_i+0x10e>
 8006366:	6821      	ldr	r1, [r4, #0]
 8006368:	432e      	orrs	r6, r5
 800636a:	f021 0104 	bic.w	r1, r1, #4
 800636e:	6021      	str	r1, [r4, #0]
 8006370:	d04b      	beq.n	800640a <_printf_i+0x1a6>
 8006372:	4616      	mov	r6, r2
 8006374:	fbb5 f1f3 	udiv	r1, r5, r3
 8006378:	fb03 5711 	mls	r7, r3, r1, r5
 800637c:	5dc7      	ldrb	r7, [r0, r7]
 800637e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006382:	462f      	mov	r7, r5
 8006384:	42bb      	cmp	r3, r7
 8006386:	460d      	mov	r5, r1
 8006388:	d9f4      	bls.n	8006374 <_printf_i+0x110>
 800638a:	2b08      	cmp	r3, #8
 800638c:	d10b      	bne.n	80063a6 <_printf_i+0x142>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	07df      	lsls	r7, r3, #31
 8006392:	d508      	bpl.n	80063a6 <_printf_i+0x142>
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	6861      	ldr	r1, [r4, #4]
 8006398:	4299      	cmp	r1, r3
 800639a:	bfde      	ittt	le
 800639c:	2330      	movle	r3, #48	@ 0x30
 800639e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063a6:	1b92      	subs	r2, r2, r6
 80063a8:	6122      	str	r2, [r4, #16]
 80063aa:	f8cd a000 	str.w	sl, [sp]
 80063ae:	464b      	mov	r3, r9
 80063b0:	aa03      	add	r2, sp, #12
 80063b2:	4621      	mov	r1, r4
 80063b4:	4640      	mov	r0, r8
 80063b6:	f7ff fee7 	bl	8006188 <_printf_common>
 80063ba:	3001      	adds	r0, #1
 80063bc:	d14a      	bne.n	8006454 <_printf_i+0x1f0>
 80063be:	f04f 30ff 	mov.w	r0, #4294967295
 80063c2:	b004      	add	sp, #16
 80063c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	f043 0320 	orr.w	r3, r3, #32
 80063ce:	6023      	str	r3, [r4, #0]
 80063d0:	4832      	ldr	r0, [pc, #200]	@ (800649c <_printf_i+0x238>)
 80063d2:	2778      	movs	r7, #120	@ 0x78
 80063d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	6831      	ldr	r1, [r6, #0]
 80063dc:	061f      	lsls	r7, r3, #24
 80063de:	f851 5b04 	ldr.w	r5, [r1], #4
 80063e2:	d402      	bmi.n	80063ea <_printf_i+0x186>
 80063e4:	065f      	lsls	r7, r3, #25
 80063e6:	bf48      	it	mi
 80063e8:	b2ad      	uxthmi	r5, r5
 80063ea:	6031      	str	r1, [r6, #0]
 80063ec:	07d9      	lsls	r1, r3, #31
 80063ee:	bf44      	itt	mi
 80063f0:	f043 0320 	orrmi.w	r3, r3, #32
 80063f4:	6023      	strmi	r3, [r4, #0]
 80063f6:	b11d      	cbz	r5, 8006400 <_printf_i+0x19c>
 80063f8:	2310      	movs	r3, #16
 80063fa:	e7ad      	b.n	8006358 <_printf_i+0xf4>
 80063fc:	4826      	ldr	r0, [pc, #152]	@ (8006498 <_printf_i+0x234>)
 80063fe:	e7e9      	b.n	80063d4 <_printf_i+0x170>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	f023 0320 	bic.w	r3, r3, #32
 8006406:	6023      	str	r3, [r4, #0]
 8006408:	e7f6      	b.n	80063f8 <_printf_i+0x194>
 800640a:	4616      	mov	r6, r2
 800640c:	e7bd      	b.n	800638a <_printf_i+0x126>
 800640e:	6833      	ldr	r3, [r6, #0]
 8006410:	6825      	ldr	r5, [r4, #0]
 8006412:	6961      	ldr	r1, [r4, #20]
 8006414:	1d18      	adds	r0, r3, #4
 8006416:	6030      	str	r0, [r6, #0]
 8006418:	062e      	lsls	r6, r5, #24
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	d501      	bpl.n	8006422 <_printf_i+0x1be>
 800641e:	6019      	str	r1, [r3, #0]
 8006420:	e002      	b.n	8006428 <_printf_i+0x1c4>
 8006422:	0668      	lsls	r0, r5, #25
 8006424:	d5fb      	bpl.n	800641e <_printf_i+0x1ba>
 8006426:	8019      	strh	r1, [r3, #0]
 8006428:	2300      	movs	r3, #0
 800642a:	6123      	str	r3, [r4, #16]
 800642c:	4616      	mov	r6, r2
 800642e:	e7bc      	b.n	80063aa <_printf_i+0x146>
 8006430:	6833      	ldr	r3, [r6, #0]
 8006432:	1d1a      	adds	r2, r3, #4
 8006434:	6032      	str	r2, [r6, #0]
 8006436:	681e      	ldr	r6, [r3, #0]
 8006438:	6862      	ldr	r2, [r4, #4]
 800643a:	2100      	movs	r1, #0
 800643c:	4630      	mov	r0, r6
 800643e:	f7f9 feef 	bl	8000220 <memchr>
 8006442:	b108      	cbz	r0, 8006448 <_printf_i+0x1e4>
 8006444:	1b80      	subs	r0, r0, r6
 8006446:	6060      	str	r0, [r4, #4]
 8006448:	6863      	ldr	r3, [r4, #4]
 800644a:	6123      	str	r3, [r4, #16]
 800644c:	2300      	movs	r3, #0
 800644e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006452:	e7aa      	b.n	80063aa <_printf_i+0x146>
 8006454:	6923      	ldr	r3, [r4, #16]
 8006456:	4632      	mov	r2, r6
 8006458:	4649      	mov	r1, r9
 800645a:	4640      	mov	r0, r8
 800645c:	47d0      	blx	sl
 800645e:	3001      	adds	r0, #1
 8006460:	d0ad      	beq.n	80063be <_printf_i+0x15a>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	079b      	lsls	r3, r3, #30
 8006466:	d413      	bmi.n	8006490 <_printf_i+0x22c>
 8006468:	68e0      	ldr	r0, [r4, #12]
 800646a:	9b03      	ldr	r3, [sp, #12]
 800646c:	4298      	cmp	r0, r3
 800646e:	bfb8      	it	lt
 8006470:	4618      	movlt	r0, r3
 8006472:	e7a6      	b.n	80063c2 <_printf_i+0x15e>
 8006474:	2301      	movs	r3, #1
 8006476:	4632      	mov	r2, r6
 8006478:	4649      	mov	r1, r9
 800647a:	4640      	mov	r0, r8
 800647c:	47d0      	blx	sl
 800647e:	3001      	adds	r0, #1
 8006480:	d09d      	beq.n	80063be <_printf_i+0x15a>
 8006482:	3501      	adds	r5, #1
 8006484:	68e3      	ldr	r3, [r4, #12]
 8006486:	9903      	ldr	r1, [sp, #12]
 8006488:	1a5b      	subs	r3, r3, r1
 800648a:	42ab      	cmp	r3, r5
 800648c:	dcf2      	bgt.n	8006474 <_printf_i+0x210>
 800648e:	e7eb      	b.n	8006468 <_printf_i+0x204>
 8006490:	2500      	movs	r5, #0
 8006492:	f104 0619 	add.w	r6, r4, #25
 8006496:	e7f5      	b.n	8006484 <_printf_i+0x220>
 8006498:	080076b9 	.word	0x080076b9
 800649c:	080076ca 	.word	0x080076ca

080064a0 <memmove>:
 80064a0:	4288      	cmp	r0, r1
 80064a2:	b510      	push	{r4, lr}
 80064a4:	eb01 0402 	add.w	r4, r1, r2
 80064a8:	d902      	bls.n	80064b0 <memmove+0x10>
 80064aa:	4284      	cmp	r4, r0
 80064ac:	4623      	mov	r3, r4
 80064ae:	d807      	bhi.n	80064c0 <memmove+0x20>
 80064b0:	1e43      	subs	r3, r0, #1
 80064b2:	42a1      	cmp	r1, r4
 80064b4:	d008      	beq.n	80064c8 <memmove+0x28>
 80064b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064be:	e7f8      	b.n	80064b2 <memmove+0x12>
 80064c0:	4402      	add	r2, r0
 80064c2:	4601      	mov	r1, r0
 80064c4:	428a      	cmp	r2, r1
 80064c6:	d100      	bne.n	80064ca <memmove+0x2a>
 80064c8:	bd10      	pop	{r4, pc}
 80064ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80064d2:	e7f7      	b.n	80064c4 <memmove+0x24>

080064d4 <_sbrk_r>:
 80064d4:	b538      	push	{r3, r4, r5, lr}
 80064d6:	4d06      	ldr	r5, [pc, #24]	@ (80064f0 <_sbrk_r+0x1c>)
 80064d8:	2300      	movs	r3, #0
 80064da:	4604      	mov	r4, r0
 80064dc:	4608      	mov	r0, r1
 80064de:	602b      	str	r3, [r5, #0]
 80064e0:	f7fc f8a2 	bl	8002628 <_sbrk>
 80064e4:	1c43      	adds	r3, r0, #1
 80064e6:	d102      	bne.n	80064ee <_sbrk_r+0x1a>
 80064e8:	682b      	ldr	r3, [r5, #0]
 80064ea:	b103      	cbz	r3, 80064ee <_sbrk_r+0x1a>
 80064ec:	6023      	str	r3, [r4, #0]
 80064ee:	bd38      	pop	{r3, r4, r5, pc}
 80064f0:	2000032c 	.word	0x2000032c

080064f4 <_realloc_r>:
 80064f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064f8:	4607      	mov	r7, r0
 80064fa:	4614      	mov	r4, r2
 80064fc:	460d      	mov	r5, r1
 80064fe:	b921      	cbnz	r1, 800650a <_realloc_r+0x16>
 8006500:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006504:	4611      	mov	r1, r2
 8006506:	f7ff bc5b 	b.w	8005dc0 <_malloc_r>
 800650a:	b92a      	cbnz	r2, 8006518 <_realloc_r+0x24>
 800650c:	f7ff fbec 	bl	8005ce8 <_free_r>
 8006510:	4625      	mov	r5, r4
 8006512:	4628      	mov	r0, r5
 8006514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006518:	f000 f81a 	bl	8006550 <_malloc_usable_size_r>
 800651c:	4284      	cmp	r4, r0
 800651e:	4606      	mov	r6, r0
 8006520:	d802      	bhi.n	8006528 <_realloc_r+0x34>
 8006522:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006526:	d8f4      	bhi.n	8006512 <_realloc_r+0x1e>
 8006528:	4621      	mov	r1, r4
 800652a:	4638      	mov	r0, r7
 800652c:	f7ff fc48 	bl	8005dc0 <_malloc_r>
 8006530:	4680      	mov	r8, r0
 8006532:	b908      	cbnz	r0, 8006538 <_realloc_r+0x44>
 8006534:	4645      	mov	r5, r8
 8006536:	e7ec      	b.n	8006512 <_realloc_r+0x1e>
 8006538:	42b4      	cmp	r4, r6
 800653a:	4622      	mov	r2, r4
 800653c:	4629      	mov	r1, r5
 800653e:	bf28      	it	cs
 8006540:	4632      	movcs	r2, r6
 8006542:	f7ff fbc3 	bl	8005ccc <memcpy>
 8006546:	4629      	mov	r1, r5
 8006548:	4638      	mov	r0, r7
 800654a:	f7ff fbcd 	bl	8005ce8 <_free_r>
 800654e:	e7f1      	b.n	8006534 <_realloc_r+0x40>

08006550 <_malloc_usable_size_r>:
 8006550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006554:	1f18      	subs	r0, r3, #4
 8006556:	2b00      	cmp	r3, #0
 8006558:	bfbc      	itt	lt
 800655a:	580b      	ldrlt	r3, [r1, r0]
 800655c:	18c0      	addlt	r0, r0, r3
 800655e:	4770      	bx	lr

08006560 <cos>:
 8006560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006562:	ec53 2b10 	vmov	r2, r3, d0
 8006566:	4826      	ldr	r0, [pc, #152]	@ (8006600 <cos+0xa0>)
 8006568:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800656c:	4281      	cmp	r1, r0
 800656e:	d806      	bhi.n	800657e <cos+0x1e>
 8006570:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80065f8 <cos+0x98>
 8006574:	b005      	add	sp, #20
 8006576:	f85d eb04 	ldr.w	lr, [sp], #4
 800657a:	f000 b899 	b.w	80066b0 <__kernel_cos>
 800657e:	4821      	ldr	r0, [pc, #132]	@ (8006604 <cos+0xa4>)
 8006580:	4281      	cmp	r1, r0
 8006582:	d908      	bls.n	8006596 <cos+0x36>
 8006584:	4610      	mov	r0, r2
 8006586:	4619      	mov	r1, r3
 8006588:	f7f9 fe9e 	bl	80002c8 <__aeabi_dsub>
 800658c:	ec41 0b10 	vmov	d0, r0, r1
 8006590:	b005      	add	sp, #20
 8006592:	f85d fb04 	ldr.w	pc, [sp], #4
 8006596:	4668      	mov	r0, sp
 8006598:	f000 fa0e 	bl	80069b8 <__ieee754_rem_pio2>
 800659c:	f000 0003 	and.w	r0, r0, #3
 80065a0:	2801      	cmp	r0, #1
 80065a2:	d00b      	beq.n	80065bc <cos+0x5c>
 80065a4:	2802      	cmp	r0, #2
 80065a6:	d015      	beq.n	80065d4 <cos+0x74>
 80065a8:	b9d8      	cbnz	r0, 80065e2 <cos+0x82>
 80065aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 80065ae:	ed9d 0b00 	vldr	d0, [sp]
 80065b2:	f000 f87d 	bl	80066b0 <__kernel_cos>
 80065b6:	ec51 0b10 	vmov	r0, r1, d0
 80065ba:	e7e7      	b.n	800658c <cos+0x2c>
 80065bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80065c0:	ed9d 0b00 	vldr	d0, [sp]
 80065c4:	f000 f93c 	bl	8006840 <__kernel_sin>
 80065c8:	ec53 2b10 	vmov	r2, r3, d0
 80065cc:	4610      	mov	r0, r2
 80065ce:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80065d2:	e7db      	b.n	800658c <cos+0x2c>
 80065d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80065d8:	ed9d 0b00 	vldr	d0, [sp]
 80065dc:	f000 f868 	bl	80066b0 <__kernel_cos>
 80065e0:	e7f2      	b.n	80065c8 <cos+0x68>
 80065e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80065e6:	ed9d 0b00 	vldr	d0, [sp]
 80065ea:	2001      	movs	r0, #1
 80065ec:	f000 f928 	bl	8006840 <__kernel_sin>
 80065f0:	e7e1      	b.n	80065b6 <cos+0x56>
 80065f2:	bf00      	nop
 80065f4:	f3af 8000 	nop.w
	...
 8006600:	3fe921fb 	.word	0x3fe921fb
 8006604:	7fefffff 	.word	0x7fefffff

08006608 <sin>:
 8006608:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800660a:	ec53 2b10 	vmov	r2, r3, d0
 800660e:	4826      	ldr	r0, [pc, #152]	@ (80066a8 <sin+0xa0>)
 8006610:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006614:	4281      	cmp	r1, r0
 8006616:	d807      	bhi.n	8006628 <sin+0x20>
 8006618:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80066a0 <sin+0x98>
 800661c:	2000      	movs	r0, #0
 800661e:	b005      	add	sp, #20
 8006620:	f85d eb04 	ldr.w	lr, [sp], #4
 8006624:	f000 b90c 	b.w	8006840 <__kernel_sin>
 8006628:	4820      	ldr	r0, [pc, #128]	@ (80066ac <sin+0xa4>)
 800662a:	4281      	cmp	r1, r0
 800662c:	d908      	bls.n	8006640 <sin+0x38>
 800662e:	4610      	mov	r0, r2
 8006630:	4619      	mov	r1, r3
 8006632:	f7f9 fe49 	bl	80002c8 <__aeabi_dsub>
 8006636:	ec41 0b10 	vmov	d0, r0, r1
 800663a:	b005      	add	sp, #20
 800663c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006640:	4668      	mov	r0, sp
 8006642:	f000 f9b9 	bl	80069b8 <__ieee754_rem_pio2>
 8006646:	f000 0003 	and.w	r0, r0, #3
 800664a:	2801      	cmp	r0, #1
 800664c:	d00c      	beq.n	8006668 <sin+0x60>
 800664e:	2802      	cmp	r0, #2
 8006650:	d011      	beq.n	8006676 <sin+0x6e>
 8006652:	b9e8      	cbnz	r0, 8006690 <sin+0x88>
 8006654:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006658:	ed9d 0b00 	vldr	d0, [sp]
 800665c:	2001      	movs	r0, #1
 800665e:	f000 f8ef 	bl	8006840 <__kernel_sin>
 8006662:	ec51 0b10 	vmov	r0, r1, d0
 8006666:	e7e6      	b.n	8006636 <sin+0x2e>
 8006668:	ed9d 1b02 	vldr	d1, [sp, #8]
 800666c:	ed9d 0b00 	vldr	d0, [sp]
 8006670:	f000 f81e 	bl	80066b0 <__kernel_cos>
 8006674:	e7f5      	b.n	8006662 <sin+0x5a>
 8006676:	ed9d 1b02 	vldr	d1, [sp, #8]
 800667a:	ed9d 0b00 	vldr	d0, [sp]
 800667e:	2001      	movs	r0, #1
 8006680:	f000 f8de 	bl	8006840 <__kernel_sin>
 8006684:	ec53 2b10 	vmov	r2, r3, d0
 8006688:	4610      	mov	r0, r2
 800668a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800668e:	e7d2      	b.n	8006636 <sin+0x2e>
 8006690:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006694:	ed9d 0b00 	vldr	d0, [sp]
 8006698:	f000 f80a 	bl	80066b0 <__kernel_cos>
 800669c:	e7f2      	b.n	8006684 <sin+0x7c>
 800669e:	bf00      	nop
	...
 80066a8:	3fe921fb 	.word	0x3fe921fb
 80066ac:	7fefffff 	.word	0x7fefffff

080066b0 <__kernel_cos>:
 80066b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	ec57 6b10 	vmov	r6, r7, d0
 80066b8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80066bc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80066c0:	ed8d 1b00 	vstr	d1, [sp]
 80066c4:	d206      	bcs.n	80066d4 <__kernel_cos+0x24>
 80066c6:	4630      	mov	r0, r6
 80066c8:	4639      	mov	r1, r7
 80066ca:	f7fa fa4f 	bl	8000b6c <__aeabi_d2iz>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	f000 8088 	beq.w	80067e4 <__kernel_cos+0x134>
 80066d4:	4632      	mov	r2, r6
 80066d6:	463b      	mov	r3, r7
 80066d8:	4630      	mov	r0, r6
 80066da:	4639      	mov	r1, r7
 80066dc:	f7f9 ffac 	bl	8000638 <__aeabi_dmul>
 80066e0:	4b51      	ldr	r3, [pc, #324]	@ (8006828 <__kernel_cos+0x178>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	4604      	mov	r4, r0
 80066e6:	460d      	mov	r5, r1
 80066e8:	f7f9 ffa6 	bl	8000638 <__aeabi_dmul>
 80066ec:	a340      	add	r3, pc, #256	@ (adr r3, 80067f0 <__kernel_cos+0x140>)
 80066ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f2:	4682      	mov	sl, r0
 80066f4:	468b      	mov	fp, r1
 80066f6:	4620      	mov	r0, r4
 80066f8:	4629      	mov	r1, r5
 80066fa:	f7f9 ff9d 	bl	8000638 <__aeabi_dmul>
 80066fe:	a33e      	add	r3, pc, #248	@ (adr r3, 80067f8 <__kernel_cos+0x148>)
 8006700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006704:	f7f9 fde2 	bl	80002cc <__adddf3>
 8006708:	4622      	mov	r2, r4
 800670a:	462b      	mov	r3, r5
 800670c:	f7f9 ff94 	bl	8000638 <__aeabi_dmul>
 8006710:	a33b      	add	r3, pc, #236	@ (adr r3, 8006800 <__kernel_cos+0x150>)
 8006712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006716:	f7f9 fdd7 	bl	80002c8 <__aeabi_dsub>
 800671a:	4622      	mov	r2, r4
 800671c:	462b      	mov	r3, r5
 800671e:	f7f9 ff8b 	bl	8000638 <__aeabi_dmul>
 8006722:	a339      	add	r3, pc, #228	@ (adr r3, 8006808 <__kernel_cos+0x158>)
 8006724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006728:	f7f9 fdd0 	bl	80002cc <__adddf3>
 800672c:	4622      	mov	r2, r4
 800672e:	462b      	mov	r3, r5
 8006730:	f7f9 ff82 	bl	8000638 <__aeabi_dmul>
 8006734:	a336      	add	r3, pc, #216	@ (adr r3, 8006810 <__kernel_cos+0x160>)
 8006736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673a:	f7f9 fdc5 	bl	80002c8 <__aeabi_dsub>
 800673e:	4622      	mov	r2, r4
 8006740:	462b      	mov	r3, r5
 8006742:	f7f9 ff79 	bl	8000638 <__aeabi_dmul>
 8006746:	a334      	add	r3, pc, #208	@ (adr r3, 8006818 <__kernel_cos+0x168>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f7f9 fdbe 	bl	80002cc <__adddf3>
 8006750:	4622      	mov	r2, r4
 8006752:	462b      	mov	r3, r5
 8006754:	f7f9 ff70 	bl	8000638 <__aeabi_dmul>
 8006758:	4622      	mov	r2, r4
 800675a:	462b      	mov	r3, r5
 800675c:	f7f9 ff6c 	bl	8000638 <__aeabi_dmul>
 8006760:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006764:	4604      	mov	r4, r0
 8006766:	460d      	mov	r5, r1
 8006768:	4630      	mov	r0, r6
 800676a:	4639      	mov	r1, r7
 800676c:	f7f9 ff64 	bl	8000638 <__aeabi_dmul>
 8006770:	460b      	mov	r3, r1
 8006772:	4602      	mov	r2, r0
 8006774:	4629      	mov	r1, r5
 8006776:	4620      	mov	r0, r4
 8006778:	f7f9 fda6 	bl	80002c8 <__aeabi_dsub>
 800677c:	4b2b      	ldr	r3, [pc, #172]	@ (800682c <__kernel_cos+0x17c>)
 800677e:	4598      	cmp	r8, r3
 8006780:	4606      	mov	r6, r0
 8006782:	460f      	mov	r7, r1
 8006784:	d810      	bhi.n	80067a8 <__kernel_cos+0xf8>
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	4650      	mov	r0, sl
 800678c:	4659      	mov	r1, fp
 800678e:	f7f9 fd9b 	bl	80002c8 <__aeabi_dsub>
 8006792:	460b      	mov	r3, r1
 8006794:	4926      	ldr	r1, [pc, #152]	@ (8006830 <__kernel_cos+0x180>)
 8006796:	4602      	mov	r2, r0
 8006798:	2000      	movs	r0, #0
 800679a:	f7f9 fd95 	bl	80002c8 <__aeabi_dsub>
 800679e:	ec41 0b10 	vmov	d0, r0, r1
 80067a2:	b003      	add	sp, #12
 80067a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a8:	4b22      	ldr	r3, [pc, #136]	@ (8006834 <__kernel_cos+0x184>)
 80067aa:	4921      	ldr	r1, [pc, #132]	@ (8006830 <__kernel_cos+0x180>)
 80067ac:	4598      	cmp	r8, r3
 80067ae:	bf8c      	ite	hi
 80067b0:	4d21      	ldrhi	r5, [pc, #132]	@ (8006838 <__kernel_cos+0x188>)
 80067b2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80067b6:	2400      	movs	r4, #0
 80067b8:	4622      	mov	r2, r4
 80067ba:	462b      	mov	r3, r5
 80067bc:	2000      	movs	r0, #0
 80067be:	f7f9 fd83 	bl	80002c8 <__aeabi_dsub>
 80067c2:	4622      	mov	r2, r4
 80067c4:	4680      	mov	r8, r0
 80067c6:	4689      	mov	r9, r1
 80067c8:	462b      	mov	r3, r5
 80067ca:	4650      	mov	r0, sl
 80067cc:	4659      	mov	r1, fp
 80067ce:	f7f9 fd7b 	bl	80002c8 <__aeabi_dsub>
 80067d2:	4632      	mov	r2, r6
 80067d4:	463b      	mov	r3, r7
 80067d6:	f7f9 fd77 	bl	80002c8 <__aeabi_dsub>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4640      	mov	r0, r8
 80067e0:	4649      	mov	r1, r9
 80067e2:	e7da      	b.n	800679a <__kernel_cos+0xea>
 80067e4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8006820 <__kernel_cos+0x170>
 80067e8:	e7db      	b.n	80067a2 <__kernel_cos+0xf2>
 80067ea:	bf00      	nop
 80067ec:	f3af 8000 	nop.w
 80067f0:	be8838d4 	.word	0xbe8838d4
 80067f4:	bda8fae9 	.word	0xbda8fae9
 80067f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80067fc:	3e21ee9e 	.word	0x3e21ee9e
 8006800:	809c52ad 	.word	0x809c52ad
 8006804:	3e927e4f 	.word	0x3e927e4f
 8006808:	19cb1590 	.word	0x19cb1590
 800680c:	3efa01a0 	.word	0x3efa01a0
 8006810:	16c15177 	.word	0x16c15177
 8006814:	3f56c16c 	.word	0x3f56c16c
 8006818:	5555554c 	.word	0x5555554c
 800681c:	3fa55555 	.word	0x3fa55555
 8006820:	00000000 	.word	0x00000000
 8006824:	3ff00000 	.word	0x3ff00000
 8006828:	3fe00000 	.word	0x3fe00000
 800682c:	3fd33332 	.word	0x3fd33332
 8006830:	3ff00000 	.word	0x3ff00000
 8006834:	3fe90000 	.word	0x3fe90000
 8006838:	3fd20000 	.word	0x3fd20000
 800683c:	00000000 	.word	0x00000000

08006840 <__kernel_sin>:
 8006840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006844:	ec55 4b10 	vmov	r4, r5, d0
 8006848:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800684c:	b085      	sub	sp, #20
 800684e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8006852:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006856:	4680      	mov	r8, r0
 8006858:	d205      	bcs.n	8006866 <__kernel_sin+0x26>
 800685a:	4620      	mov	r0, r4
 800685c:	4629      	mov	r1, r5
 800685e:	f7fa f985 	bl	8000b6c <__aeabi_d2iz>
 8006862:	2800      	cmp	r0, #0
 8006864:	d052      	beq.n	800690c <__kernel_sin+0xcc>
 8006866:	4622      	mov	r2, r4
 8006868:	462b      	mov	r3, r5
 800686a:	4620      	mov	r0, r4
 800686c:	4629      	mov	r1, r5
 800686e:	f7f9 fee3 	bl	8000638 <__aeabi_dmul>
 8006872:	4682      	mov	sl, r0
 8006874:	468b      	mov	fp, r1
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	4620      	mov	r0, r4
 800687c:	4629      	mov	r1, r5
 800687e:	f7f9 fedb 	bl	8000638 <__aeabi_dmul>
 8006882:	a342      	add	r3, pc, #264	@ (adr r3, 800698c <__kernel_sin+0x14c>)
 8006884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006888:	e9cd 0100 	strd	r0, r1, [sp]
 800688c:	4650      	mov	r0, sl
 800688e:	4659      	mov	r1, fp
 8006890:	f7f9 fed2 	bl	8000638 <__aeabi_dmul>
 8006894:	a33f      	add	r3, pc, #252	@ (adr r3, 8006994 <__kernel_sin+0x154>)
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f7f9 fd15 	bl	80002c8 <__aeabi_dsub>
 800689e:	4652      	mov	r2, sl
 80068a0:	465b      	mov	r3, fp
 80068a2:	f7f9 fec9 	bl	8000638 <__aeabi_dmul>
 80068a6:	a33d      	add	r3, pc, #244	@ (adr r3, 800699c <__kernel_sin+0x15c>)
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	f7f9 fd0e 	bl	80002cc <__adddf3>
 80068b0:	4652      	mov	r2, sl
 80068b2:	465b      	mov	r3, fp
 80068b4:	f7f9 fec0 	bl	8000638 <__aeabi_dmul>
 80068b8:	a33a      	add	r3, pc, #232	@ (adr r3, 80069a4 <__kernel_sin+0x164>)
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	f7f9 fd03 	bl	80002c8 <__aeabi_dsub>
 80068c2:	4652      	mov	r2, sl
 80068c4:	465b      	mov	r3, fp
 80068c6:	f7f9 feb7 	bl	8000638 <__aeabi_dmul>
 80068ca:	a338      	add	r3, pc, #224	@ (adr r3, 80069ac <__kernel_sin+0x16c>)
 80068cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d0:	f7f9 fcfc 	bl	80002cc <__adddf3>
 80068d4:	4606      	mov	r6, r0
 80068d6:	460f      	mov	r7, r1
 80068d8:	f1b8 0f00 	cmp.w	r8, #0
 80068dc:	d11b      	bne.n	8006916 <__kernel_sin+0xd6>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4650      	mov	r0, sl
 80068e4:	4659      	mov	r1, fp
 80068e6:	f7f9 fea7 	bl	8000638 <__aeabi_dmul>
 80068ea:	a325      	add	r3, pc, #148	@ (adr r3, 8006980 <__kernel_sin+0x140>)
 80068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f0:	f7f9 fcea 	bl	80002c8 <__aeabi_dsub>
 80068f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068f8:	f7f9 fe9e 	bl	8000638 <__aeabi_dmul>
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	4620      	mov	r0, r4
 8006902:	4629      	mov	r1, r5
 8006904:	f7f9 fce2 	bl	80002cc <__adddf3>
 8006908:	4604      	mov	r4, r0
 800690a:	460d      	mov	r5, r1
 800690c:	ec45 4b10 	vmov	d0, r4, r5
 8006910:	b005      	add	sp, #20
 8006912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800691a:	4b1b      	ldr	r3, [pc, #108]	@ (8006988 <__kernel_sin+0x148>)
 800691c:	2200      	movs	r2, #0
 800691e:	f7f9 fe8b 	bl	8000638 <__aeabi_dmul>
 8006922:	4632      	mov	r2, r6
 8006924:	4680      	mov	r8, r0
 8006926:	4689      	mov	r9, r1
 8006928:	463b      	mov	r3, r7
 800692a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800692e:	f7f9 fe83 	bl	8000638 <__aeabi_dmul>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4640      	mov	r0, r8
 8006938:	4649      	mov	r1, r9
 800693a:	f7f9 fcc5 	bl	80002c8 <__aeabi_dsub>
 800693e:	4652      	mov	r2, sl
 8006940:	465b      	mov	r3, fp
 8006942:	f7f9 fe79 	bl	8000638 <__aeabi_dmul>
 8006946:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800694a:	f7f9 fcbd 	bl	80002c8 <__aeabi_dsub>
 800694e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006980 <__kernel_sin+0x140>)
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	4606      	mov	r6, r0
 8006956:	460f      	mov	r7, r1
 8006958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800695c:	f7f9 fe6c 	bl	8000638 <__aeabi_dmul>
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	4630      	mov	r0, r6
 8006966:	4639      	mov	r1, r7
 8006968:	f7f9 fcb0 	bl	80002cc <__adddf3>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4620      	mov	r0, r4
 8006972:	4629      	mov	r1, r5
 8006974:	f7f9 fca8 	bl	80002c8 <__aeabi_dsub>
 8006978:	e7c6      	b.n	8006908 <__kernel_sin+0xc8>
 800697a:	bf00      	nop
 800697c:	f3af 8000 	nop.w
 8006980:	55555549 	.word	0x55555549
 8006984:	3fc55555 	.word	0x3fc55555
 8006988:	3fe00000 	.word	0x3fe00000
 800698c:	5acfd57c 	.word	0x5acfd57c
 8006990:	3de5d93a 	.word	0x3de5d93a
 8006994:	8a2b9ceb 	.word	0x8a2b9ceb
 8006998:	3e5ae5e6 	.word	0x3e5ae5e6
 800699c:	57b1fe7d 	.word	0x57b1fe7d
 80069a0:	3ec71de3 	.word	0x3ec71de3
 80069a4:	19c161d5 	.word	0x19c161d5
 80069a8:	3f2a01a0 	.word	0x3f2a01a0
 80069ac:	1110f8a6 	.word	0x1110f8a6
 80069b0:	3f811111 	.word	0x3f811111
 80069b4:	00000000 	.word	0x00000000

080069b8 <__ieee754_rem_pio2>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	ec57 6b10 	vmov	r6, r7, d0
 80069c0:	4bc5      	ldr	r3, [pc, #788]	@ (8006cd8 <__ieee754_rem_pio2+0x320>)
 80069c2:	b08d      	sub	sp, #52	@ 0x34
 80069c4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80069c8:	4598      	cmp	r8, r3
 80069ca:	4604      	mov	r4, r0
 80069cc:	9704      	str	r7, [sp, #16]
 80069ce:	d807      	bhi.n	80069e0 <__ieee754_rem_pio2+0x28>
 80069d0:	2200      	movs	r2, #0
 80069d2:	2300      	movs	r3, #0
 80069d4:	ed80 0b00 	vstr	d0, [r0]
 80069d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80069dc:	2500      	movs	r5, #0
 80069de:	e028      	b.n	8006a32 <__ieee754_rem_pio2+0x7a>
 80069e0:	4bbe      	ldr	r3, [pc, #760]	@ (8006cdc <__ieee754_rem_pio2+0x324>)
 80069e2:	4598      	cmp	r8, r3
 80069e4:	d878      	bhi.n	8006ad8 <__ieee754_rem_pio2+0x120>
 80069e6:	9b04      	ldr	r3, [sp, #16]
 80069e8:	4dbd      	ldr	r5, [pc, #756]	@ (8006ce0 <__ieee754_rem_pio2+0x328>)
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	4630      	mov	r0, r6
 80069ee:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006ca0 <__ieee754_rem_pio2+0x2e8>)
 80069f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f4:	4639      	mov	r1, r7
 80069f6:	dd38      	ble.n	8006a6a <__ieee754_rem_pio2+0xb2>
 80069f8:	f7f9 fc66 	bl	80002c8 <__aeabi_dsub>
 80069fc:	45a8      	cmp	r8, r5
 80069fe:	4606      	mov	r6, r0
 8006a00:	460f      	mov	r7, r1
 8006a02:	d01a      	beq.n	8006a3a <__ieee754_rem_pio2+0x82>
 8006a04:	a3a8      	add	r3, pc, #672	@ (adr r3, 8006ca8 <__ieee754_rem_pio2+0x2f0>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fc5d 	bl	80002c8 <__aeabi_dsub>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4680      	mov	r8, r0
 8006a14:	4689      	mov	r9, r1
 8006a16:	4630      	mov	r0, r6
 8006a18:	4639      	mov	r1, r7
 8006a1a:	f7f9 fc55 	bl	80002c8 <__aeabi_dsub>
 8006a1e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8006ca8 <__ieee754_rem_pio2+0x2f0>)
 8006a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a24:	f7f9 fc50 	bl	80002c8 <__aeabi_dsub>
 8006a28:	e9c4 8900 	strd	r8, r9, [r4]
 8006a2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006a30:	2501      	movs	r5, #1
 8006a32:	4628      	mov	r0, r5
 8006a34:	b00d      	add	sp, #52	@ 0x34
 8006a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3a:	a39d      	add	r3, pc, #628	@ (adr r3, 8006cb0 <__ieee754_rem_pio2+0x2f8>)
 8006a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a40:	f7f9 fc42 	bl	80002c8 <__aeabi_dsub>
 8006a44:	a39c      	add	r3, pc, #624	@ (adr r3, 8006cb8 <__ieee754_rem_pio2+0x300>)
 8006a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	f7f9 fc3b 	bl	80002c8 <__aeabi_dsub>
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	4680      	mov	r8, r0
 8006a58:	4689      	mov	r9, r1
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	4639      	mov	r1, r7
 8006a5e:	f7f9 fc33 	bl	80002c8 <__aeabi_dsub>
 8006a62:	a395      	add	r3, pc, #596	@ (adr r3, 8006cb8 <__ieee754_rem_pio2+0x300>)
 8006a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a68:	e7dc      	b.n	8006a24 <__ieee754_rem_pio2+0x6c>
 8006a6a:	f7f9 fc2f 	bl	80002cc <__adddf3>
 8006a6e:	45a8      	cmp	r8, r5
 8006a70:	4606      	mov	r6, r0
 8006a72:	460f      	mov	r7, r1
 8006a74:	d018      	beq.n	8006aa8 <__ieee754_rem_pio2+0xf0>
 8006a76:	a38c      	add	r3, pc, #560	@ (adr r3, 8006ca8 <__ieee754_rem_pio2+0x2f0>)
 8006a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7c:	f7f9 fc26 	bl	80002cc <__adddf3>
 8006a80:	4602      	mov	r2, r0
 8006a82:	460b      	mov	r3, r1
 8006a84:	4680      	mov	r8, r0
 8006a86:	4689      	mov	r9, r1
 8006a88:	4630      	mov	r0, r6
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	f7f9 fc1c 	bl	80002c8 <__aeabi_dsub>
 8006a90:	a385      	add	r3, pc, #532	@ (adr r3, 8006ca8 <__ieee754_rem_pio2+0x2f0>)
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	f7f9 fc19 	bl	80002cc <__adddf3>
 8006a9a:	f04f 35ff 	mov.w	r5, #4294967295
 8006a9e:	e9c4 8900 	strd	r8, r9, [r4]
 8006aa2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006aa6:	e7c4      	b.n	8006a32 <__ieee754_rem_pio2+0x7a>
 8006aa8:	a381      	add	r3, pc, #516	@ (adr r3, 8006cb0 <__ieee754_rem_pio2+0x2f8>)
 8006aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aae:	f7f9 fc0d 	bl	80002cc <__adddf3>
 8006ab2:	a381      	add	r3, pc, #516	@ (adr r3, 8006cb8 <__ieee754_rem_pio2+0x300>)
 8006ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab8:	4606      	mov	r6, r0
 8006aba:	460f      	mov	r7, r1
 8006abc:	f7f9 fc06 	bl	80002cc <__adddf3>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4680      	mov	r8, r0
 8006ac6:	4689      	mov	r9, r1
 8006ac8:	4630      	mov	r0, r6
 8006aca:	4639      	mov	r1, r7
 8006acc:	f7f9 fbfc 	bl	80002c8 <__aeabi_dsub>
 8006ad0:	a379      	add	r3, pc, #484	@ (adr r3, 8006cb8 <__ieee754_rem_pio2+0x300>)
 8006ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad6:	e7de      	b.n	8006a96 <__ieee754_rem_pio2+0xde>
 8006ad8:	4b82      	ldr	r3, [pc, #520]	@ (8006ce4 <__ieee754_rem_pio2+0x32c>)
 8006ada:	4598      	cmp	r8, r3
 8006adc:	f200 80d1 	bhi.w	8006c82 <__ieee754_rem_pio2+0x2ca>
 8006ae0:	f000 f966 	bl	8006db0 <fabs>
 8006ae4:	ec57 6b10 	vmov	r6, r7, d0
 8006ae8:	a375      	add	r3, pc, #468	@ (adr r3, 8006cc0 <__ieee754_rem_pio2+0x308>)
 8006aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	f7f9 fda1 	bl	8000638 <__aeabi_dmul>
 8006af6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ce8 <__ieee754_rem_pio2+0x330>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	f7f9 fbe7 	bl	80002cc <__adddf3>
 8006afe:	f7fa f835 	bl	8000b6c <__aeabi_d2iz>
 8006b02:	4605      	mov	r5, r0
 8006b04:	f7f9 fd2e 	bl	8000564 <__aeabi_i2d>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b10:	a363      	add	r3, pc, #396	@ (adr r3, 8006ca0 <__ieee754_rem_pio2+0x2e8>)
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	f7f9 fd8f 	bl	8000638 <__aeabi_dmul>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4639      	mov	r1, r7
 8006b22:	f7f9 fbd1 	bl	80002c8 <__aeabi_dsub>
 8006b26:	a360      	add	r3, pc, #384	@ (adr r3, 8006ca8 <__ieee754_rem_pio2+0x2f0>)
 8006b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2c:	4682      	mov	sl, r0
 8006b2e:	468b      	mov	fp, r1
 8006b30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b34:	f7f9 fd80 	bl	8000638 <__aeabi_dmul>
 8006b38:	2d1f      	cmp	r5, #31
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	460f      	mov	r7, r1
 8006b3e:	dc0c      	bgt.n	8006b5a <__ieee754_rem_pio2+0x1a2>
 8006b40:	4b6a      	ldr	r3, [pc, #424]	@ (8006cec <__ieee754_rem_pio2+0x334>)
 8006b42:	1e6a      	subs	r2, r5, #1
 8006b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b48:	4543      	cmp	r3, r8
 8006b4a:	d006      	beq.n	8006b5a <__ieee754_rem_pio2+0x1a2>
 8006b4c:	4632      	mov	r2, r6
 8006b4e:	463b      	mov	r3, r7
 8006b50:	4650      	mov	r0, sl
 8006b52:	4659      	mov	r1, fp
 8006b54:	f7f9 fbb8 	bl	80002c8 <__aeabi_dsub>
 8006b58:	e00e      	b.n	8006b78 <__ieee754_rem_pio2+0x1c0>
 8006b5a:	463b      	mov	r3, r7
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	4650      	mov	r0, sl
 8006b60:	4659      	mov	r1, fp
 8006b62:	f7f9 fbb1 	bl	80002c8 <__aeabi_dsub>
 8006b66:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006b6a:	9305      	str	r3, [sp, #20]
 8006b6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006b70:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8006b74:	2b10      	cmp	r3, #16
 8006b76:	dc02      	bgt.n	8006b7e <__ieee754_rem_pio2+0x1c6>
 8006b78:	e9c4 0100 	strd	r0, r1, [r4]
 8006b7c:	e039      	b.n	8006bf2 <__ieee754_rem_pio2+0x23a>
 8006b7e:	a34c      	add	r3, pc, #304	@ (adr r3, 8006cb0 <__ieee754_rem_pio2+0x2f8>)
 8006b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b88:	f7f9 fd56 	bl	8000638 <__aeabi_dmul>
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	460f      	mov	r7, r1
 8006b90:	4602      	mov	r2, r0
 8006b92:	460b      	mov	r3, r1
 8006b94:	4650      	mov	r0, sl
 8006b96:	4659      	mov	r1, fp
 8006b98:	f7f9 fb96 	bl	80002c8 <__aeabi_dsub>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4680      	mov	r8, r0
 8006ba2:	4689      	mov	r9, r1
 8006ba4:	4650      	mov	r0, sl
 8006ba6:	4659      	mov	r1, fp
 8006ba8:	f7f9 fb8e 	bl	80002c8 <__aeabi_dsub>
 8006bac:	4632      	mov	r2, r6
 8006bae:	463b      	mov	r3, r7
 8006bb0:	f7f9 fb8a 	bl	80002c8 <__aeabi_dsub>
 8006bb4:	a340      	add	r3, pc, #256	@ (adr r3, 8006cb8 <__ieee754_rem_pio2+0x300>)
 8006bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bba:	4606      	mov	r6, r0
 8006bbc:	460f      	mov	r7, r1
 8006bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bc2:	f7f9 fd39 	bl	8000638 <__aeabi_dmul>
 8006bc6:	4632      	mov	r2, r6
 8006bc8:	463b      	mov	r3, r7
 8006bca:	f7f9 fb7d 	bl	80002c8 <__aeabi_dsub>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4606      	mov	r6, r0
 8006bd4:	460f      	mov	r7, r1
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	4649      	mov	r1, r9
 8006bda:	f7f9 fb75 	bl	80002c8 <__aeabi_dsub>
 8006bde:	9a05      	ldr	r2, [sp, #20]
 8006be0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b31      	cmp	r3, #49	@ 0x31
 8006be8:	dc20      	bgt.n	8006c2c <__ieee754_rem_pio2+0x274>
 8006bea:	e9c4 0100 	strd	r0, r1, [r4]
 8006bee:	46c2      	mov	sl, r8
 8006bf0:	46cb      	mov	fp, r9
 8006bf2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006bf6:	4650      	mov	r0, sl
 8006bf8:	4642      	mov	r2, r8
 8006bfa:	464b      	mov	r3, r9
 8006bfc:	4659      	mov	r1, fp
 8006bfe:	f7f9 fb63 	bl	80002c8 <__aeabi_dsub>
 8006c02:	463b      	mov	r3, r7
 8006c04:	4632      	mov	r2, r6
 8006c06:	f7f9 fb5f 	bl	80002c8 <__aeabi_dsub>
 8006c0a:	9b04      	ldr	r3, [sp, #16]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006c12:	f6bf af0e 	bge.w	8006a32 <__ieee754_rem_pio2+0x7a>
 8006c16:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8006c1a:	6063      	str	r3, [r4, #4]
 8006c1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006c20:	f8c4 8000 	str.w	r8, [r4]
 8006c24:	60a0      	str	r0, [r4, #8]
 8006c26:	60e3      	str	r3, [r4, #12]
 8006c28:	426d      	negs	r5, r5
 8006c2a:	e702      	b.n	8006a32 <__ieee754_rem_pio2+0x7a>
 8006c2c:	a326      	add	r3, pc, #152	@ (adr r3, 8006cc8 <__ieee754_rem_pio2+0x310>)
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c36:	f7f9 fcff 	bl	8000638 <__aeabi_dmul>
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	460f      	mov	r7, r1
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	4640      	mov	r0, r8
 8006c44:	4649      	mov	r1, r9
 8006c46:	f7f9 fb3f 	bl	80002c8 <__aeabi_dsub>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	4682      	mov	sl, r0
 8006c50:	468b      	mov	fp, r1
 8006c52:	4640      	mov	r0, r8
 8006c54:	4649      	mov	r1, r9
 8006c56:	f7f9 fb37 	bl	80002c8 <__aeabi_dsub>
 8006c5a:	4632      	mov	r2, r6
 8006c5c:	463b      	mov	r3, r7
 8006c5e:	f7f9 fb33 	bl	80002c8 <__aeabi_dsub>
 8006c62:	a31b      	add	r3, pc, #108	@ (adr r3, 8006cd0 <__ieee754_rem_pio2+0x318>)
 8006c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c68:	4606      	mov	r6, r0
 8006c6a:	460f      	mov	r7, r1
 8006c6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c70:	f7f9 fce2 	bl	8000638 <__aeabi_dmul>
 8006c74:	4632      	mov	r2, r6
 8006c76:	463b      	mov	r3, r7
 8006c78:	f7f9 fb26 	bl	80002c8 <__aeabi_dsub>
 8006c7c:	4606      	mov	r6, r0
 8006c7e:	460f      	mov	r7, r1
 8006c80:	e764      	b.n	8006b4c <__ieee754_rem_pio2+0x194>
 8006c82:	4b1b      	ldr	r3, [pc, #108]	@ (8006cf0 <__ieee754_rem_pio2+0x338>)
 8006c84:	4598      	cmp	r8, r3
 8006c86:	d935      	bls.n	8006cf4 <__ieee754_rem_pio2+0x33c>
 8006c88:	4632      	mov	r2, r6
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	4630      	mov	r0, r6
 8006c8e:	4639      	mov	r1, r7
 8006c90:	f7f9 fb1a 	bl	80002c8 <__aeabi_dsub>
 8006c94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006c98:	e9c4 0100 	strd	r0, r1, [r4]
 8006c9c:	e69e      	b.n	80069dc <__ieee754_rem_pio2+0x24>
 8006c9e:	bf00      	nop
 8006ca0:	54400000 	.word	0x54400000
 8006ca4:	3ff921fb 	.word	0x3ff921fb
 8006ca8:	1a626331 	.word	0x1a626331
 8006cac:	3dd0b461 	.word	0x3dd0b461
 8006cb0:	1a600000 	.word	0x1a600000
 8006cb4:	3dd0b461 	.word	0x3dd0b461
 8006cb8:	2e037073 	.word	0x2e037073
 8006cbc:	3ba3198a 	.word	0x3ba3198a
 8006cc0:	6dc9c883 	.word	0x6dc9c883
 8006cc4:	3fe45f30 	.word	0x3fe45f30
 8006cc8:	2e000000 	.word	0x2e000000
 8006ccc:	3ba3198a 	.word	0x3ba3198a
 8006cd0:	252049c1 	.word	0x252049c1
 8006cd4:	397b839a 	.word	0x397b839a
 8006cd8:	3fe921fb 	.word	0x3fe921fb
 8006cdc:	4002d97b 	.word	0x4002d97b
 8006ce0:	3ff921fb 	.word	0x3ff921fb
 8006ce4:	413921fb 	.word	0x413921fb
 8006ce8:	3fe00000 	.word	0x3fe00000
 8006cec:	080076dc 	.word	0x080076dc
 8006cf0:	7fefffff 	.word	0x7fefffff
 8006cf4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006cf8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8006cfc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006d00:	4630      	mov	r0, r6
 8006d02:	460f      	mov	r7, r1
 8006d04:	f7f9 ff32 	bl	8000b6c <__aeabi_d2iz>
 8006d08:	f7f9 fc2c 	bl	8000564 <__aeabi_i2d>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	460b      	mov	r3, r1
 8006d10:	4630      	mov	r0, r6
 8006d12:	4639      	mov	r1, r7
 8006d14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d18:	f7f9 fad6 	bl	80002c8 <__aeabi_dsub>
 8006d1c:	4b22      	ldr	r3, [pc, #136]	@ (8006da8 <__ieee754_rem_pio2+0x3f0>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f7f9 fc8a 	bl	8000638 <__aeabi_dmul>
 8006d24:	460f      	mov	r7, r1
 8006d26:	4606      	mov	r6, r0
 8006d28:	f7f9 ff20 	bl	8000b6c <__aeabi_d2iz>
 8006d2c:	f7f9 fc1a 	bl	8000564 <__aeabi_i2d>
 8006d30:	4602      	mov	r2, r0
 8006d32:	460b      	mov	r3, r1
 8006d34:	4630      	mov	r0, r6
 8006d36:	4639      	mov	r1, r7
 8006d38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006d3c:	f7f9 fac4 	bl	80002c8 <__aeabi_dsub>
 8006d40:	4b19      	ldr	r3, [pc, #100]	@ (8006da8 <__ieee754_rem_pio2+0x3f0>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	f7f9 fc78 	bl	8000638 <__aeabi_dmul>
 8006d48:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8006d4c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8006d50:	f04f 0803 	mov.w	r8, #3
 8006d54:	2600      	movs	r6, #0
 8006d56:	2700      	movs	r7, #0
 8006d58:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006d5c:	4632      	mov	r2, r6
 8006d5e:	463b      	mov	r3, r7
 8006d60:	46c2      	mov	sl, r8
 8006d62:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d66:	f7f9 fecf 	bl	8000b08 <__aeabi_dcmpeq>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d1f4      	bne.n	8006d58 <__ieee754_rem_pio2+0x3a0>
 8006d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dac <__ieee754_rem_pio2+0x3f4>)
 8006d70:	9301      	str	r3, [sp, #4]
 8006d72:	2302      	movs	r3, #2
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	462a      	mov	r2, r5
 8006d78:	4653      	mov	r3, sl
 8006d7a:	4621      	mov	r1, r4
 8006d7c:	a806      	add	r0, sp, #24
 8006d7e:	f000 f81f 	bl	8006dc0 <__kernel_rem_pio2>
 8006d82:	9b04      	ldr	r3, [sp, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	4605      	mov	r5, r0
 8006d88:	f6bf ae53 	bge.w	8006a32 <__ieee754_rem_pio2+0x7a>
 8006d8c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006d90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006d94:	e9c4 2300 	strd	r2, r3, [r4]
 8006d98:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8006d9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006da0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006da4:	e740      	b.n	8006c28 <__ieee754_rem_pio2+0x270>
 8006da6:	bf00      	nop
 8006da8:	41700000 	.word	0x41700000
 8006dac:	0800775c 	.word	0x0800775c

08006db0 <fabs>:
 8006db0:	ec51 0b10 	vmov	r0, r1, d0
 8006db4:	4602      	mov	r2, r0
 8006db6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006dba:	ec43 2b10 	vmov	d0, r2, r3
 8006dbe:	4770      	bx	lr

08006dc0 <__kernel_rem_pio2>:
 8006dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc4:	ed2d 8b02 	vpush	{d8}
 8006dc8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8006dcc:	f112 0f14 	cmn.w	r2, #20
 8006dd0:	9306      	str	r3, [sp, #24]
 8006dd2:	9104      	str	r1, [sp, #16]
 8006dd4:	4bc2      	ldr	r3, [pc, #776]	@ (80070e0 <__kernel_rem_pio2+0x320>)
 8006dd6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006dd8:	9008      	str	r0, [sp, #32]
 8006dda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	9b06      	ldr	r3, [sp, #24]
 8006de2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006de6:	bfa8      	it	ge
 8006de8:	1ed4      	subge	r4, r2, #3
 8006dea:	9305      	str	r3, [sp, #20]
 8006dec:	bfb2      	itee	lt
 8006dee:	2400      	movlt	r4, #0
 8006df0:	2318      	movge	r3, #24
 8006df2:	fb94 f4f3 	sdivge	r4, r4, r3
 8006df6:	f06f 0317 	mvn.w	r3, #23
 8006dfa:	fb04 3303 	mla	r3, r4, r3, r3
 8006dfe:	eb03 0b02 	add.w	fp, r3, r2
 8006e02:	9b00      	ldr	r3, [sp, #0]
 8006e04:	9a05      	ldr	r2, [sp, #20]
 8006e06:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80070d0 <__kernel_rem_pio2+0x310>
 8006e0a:	eb03 0802 	add.w	r8, r3, r2
 8006e0e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006e10:	1aa7      	subs	r7, r4, r2
 8006e12:	ae20      	add	r6, sp, #128	@ 0x80
 8006e14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006e18:	2500      	movs	r5, #0
 8006e1a:	4545      	cmp	r5, r8
 8006e1c:	dd12      	ble.n	8006e44 <__kernel_rem_pio2+0x84>
 8006e1e:	9b06      	ldr	r3, [sp, #24]
 8006e20:	aa20      	add	r2, sp, #128	@ 0x80
 8006e22:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8006e26:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8006e2a:	2700      	movs	r7, #0
 8006e2c:	9b00      	ldr	r3, [sp, #0]
 8006e2e:	429f      	cmp	r7, r3
 8006e30:	dc2e      	bgt.n	8006e90 <__kernel_rem_pio2+0xd0>
 8006e32:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80070d0 <__kernel_rem_pio2+0x310>
 8006e36:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e3a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006e3e:	46a8      	mov	r8, r5
 8006e40:	2600      	movs	r6, #0
 8006e42:	e01b      	b.n	8006e7c <__kernel_rem_pio2+0xbc>
 8006e44:	42ef      	cmn	r7, r5
 8006e46:	d407      	bmi.n	8006e58 <__kernel_rem_pio2+0x98>
 8006e48:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006e4c:	f7f9 fb8a 	bl	8000564 <__aeabi_i2d>
 8006e50:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006e54:	3501      	adds	r5, #1
 8006e56:	e7e0      	b.n	8006e1a <__kernel_rem_pio2+0x5a>
 8006e58:	ec51 0b18 	vmov	r0, r1, d8
 8006e5c:	e7f8      	b.n	8006e50 <__kernel_rem_pio2+0x90>
 8006e5e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8006e62:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006e66:	f7f9 fbe7 	bl	8000638 <__aeabi_dmul>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e72:	f7f9 fa2b 	bl	80002cc <__adddf3>
 8006e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e7a:	3601      	adds	r6, #1
 8006e7c:	9b05      	ldr	r3, [sp, #20]
 8006e7e:	429e      	cmp	r6, r3
 8006e80:	dded      	ble.n	8006e5e <__kernel_rem_pio2+0x9e>
 8006e82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e86:	3701      	adds	r7, #1
 8006e88:	ecaa 7b02 	vstmia	sl!, {d7}
 8006e8c:	3508      	adds	r5, #8
 8006e8e:	e7cd      	b.n	8006e2c <__kernel_rem_pio2+0x6c>
 8006e90:	9b00      	ldr	r3, [sp, #0]
 8006e92:	f8dd 8000 	ldr.w	r8, [sp]
 8006e96:	aa0c      	add	r2, sp, #48	@ 0x30
 8006e98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e9e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006ea0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8006eaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eac:	ab98      	add	r3, sp, #608	@ 0x260
 8006eae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006eb2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8006eb6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006eba:	ac0c      	add	r4, sp, #48	@ 0x30
 8006ebc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8006ebe:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006ec2:	46a1      	mov	r9, r4
 8006ec4:	46c2      	mov	sl, r8
 8006ec6:	f1ba 0f00 	cmp.w	sl, #0
 8006eca:	dc77      	bgt.n	8006fbc <__kernel_rem_pio2+0x1fc>
 8006ecc:	4658      	mov	r0, fp
 8006ece:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006ed2:	f000 fac5 	bl	8007460 <scalbn>
 8006ed6:	ec57 6b10 	vmov	r6, r7, d0
 8006eda:	2200      	movs	r2, #0
 8006edc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	4639      	mov	r1, r7
 8006ee4:	f7f9 fba8 	bl	8000638 <__aeabi_dmul>
 8006ee8:	ec41 0b10 	vmov	d0, r0, r1
 8006eec:	f000 fb34 	bl	8007558 <floor>
 8006ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80070e4 <__kernel_rem_pio2+0x324>)
 8006ef2:	ec51 0b10 	vmov	r0, r1, d0
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f7f9 fb9e 	bl	8000638 <__aeabi_dmul>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4630      	mov	r0, r6
 8006f02:	4639      	mov	r1, r7
 8006f04:	f7f9 f9e0 	bl	80002c8 <__aeabi_dsub>
 8006f08:	460f      	mov	r7, r1
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	f7f9 fe2e 	bl	8000b6c <__aeabi_d2iz>
 8006f10:	9002      	str	r0, [sp, #8]
 8006f12:	f7f9 fb27 	bl	8000564 <__aeabi_i2d>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	f7f9 f9d3 	bl	80002c8 <__aeabi_dsub>
 8006f22:	f1bb 0f00 	cmp.w	fp, #0
 8006f26:	4606      	mov	r6, r0
 8006f28:	460f      	mov	r7, r1
 8006f2a:	dd6c      	ble.n	8007006 <__kernel_rem_pio2+0x246>
 8006f2c:	f108 31ff 	add.w	r1, r8, #4294967295
 8006f30:	ab0c      	add	r3, sp, #48	@ 0x30
 8006f32:	9d02      	ldr	r5, [sp, #8]
 8006f34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f38:	f1cb 0018 	rsb	r0, fp, #24
 8006f3c:	fa43 f200 	asr.w	r2, r3, r0
 8006f40:	4415      	add	r5, r2
 8006f42:	4082      	lsls	r2, r0
 8006f44:	1a9b      	subs	r3, r3, r2
 8006f46:	aa0c      	add	r2, sp, #48	@ 0x30
 8006f48:	9502      	str	r5, [sp, #8]
 8006f4a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006f4e:	f1cb 0217 	rsb	r2, fp, #23
 8006f52:	fa43 f902 	asr.w	r9, r3, r2
 8006f56:	f1b9 0f00 	cmp.w	r9, #0
 8006f5a:	dd64      	ble.n	8007026 <__kernel_rem_pio2+0x266>
 8006f5c:	9b02      	ldr	r3, [sp, #8]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	3301      	adds	r3, #1
 8006f62:	9302      	str	r3, [sp, #8]
 8006f64:	4615      	mov	r5, r2
 8006f66:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8006f6a:	4590      	cmp	r8, r2
 8006f6c:	f300 80a1 	bgt.w	80070b2 <__kernel_rem_pio2+0x2f2>
 8006f70:	f1bb 0f00 	cmp.w	fp, #0
 8006f74:	dd07      	ble.n	8006f86 <__kernel_rem_pio2+0x1c6>
 8006f76:	f1bb 0f01 	cmp.w	fp, #1
 8006f7a:	f000 80c1 	beq.w	8007100 <__kernel_rem_pio2+0x340>
 8006f7e:	f1bb 0f02 	cmp.w	fp, #2
 8006f82:	f000 80c8 	beq.w	8007116 <__kernel_rem_pio2+0x356>
 8006f86:	f1b9 0f02 	cmp.w	r9, #2
 8006f8a:	d14c      	bne.n	8007026 <__kernel_rem_pio2+0x266>
 8006f8c:	4632      	mov	r2, r6
 8006f8e:	463b      	mov	r3, r7
 8006f90:	4955      	ldr	r1, [pc, #340]	@ (80070e8 <__kernel_rem_pio2+0x328>)
 8006f92:	2000      	movs	r0, #0
 8006f94:	f7f9 f998 	bl	80002c8 <__aeabi_dsub>
 8006f98:	4606      	mov	r6, r0
 8006f9a:	460f      	mov	r7, r1
 8006f9c:	2d00      	cmp	r5, #0
 8006f9e:	d042      	beq.n	8007026 <__kernel_rem_pio2+0x266>
 8006fa0:	4658      	mov	r0, fp
 8006fa2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80070d8 <__kernel_rem_pio2+0x318>
 8006fa6:	f000 fa5b 	bl	8007460 <scalbn>
 8006faa:	4630      	mov	r0, r6
 8006fac:	4639      	mov	r1, r7
 8006fae:	ec53 2b10 	vmov	r2, r3, d0
 8006fb2:	f7f9 f989 	bl	80002c8 <__aeabi_dsub>
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	460f      	mov	r7, r1
 8006fba:	e034      	b.n	8007026 <__kernel_rem_pio2+0x266>
 8006fbc:	4b4b      	ldr	r3, [pc, #300]	@ (80070ec <__kernel_rem_pio2+0x32c>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fc4:	f7f9 fb38 	bl	8000638 <__aeabi_dmul>
 8006fc8:	f7f9 fdd0 	bl	8000b6c <__aeabi_d2iz>
 8006fcc:	f7f9 faca 	bl	8000564 <__aeabi_i2d>
 8006fd0:	4b47      	ldr	r3, [pc, #284]	@ (80070f0 <__kernel_rem_pio2+0x330>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	460f      	mov	r7, r1
 8006fd8:	f7f9 fb2e 	bl	8000638 <__aeabi_dmul>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fe4:	f7f9 f970 	bl	80002c8 <__aeabi_dsub>
 8006fe8:	f7f9 fdc0 	bl	8000b6c <__aeabi_d2iz>
 8006fec:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006ff0:	f849 0b04 	str.w	r0, [r9], #4
 8006ff4:	4639      	mov	r1, r7
 8006ff6:	4630      	mov	r0, r6
 8006ff8:	f7f9 f968 	bl	80002cc <__adddf3>
 8006ffc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007000:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007004:	e75f      	b.n	8006ec6 <__kernel_rem_pio2+0x106>
 8007006:	d107      	bne.n	8007018 <__kernel_rem_pio2+0x258>
 8007008:	f108 33ff 	add.w	r3, r8, #4294967295
 800700c:	aa0c      	add	r2, sp, #48	@ 0x30
 800700e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007012:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007016:	e79e      	b.n	8006f56 <__kernel_rem_pio2+0x196>
 8007018:	4b36      	ldr	r3, [pc, #216]	@ (80070f4 <__kernel_rem_pio2+0x334>)
 800701a:	2200      	movs	r2, #0
 800701c:	f7f9 fd92 	bl	8000b44 <__aeabi_dcmpge>
 8007020:	2800      	cmp	r0, #0
 8007022:	d143      	bne.n	80070ac <__kernel_rem_pio2+0x2ec>
 8007024:	4681      	mov	r9, r0
 8007026:	2200      	movs	r2, #0
 8007028:	2300      	movs	r3, #0
 800702a:	4630      	mov	r0, r6
 800702c:	4639      	mov	r1, r7
 800702e:	f7f9 fd6b 	bl	8000b08 <__aeabi_dcmpeq>
 8007032:	2800      	cmp	r0, #0
 8007034:	f000 80c1 	beq.w	80071ba <__kernel_rem_pio2+0x3fa>
 8007038:	f108 33ff 	add.w	r3, r8, #4294967295
 800703c:	2200      	movs	r2, #0
 800703e:	9900      	ldr	r1, [sp, #0]
 8007040:	428b      	cmp	r3, r1
 8007042:	da70      	bge.n	8007126 <__kernel_rem_pio2+0x366>
 8007044:	2a00      	cmp	r2, #0
 8007046:	f000 808b 	beq.w	8007160 <__kernel_rem_pio2+0x3a0>
 800704a:	f108 38ff 	add.w	r8, r8, #4294967295
 800704e:	ab0c      	add	r3, sp, #48	@ 0x30
 8007050:	f1ab 0b18 	sub.w	fp, fp, #24
 8007054:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d0f6      	beq.n	800704a <__kernel_rem_pio2+0x28a>
 800705c:	4658      	mov	r0, fp
 800705e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80070d8 <__kernel_rem_pio2+0x318>
 8007062:	f000 f9fd 	bl	8007460 <scalbn>
 8007066:	f108 0301 	add.w	r3, r8, #1
 800706a:	00da      	lsls	r2, r3, #3
 800706c:	9205      	str	r2, [sp, #20]
 800706e:	ec55 4b10 	vmov	r4, r5, d0
 8007072:	aa70      	add	r2, sp, #448	@ 0x1c0
 8007074:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80070ec <__kernel_rem_pio2+0x32c>
 8007078:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800707c:	4646      	mov	r6, r8
 800707e:	f04f 0a00 	mov.w	sl, #0
 8007082:	2e00      	cmp	r6, #0
 8007084:	f280 80d1 	bge.w	800722a <__kernel_rem_pio2+0x46a>
 8007088:	4644      	mov	r4, r8
 800708a:	2c00      	cmp	r4, #0
 800708c:	f2c0 80ff 	blt.w	800728e <__kernel_rem_pio2+0x4ce>
 8007090:	4b19      	ldr	r3, [pc, #100]	@ (80070f8 <__kernel_rem_pio2+0x338>)
 8007092:	461f      	mov	r7, r3
 8007094:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007096:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800709a:	9306      	str	r3, [sp, #24]
 800709c:	f04f 0a00 	mov.w	sl, #0
 80070a0:	f04f 0b00 	mov.w	fp, #0
 80070a4:	2600      	movs	r6, #0
 80070a6:	eba8 0504 	sub.w	r5, r8, r4
 80070aa:	e0e4      	b.n	8007276 <__kernel_rem_pio2+0x4b6>
 80070ac:	f04f 0902 	mov.w	r9, #2
 80070b0:	e754      	b.n	8006f5c <__kernel_rem_pio2+0x19c>
 80070b2:	f854 3b04 	ldr.w	r3, [r4], #4
 80070b6:	bb0d      	cbnz	r5, 80070fc <__kernel_rem_pio2+0x33c>
 80070b8:	b123      	cbz	r3, 80070c4 <__kernel_rem_pio2+0x304>
 80070ba:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80070be:	f844 3c04 	str.w	r3, [r4, #-4]
 80070c2:	2301      	movs	r3, #1
 80070c4:	3201      	adds	r2, #1
 80070c6:	461d      	mov	r5, r3
 80070c8:	e74f      	b.n	8006f6a <__kernel_rem_pio2+0x1aa>
 80070ca:	bf00      	nop
 80070cc:	f3af 8000 	nop.w
	...
 80070dc:	3ff00000 	.word	0x3ff00000
 80070e0:	080078a8 	.word	0x080078a8
 80070e4:	40200000 	.word	0x40200000
 80070e8:	3ff00000 	.word	0x3ff00000
 80070ec:	3e700000 	.word	0x3e700000
 80070f0:	41700000 	.word	0x41700000
 80070f4:	3fe00000 	.word	0x3fe00000
 80070f8:	08007868 	.word	0x08007868
 80070fc:	1acb      	subs	r3, r1, r3
 80070fe:	e7de      	b.n	80070be <__kernel_rem_pio2+0x2fe>
 8007100:	f108 32ff 	add.w	r2, r8, #4294967295
 8007104:	ab0c      	add	r3, sp, #48	@ 0x30
 8007106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800710a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800710e:	a90c      	add	r1, sp, #48	@ 0x30
 8007110:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007114:	e737      	b.n	8006f86 <__kernel_rem_pio2+0x1c6>
 8007116:	f108 32ff 	add.w	r2, r8, #4294967295
 800711a:	ab0c      	add	r3, sp, #48	@ 0x30
 800711c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007120:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007124:	e7f3      	b.n	800710e <__kernel_rem_pio2+0x34e>
 8007126:	a90c      	add	r1, sp, #48	@ 0x30
 8007128:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800712c:	3b01      	subs	r3, #1
 800712e:	430a      	orrs	r2, r1
 8007130:	e785      	b.n	800703e <__kernel_rem_pio2+0x27e>
 8007132:	3401      	adds	r4, #1
 8007134:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007138:	2a00      	cmp	r2, #0
 800713a:	d0fa      	beq.n	8007132 <__kernel_rem_pio2+0x372>
 800713c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800713e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007142:	eb0d 0503 	add.w	r5, sp, r3
 8007146:	9b06      	ldr	r3, [sp, #24]
 8007148:	aa20      	add	r2, sp, #128	@ 0x80
 800714a:	4443      	add	r3, r8
 800714c:	f108 0701 	add.w	r7, r8, #1
 8007150:	3d98      	subs	r5, #152	@ 0x98
 8007152:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8007156:	4444      	add	r4, r8
 8007158:	42bc      	cmp	r4, r7
 800715a:	da04      	bge.n	8007166 <__kernel_rem_pio2+0x3a6>
 800715c:	46a0      	mov	r8, r4
 800715e:	e6a2      	b.n	8006ea6 <__kernel_rem_pio2+0xe6>
 8007160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007162:	2401      	movs	r4, #1
 8007164:	e7e6      	b.n	8007134 <__kernel_rem_pio2+0x374>
 8007166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007168:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800716c:	f7f9 f9fa 	bl	8000564 <__aeabi_i2d>
 8007170:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8007430 <__kernel_rem_pio2+0x670>
 8007174:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007178:	ed8d 7b02 	vstr	d7, [sp, #8]
 800717c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007180:	46b2      	mov	sl, r6
 8007182:	f04f 0800 	mov.w	r8, #0
 8007186:	9b05      	ldr	r3, [sp, #20]
 8007188:	4598      	cmp	r8, r3
 800718a:	dd05      	ble.n	8007198 <__kernel_rem_pio2+0x3d8>
 800718c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007190:	3701      	adds	r7, #1
 8007192:	eca5 7b02 	vstmia	r5!, {d7}
 8007196:	e7df      	b.n	8007158 <__kernel_rem_pio2+0x398>
 8007198:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800719c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80071a0:	f7f9 fa4a 	bl	8000638 <__aeabi_dmul>
 80071a4:	4602      	mov	r2, r0
 80071a6:	460b      	mov	r3, r1
 80071a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ac:	f7f9 f88e 	bl	80002cc <__adddf3>
 80071b0:	f108 0801 	add.w	r8, r8, #1
 80071b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b8:	e7e5      	b.n	8007186 <__kernel_rem_pio2+0x3c6>
 80071ba:	f1cb 0000 	rsb	r0, fp, #0
 80071be:	ec47 6b10 	vmov	d0, r6, r7
 80071c2:	f000 f94d 	bl	8007460 <scalbn>
 80071c6:	ec55 4b10 	vmov	r4, r5, d0
 80071ca:	4b9b      	ldr	r3, [pc, #620]	@ (8007438 <__kernel_rem_pio2+0x678>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	4620      	mov	r0, r4
 80071d0:	4629      	mov	r1, r5
 80071d2:	f7f9 fcb7 	bl	8000b44 <__aeabi_dcmpge>
 80071d6:	b300      	cbz	r0, 800721a <__kernel_rem_pio2+0x45a>
 80071d8:	4b98      	ldr	r3, [pc, #608]	@ (800743c <__kernel_rem_pio2+0x67c>)
 80071da:	2200      	movs	r2, #0
 80071dc:	4620      	mov	r0, r4
 80071de:	4629      	mov	r1, r5
 80071e0:	f7f9 fa2a 	bl	8000638 <__aeabi_dmul>
 80071e4:	f7f9 fcc2 	bl	8000b6c <__aeabi_d2iz>
 80071e8:	4606      	mov	r6, r0
 80071ea:	f7f9 f9bb 	bl	8000564 <__aeabi_i2d>
 80071ee:	4b92      	ldr	r3, [pc, #584]	@ (8007438 <__kernel_rem_pio2+0x678>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	f7f9 fa21 	bl	8000638 <__aeabi_dmul>
 80071f6:	460b      	mov	r3, r1
 80071f8:	4602      	mov	r2, r0
 80071fa:	4629      	mov	r1, r5
 80071fc:	4620      	mov	r0, r4
 80071fe:	f7f9 f863 	bl	80002c8 <__aeabi_dsub>
 8007202:	f7f9 fcb3 	bl	8000b6c <__aeabi_d2iz>
 8007206:	ab0c      	add	r3, sp, #48	@ 0x30
 8007208:	f10b 0b18 	add.w	fp, fp, #24
 800720c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007210:	f108 0801 	add.w	r8, r8, #1
 8007214:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8007218:	e720      	b.n	800705c <__kernel_rem_pio2+0x29c>
 800721a:	4620      	mov	r0, r4
 800721c:	4629      	mov	r1, r5
 800721e:	f7f9 fca5 	bl	8000b6c <__aeabi_d2iz>
 8007222:	ab0c      	add	r3, sp, #48	@ 0x30
 8007224:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007228:	e718      	b.n	800705c <__kernel_rem_pio2+0x29c>
 800722a:	ab0c      	add	r3, sp, #48	@ 0x30
 800722c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007230:	f7f9 f998 	bl	8000564 <__aeabi_i2d>
 8007234:	4622      	mov	r2, r4
 8007236:	462b      	mov	r3, r5
 8007238:	f7f9 f9fe 	bl	8000638 <__aeabi_dmul>
 800723c:	4652      	mov	r2, sl
 800723e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8007242:	465b      	mov	r3, fp
 8007244:	4620      	mov	r0, r4
 8007246:	4629      	mov	r1, r5
 8007248:	f7f9 f9f6 	bl	8000638 <__aeabi_dmul>
 800724c:	3e01      	subs	r6, #1
 800724e:	4604      	mov	r4, r0
 8007250:	460d      	mov	r5, r1
 8007252:	e716      	b.n	8007082 <__kernel_rem_pio2+0x2c2>
 8007254:	9906      	ldr	r1, [sp, #24]
 8007256:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800725a:	9106      	str	r1, [sp, #24]
 800725c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007260:	f7f9 f9ea 	bl	8000638 <__aeabi_dmul>
 8007264:	4602      	mov	r2, r0
 8007266:	460b      	mov	r3, r1
 8007268:	4650      	mov	r0, sl
 800726a:	4659      	mov	r1, fp
 800726c:	f7f9 f82e 	bl	80002cc <__adddf3>
 8007270:	3601      	adds	r6, #1
 8007272:	4682      	mov	sl, r0
 8007274:	468b      	mov	fp, r1
 8007276:	9b00      	ldr	r3, [sp, #0]
 8007278:	429e      	cmp	r6, r3
 800727a:	dc01      	bgt.n	8007280 <__kernel_rem_pio2+0x4c0>
 800727c:	42ae      	cmp	r6, r5
 800727e:	dde9      	ble.n	8007254 <__kernel_rem_pio2+0x494>
 8007280:	ab48      	add	r3, sp, #288	@ 0x120
 8007282:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007286:	e9c5 ab00 	strd	sl, fp, [r5]
 800728a:	3c01      	subs	r4, #1
 800728c:	e6fd      	b.n	800708a <__kernel_rem_pio2+0x2ca>
 800728e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007290:	2b02      	cmp	r3, #2
 8007292:	dc0b      	bgt.n	80072ac <__kernel_rem_pio2+0x4ec>
 8007294:	2b00      	cmp	r3, #0
 8007296:	dc35      	bgt.n	8007304 <__kernel_rem_pio2+0x544>
 8007298:	d059      	beq.n	800734e <__kernel_rem_pio2+0x58e>
 800729a:	9b02      	ldr	r3, [sp, #8]
 800729c:	f003 0007 	and.w	r0, r3, #7
 80072a0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80072a4:	ecbd 8b02 	vpop	{d8}
 80072a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ac:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d1f3      	bne.n	800729a <__kernel_rem_pio2+0x4da>
 80072b2:	9b05      	ldr	r3, [sp, #20]
 80072b4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80072b8:	eb0d 0403 	add.w	r4, sp, r3
 80072bc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80072c0:	4625      	mov	r5, r4
 80072c2:	46c2      	mov	sl, r8
 80072c4:	f1ba 0f00 	cmp.w	sl, #0
 80072c8:	dc69      	bgt.n	800739e <__kernel_rem_pio2+0x5de>
 80072ca:	4645      	mov	r5, r8
 80072cc:	2d01      	cmp	r5, #1
 80072ce:	f300 8087 	bgt.w	80073e0 <__kernel_rem_pio2+0x620>
 80072d2:	9c05      	ldr	r4, [sp, #20]
 80072d4:	ab48      	add	r3, sp, #288	@ 0x120
 80072d6:	441c      	add	r4, r3
 80072d8:	2000      	movs	r0, #0
 80072da:	2100      	movs	r1, #0
 80072dc:	f1b8 0f01 	cmp.w	r8, #1
 80072e0:	f300 809c 	bgt.w	800741c <__kernel_rem_pio2+0x65c>
 80072e4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80072e8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80072ec:	f1b9 0f00 	cmp.w	r9, #0
 80072f0:	f040 80a6 	bne.w	8007440 <__kernel_rem_pio2+0x680>
 80072f4:	9b04      	ldr	r3, [sp, #16]
 80072f6:	e9c3 5600 	strd	r5, r6, [r3]
 80072fa:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80072fe:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007302:	e7ca      	b.n	800729a <__kernel_rem_pio2+0x4da>
 8007304:	9d05      	ldr	r5, [sp, #20]
 8007306:	ab48      	add	r3, sp, #288	@ 0x120
 8007308:	441d      	add	r5, r3
 800730a:	4644      	mov	r4, r8
 800730c:	2000      	movs	r0, #0
 800730e:	2100      	movs	r1, #0
 8007310:	2c00      	cmp	r4, #0
 8007312:	da35      	bge.n	8007380 <__kernel_rem_pio2+0x5c0>
 8007314:	f1b9 0f00 	cmp.w	r9, #0
 8007318:	d038      	beq.n	800738c <__kernel_rem_pio2+0x5cc>
 800731a:	4602      	mov	r2, r0
 800731c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007320:	9c04      	ldr	r4, [sp, #16]
 8007322:	e9c4 2300 	strd	r2, r3, [r4]
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800732e:	f7f8 ffcb 	bl	80002c8 <__aeabi_dsub>
 8007332:	ad4a      	add	r5, sp, #296	@ 0x128
 8007334:	2401      	movs	r4, #1
 8007336:	45a0      	cmp	r8, r4
 8007338:	da2b      	bge.n	8007392 <__kernel_rem_pio2+0x5d2>
 800733a:	f1b9 0f00 	cmp.w	r9, #0
 800733e:	d002      	beq.n	8007346 <__kernel_rem_pio2+0x586>
 8007340:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007344:	4619      	mov	r1, r3
 8007346:	9b04      	ldr	r3, [sp, #16]
 8007348:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800734c:	e7a5      	b.n	800729a <__kernel_rem_pio2+0x4da>
 800734e:	9c05      	ldr	r4, [sp, #20]
 8007350:	ab48      	add	r3, sp, #288	@ 0x120
 8007352:	441c      	add	r4, r3
 8007354:	2000      	movs	r0, #0
 8007356:	2100      	movs	r1, #0
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	da09      	bge.n	8007372 <__kernel_rem_pio2+0x5b2>
 800735e:	f1b9 0f00 	cmp.w	r9, #0
 8007362:	d002      	beq.n	800736a <__kernel_rem_pio2+0x5aa>
 8007364:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007368:	4619      	mov	r1, r3
 800736a:	9b04      	ldr	r3, [sp, #16]
 800736c:	e9c3 0100 	strd	r0, r1, [r3]
 8007370:	e793      	b.n	800729a <__kernel_rem_pio2+0x4da>
 8007372:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007376:	f7f8 ffa9 	bl	80002cc <__adddf3>
 800737a:	f108 38ff 	add.w	r8, r8, #4294967295
 800737e:	e7eb      	b.n	8007358 <__kernel_rem_pio2+0x598>
 8007380:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007384:	f7f8 ffa2 	bl	80002cc <__adddf3>
 8007388:	3c01      	subs	r4, #1
 800738a:	e7c1      	b.n	8007310 <__kernel_rem_pio2+0x550>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	e7c6      	b.n	8007320 <__kernel_rem_pio2+0x560>
 8007392:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007396:	f7f8 ff99 	bl	80002cc <__adddf3>
 800739a:	3401      	adds	r4, #1
 800739c:	e7cb      	b.n	8007336 <__kernel_rem_pio2+0x576>
 800739e:	ed35 7b02 	vldmdb	r5!, {d7}
 80073a2:	ed8d 7b00 	vstr	d7, [sp]
 80073a6:	ed95 7b02 	vldr	d7, [r5, #8]
 80073aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073ae:	ec53 2b17 	vmov	r2, r3, d7
 80073b2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80073b6:	f7f8 ff89 	bl	80002cc <__adddf3>
 80073ba:	4602      	mov	r2, r0
 80073bc:	460b      	mov	r3, r1
 80073be:	4606      	mov	r6, r0
 80073c0:	460f      	mov	r7, r1
 80073c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073c6:	f7f8 ff7f 	bl	80002c8 <__aeabi_dsub>
 80073ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073ce:	f7f8 ff7d 	bl	80002cc <__adddf3>
 80073d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073d6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80073da:	e9c5 6700 	strd	r6, r7, [r5]
 80073de:	e771      	b.n	80072c4 <__kernel_rem_pio2+0x504>
 80073e0:	ed34 7b02 	vldmdb	r4!, {d7}
 80073e4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80073e8:	ec51 0b17 	vmov	r0, r1, d7
 80073ec:	4652      	mov	r2, sl
 80073ee:	465b      	mov	r3, fp
 80073f0:	ed8d 7b00 	vstr	d7, [sp]
 80073f4:	f7f8 ff6a 	bl	80002cc <__adddf3>
 80073f8:	4602      	mov	r2, r0
 80073fa:	460b      	mov	r3, r1
 80073fc:	4606      	mov	r6, r0
 80073fe:	460f      	mov	r7, r1
 8007400:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007404:	f7f8 ff60 	bl	80002c8 <__aeabi_dsub>
 8007408:	4652      	mov	r2, sl
 800740a:	465b      	mov	r3, fp
 800740c:	f7f8 ff5e 	bl	80002cc <__adddf3>
 8007410:	3d01      	subs	r5, #1
 8007412:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007416:	e9c4 6700 	strd	r6, r7, [r4]
 800741a:	e757      	b.n	80072cc <__kernel_rem_pio2+0x50c>
 800741c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007420:	f7f8 ff54 	bl	80002cc <__adddf3>
 8007424:	f108 38ff 	add.w	r8, r8, #4294967295
 8007428:	e758      	b.n	80072dc <__kernel_rem_pio2+0x51c>
 800742a:	bf00      	nop
 800742c:	f3af 8000 	nop.w
	...
 8007438:	41700000 	.word	0x41700000
 800743c:	3e700000 	.word	0x3e700000
 8007440:	9b04      	ldr	r3, [sp, #16]
 8007442:	9a04      	ldr	r2, [sp, #16]
 8007444:	601d      	str	r5, [r3, #0]
 8007446:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800744a:	605c      	str	r4, [r3, #4]
 800744c:	609f      	str	r7, [r3, #8]
 800744e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8007452:	60d3      	str	r3, [r2, #12]
 8007454:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007458:	6110      	str	r0, [r2, #16]
 800745a:	6153      	str	r3, [r2, #20]
 800745c:	e71d      	b.n	800729a <__kernel_rem_pio2+0x4da>
 800745e:	bf00      	nop

08007460 <scalbn>:
 8007460:	b570      	push	{r4, r5, r6, lr}
 8007462:	ec55 4b10 	vmov	r4, r5, d0
 8007466:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800746a:	4606      	mov	r6, r0
 800746c:	462b      	mov	r3, r5
 800746e:	b991      	cbnz	r1, 8007496 <scalbn+0x36>
 8007470:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007474:	4323      	orrs	r3, r4
 8007476:	d03b      	beq.n	80074f0 <scalbn+0x90>
 8007478:	4b33      	ldr	r3, [pc, #204]	@ (8007548 <scalbn+0xe8>)
 800747a:	4620      	mov	r0, r4
 800747c:	4629      	mov	r1, r5
 800747e:	2200      	movs	r2, #0
 8007480:	f7f9 f8da 	bl	8000638 <__aeabi_dmul>
 8007484:	4b31      	ldr	r3, [pc, #196]	@ (800754c <scalbn+0xec>)
 8007486:	429e      	cmp	r6, r3
 8007488:	4604      	mov	r4, r0
 800748a:	460d      	mov	r5, r1
 800748c:	da0f      	bge.n	80074ae <scalbn+0x4e>
 800748e:	a326      	add	r3, pc, #152	@ (adr r3, 8007528 <scalbn+0xc8>)
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	e01e      	b.n	80074d4 <scalbn+0x74>
 8007496:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800749a:	4291      	cmp	r1, r2
 800749c:	d10b      	bne.n	80074b6 <scalbn+0x56>
 800749e:	4622      	mov	r2, r4
 80074a0:	4620      	mov	r0, r4
 80074a2:	4629      	mov	r1, r5
 80074a4:	f7f8 ff12 	bl	80002cc <__adddf3>
 80074a8:	4604      	mov	r4, r0
 80074aa:	460d      	mov	r5, r1
 80074ac:	e020      	b.n	80074f0 <scalbn+0x90>
 80074ae:	460b      	mov	r3, r1
 80074b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80074b4:	3936      	subs	r1, #54	@ 0x36
 80074b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80074ba:	4296      	cmp	r6, r2
 80074bc:	dd0d      	ble.n	80074da <scalbn+0x7a>
 80074be:	2d00      	cmp	r5, #0
 80074c0:	a11b      	add	r1, pc, #108	@ (adr r1, 8007530 <scalbn+0xd0>)
 80074c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074c6:	da02      	bge.n	80074ce <scalbn+0x6e>
 80074c8:	a11b      	add	r1, pc, #108	@ (adr r1, 8007538 <scalbn+0xd8>)
 80074ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074ce:	a318      	add	r3, pc, #96	@ (adr r3, 8007530 <scalbn+0xd0>)
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f9 f8b0 	bl	8000638 <__aeabi_dmul>
 80074d8:	e7e6      	b.n	80074a8 <scalbn+0x48>
 80074da:	1872      	adds	r2, r6, r1
 80074dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80074e0:	428a      	cmp	r2, r1
 80074e2:	dcec      	bgt.n	80074be <scalbn+0x5e>
 80074e4:	2a00      	cmp	r2, #0
 80074e6:	dd06      	ble.n	80074f6 <scalbn+0x96>
 80074e8:	f36f 531e 	bfc	r3, #20, #11
 80074ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80074f0:	ec45 4b10 	vmov	d0, r4, r5
 80074f4:	bd70      	pop	{r4, r5, r6, pc}
 80074f6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80074fa:	da08      	bge.n	800750e <scalbn+0xae>
 80074fc:	2d00      	cmp	r5, #0
 80074fe:	a10a      	add	r1, pc, #40	@ (adr r1, 8007528 <scalbn+0xc8>)
 8007500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007504:	dac3      	bge.n	800748e <scalbn+0x2e>
 8007506:	a10e      	add	r1, pc, #56	@ (adr r1, 8007540 <scalbn+0xe0>)
 8007508:	e9d1 0100 	ldrd	r0, r1, [r1]
 800750c:	e7bf      	b.n	800748e <scalbn+0x2e>
 800750e:	3236      	adds	r2, #54	@ 0x36
 8007510:	f36f 531e 	bfc	r3, #20, #11
 8007514:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007518:	4620      	mov	r0, r4
 800751a:	4b0d      	ldr	r3, [pc, #52]	@ (8007550 <scalbn+0xf0>)
 800751c:	4629      	mov	r1, r5
 800751e:	2200      	movs	r2, #0
 8007520:	e7d8      	b.n	80074d4 <scalbn+0x74>
 8007522:	bf00      	nop
 8007524:	f3af 8000 	nop.w
 8007528:	c2f8f359 	.word	0xc2f8f359
 800752c:	01a56e1f 	.word	0x01a56e1f
 8007530:	8800759c 	.word	0x8800759c
 8007534:	7e37e43c 	.word	0x7e37e43c
 8007538:	8800759c 	.word	0x8800759c
 800753c:	fe37e43c 	.word	0xfe37e43c
 8007540:	c2f8f359 	.word	0xc2f8f359
 8007544:	81a56e1f 	.word	0x81a56e1f
 8007548:	43500000 	.word	0x43500000
 800754c:	ffff3cb0 	.word	0xffff3cb0
 8007550:	3c900000 	.word	0x3c900000
 8007554:	00000000 	.word	0x00000000

08007558 <floor>:
 8007558:	ec51 0b10 	vmov	r0, r1, d0
 800755c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007564:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8007568:	2e13      	cmp	r6, #19
 800756a:	460c      	mov	r4, r1
 800756c:	4605      	mov	r5, r0
 800756e:	4680      	mov	r8, r0
 8007570:	dc34      	bgt.n	80075dc <floor+0x84>
 8007572:	2e00      	cmp	r6, #0
 8007574:	da17      	bge.n	80075a6 <floor+0x4e>
 8007576:	a332      	add	r3, pc, #200	@ (adr r3, 8007640 <floor+0xe8>)
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	f7f8 fea6 	bl	80002cc <__adddf3>
 8007580:	2200      	movs	r2, #0
 8007582:	2300      	movs	r3, #0
 8007584:	f7f9 fae8 	bl	8000b58 <__aeabi_dcmpgt>
 8007588:	b150      	cbz	r0, 80075a0 <floor+0x48>
 800758a:	2c00      	cmp	r4, #0
 800758c:	da55      	bge.n	800763a <floor+0xe2>
 800758e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8007592:	432c      	orrs	r4, r5
 8007594:	2500      	movs	r5, #0
 8007596:	42ac      	cmp	r4, r5
 8007598:	4c2b      	ldr	r4, [pc, #172]	@ (8007648 <floor+0xf0>)
 800759a:	bf08      	it	eq
 800759c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80075a0:	4621      	mov	r1, r4
 80075a2:	4628      	mov	r0, r5
 80075a4:	e023      	b.n	80075ee <floor+0x96>
 80075a6:	4f29      	ldr	r7, [pc, #164]	@ (800764c <floor+0xf4>)
 80075a8:	4137      	asrs	r7, r6
 80075aa:	ea01 0307 	and.w	r3, r1, r7
 80075ae:	4303      	orrs	r3, r0
 80075b0:	d01d      	beq.n	80075ee <floor+0x96>
 80075b2:	a323      	add	r3, pc, #140	@ (adr r3, 8007640 <floor+0xe8>)
 80075b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b8:	f7f8 fe88 	bl	80002cc <__adddf3>
 80075bc:	2200      	movs	r2, #0
 80075be:	2300      	movs	r3, #0
 80075c0:	f7f9 faca 	bl	8000b58 <__aeabi_dcmpgt>
 80075c4:	2800      	cmp	r0, #0
 80075c6:	d0eb      	beq.n	80075a0 <floor+0x48>
 80075c8:	2c00      	cmp	r4, #0
 80075ca:	bfbe      	ittt	lt
 80075cc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80075d0:	4133      	asrlt	r3, r6
 80075d2:	18e4      	addlt	r4, r4, r3
 80075d4:	ea24 0407 	bic.w	r4, r4, r7
 80075d8:	2500      	movs	r5, #0
 80075da:	e7e1      	b.n	80075a0 <floor+0x48>
 80075dc:	2e33      	cmp	r6, #51	@ 0x33
 80075de:	dd0a      	ble.n	80075f6 <floor+0x9e>
 80075e0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80075e4:	d103      	bne.n	80075ee <floor+0x96>
 80075e6:	4602      	mov	r2, r0
 80075e8:	460b      	mov	r3, r1
 80075ea:	f7f8 fe6f 	bl	80002cc <__adddf3>
 80075ee:	ec41 0b10 	vmov	d0, r0, r1
 80075f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80075fa:	f04f 37ff 	mov.w	r7, #4294967295
 80075fe:	40df      	lsrs	r7, r3
 8007600:	4207      	tst	r7, r0
 8007602:	d0f4      	beq.n	80075ee <floor+0x96>
 8007604:	a30e      	add	r3, pc, #56	@ (adr r3, 8007640 <floor+0xe8>)
 8007606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760a:	f7f8 fe5f 	bl	80002cc <__adddf3>
 800760e:	2200      	movs	r2, #0
 8007610:	2300      	movs	r3, #0
 8007612:	f7f9 faa1 	bl	8000b58 <__aeabi_dcmpgt>
 8007616:	2800      	cmp	r0, #0
 8007618:	d0c2      	beq.n	80075a0 <floor+0x48>
 800761a:	2c00      	cmp	r4, #0
 800761c:	da0a      	bge.n	8007634 <floor+0xdc>
 800761e:	2e14      	cmp	r6, #20
 8007620:	d101      	bne.n	8007626 <floor+0xce>
 8007622:	3401      	adds	r4, #1
 8007624:	e006      	b.n	8007634 <floor+0xdc>
 8007626:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800762a:	2301      	movs	r3, #1
 800762c:	40b3      	lsls	r3, r6
 800762e:	441d      	add	r5, r3
 8007630:	4545      	cmp	r5, r8
 8007632:	d3f6      	bcc.n	8007622 <floor+0xca>
 8007634:	ea25 0507 	bic.w	r5, r5, r7
 8007638:	e7b2      	b.n	80075a0 <floor+0x48>
 800763a:	2500      	movs	r5, #0
 800763c:	462c      	mov	r4, r5
 800763e:	e7af      	b.n	80075a0 <floor+0x48>
 8007640:	8800759c 	.word	0x8800759c
 8007644:	7e37e43c 	.word	0x7e37e43c
 8007648:	bff00000 	.word	0xbff00000
 800764c:	000fffff 	.word	0x000fffff

08007650 <_init>:
 8007650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007652:	bf00      	nop
 8007654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007656:	bc08      	pop	{r3}
 8007658:	469e      	mov	lr, r3
 800765a:	4770      	bx	lr

0800765c <_fini>:
 800765c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765e:	bf00      	nop
 8007660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007662:	bc08      	pop	{r3}
 8007664:	469e      	mov	lr, r3
 8007666:	4770      	bx	lr
