
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.262894                       # Number of seconds simulated
sim_ticks                                262893871000                       # Number of ticks simulated
final_tick                               807836083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268932                       # Simulator instruction rate (inst/s)
host_op_rate                                   280289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35350348                       # Simulator tick rate (ticks/s)
host_mem_usage                                2240280                       # Number of bytes of host memory used
host_seconds                                  7436.81                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2084458404                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        77824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         4608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         2173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            72                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 72                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        529004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst         3652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       296028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                828684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         3652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           17528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                17528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           17528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       529004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         3652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       296028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               846212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         72                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       72                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 214784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  217856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  262677334500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   72                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.828591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.731853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.145215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1217     84.46%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44      3.05%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41      2.85%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      1.11%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      0.42%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.83%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.90%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.35%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           87      6.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1559.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    410.511876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2127.684305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             20                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.899749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.828427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    386695915                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               449620915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    115225.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               133975.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      20                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   75568853.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6583080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3498990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14080080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         403203840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            107247210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             27544800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       783579570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       604684800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62345395320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            64295937750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.569938                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         262386996745                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     57849250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     171814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 259293877000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1574705463                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77284005                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1718341282                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3705660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1969605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9881760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  88740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         686552880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            147242970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48442560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1346013390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1059491040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61809430200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            65112818805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            247.677203                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         262183220492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    102712250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     292532000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 256733951250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2759112716                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      53827758                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2951735026                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6511027                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           444525624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6512051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.262000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.287264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.712736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         919103055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        919103055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    313328644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       313328644                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    129802618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      129802618                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data          165                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           165                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1384                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1384                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    443131262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        443131262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    443131427                       # number of overall hits
system.cpu.dcache.overall_hits::total       443131427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4290138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4290138                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      8870986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8870986                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          307                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          194                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13161124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13161124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13161431                       # number of overall misses
system.cpu.dcache.overall_misses::total      13161431                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  34132800500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34132800500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  61362845500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  61362845500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1746000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1746000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  95495646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95495646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  95495646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95495646000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    317618782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    317618782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138673604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          472                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    456292386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    456292386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    456292858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    456292858                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013507                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.063970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063970                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.650424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.650424                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.122940                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.028844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028844                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028844                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7956.107822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7956.107822                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  6917.251983                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6917.251983                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7255.888327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7255.888327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7255.719078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7255.719078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          715                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             154                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6511027                       # number of writebacks
system.cpu.dcache.writebacks::total           6511027                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       996328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       996328                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5654184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5654184                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6650512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6650512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6650512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6650512                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3293810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3293810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3216802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3216802                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          221                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6510612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6510612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6510833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6510833                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  27095159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27095159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  26175486500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26175486500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1798000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1798000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1552000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1552000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  53270646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53270646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  53272444000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53272444000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.023197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.468220                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.122940                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.014269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.014269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014269                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8226.084534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8226.084534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8137.114594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8137.114594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  8135.746606                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8135.746606                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8182.125736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8182.125736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8182.124161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8182.124161                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                22                       # number of replacements
system.cpu.icache.tags.tagsinuse                  473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1212285893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               495                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2449062.410101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   457.125942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    15.874058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.892824                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.031004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         335137590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        335137590                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    167568762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       167568762                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    167568762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        167568762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    167568762                       # number of overall hits
system.cpu.icache.overall_hits::total       167568762                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            22                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             22                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            22                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2061000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2061000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2061000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2061000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2061000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2061000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    167568784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    167568784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    167568784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    167568784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    167568784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    167568784                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 93681.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93681.818182                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 93681.818182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93681.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 93681.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93681.818182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           22                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           22                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2050000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2050000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 93181.818182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93181.818182                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 93181.818182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93181.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 93181.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93181.818182                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         15611577                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            15613046                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1642210                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       107                       # number of replacements
system.l2.tags.tagsinuse                 25968.367829                       # Cycle average of tags in use
system.l2.tags.total_refs                    13519192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    490.021095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25939.832976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    28.534853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.791621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         27422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8556                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.836853                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110679302                       # Number of tag accesses
system.l2.tags.data_accesses                110679302                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6506855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6506855                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3030                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      3216735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3216735                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3293041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3293041                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6509776                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6509783                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            7                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6509776                       # number of overall hits
system.l2.overall_hits::total                 6509783                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  84                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1167                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1251                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1266                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1251                       # number of overall misses
system.l2.overall_misses::total                  1266                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data      9339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9339500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      1981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1981000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    380816000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    380816000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    390155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        392136500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1981000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    390155500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       392136500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6506855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6506855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3030                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3216819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3216819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           22                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             22                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3294208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3294208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6511027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6511049                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6511027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6511049                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000026                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.681818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.681818                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000354                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.681818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000194                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.681818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000194                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 111184.523810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111184.523810                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 132066.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 132066.666667                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 326320.479863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 326320.479863                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 132066.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 311874.900080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 309744.470774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 132066.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 311874.900080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 309744.470774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                   72                       # number of writebacks
system.l2.writebacks::total                        72                       # number of writebacks
system.l2.HardPFReq_mshr_misses::l2.prefetcher      1085225                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1085225                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             84                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1167                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      1085225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1086491                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    160381328                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    160381328                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      8835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      1891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    373814000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    373814000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    382649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    384540500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    160381328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    382649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    544921828                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.681818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.681818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.681818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166869                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   147.786245                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   147.786245                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 105184.523810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105184.523810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 126066.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 126066.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 320320.479863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 320320.479863                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 126066.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 305874.900080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 303744.470774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   147.786245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 126066.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 305874.900080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total   501.542883                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3355                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           72                       # Transaction distribution
system.membus.trans_dist::CleanEvict               35                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               35                       # Transaction distribution
system.membus.trans_dist::ReadExReq                49                       # Transaction distribution
system.membus.trans_dist::ReadExResp               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3355                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3439                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2798745                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9068085                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        35946137                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     34901192                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       511999                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     23242526                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        23226818                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.932417                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          320023                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           15                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           15                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 807836083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                525787742                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       496882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1021163715                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            35946137                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     23546841                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             524774369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1032416                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         167568784                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes            18                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    525787518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.026396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.207592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         98837880     18.80%     18.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         80102620     15.23%     34.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55189823     10.50%     44.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        291657195     55.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    525787518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.068366                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.942160                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         53648427                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     112481656                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         289262867                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      69889561                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         504991                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22512781                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         12222                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1055613007                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2542683                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         504991                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         95141648                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        41385389                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       318983                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         316359250                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      72077243                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1053278037                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1116438                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      36421972                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11538                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        5105409                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          45543                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1490024505                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5266367744                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1556512496                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      6639667                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1472293190                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         17731262                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1787                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1881                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         145402969                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    347539029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    167995818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     55881579                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9635454                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1052153619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         5149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1047578379                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       837124                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     10396237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     27514584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          412                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    525787518                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.992399                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.990320                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29599649      5.63%      5.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    142975903     27.19%     32.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    182959497     34.80%     67.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    142467768     27.10%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     27643499      5.26%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       141030      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          172      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    525787518                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        69705089     24.01%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             22      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          111      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        12099      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc           16      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      177907093     61.29%     85.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      42511540     14.65%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       125531      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1263      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     527748345     50.38%     50.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       770462      0.07%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1063174      0.10%     50.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1069058      0.10%     50.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       397664      0.04%     50.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      1370032      0.13%     50.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       193700      0.02%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1025      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    345628126     32.99%     83.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    167806617     16.02%     99.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1526349      0.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         3827      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1047578379                       # Type of FU issued
system.switch_cpus.iq.rate                   1.992398                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           290262764                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.277080                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2902782303                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1056678700                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1041773908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      9261856                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      5880636                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4426137                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1333140734                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         4700409                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29108178                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2145942                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       315033                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          462                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         504991                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          910783                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           385                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1052158775                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     347539029                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    167995818                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1787                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4331                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       236484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       276171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       512655                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1046590492                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     346728652                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       987882                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     7                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            514522922                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33600282                       # Number of branches executed
system.switch_cpus.iew.exec_stores          167794270                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.990519                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1046275808                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1046200045                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         708396317                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1209969938                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.989776                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.585466                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      9261729                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4737                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       500782                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    524373719                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.986679                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.378382                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    184096086     35.11%     35.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     92817753     17.70%     52.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    131686124     25.11%     77.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     17128770      3.27%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6517852      1.24%     82.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27214525      5.19%     87.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15988379      3.05%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     15281960      2.91%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     33642270      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    524373719                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1041762498                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              513073853                       # Number of memory references committed
system.switch_cpus.commit.loads             345393076                       # Number of loads committed
system.switch_cpus.commit.membars                3156                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33085834                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            3917572                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         918163563                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       194859                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    524199180     50.32%     50.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       770265      0.07%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     50.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       883647      0.08%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       979440      0.09%     50.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       388832      0.04%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     50.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      1272813      0.12%     50.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       193641      0.02%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc          827      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    344218463     33.04%     83.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    167677578     16.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1174613      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         3199      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1041762498                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      33642270                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1541755637                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2103463955                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1041762498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.525788                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.525788                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.901908                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.901908                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1521580472                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       633830312                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           5743711                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3869330                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4179915098                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        838645337                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       555207529                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2452799                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13022098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6511043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1083052                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1083052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 807836083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3294230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6506927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              35                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1085583                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3216819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3216819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            22                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3294208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           66                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19533117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19533183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    833413760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              833416576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1085726                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7596739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.142720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6512529     85.73%     85.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1084210     14.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7596739                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13022102013                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            54045                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9766540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
