ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 1


   1              	
   2              	    .ifdef __AARCH32
   3              	
   4              	    // HPRBAR.SH
   5              	    .equ    SH_POS          , 3
   6              	    .equ    NON_SHAREABLE   , (0 << SH_POS)
   7              	    .equ    OUT_SHAREABLE   , (2 << SH_POS)
   8              	    .equ    IN_SHAREABLE    , (3 << SH_POS)
   9              	
  10              	    // HPRBAR.AP
  11              	    .equ    AP_POS          , 1
  12              	    .equ    RW_EL2          , (0 << AP_POS)
  13              	    .equ    RW              , (1 << AP_POS)
  14              	    .equ    RO_EL2          , (2 << AP_POS)
  15              	    .equ    RO              , (3 << AP_POS)
  16              	
  17              	    // HPRBAR.XN
  18              	    .equ    XN_POS          , 0
  19              	    .equ    EXECUTE_NEVER   , (1 << XN_POS)
  20              	    .equ    EXECUTABLE      , (0 << XN_POS)
  21              	
  22              	    // HPRLAR.AttrIndx
  23              	    .equ    AttrIndx_POS    , 1
  24              	    .equ    ATTR0           , (0 << AttrIndx_POS)
  25              	    .equ    ATTR1           , (1 << AttrIndx_POS)
  26              	    .equ    ATTR2           , (2 << AttrIndx_POS)
  27              	    .equ    ATTR3           , (3 << AttrIndx_POS)
  28              	    .equ    ATTR4           , (4 << AttrIndx_POS)
  29              	    .equ    ATTR5           , (5 << AttrIndx_POS)
  30              	    .equ    ATTR6           , (6 << AttrIndx_POS)
  31              	    .equ    ATTR7           , (7 << AttrIndx_POS)
  32              	    .equ    ATTR8           , (8 << AttrIndx_POS)
  33              	    .equ    ATTR9           , (9 << AttrIndx_POS)
  34              	    .equ    ATTR30          , (10 << AttrIndx_POS)
  35              	    .equ    ATTR31          , (11 << AttrIndx_POS)
  36              	    .equ    ATTR32          , (12 << AttrIndx_POS)
  37              	    .equ    ATTR33          , (13 << AttrIndx_POS)
  38              	    .equ    ATTR34          , (14 << AttrIndx_POS)
  39              	    .equ    ATTR35          , (15 << AttrIndx_POS)
  40              	
  41              	    // HPRLAR.EN
  42              	    .equ    EN_POS          , 0
  43              	    .equ    REGION_ENABLE   , (1 << EN_POS)
  44              	
  45              	    .section    MPU_INIT
  46              	    
  47              	    .global  __mpu_init
  48              	    .global  __mpu_init_el1
  49              	
  50              	__mpu_init:
  51              	
  52              	    // Define memory regions attribute
  53              	    // Attribute 0: 0xff Normal, Outer write-back non-transient, RW allocate, Inner write-back non-
  54              	    // Attribute 1: 0x04 Device, nGnRE
  55              	    // Attribute 2: 0x44 Normal, Outer non-cacheable, Inner non-cacheable
  56              	    // Attribute 3: 0x00 Device, nGnRnE
  57 0000 FF0400E3 	    mov  r0, #0x04ff
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 2


  58 0004 440040E3 	    movt r0, #0x0044
  59 0008 120F8AEE 	    mcr p15, 4, r0, c10, c2, 0
  60 000c BB0CA0E3 	    mov  r0, #0xbb00
  61 0010 EE0D4DE3 	    movt r0, #0xddee
  62 0014 320F8AEE 	    mcr p15, 4, r0, c10, c2, 1
  63              	
  64              	    // // BSC
  65              	    // mov r0, #0
  66              	    // mcr p15, 4, r0, c6, c2, 1
  67              	    // mov  r0, #(((0x00000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
  68              	    // movt r0, #(((0x00000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
  69              	    // mcr p15, 4, r0, c6, c3, 0
  70              	    // mov  r0, #(((0x07ffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
  71              	    // movt r0, #(((0x07ffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
  72              	    // mcr p15, 4, r0, c6, c3, 1
  73              	
  74              	    // // RPC
  75              	    // mov r0, #1
  76              	    // mcr p15, 4, r0, c6, c2, 1
  77              	    // mov  r0, #(((0x08000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
  78              	    // movt r0, #(((0x08000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
  79              	    // mcr p15, 4, r0, c6, c3, 0
  80              	    // mov  r0, #(((0x0fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
  81              	    // movt r0, #(((0x0fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
  82              	    // mcr p15, 4, r0, c6, c3, 1
  83              	
  84              	    // // BSC
  85              	    // mov r0, #2
  86              	    // mcr p15, 4, r0, c6, c2, 1
  87              	    // mov  r0, #(((0x10000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
  88              	    // movt r0, #(((0x10000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
  89              	    // mcr p15, 4, r0, c6, c3, 0
  90              	    // mov  r0, #(((0x1fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
  91              	    // movt r0, #(((0x1fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
  92              	    // mcr p15, 4, r0, c6, c3, 1
  93              	
  94              	    // // RPC
  95              	    // mov r0, #3
  96              	    // mcr p15, 4, r0, c6, c2, 1
  97              	    // mov  r0, #(((0x20000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
  98              	    // movt r0, #(((0x20000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
  99              	    // mcr p15, 4, r0, c6, c3, 0
 100              	    // mov  r0, #(((0x3fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 101              	    // movt r0, #(((0x3fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 102              	    // mcr p15, 4, r0, c6, c3, 1
 103              	
 104              	    // // SDRAM
 105              	    // mov r0, #4
 106              	    // mcr p15, 4, r0, c6, c2, 1
 107              	    // mov  r0, #(((0x40000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 108              	    // movt r0, #(((0x40000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 109              	    // mcr p15, 4, r0, c6, c3, 0
 110              	    // mov  r0, #(((0xbfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 111              	    // movt r0, #(((0xbfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 112              	    // mcr p15, 4, r0, c6, c3, 1
 113              	
 114              	    // // PCIE
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 3


 115              	    // mov r0, #5
 116              	    // mcr p15, 4, r0, c6, c2, 1
 117              	    // mov  r0, #(((0xc0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 118              	    // movt r0, #(((0xc0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 119              	    // mcr p15, 4, r0, c6, c3, 0
 120              	    // mov  r0, #(((0xdfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 121              	    // movt r0, #(((0xdfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 122              	    // mcr p15, 4, r0, c6, c3, 1
 123              	
 124              	    // // Peripheral
 125              	    // mov r0, #6
 126              	    // mcr p15, 4, r0, c6, c2, 1
 127              	    // mov  r0, #(((0xe0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 128              	    // movt r0, #(((0xe0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 129              	    // mcr p15, 4, r0, c6, c3, 0
 130              	    // mov  r0, #(((0xe62fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) & 0x0000ffff)
 131              	    // movt r0, #(((0xe62fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) >> 16)
 132              	    // mcr p15, 4, r0, c6, c3, 1
 133              	
 134              	    // // SRAM
 135              	    // mov r0, #7
 136              	    // mcr p15, 4, r0, c6, c2, 1
 137              	    // mov  r0, #(((0xe6300000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 138              	    // movt r0, #(((0xe6300000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 139              	    // mcr p15, 4, r0, c6, c3, 0
 140              	    // mov  r0, #(((0xe63fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 141              	    // movt r0, #(((0xe63fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 142              	    // mcr p15, 4, r0, c6, c3, 1
 143              	
 144              	    // // Peripheral
 145              	    // mov r0, #8
 146              	    // mcr p15, 4, r0, c6, c2, 1
 147              	    // mov  r0, #(((0xe6400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 148              	    // movt r0, #(((0xe6400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 149              	    // mcr p15, 4, r0, c6, c3, 0
 150              	    // mov  r0, #(((0xeb0fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) & 0x0000ffff)
 151              	    // movt r0, #(((0xeb0fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) >> 16)
 152              	    // mcr p15, 4, r0, c6, c3, 1
 153              	
 154              	    // // SecROM
 155              	    // mov r0, #9
 156              	    // mcr p15, 4, r0, c6, c2, 1
 157              	    // mov  r0, #(((0xeb100000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 158              	    // movt r0, #(((0xeb100000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 159              	    // mcr p15, 4, r0, c6, c3, 0
 160              	    // mov  r0, #(((0xeb3fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 161              	    // movt r0, #(((0xeb3fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 162              	    // mcr p15, 4, r0, c6, c3, 1
 163              	
 164              	    // // Peripheral
 165              	    // mov r0, #10
 166              	    // mcr p15, 4, r0, c6, c2, 1
 167              	    // mov  r0, #(((0xeb400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 168              	    // movt r0, #(((0xeb400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 169              	    // mcr p15, 4, r0, c6, c3, 0
 170              	    // mov  r0, #(((0xecffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) & 0x0000ffff)
 171              	    // movt r0, #(((0xecffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) >> 16)
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 4


 172              	    // mcr p15, 4, r0, c6, c3, 1
 173              	
 174              	    // // IMP RAM
 175              	    // mov r0, #11
 176              	    // mcr p15, 4, r0, c6, c2, 1
 177              	    // mov  r0, #(((0xed000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 178              	    // movt r0, #(((0xed000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 179              	    // mcr p15, 4, r0, c6, c3, 0
 180              	    // mov  r0, #(((0xedffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) & 0x0000ffff)
 181              	    // movt r0, #(((0xedffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE) >> 16)
 182              	    // mcr p15, 4, r0, c6, c3, 1
 183              	
 184              	    // // Peripheral
 185              	    // mov r0, #12
 186              	    // mcr p15, 4, r0, c6, c2, 1
 187              	    // mov  r0, #(((0xee000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) & 0x0000ffff)
 188              	    // movt r0, #(((0xee000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW) >> 16)
 189              	    // mcr p15, 4, r0, c6, c3, 0
 190              	    // mov  r0, #(((0xffffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) & 0x0000ffff)
 191              	    // movt r0, #(((0xffffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE) >> 16)
 192              	    // mcr p15, 4, r0, c6, c3, 1
 193              	
 194              	    // Enable EL2 MPU
 195 0018 100F91EE 	    mrc p15, 4, r0, c1, c0, 0
 196 001c 010080E3 	    orr r0, r0, #0x1
 197 0020 4FF07FF5 	    dsb
 198 0024 100F81EE 	    mcr p15, 4, r0, c1, c0, 0
 199 0028 6FF07FF5 	    isb
 200              	
 201 002c 1EFF2FE1 	    bx  lr
 202              	
 203              	__mpu_init_el1:
 204              	
 205              	//    // Define memory regions attribute
 206              	//    // Attribute 0: 0xff Normal, Outer write-back non-transient, RW allocate, Inner write-back no
 207              	//    // Attribute 1: 0x04 Device, nGnRE
 208              	//    // Attribute 2: 0x44 Normal, Outer non-cacheable, Inner non-cacheable
 209              	//    ldr r0, = 0x444404ff
 210              	//    mcr p15, 4, r0, c10, c2, 0
 211              	//    ldr r0, = 0xddeebb00
 212              	//    mcr p15, 4, r0, c10, c2, 1
 213              	//
 214              	//    // BSC
 215              	//    mov r0, #0
 216              	//    mcr p15, 0, r0, c6, c2, 1
 217              	//    ldr r0, = (0x00000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 218              	//    mcr p15, 0, r0, c6, c3, 0
 219              	//    ldr r0, = (0x07ffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 220              	//    mcr p15, 0, r0, c6, c3, 1
 221              	//
 222              	//    // RPC
 223              	//    mov r0, #1
 224              	//    mcr p15, 0, r0, c6, c2, 1
 225              	//    ldr r0, = (0x08000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 226              	//    mcr p15, 0, r0, c6, c3, 0
 227              	//    ldr r0, = (0x0fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 228              	//    mcr p15, 0, r0, c6, c3, 1
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 5


 229              	//
 230              	//    // BSC
 231              	//    mov r0, #2
 232              	//    mcr p15, 0, r0, c6, c2, 1
 233              	//    ldr r0, = (0x10000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 234              	//    mcr p15, 0, r0, c6, c3, 0
 235              	//    ldr r0, = (0x1fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 236              	//    mcr p15, 0, r0, c6, c3, 1
 237              	//
 238              	//    // RPC
 239              	//    mov r0, #3
 240              	//    mcr p15, 0, r0, c6, c2, 1
 241              	//    ldr r0, = (0x20000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 242              	//    mcr p15, 0, r0, c6, c3, 0
 243              	//    ldr r0, = (0x3fffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 244              	//    mcr p15, 0, r0, c6, c3, 1
 245              	//
 246              	//    // SDRAM
 247              	//    mov r0, #4
 248              	//    mcr p15, 0, r0, c6, c2, 1
 249              	//    ldr r0, = (0x40000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 250              	//    mcr p15, 0, r0, c6, c3, 0
 251              	//    ldr r0, = (0xbfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 252              	//    mcr p15, 0, r0, c6, c3, 1
 253              	//
 254              	//    // PCIE
 255              	//    mov r0, #5
 256              	//    mcr p15, 0, r0, c6, c2, 1
 257              	//    ldr r0, = (0xc0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 258              	//    mcr p15, 0, r0, c6, c3, 0
 259              	//    ldr r0, = (0xdfffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 260              	//    mcr p15, 0, r0, c6, c3, 1
 261              	//
 262              	//    // Peripheral
 263              	//    mov r0, #6
 264              	//    mcr p15, 0, r0, c6, c2, 1
 265              	//    ldr r0, = (0xe0000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 266              	//    mcr p15, 0, r0, c6, c3, 0
 267              	//    ldr r0, = (0xe62fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE
 268              	//    mcr p15, 0, r0, c6, c3, 1
 269              	//
 270              	//    // SRAM
 271              	//    mov r0, #7
 272              	//    mcr p15, 0, r0, c6, c2, 1
 273              	//    ldr r0, = (0xe6300000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 274              	//    mcr p15, 0, r0, c6, c3, 0
 275              	//    ldr r0, = (0xe63fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 276              	//    mcr p15, 0, r0, c6, c3, 1
 277              	//
 278              	//    // Peripheral
 279              	//    mov r0, #8
 280              	//    mcr p15, 0, r0, c6, c2, 1
 281              	//    ldr r0, = (0xe6400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 282              	//    mcr p15, 0, r0, c6, c3, 0
 283              	//    ldr r0, = (0xeb0fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE
 284              	//    mcr p15, 0, r0, c6, c3, 1
 285              	//
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 6


 286              	//    // SecROM
 287              	//    mov r0, #9
 288              	//    mcr p15, 0, r0, c6, c2, 1
 289              	//    ldr r0, = (0xeb100000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 290              	//    mcr p15, 0, r0, c6, c3, 0
 291              	//    ldr r0, = (0xeb3fffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 292              	//    mcr p15, 0, r0, c6, c3, 1
 293              	//
 294              	//    // Peripheral
 295              	//    mov r0, #10
 296              	//    mcr p15, 0, r0, c6, c2, 1
 297              	//    ldr r0, = (0xeb400000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 298              	//    mcr p15, 0, r0, c6, c3, 0
 299              	//    ldr r0, = (0xecffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE
 300              	//    mcr p15, 0, r0, c6, c3, 1
 301              	//
 302              	//    // IMP RAM
 303              	//    mov r0, #11
 304              	//    mcr p15, 0, r0, c6, c2, 1
 305              	//    ldr r0, = (0xed000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 306              	//    mcr p15, 0, r0, c6, c3, 0
 307              	//    ldr r0, = (0xedffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR0 | REGION_ENABLE
 308              	//    mcr p15, 0, r0, c6, c3, 1
 309              	//
 310              	//    // Peripheral
 311              	//    mov r0, #12
 312              	//    mcr p15, 0, r0, c6, c2, 1
 313              	//    ldr r0, = (0xee000000 & (!(0x1 << 5))) | NON_SHAREABLE | RW
 314              	//    mcr p15, 0, r0, c6, c3, 0
 315              	//    ldr r0, = (0xffffffff & (!(0x3f) & (!(0x3 << 4)))) | ATTR3 | REGION_ENABLE
 316              	//    mcr p15, 0, r0, c6, c3, 1
 317              	//
 318              	//    // Enable EL2 MPU
 319              	//    mrc p15, 0, r0, c1, c0, 0
 320              	//    orr r0, r0, #0x1
 321              	//    dsb
 322              	//    mcr p15, 0, r0, c1, c0, 0
 323              	//    isb
 324              	
 325 0030 1EFF2FE1 	    bx  lr
 326              	
 327              	    .endif
 328              	
 329              	    .end
ARM GAS  /mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000001 __USE_DDR
                            *ABS*:0000000000000001 __AARCH32
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:5      *ABS*:0000000000000003 SH_POS
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:6      *ABS*:0000000000000000 NON_SHAREABLE
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:7      *ABS*:0000000000000010 OUT_SHAREABLE
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:8      *ABS*:0000000000000018 IN_SHAREABLE
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:11     *ABS*:0000000000000001 AP_POS
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:12     *ABS*:0000000000000000 RW_EL2
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:13     *ABS*:0000000000000002 RW
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:14     *ABS*:0000000000000004 RO_EL2
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:15     *ABS*:0000000000000006 RO
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:18     *ABS*:0000000000000000 XN_POS
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:19     *ABS*:0000000000000001 EXECUTE_NEVER
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:20     *ABS*:0000000000000000 EXECUTABLE
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:23     *ABS*:0000000000000001 AttrIndx_POS
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:24     *ABS*:0000000000000000 ATTR0
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:25     *ABS*:0000000000000002 ATTR1
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:26     *ABS*:0000000000000004 ATTR2
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:27     *ABS*:0000000000000006 ATTR3
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:28     *ABS*:0000000000000008 ATTR4
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:29     *ABS*:000000000000000a ATTR5
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:30     *ABS*:000000000000000c ATTR6
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:31     *ABS*:000000000000000e ATTR7
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:32     *ABS*:0000000000000010 ATTR8
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:33     *ABS*:0000000000000012 ATTR9
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:34     *ABS*:0000000000000014 ATTR30
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:35     *ABS*:0000000000000016 ATTR31
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:36     *ABS*:0000000000000018 ATTR32
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:37     *ABS*:000000000000001a ATTR33
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:38     *ABS*:000000000000001c ATTR34
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:39     *ABS*:000000000000001e ATTR35
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:42     *ABS*:0000000000000000 EN_POS
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:43     *ABS*:0000000000000001 REGION_ENABLE
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:50     MPU_INIT:0000000000000000 __mpu_init
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:203    MPU_INIT:0000000000000030 __mpu_init_el1
/mnt/c/Users/lesyh/OneDrive/Documents/Renesas/bridge/i2c_v3u/include/rcar_v3u/startup/mpu_cr52.src:57     MPU_INIT:0000000000000000 $a

NO UNDEFINED SYMBOLS
