// Seed: 4221354858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_7 = 0;
  output wire id_2;
  input wire id_1;
  parameter id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2
    , id_26,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wire id_7,
    output supply0 id_8,
    output wand id_9
    , id_27,
    input tri1 id_10,
    output wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input tri id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input wor id_21,
    output tri1 id_22,
    input supply1 id_23,
    input wand id_24
);
  logic id_28;
  ;
  assign id_14 = 1'b0;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26
  );
  parameter id_29 = 1;
  assign id_4  = id_7 === 1;
  assign id_11 = 1;
endmodule
