read_verilog ../top.v
write_simplec c.c
write_verilog synth.v
