
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v' to AST representation.
Generating RTLIL representation for module `\matmul_16x16_systolic'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\qadd'.
Generating RTLIL representation for module `\cfg'.
Generating RTLIL representation for module `\norm'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\control'.
Generating RTLIL representation for module `\pool'.
Generating RTLIL representation for module `\activation'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261.1-5278.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281.1-5298.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301.1-5340.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   5 design levels: top                 
root of   0 design levels: activation          
root of   0 design levels: pool                
root of   0 design levels: control             
root of   0 design levels: ram                 
root of   0 design levels: norm                
root of   0 design levels: cfg                 
root of   0 design levels: qadd                
root of   0 design levels: qmult               
root of   1 design levels: seq_mac             
root of   2 design levels: processing_element  
root of   3 design levels: systolic_pe_matrix  
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   4 design levels: matmul_16x16_systolic
Automatically selected top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \activation
Used module:     \pool
Used module:     \norm
Used module:     \matmul_16x16_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \cfg
Used module:     \control
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \activation
Used module:     \pool
Used module:     \norm
Used module:     \matmul_16x16_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \cfg
Used module:     \control
Used module:     \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966 in module top.
Marked 176 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531 in module activation.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530 in module activation.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529 in module activation.
Marked 22 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453 in module activation.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449 in module activation.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433 in module pool.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423 in module control.
Marked 19 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366 in module norm.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356 in module cfg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3052$236 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2598$114 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11 in module matmul_16x16_systolic.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 254 redundant assignments.
Promoted 61 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
     1/3: $0\bram_a_wdata_available[0:0]
     2/3: $0\bram_addr_a_for_writing[9:0]
     3/3: $0\bram_wdata_a[127:0]
Creating decoders for process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531'.
     1/176: $176\address[63:60]
     2/176: $175\address[63:60]
     3/176: $174\address[63:60]
     4/176: $173\address[63:60]
     5/176: $172\address[63:60]
     6/176: $171\address[63:60]
     7/176: $170\address[63:60]
     8/176: $169\address[63:60]
     9/176: $168\address[63:60]
    10/176: $167\address[63:60]
    11/176: $166\address[63:60]
    12/176: $165\address[59:56]
    13/176: $164\address[59:56]
    14/176: $163\address[59:56]
    15/176: $162\address[59:56]
    16/176: $161\address[59:56]
    17/176: $160\address[59:56]
    18/176: $159\address[59:56]
    19/176: $158\address[59:56]
    20/176: $157\address[59:56]
    21/176: $156\address[59:56]
    22/176: $155\address[59:56]
    23/176: $154\address[55:52]
    24/176: $153\address[55:52]
    25/176: $152\address[55:52]
    26/176: $151\address[55:52]
    27/176: $150\address[55:52]
    28/176: $149\address[55:52]
    29/176: $148\address[55:52]
    30/176: $147\address[55:52]
    31/176: $146\address[55:52]
    32/176: $145\address[55:52]
    33/176: $144\address[55:52]
    34/176: $143\address[51:48]
    35/176: $142\address[51:48]
    36/176: $141\address[51:48]
    37/176: $140\address[51:48]
    38/176: $139\address[51:48]
    39/176: $138\address[51:48]
    40/176: $137\address[51:48]
    41/176: $136\address[51:48]
    42/176: $135\address[51:48]
    43/176: $134\address[51:48]
    44/176: $133\address[51:48]
    45/176: $132\address[47:44]
    46/176: $131\address[47:44]
    47/176: $130\address[47:44]
    48/176: $129\address[47:44]
    49/176: $128\address[47:44]
    50/176: $127\address[47:44]
    51/176: $126\address[47:44]
    52/176: $125\address[47:44]
    53/176: $124\address[47:44]
    54/176: $123\address[47:44]
    55/176: $122\address[47:44]
    56/176: $121\address[43:40]
    57/176: $120\address[43:40]
    58/176: $119\address[43:40]
    59/176: $118\address[43:40]
    60/176: $117\address[43:40]
    61/176: $116\address[43:40]
    62/176: $115\address[43:40]
    63/176: $114\address[43:40]
    64/176: $113\address[43:40]
    65/176: $112\address[43:40]
    66/176: $111\address[43:40]
    67/176: $110\address[39:36]
    68/176: $109\address[39:36]
    69/176: $108\address[39:36]
    70/176: $107\address[39:36]
    71/176: $106\address[39:36]
    72/176: $105\address[39:36]
    73/176: $104\address[39:36]
    74/176: $103\address[39:36]
    75/176: $102\address[39:36]
    76/176: $101\address[39:36]
    77/176: $100\address[39:36]
    78/176: $99\address[35:32]
    79/176: $98\address[35:32]
    80/176: $97\address[35:32]
    81/176: $96\address[35:32]
    82/176: $95\address[35:32]
    83/176: $94\address[35:32]
    84/176: $93\address[35:32]
    85/176: $92\address[35:32]
    86/176: $91\address[35:32]
    87/176: $90\address[35:32]
    88/176: $89\address[35:32]
    89/176: $88\address[31:28]
    90/176: $87\address[31:28]
    91/176: $86\address[31:28]
    92/176: $85\address[31:28]
    93/176: $84\address[31:28]
    94/176: $83\address[31:28]
    95/176: $82\address[31:28]
    96/176: $81\address[31:28]
    97/176: $80\address[31:28]
    98/176: $79\address[31:28]
    99/176: $78\address[31:28]
   100/176: $77\address[27:24]
   101/176: $76\address[27:24]
   102/176: $75\address[27:24]
   103/176: $74\address[27:24]
   104/176: $73\address[27:24]
   105/176: $72\address[27:24]
   106/176: $71\address[27:24]
   107/176: $70\address[27:24]
   108/176: $69\address[27:24]
   109/176: $68\address[27:24]
   110/176: $67\address[27:24]
   111/176: $66\address[23:20]
   112/176: $65\address[23:20]
   113/176: $64\address[23:20]
   114/176: $63\address[23:20]
   115/176: $62\address[23:20]
   116/176: $61\address[23:20]
   117/176: $60\address[23:20]
   118/176: $59\address[23:20]
   119/176: $58\address[23:20]
   120/176: $57\address[23:20]
   121/176: $56\address[23:20]
   122/176: $55\address[19:16]
   123/176: $54\address[19:16]
   124/176: $53\address[19:16]
   125/176: $52\address[19:16]
   126/176: $51\address[19:16]
   127/176: $50\address[19:16]
   128/176: $49\address[19:16]
   129/176: $48\address[19:16]
   130/176: $47\address[19:16]
   131/176: $46\address[19:16]
   132/176: $45\address[19:16]
   133/176: $44\address[15:12]
   134/176: $43\address[15:12]
   135/176: $42\address[15:12]
   136/176: $41\address[15:12]
   137/176: $40\address[15:12]
   138/176: $39\address[15:12]
   139/176: $38\address[15:12]
   140/176: $37\address[15:12]
   141/176: $36\address[15:12]
   142/176: $35\address[15:12]
   143/176: $34\address[15:12]
   144/176: $33\address[11:8]
   145/176: $32\address[11:8]
   146/176: $31\address[11:8]
   147/176: $30\address[11:8]
   148/176: $29\address[11:8]
   149/176: $28\address[11:8]
   150/176: $27\address[11:8]
   151/176: $26\address[11:8]
   152/176: $25\address[11:8]
   153/176: $24\address[11:8]
   154/176: $23\address[11:8]
   155/176: $22\address[7:4]
   156/176: $21\address[7:4]
   157/176: $20\address[7:4]
   158/176: $19\address[7:4]
   159/176: $18\address[7:4]
   160/176: $17\address[7:4]
   161/176: $16\address[7:4]
   162/176: $15\address[7:4]
   163/176: $14\address[7:4]
   164/176: $13\address[7:4]
   165/176: $12\address[7:4]
   166/176: $11\address[3:0]
   167/176: $10\address[3:0]
   168/176: $9\address[3:0]
   169/176: $8\address[3:0]
   170/176: $7\address[3:0]
   171/176: $6\address[3:0]
   172/176: $5\address[3:0]
   173/176: $4\address[3:0]
   174/176: $3\address[3:0]
   175/176: $2\address[3:0]
   176/176: $1\address[3:0]
Creating decoders for process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530'.
     1/16: $16\data_intercept[127:120]
     2/16: $15\data_intercept[119:112]
     3/16: $14\data_intercept[111:104]
     4/16: $13\data_intercept[103:96]
     5/16: $12\data_intercept[95:88]
     6/16: $11\data_intercept[87:80]
     7/16: $10\data_intercept[79:72]
     8/16: $9\data_intercept[71:64]
     9/16: $8\data_intercept[63:56]
    10/16: $7\data_intercept[55:48]
    11/16: $6\data_intercept[47:40]
    12/16: $5\data_intercept[39:32]
    13/16: $4\data_intercept[31:24]
    14/16: $3\data_intercept[23:16]
    15/16: $2\data_intercept[15:8]
    16/16: $1\data_intercept[7:0]
Creating decoders for process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529'.
     1/16: $16\data_slope[127:120]
     2/16: $15\data_slope[119:112]
     3/16: $14\data_slope[111:104]
     4/16: $13\data_slope[103:96]
     5/16: $12\data_slope[95:88]
     6/16: $11\data_slope[87:80]
     7/16: $10\data_slope[79:72]
     8/16: $9\data_slope[71:64]
     9/16: $8\data_slope[63:56]
    10/16: $7\data_slope[55:48]
    11/16: $6\data_slope[47:40]
    12/16: $5\data_slope[39:32]
    13/16: $4\data_slope[31:24]
    14/16: $3\data_slope[23:16]
    15/16: $2\data_slope[15:8]
    16/16: $1\data_slope[7:0]
Creating decoders for process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
     1/88: $0\data_intercept_flopped[127:0] [127:120]
     2/88: $0\relu_applied_data_internal[127:0] [111:104]
     3/88: $0\intercept_applied_data_internal[127:0] [111:104]
     4/88: $0\data_intercept_delayed[127:0] [111:104]
     5/88: $0\data_intercept_flopped[127:0] [111:104]
     6/88: $0\slope_applied_data_internal[127:0] [111:104]
     7/88: $0\relu_applied_data_internal[127:0] [103:96]
     8/88: $0\intercept_applied_data_internal[127:0] [103:96]
     9/88: $0\data_intercept_delayed[127:0] [103:96]
    10/88: $0\data_intercept_flopped[127:0] [103:96]
    11/88: $0\slope_applied_data_internal[127:0] [103:96]
    12/88: $0\relu_applied_data_internal[127:0] [95:88]
    13/88: $0\intercept_applied_data_internal[127:0] [95:88]
    14/88: $0\data_intercept_delayed[127:0] [95:88]
    15/88: $0\data_intercept_flopped[127:0] [95:88]
    16/88: $0\slope_applied_data_internal[127:0] [95:88]
    17/88: $0\relu_applied_data_internal[127:0] [87:80]
    18/88: $0\intercept_applied_data_internal[127:0] [87:80]
    19/88: $0\data_intercept_delayed[127:0] [87:80]
    20/88: $0\data_intercept_flopped[127:0] [87:80]
    21/88: $0\slope_applied_data_internal[127:0] [87:80]
    22/88: $0\relu_applied_data_internal[127:0] [79:72]
    23/88: $0\intercept_applied_data_internal[127:0] [79:72]
    24/88: $0\data_intercept_delayed[127:0] [79:72]
    25/88: $0\data_intercept_flopped[127:0] [79:72]
    26/88: $0\slope_applied_data_internal[127:0] [79:72]
    27/88: $0\relu_applied_data_internal[127:0] [71:64]
    28/88: $0\intercept_applied_data_internal[127:0] [71:64]
    29/88: $0\data_intercept_delayed[127:0] [71:64]
    30/88: $0\data_intercept_flopped[127:0] [71:64]
    31/88: $0\slope_applied_data_internal[127:0] [71:64]
    32/88: $0\relu_applied_data_internal[127:0] [63:56]
    33/88: $0\intercept_applied_data_internal[127:0] [63:56]
    34/88: $0\data_intercept_delayed[127:0] [63:56]
    35/88: $0\data_intercept_flopped[127:0] [63:56]
    36/88: $0\slope_applied_data_internal[127:0] [63:56]
    37/88: $0\relu_applied_data_internal[127:0] [55:48]
    38/88: $0\intercept_applied_data_internal[127:0] [55:48]
    39/88: $0\data_intercept_delayed[127:0] [55:48]
    40/88: $0\data_intercept_flopped[127:0] [55:48]
    41/88: $0\slope_applied_data_internal[127:0] [55:48]
    42/88: $0\relu_applied_data_internal[127:0] [47:40]
    43/88: $0\intercept_applied_data_internal[127:0] [47:40]
    44/88: $0\data_intercept_delayed[127:0] [47:40]
    45/88: $0\data_intercept_flopped[127:0] [47:40]
    46/88: $0\slope_applied_data_internal[127:0] [47:40]
    47/88: $0\relu_applied_data_internal[127:0] [39:32]
    48/88: $0\intercept_applied_data_internal[127:0] [39:32]
    49/88: $0\data_intercept_delayed[127:0] [39:32]
    50/88: $0\data_intercept_flopped[127:0] [39:32]
    51/88: $0\slope_applied_data_internal[127:0] [39:32]
    52/88: $0\relu_applied_data_internal[127:0] [31:24]
    53/88: $0\intercept_applied_data_internal[127:0] [31:24]
    54/88: $0\data_intercept_delayed[127:0] [31:24]
    55/88: $0\data_intercept_flopped[127:0] [31:24]
    56/88: $0\slope_applied_data_internal[127:0] [31:24]
    57/88: $0\relu_applied_data_internal[127:0] [23:16]
    58/88: $0\intercept_applied_data_internal[127:0] [23:16]
    59/88: $0\data_intercept_delayed[127:0] [23:16]
    60/88: $0\data_intercept_flopped[127:0] [23:16]
    61/88: $0\slope_applied_data_internal[127:0] [23:16]
    62/88: $0\relu_applied_data_internal[127:0] [15:8]
    63/88: $0\intercept_applied_data_internal[127:0] [15:8]
    64/88: $0\data_intercept_delayed[127:0] [15:8]
    65/88: $0\data_intercept_flopped[127:0] [15:8]
    66/88: $0\slope_applied_data_internal[127:0] [15:8]
    67/88: $0\relu_applied_data_internal[127:0] [7:0]
    68/88: $0\intercept_applied_data_internal[127:0] [7:0]
    69/88: $0\data_intercept_delayed[127:0] [7:0]
    70/88: $0\data_intercept_flopped[127:0] [7:0]
    71/88: $0\slope_applied_data_internal[127:0] [7:0]
    72/88: $0\intercept_applied_data_internal[127:0] [127:120]
    73/88: $0\slope_applied_data_internal[127:0] [127:120]
    74/88: $0\relu_applied_data_internal[127:0] [127:120]
    75/88: $0\data_intercept_delayed[127:0] [127:120]
    76/88: $0\relu_applied_data_internal[127:0] [119:112]
    77/88: $2\cycle_count[31:0]
    78/88: $0\activation_in_progress[0:0]
    79/88: $1\cycle_count[31:0]
    80/88: $1\i[31:0]
    81/88: $0\data_intercept_delayed[127:0] [119:112]
    82/88: $0\intercept_applied_data_internal[127:0] [119:112]
    83/88: $0\data_intercept_flopped[127:0] [119:112]
    84/88: $0\slope_applied_data_internal[127:0] [119:112]
    85/88: $2\i[31:0]
    86/88: $0\done_activation_internal[0:0]
    87/88: $0\in_data_available_flopped[0:0]
    88/88: $0\out_data_available_internal[0:0]
Creating decoders for process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449'.
     1/2: $0\data_slope_flopped[127:0]
     2/2: $0\inp_data_flopped[127:0]
Creating decoders for process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
     1/11: $0\out_data_temp[127:0] [127:8]
     2/11: $0\out_data_temp[127:0] [7:0]
     3/11: $2\i[31:0]
     4/11: $2\cycle_count[31:0]
     5/11: $1\cycle_count[31:0]
     6/11: $1\i[31:0]
     7/11: $0\out_data_available_temp[0:0]
     8/11: $0\done_pool_temp[0:0]
     9/11: $3\i[31:0]
    10/11: $0\inp_data_flopped[127:0]
    11/11: $0\in_data_available_flopped[0:0]
Creating decoders for process `\control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
     1/3: $0\state[3:0]
     2/3: $0\done_tpu[0:0]
     3/3: $0\start_mat_mul[0:0]
Creating decoders for process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
     1/41: $0\variance_applied_data[127:0] [127:120]
     2/41: $0\variance_applied_data[127:0] [111:104]
     3/41: $0\mean_applied_data[127:0] [111:104]
     4/41: $0\variance_applied_data[127:0] [103:96]
     5/41: $0\mean_applied_data[127:0] [103:96]
     6/41: $0\variance_applied_data[127:0] [95:88]
     7/41: $0\mean_applied_data[127:0] [95:88]
     8/41: $0\variance_applied_data[127:0] [87:80]
     9/41: $0\mean_applied_data[127:0] [87:80]
    10/41: $0\variance_applied_data[127:0] [79:72]
    11/41: $0\mean_applied_data[127:0] [79:72]
    12/41: $0\variance_applied_data[127:0] [71:64]
    13/41: $0\mean_applied_data[127:0] [71:64]
    14/41: $0\variance_applied_data[127:0] [63:56]
    15/41: $0\mean_applied_data[127:0] [63:56]
    16/41: $0\variance_applied_data[127:0] [55:48]
    17/41: $0\mean_applied_data[127:0] [55:48]
    18/41: $0\variance_applied_data[127:0] [47:40]
    19/41: $0\mean_applied_data[127:0] [47:40]
    20/41: $0\variance_applied_data[127:0] [39:32]
    21/41: $0\mean_applied_data[127:0] [39:32]
    22/41: $0\variance_applied_data[127:0] [31:24]
    23/41: $0\mean_applied_data[127:0] [31:24]
    24/41: $0\variance_applied_data[127:0] [23:16]
    25/41: $0\mean_applied_data[127:0] [23:16]
    26/41: $0\variance_applied_data[127:0] [15:8]
    27/41: $0\mean_applied_data[127:0] [15:8]
    28/41: $0\variance_applied_data[127:0] [7:0]
    29/41: $0\mean_applied_data[127:0] [7:0]
    30/41: $0\mean_applied_data[127:0] [127:120]
    31/41: $0\variance_applied_data[127:0] [119:112]
    32/41: $2\cycle_count[31:0]
    33/41: $0\norm_in_progress[0:0]
    34/41: $1\cycle_count[31:0]
    35/41: $0\mean_applied_data[127:0] [119:112]
    36/41: $2\i[31:0]
    37/41: $1\i[31:0]
    38/41: $0\inp_data_flopped[127:0]
    39/41: $0\in_data_available_flopped[0:0]
    40/41: $0\done_norm_internal[0:0]
    41/41: $0\out_data_available_internal[0:0]
Creating decoders for process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
     1/42: $0\State[1:0]
     2/42: $0\reg_dummy[31:0]
     3/42: $0\batch_size[31:0]
     4/42: $0\out_img_width[15:0]
     5/42: $0\out_img_height[15:0]
     6/42: $0\inp_img_width[15:0]
     7/42: $0\inp_img_height[15:0]
     8/42: $0\num_channels_out[15:0]
     9/42: $0\num_channels_inp[15:0]
    10/42: $0\conv_padding_bottom[3:0]
    11/42: $0\conv_padding_top[3:0]
    12/42: $0\conv_padding_right[3:0]
    13/42: $0\conv_padding_left[3:0]
    14/42: $0\conv_stride_verti[3:0]
    15/42: $0\conv_stride_horiz[3:0]
    16/42: $0\conv_filter_width[3:0]
    17/42: $0\conv_filter_height[3:0]
    18/42: $0\activation_type[0:0]
    19/42: $0\add_accum_to_output[0:0]
    20/42: $0\save_output_to_accum[0:0]
    21/42: $0\pool_window_size[2:0]
    22/42: $0\inv_var[7:0]
    23/42: $0\mean[7:0]
    24/42: $0\enable_conv_mode[0:0]
    25/42: $0\enable_activation[0:0]
    26/42: $0\enable_pool[0:0]
    27/42: $0\enable_norm[0:0]
    28/42: $0\enable_matmul[0:0]
    29/42: $0\start_tpu[0:0]
    30/42: $0\PREADY[0:0]
    31/42: $0\PRDATA[31:0]
    32/42: $0\validity_mask_b_cols[15:0]
    33/42: $0\validity_mask_b_rows[15:0]
    34/42: $0\validity_mask_a_cols[15:0]
    35/42: $0\validity_mask_a_rows[15:0]
    36/42: $0\address_stride_c[15:0]
    37/42: $0\address_stride_b[15:0]
    38/42: $0\address_stride_a[15:0]
    39/42: $0\address_mat_c[9:0]
    40/42: $0\address_mat_b[9:0]
    41/42: $0\address_mat_a[9:0]
    42/42: $0\pe_reset[0:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4451$347'.
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4443$346'.
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4435$345'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344'.
     1/2: $0\out_b[7:0]
     2/2: $0\out_a[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
     1/120: $0\b15_data_delayed_15[7:0]
     2/120: $0\b15_data_delayed_14[7:0]
     3/120: $0\b15_data_delayed_13[7:0]
     4/120: $0\b15_data_delayed_12[7:0]
     5/120: $0\b15_data_delayed_11[7:0]
     6/120: $0\b15_data_delayed_10[7:0]
     7/120: $0\b15_data_delayed_9[7:0]
     8/120: $0\b15_data_delayed_8[7:0]
     9/120: $0\b15_data_delayed_7[7:0]
    10/120: $0\b15_data_delayed_6[7:0]
    11/120: $0\b15_data_delayed_5[7:0]
    12/120: $0\b15_data_delayed_4[7:0]
    13/120: $0\b15_data_delayed_3[7:0]
    14/120: $0\b15_data_delayed_2[7:0]
    15/120: $0\b15_data_delayed_1[7:0]
    16/120: $0\b14_data_delayed_14[7:0]
    17/120: $0\b14_data_delayed_13[7:0]
    18/120: $0\b14_data_delayed_12[7:0]
    19/120: $0\b14_data_delayed_11[7:0]
    20/120: $0\b14_data_delayed_10[7:0]
    21/120: $0\b14_data_delayed_9[7:0]
    22/120: $0\b14_data_delayed_8[7:0]
    23/120: $0\b14_data_delayed_7[7:0]
    24/120: $0\b14_data_delayed_6[7:0]
    25/120: $0\b14_data_delayed_5[7:0]
    26/120: $0\b14_data_delayed_4[7:0]
    27/120: $0\b14_data_delayed_3[7:0]
    28/120: $0\b14_data_delayed_2[7:0]
    29/120: $0\b14_data_delayed_1[7:0]
    30/120: $0\b13_data_delayed_13[7:0]
    31/120: $0\b13_data_delayed_12[7:0]
    32/120: $0\b13_data_delayed_11[7:0]
    33/120: $0\b13_data_delayed_10[7:0]
    34/120: $0\b13_data_delayed_9[7:0]
    35/120: $0\b13_data_delayed_8[7:0]
    36/120: $0\b13_data_delayed_7[7:0]
    37/120: $0\b13_data_delayed_6[7:0]
    38/120: $0\b13_data_delayed_5[7:0]
    39/120: $0\b13_data_delayed_4[7:0]
    40/120: $0\b13_data_delayed_3[7:0]
    41/120: $0\b13_data_delayed_2[7:0]
    42/120: $0\b13_data_delayed_1[7:0]
    43/120: $0\b12_data_delayed_12[7:0]
    44/120: $0\b12_data_delayed_11[7:0]
    45/120: $0\b12_data_delayed_10[7:0]
    46/120: $0\b12_data_delayed_9[7:0]
    47/120: $0\b12_data_delayed_8[7:0]
    48/120: $0\b12_data_delayed_7[7:0]
    49/120: $0\b12_data_delayed_6[7:0]
    50/120: $0\b12_data_delayed_5[7:0]
    51/120: $0\b12_data_delayed_4[7:0]
    52/120: $0\b12_data_delayed_3[7:0]
    53/120: $0\b12_data_delayed_2[7:0]
    54/120: $0\b12_data_delayed_1[7:0]
    55/120: $0\b11_data_delayed_11[7:0]
    56/120: $0\b11_data_delayed_10[7:0]
    57/120: $0\b11_data_delayed_9[7:0]
    58/120: $0\b11_data_delayed_8[7:0]
    59/120: $0\b11_data_delayed_7[7:0]
    60/120: $0\b11_data_delayed_6[7:0]
    61/120: $0\b11_data_delayed_5[7:0]
    62/120: $0\b11_data_delayed_4[7:0]
    63/120: $0\b11_data_delayed_3[7:0]
    64/120: $0\b11_data_delayed_2[7:0]
    65/120: $0\b11_data_delayed_1[7:0]
    66/120: $0\b10_data_delayed_10[7:0]
    67/120: $0\b10_data_delayed_9[7:0]
    68/120: $0\b10_data_delayed_8[7:0]
    69/120: $0\b10_data_delayed_7[7:0]
    70/120: $0\b10_data_delayed_6[7:0]
    71/120: $0\b10_data_delayed_5[7:0]
    72/120: $0\b10_data_delayed_4[7:0]
    73/120: $0\b10_data_delayed_3[7:0]
    74/120: $0\b10_data_delayed_2[7:0]
    75/120: $0\b10_data_delayed_1[7:0]
    76/120: $0\b9_data_delayed_9[7:0]
    77/120: $0\b9_data_delayed_8[7:0]
    78/120: $0\b9_data_delayed_7[7:0]
    79/120: $0\b9_data_delayed_6[7:0]
    80/120: $0\b9_data_delayed_5[7:0]
    81/120: $0\b9_data_delayed_4[7:0]
    82/120: $0\b9_data_delayed_3[7:0]
    83/120: $0\b9_data_delayed_2[7:0]
    84/120: $0\b9_data_delayed_1[7:0]
    85/120: $0\b8_data_delayed_8[7:0]
    86/120: $0\b8_data_delayed_7[7:0]
    87/120: $0\b8_data_delayed_6[7:0]
    88/120: $0\b8_data_delayed_5[7:0]
    89/120: $0\b8_data_delayed_4[7:0]
    90/120: $0\b8_data_delayed_3[7:0]
    91/120: $0\b8_data_delayed_2[7:0]
    92/120: $0\b8_data_delayed_1[7:0]
    93/120: $0\b7_data_delayed_7[7:0]
    94/120: $0\b7_data_delayed_6[7:0]
    95/120: $0\b7_data_delayed_5[7:0]
    96/120: $0\b7_data_delayed_4[7:0]
    97/120: $0\b7_data_delayed_3[7:0]
    98/120: $0\b7_data_delayed_2[7:0]
    99/120: $0\b7_data_delayed_1[7:0]
   100/120: $0\b6_data_delayed_6[7:0]
   101/120: $0\b6_data_delayed_5[7:0]
   102/120: $0\b6_data_delayed_4[7:0]
   103/120: $0\b6_data_delayed_3[7:0]
   104/120: $0\b6_data_delayed_2[7:0]
   105/120: $0\b6_data_delayed_1[7:0]
   106/120: $0\b5_data_delayed_5[7:0]
   107/120: $0\b5_data_delayed_4[7:0]
   108/120: $0\b5_data_delayed_3[7:0]
   109/120: $0\b5_data_delayed_2[7:0]
   110/120: $0\b5_data_delayed_1[7:0]
   111/120: $0\b4_data_delayed_4[7:0]
   112/120: $0\b4_data_delayed_3[7:0]
   113/120: $0\b4_data_delayed_2[7:0]
   114/120: $0\b4_data_delayed_1[7:0]
   115/120: $0\b3_data_delayed_3[7:0]
   116/120: $0\b3_data_delayed_2[7:0]
   117/120: $0\b3_data_delayed_1[7:0]
   118/120: $0\b2_data_delayed_2[7:0]
   119/120: $0\b2_data_delayed_1[7:0]
   120/120: $0\b1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3052$236'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
     1/120: $0\a15_data_delayed_15[7:0]
     2/120: $0\a15_data_delayed_14[7:0]
     3/120: $0\a15_data_delayed_13[7:0]
     4/120: $0\a15_data_delayed_12[7:0]
     5/120: $0\a15_data_delayed_11[7:0]
     6/120: $0\a15_data_delayed_10[7:0]
     7/120: $0\a15_data_delayed_9[7:0]
     8/120: $0\a15_data_delayed_8[7:0]
     9/120: $0\a15_data_delayed_7[7:0]
    10/120: $0\a15_data_delayed_6[7:0]
    11/120: $0\a15_data_delayed_5[7:0]
    12/120: $0\a15_data_delayed_4[7:0]
    13/120: $0\a15_data_delayed_3[7:0]
    14/120: $0\a15_data_delayed_2[7:0]
    15/120: $0\a15_data_delayed_1[7:0]
    16/120: $0\a14_data_delayed_14[7:0]
    17/120: $0\a14_data_delayed_13[7:0]
    18/120: $0\a14_data_delayed_12[7:0]
    19/120: $0\a14_data_delayed_11[7:0]
    20/120: $0\a14_data_delayed_10[7:0]
    21/120: $0\a14_data_delayed_9[7:0]
    22/120: $0\a14_data_delayed_8[7:0]
    23/120: $0\a14_data_delayed_7[7:0]
    24/120: $0\a14_data_delayed_6[7:0]
    25/120: $0\a14_data_delayed_5[7:0]
    26/120: $0\a14_data_delayed_4[7:0]
    27/120: $0\a14_data_delayed_3[7:0]
    28/120: $0\a14_data_delayed_2[7:0]
    29/120: $0\a14_data_delayed_1[7:0]
    30/120: $0\a13_data_delayed_13[7:0]
    31/120: $0\a13_data_delayed_12[7:0]
    32/120: $0\a13_data_delayed_11[7:0]
    33/120: $0\a13_data_delayed_10[7:0]
    34/120: $0\a13_data_delayed_9[7:0]
    35/120: $0\a13_data_delayed_8[7:0]
    36/120: $0\a13_data_delayed_7[7:0]
    37/120: $0\a13_data_delayed_6[7:0]
    38/120: $0\a13_data_delayed_5[7:0]
    39/120: $0\a13_data_delayed_4[7:0]
    40/120: $0\a13_data_delayed_3[7:0]
    41/120: $0\a13_data_delayed_2[7:0]
    42/120: $0\a13_data_delayed_1[7:0]
    43/120: $0\a12_data_delayed_12[7:0]
    44/120: $0\a12_data_delayed_11[7:0]
    45/120: $0\a12_data_delayed_10[7:0]
    46/120: $0\a12_data_delayed_9[7:0]
    47/120: $0\a12_data_delayed_8[7:0]
    48/120: $0\a12_data_delayed_7[7:0]
    49/120: $0\a12_data_delayed_6[7:0]
    50/120: $0\a12_data_delayed_5[7:0]
    51/120: $0\a12_data_delayed_4[7:0]
    52/120: $0\a12_data_delayed_3[7:0]
    53/120: $0\a12_data_delayed_2[7:0]
    54/120: $0\a12_data_delayed_1[7:0]
    55/120: $0\a11_data_delayed_11[7:0]
    56/120: $0\a11_data_delayed_10[7:0]
    57/120: $0\a11_data_delayed_9[7:0]
    58/120: $0\a11_data_delayed_8[7:0]
    59/120: $0\a11_data_delayed_7[7:0]
    60/120: $0\a11_data_delayed_6[7:0]
    61/120: $0\a11_data_delayed_5[7:0]
    62/120: $0\a11_data_delayed_4[7:0]
    63/120: $0\a11_data_delayed_3[7:0]
    64/120: $0\a11_data_delayed_2[7:0]
    65/120: $0\a11_data_delayed_1[7:0]
    66/120: $0\a10_data_delayed_10[7:0]
    67/120: $0\a10_data_delayed_9[7:0]
    68/120: $0\a10_data_delayed_8[7:0]
    69/120: $0\a10_data_delayed_7[7:0]
    70/120: $0\a10_data_delayed_6[7:0]
    71/120: $0\a10_data_delayed_5[7:0]
    72/120: $0\a10_data_delayed_4[7:0]
    73/120: $0\a10_data_delayed_3[7:0]
    74/120: $0\a10_data_delayed_2[7:0]
    75/120: $0\a10_data_delayed_1[7:0]
    76/120: $0\a9_data_delayed_9[7:0]
    77/120: $0\a9_data_delayed_8[7:0]
    78/120: $0\a9_data_delayed_7[7:0]
    79/120: $0\a9_data_delayed_6[7:0]
    80/120: $0\a9_data_delayed_5[7:0]
    81/120: $0\a9_data_delayed_4[7:0]
    82/120: $0\a9_data_delayed_3[7:0]
    83/120: $0\a9_data_delayed_2[7:0]
    84/120: $0\a9_data_delayed_1[7:0]
    85/120: $0\a8_data_delayed_8[7:0]
    86/120: $0\a8_data_delayed_7[7:0]
    87/120: $0\a8_data_delayed_6[7:0]
    88/120: $0\a8_data_delayed_5[7:0]
    89/120: $0\a8_data_delayed_4[7:0]
    90/120: $0\a8_data_delayed_3[7:0]
    91/120: $0\a8_data_delayed_2[7:0]
    92/120: $0\a8_data_delayed_1[7:0]
    93/120: $0\a7_data_delayed_7[7:0]
    94/120: $0\a7_data_delayed_6[7:0]
    95/120: $0\a7_data_delayed_5[7:0]
    96/120: $0\a7_data_delayed_4[7:0]
    97/120: $0\a7_data_delayed_3[7:0]
    98/120: $0\a7_data_delayed_2[7:0]
    99/120: $0\a7_data_delayed_1[7:0]
   100/120: $0\a6_data_delayed_6[7:0]
   101/120: $0\a6_data_delayed_5[7:0]
   102/120: $0\a6_data_delayed_4[7:0]
   103/120: $0\a6_data_delayed_3[7:0]
   104/120: $0\a6_data_delayed_2[7:0]
   105/120: $0\a6_data_delayed_1[7:0]
   106/120: $0\a5_data_delayed_5[7:0]
   107/120: $0\a5_data_delayed_4[7:0]
   108/120: $0\a5_data_delayed_3[7:0]
   109/120: $0\a5_data_delayed_2[7:0]
   110/120: $0\a5_data_delayed_1[7:0]
   111/120: $0\a4_data_delayed_4[7:0]
   112/120: $0\a4_data_delayed_3[7:0]
   113/120: $0\a4_data_delayed_2[7:0]
   114/120: $0\a4_data_delayed_1[7:0]
   115/120: $0\a3_data_delayed_3[7:0]
   116/120: $0\a3_data_delayed_2[7:0]
   117/120: $0\a3_data_delayed_1[7:0]
   118/120: $0\a2_data_delayed_2[7:0]
   119/120: $0\a2_data_delayed_1[7:0]
   120/120: $0\a1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2598$114'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[9:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
     1/20: $0\c_data_out_15[127:0]
     2/20: $0\c_data_out_14[127:0]
     3/20: $0\c_data_out_13[127:0]
     4/20: $0\c_data_out_12[127:0]
     5/20: $0\c_data_out_11[127:0]
     6/20: $0\c_data_out_10[127:0]
     7/20: $0\c_data_out_9[127:0]
     8/20: $0\c_data_out_8[127:0]
     9/20: $0\c_data_out_7[127:0]
    10/20: $0\c_data_out_6[127:0]
    11/20: $0\c_data_out_5[127:0]
    12/20: $0\c_data_out_4[127:0]
    13/20: $0\c_data_out_3[127:0]
    14/20: $0\c_data_out_2[127:0]
    15/20: $0\c_data_out_1[127:0]
    16/20: $0\counter[31:0]
    17/20: $0\start_capturing_c_data[0:0]
    18/20: $0\c_data_available[0:0]
    19/20: $0\c_addr[9:0]
    20/20: $0\c_data_out[127:0]
Creating decoders for process `\matmul_16x16_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531'.
No latch inferred for signal `\activation.\address' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530'.
No latch inferred for signal `\activation.\data_intercept' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529'.
No latch inferred for signal `\activation.\data_slope' from process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\bram_addr_a_for_writing' using process `\top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
  created $dff cell `$procdff$7723' with positive edge clock.
Creating register for signal `\top.\bram_wdata_a' using process `\top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
  created $dff cell `$procdff$7724' with positive edge clock.
Creating register for signal `\top.\bram_a_wdata_available' using process `\top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
  created $dff cell `$procdff$7725' with positive edge clock.
Creating register for signal `\activation.\out_data_available_internal' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7726' with positive edge clock.
Creating register for signal `\activation.\in_data_available_flopped' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7727' with positive edge clock.
Creating register for signal `\activation.\cycle_count' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7728' with positive edge clock.
Creating register for signal `\activation.\i' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7729' with positive edge clock.
Creating register for signal `\activation.\done_activation_internal' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7730' with positive edge clock.
Creating register for signal `\activation.\slope_applied_data_internal' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7731' with positive edge clock.
Creating register for signal `\activation.\intercept_applied_data_internal' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7732' with positive edge clock.
Creating register for signal `\activation.\relu_applied_data_internal' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7733' with positive edge clock.
Creating register for signal `\activation.\activation_in_progress' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7734' with positive edge clock.
Creating register for signal `\activation.\data_intercept_delayed' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7735' with positive edge clock.
Creating register for signal `\activation.\data_intercept_flopped' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
  created $dff cell `$procdff$7736' with positive edge clock.
Creating register for signal `\activation.\inp_data_flopped' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449'.
  created $dff cell `$procdff$7737' with positive edge clock.
Creating register for signal `\activation.\data_slope_flopped' using process `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449'.
  created $dff cell `$procdff$7738' with positive edge clock.
Creating register for signal `\pool.\in_data_available_flopped' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7739' with positive edge clock.
Creating register for signal `\pool.\inp_data_flopped' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7740' with positive edge clock.
Creating register for signal `\pool.\cycle_count' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7741' with positive edge clock.
Creating register for signal `\pool.\i' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7742' with positive edge clock.
Creating register for signal `\pool.\out_data_temp' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7743' with positive edge clock.
Creating register for signal `\pool.\done_pool_temp' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7744' with positive edge clock.
Creating register for signal `\pool.\out_data_available_temp' using process `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
  created $dff cell `$procdff$7745' with positive edge clock.
Creating register for signal `\control.\start_mat_mul' using process `\control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
  created $dff cell `$procdff$7746' with positive edge clock.
Creating register for signal `\control.\done_tpu' using process `\control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
  created $dff cell `$procdff$7747' with positive edge clock.
Creating register for signal `\control.\state' using process `\control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
  created $dff cell `$procdff$7748' with positive edge clock.
Creating register for signal `\norm.\out_data_available_internal' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7749' with positive edge clock.
Creating register for signal `\norm.\mean_applied_data' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7750' with positive edge clock.
Creating register for signal `\norm.\variance_applied_data' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7751' with positive edge clock.
Creating register for signal `\norm.\done_norm_internal' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7752' with positive edge clock.
Creating register for signal `\norm.\norm_in_progress' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7753' with positive edge clock.
Creating register for signal `\norm.\in_data_available_flopped' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7754' with positive edge clock.
Creating register for signal `\norm.\inp_data_flopped' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7755' with positive edge clock.
Creating register for signal `\norm.\cycle_count' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7756' with positive edge clock.
Creating register for signal `\norm.\i' using process `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
  created $dff cell `$procdff$7757' with positive edge clock.
Creating register for signal `\cfg.\pe_reset' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7758' with positive edge clock.
Creating register for signal `\cfg.\address_mat_a' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7759' with positive edge clock.
Creating register for signal `\cfg.\address_mat_b' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7760' with positive edge clock.
Creating register for signal `\cfg.\address_mat_c' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7761' with positive edge clock.
Creating register for signal `\cfg.\address_stride_a' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7762' with positive edge clock.
Creating register for signal `\cfg.\address_stride_b' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7763' with positive edge clock.
Creating register for signal `\cfg.\address_stride_c' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7764' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_a_rows' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7765' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_a_cols' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7766' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_b_rows' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7767' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_b_cols' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7768' with positive edge clock.
Creating register for signal `\cfg.\PRDATA' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7769' with positive edge clock.
Creating register for signal `\cfg.\PREADY' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7770' with positive edge clock.
Creating register for signal `\cfg.\start_tpu' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7771' with positive edge clock.
Creating register for signal `\cfg.\enable_matmul' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7772' with positive edge clock.
Creating register for signal `\cfg.\enable_norm' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7773' with positive edge clock.
Creating register for signal `\cfg.\enable_pool' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7774' with positive edge clock.
Creating register for signal `\cfg.\enable_activation' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7775' with positive edge clock.
Creating register for signal `\cfg.\enable_conv_mode' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7776' with positive edge clock.
Creating register for signal `\cfg.\mean' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7777' with positive edge clock.
Creating register for signal `\cfg.\inv_var' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7778' with positive edge clock.
Creating register for signal `\cfg.\pool_window_size' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7779' with positive edge clock.
Creating register for signal `\cfg.\save_output_to_accum' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7780' with positive edge clock.
Creating register for signal `\cfg.\add_accum_to_output' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7781' with positive edge clock.
Creating register for signal `\cfg.\activation_type' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7782' with positive edge clock.
Creating register for signal `\cfg.\conv_filter_height' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7783' with positive edge clock.
Creating register for signal `\cfg.\conv_filter_width' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7784' with positive edge clock.
Creating register for signal `\cfg.\conv_stride_horiz' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7785' with positive edge clock.
Creating register for signal `\cfg.\conv_stride_verti' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7786' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_left' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7787' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_right' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7788' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_top' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7789' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_bottom' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7790' with positive edge clock.
Creating register for signal `\cfg.\num_channels_inp' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7791' with positive edge clock.
Creating register for signal `\cfg.\num_channels_out' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7792' with positive edge clock.
Creating register for signal `\cfg.\inp_img_height' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7793' with positive edge clock.
Creating register for signal `\cfg.\inp_img_width' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7794' with positive edge clock.
Creating register for signal `\cfg.\out_img_height' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7795' with positive edge clock.
Creating register for signal `\cfg.\out_img_width' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7796' with positive edge clock.
Creating register for signal `\cfg.\batch_size' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7797' with positive edge clock.
Creating register for signal `\cfg.\reg_dummy' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7798' with positive edge clock.
Creating register for signal `\cfg.\State' using process `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
  created $dff cell `$procdff$7799' with positive edge clock.
Creating register for signal `\seq_mac.\out_temp' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4451$347'.
  created $dff cell `$procdff$7800' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_temp_reg' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4443$346'.
  created $dff cell `$procdff$7801' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4435$345'.
  created $dff cell `$procdff$7802' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4435$345'.
  created $dff cell `$procdff$7803' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344'.
  created $dff cell `$procdff$7804' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344'.
  created $dff cell `$procdff$7805' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7806' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7807' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7808' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7809' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7810' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7811' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7812' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7813' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7814' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7815' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7816' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7817' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7818' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7819' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7820' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7821' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7822' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7823' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7824' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7825' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7826' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7827' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7828' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7829' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7830' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7831' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7832' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7833' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7834' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7835' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7836' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7837' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7838' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7839' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7840' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7841' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7842' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7843' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7844' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7845' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7846' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7847' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7848' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7849' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7850' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7851' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7852' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7853' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7854' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7855' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7856' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7857' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7858' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7859' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7860' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7861' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7862' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7863' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7864' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7865' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7866' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7867' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7868' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7869' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7870' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7871' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7872' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7873' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7874' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7875' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7876' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7877' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7878' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7879' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7880' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7881' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7882' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7883' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7884' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7885' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7886' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7887' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7888' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7889' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7890' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7891' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7892' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7893' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7894' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7895' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7896' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7897' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7898' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7899' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7900' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7901' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7902' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7903' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7904' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7905' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7906' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7907' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7908' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7909' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7910' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7911' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7912' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7913' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7914' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7915' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7916' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7917' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7918' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7919' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7920' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7921' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7922' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7923' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7924' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
  created $dff cell `$procdff$7925' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3052$236'.
  created $dff cell `$procdff$7926' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221'.
  created $dff cell `$procdff$7927' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221'.
  created $dff cell `$procdff$7928' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7929' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7930' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7931' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7932' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7933' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7934' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7935' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7936' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7937' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7938' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7939' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7940' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7941' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7942' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7943' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7944' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7945' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7946' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7947' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7948' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7949' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7950' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7951' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7952' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7953' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7954' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7955' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7956' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7957' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7958' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7959' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7960' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7961' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7962' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7963' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7964' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7965' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7966' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7967' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7968' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7969' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7970' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7971' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7972' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7973' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7974' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7975' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7976' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7977' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7978' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7979' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7980' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7981' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7982' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7983' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7984' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7985' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7986' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7987' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7988' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7989' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7990' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7991' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7992' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7993' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7994' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7995' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7996' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7997' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7998' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$7999' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8000' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8001' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8002' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8003' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8004' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8005' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8006' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8007' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8008' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8009' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8010' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8011' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8012' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8013' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8014' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8015' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8016' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8017' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8018' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8019' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8020' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8021' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8022' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8023' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8024' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8025' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8026' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8027' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8028' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8029' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8030' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8031' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8032' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8033' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8034' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8035' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8036' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8037' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8038' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8039' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8040' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8041' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8042' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8043' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8044' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8045' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8046' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8047' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
  created $dff cell `$procdff$8048' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2598$114'.
  created $dff cell `$procdff$8049' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99'.
  created $dff cell `$procdff$8050' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99'.
  created $dff cell `$procdff$8051' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8052' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8053' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8054' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8055' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8056' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8057' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8058' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8059' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_4' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8060' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_5' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8061' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_6' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8062' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_7' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8063' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_8' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8064' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_9' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8065' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_10' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8066' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_11' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8067' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_12' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8068' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_13' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8069' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_14' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8070' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_15' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
  created $dff cell `$procdff$8071' with positive edge clock.
Creating register for signal `\matmul_16x16_systolic.\done_mat_mul' using process `\matmul_16x16_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11'.
  created $dff cell `$procdff$8072' with positive edge clock.
Creating register for signal `\matmul_16x16_systolic.\clk_cnt' using process `\matmul_16x16_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11'.
  created $dff cell `$procdff$8073' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
Removing empty process `top.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5665$966'.
Found and cleaned up 176 empty switches in `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531'.
Removing empty process `activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5301$531'.
Found and cleaned up 16 empty switches in `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530'.
Removing empty process `activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5281$530'.
Found and cleaned up 16 empty switches in `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529'.
Removing empty process `activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5261$529'.
Found and cleaned up 24 empty switches in `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
Removing empty process `activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5186$453'.
Found and cleaned up 1 empty switch in `\activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449'.
Removing empty process `activation.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5171$449'.
Found and cleaned up 4 empty switches in `\pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
Removing empty process `pool.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5087$433'.
Found and cleaned up 16 empty switches in `\control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
Removing empty process `control.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4972$423'.
Found and cleaned up 20 empty switches in `\norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
Removing empty process `norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4798$366'.
Found and cleaned up 8 empty switches in `\cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
Removing empty process `cfg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4561$356'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4451$347'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4443$346'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4435$345'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344'.
Removing empty process `processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4405$344'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3227$338'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3052$236'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3052$236'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3027$221'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2773$216'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2598$114'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2598$114'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2573$99'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
Removing empty process `output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2306$88'.
Found and cleaned up 3 empty switches in `\matmul_16x16_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11'.
Removing empty process `matmul_16x16_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:391$11'.
Cleaned up 302 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module activation.
<suppressed ~51 debug messages>
Optimizing module pool.
<suppressed ~2 debug messages>
Optimizing module control.
<suppressed ~12 debug messages>
Optimizing module ram.
Optimizing module norm.
<suppressed ~16 debug messages>
Optimizing module cfg.
<suppressed ~54 debug messages>
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
<suppressed ~2 debug messages>
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
<suppressed ~42 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module matmul_16x16_systolic.
<suppressed ~36 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module activation.
Optimizing module pool.
Optimizing module control.
Optimizing module ram.
Optimizing module norm.
Optimizing module cfg.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module matmul_16x16_systolic.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\activation'.
<suppressed ~192 debug messages>
Finding identical cells in module `\pool'.
<suppressed ~12 debug messages>
Finding identical cells in module `\control'.
<suppressed ~9 debug messages>
Finding identical cells in module `\ram'.
Finding identical cells in module `\norm'.
Finding identical cells in module `\cfg'.
<suppressed ~309 debug messages>
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
<suppressed ~3 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~96 debug messages>
Removed a total of 226 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$971: \activation_out_data_available -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$465: \inp_data [15:8] -> { \inp_data [15:9] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$469: \inp_data [23:16] -> { \inp_data [23:17] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$473: \inp_data [31:24] -> { \inp_data [31:25] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$477: \inp_data [39:32] -> { \inp_data [39:33] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$481: \inp_data [47:40] -> { \inp_data [47:41] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$485: \inp_data [55:48] -> { \inp_data [55:49] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$489: \inp_data [63:56] -> { \inp_data [63:57] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$493: \inp_data [71:64] -> { \inp_data [71:65] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$497: \inp_data [79:72] -> { \inp_data [79:73] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$501: \inp_data [87:80] -> { \inp_data [87:81] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$505: \inp_data [95:88] -> { \inp_data [95:89] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$509: \inp_data [103:96] -> { \inp_data [103:97] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$513: \inp_data [111:104] -> { \inp_data [111:105] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$517: \inp_data [119:112] -> { \inp_data [119:113] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$521: \inp_data [127:120] -> { \inp_data [127:121] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$461: \inp_data [7:0] -> { \inp_data [7:1] 1'0 }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5227.
    dead port 1/2 on $mux $procmux$5164.
    dead port 1/2 on $mux $procmux$4151.
    dead port 1/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$4142.
    dead port 1/2 on $mux $procmux$4136.
    dead port 1/2 on $mux $procmux$4133.
    dead port 1/2 on $mux $procmux$4130.
    dead port 1/2 on $mux $procmux$4124.
    dead port 1/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4118.
    dead port 1/2 on $mux $procmux$4115.
    dead port 1/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4103.
    dead port 1/2 on $mux $procmux$4100.
    dead port 1/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4091.
    dead port 1/2 on $mux $procmux$4088.
    dead port 1/2 on $mux $procmux$4085.
    dead port 1/2 on $mux $procmux$4082.
    dead port 1/2 on $mux $procmux$4079.
    dead port 1/2 on $mux $procmux$4076.
    dead port 1/2 on $mux $procmux$4070.
    dead port 1/2 on $mux $procmux$4067.
    dead port 1/2 on $mux $procmux$4064.
    dead port 1/2 on $mux $procmux$4061.
    dead port 1/2 on $mux $procmux$4058.
    dead port 1/2 on $mux $procmux$4055.
    dead port 1/2 on $mux $procmux$4052.
    dead port 1/2 on $mux $procmux$4046.
    dead port 1/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$4040.
    dead port 1/2 on $mux $procmux$4037.
    dead port 1/2 on $mux $procmux$4034.
    dead port 1/2 on $mux $procmux$4031.
    dead port 1/2 on $mux $procmux$4028.
    dead port 1/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4019.
    dead port 1/2 on $mux $procmux$4016.
    dead port 1/2 on $mux $procmux$4013.
    dead port 1/2 on $mux $procmux$4010.
    dead port 1/2 on $mux $procmux$4007.
    dead port 1/2 on $mux $procmux$4004.
    dead port 1/2 on $mux $procmux$4001.
    dead port 1/2 on $mux $procmux$3998.
    dead port 1/2 on $mux $procmux$3995.
    dead port 1/2 on $mux $procmux$3989.
    dead port 1/2 on $mux $procmux$3986.
    dead port 1/2 on $mux $procmux$3983.
    dead port 1/2 on $mux $procmux$3980.
    dead port 1/2 on $mux $procmux$3977.
    dead port 1/2 on $mux $procmux$3974.
    dead port 1/2 on $mux $procmux$3971.
    dead port 1/2 on $mux $procmux$3968.
    dead port 1/2 on $mux $procmux$3965.
    dead port 1/2 on $mux $procmux$3962.
    dead port 1/2 on $mux $procmux$3953.
    dead port 1/2 on $mux $procmux$3947.
    dead port 1/2 on $mux $procmux$3944.
    dead port 1/2 on $mux $procmux$3938.
    dead port 1/2 on $mux $procmux$3935.
    dead port 1/2 on $mux $procmux$3932.
    dead port 1/2 on $mux $procmux$3926.
    dead port 1/2 on $mux $procmux$3923.
    dead port 1/2 on $mux $procmux$3920.
    dead port 1/2 on $mux $procmux$3917.
    dead port 1/2 on $mux $procmux$3911.
    dead port 1/2 on $mux $procmux$3908.
    dead port 1/2 on $mux $procmux$3905.
    dead port 1/2 on $mux $procmux$3902.
    dead port 1/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3893.
    dead port 1/2 on $mux $procmux$3890.
    dead port 1/2 on $mux $procmux$3887.
    dead port 1/2 on $mux $procmux$3884.
    dead port 1/2 on $mux $procmux$3881.
    dead port 1/2 on $mux $procmux$3878.
    dead port 1/2 on $mux $procmux$3872.
    dead port 1/2 on $mux $procmux$3869.
    dead port 1/2 on $mux $procmux$3866.
    dead port 1/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3860.
    dead port 1/2 on $mux $procmux$3857.
    dead port 1/2 on $mux $procmux$3854.
    dead port 1/2 on $mux $procmux$3848.
    dead port 1/2 on $mux $procmux$3845.
    dead port 1/2 on $mux $procmux$3842.
    dead port 1/2 on $mux $procmux$3839.
    dead port 1/2 on $mux $procmux$3836.
    dead port 1/2 on $mux $procmux$3833.
    dead port 1/2 on $mux $procmux$3830.
    dead port 1/2 on $mux $procmux$3827.
    dead port 1/2 on $mux $procmux$3821.
    dead port 1/2 on $mux $procmux$3818.
    dead port 1/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3812.
    dead port 1/2 on $mux $procmux$3809.
    dead port 1/2 on $mux $procmux$3806.
    dead port 1/2 on $mux $procmux$3803.
    dead port 1/2 on $mux $procmux$3800.
    dead port 1/2 on $mux $procmux$3797.
    dead port 1/2 on $mux $procmux$3791.
    dead port 1/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3785.
    dead port 1/2 on $mux $procmux$3782.
    dead port 1/2 on $mux $procmux$3779.
    dead port 1/2 on $mux $procmux$3776.
    dead port 1/2 on $mux $procmux$3773.
    dead port 1/2 on $mux $procmux$3770.
    dead port 1/2 on $mux $procmux$3767.
    dead port 1/2 on $mux $procmux$3764.
    dead port 1/2 on $mux $procmux$3755.
    dead port 1/2 on $mux $procmux$3749.
    dead port 1/2 on $mux $procmux$3746.
    dead port 1/2 on $mux $procmux$3740.
    dead port 1/2 on $mux $procmux$3737.
    dead port 1/2 on $mux $procmux$3734.
    dead port 1/2 on $mux $procmux$3728.
    dead port 1/2 on $mux $procmux$3725.
    dead port 1/2 on $mux $procmux$3722.
    dead port 1/2 on $mux $procmux$3719.
    dead port 1/2 on $mux $procmux$3713.
    dead port 1/2 on $mux $procmux$3710.
    dead port 1/2 on $mux $procmux$3707.
    dead port 1/2 on $mux $procmux$3704.
    dead port 1/2 on $mux $procmux$3701.
    dead port 1/2 on $mux $procmux$3695.
    dead port 1/2 on $mux $procmux$3692.
    dead port 1/2 on $mux $procmux$3689.
    dead port 1/2 on $mux $procmux$3686.
    dead port 1/2 on $mux $procmux$3683.
    dead port 1/2 on $mux $procmux$3680.
    dead port 1/2 on $mux $procmux$3674.
    dead port 1/2 on $mux $procmux$3671.
    dead port 1/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3665.
    dead port 1/2 on $mux $procmux$3662.
    dead port 1/2 on $mux $procmux$3659.
    dead port 1/2 on $mux $procmux$3656.
    dead port 1/2 on $mux $procmux$3650.
    dead port 1/2 on $mux $procmux$3647.
    dead port 1/2 on $mux $procmux$3644.
    dead port 1/2 on $mux $procmux$3641.
    dead port 1/2 on $mux $procmux$3638.
    dead port 1/2 on $mux $procmux$3635.
    dead port 1/2 on $mux $procmux$3632.
    dead port 1/2 on $mux $procmux$3629.
    dead port 1/2 on $mux $procmux$3623.
    dead port 1/2 on $mux $procmux$3620.
    dead port 1/2 on $mux $procmux$3617.
    dead port 1/2 on $mux $procmux$3614.
    dead port 1/2 on $mux $procmux$3611.
    dead port 1/2 on $mux $procmux$3608.
    dead port 1/2 on $mux $procmux$3605.
    dead port 1/2 on $mux $procmux$3602.
    dead port 1/2 on $mux $procmux$3599.
    dead port 1/2 on $mux $procmux$3593.
    dead port 1/2 on $mux $procmux$3590.
    dead port 1/2 on $mux $procmux$3587.
    dead port 1/2 on $mux $procmux$3584.
    dead port 1/2 on $mux $procmux$3581.
    dead port 1/2 on $mux $procmux$3578.
    dead port 1/2 on $mux $procmux$3575.
    dead port 1/2 on $mux $procmux$3572.
    dead port 1/2 on $mux $procmux$3569.
    dead port 1/2 on $mux $procmux$3566.
    dead port 1/2 on $mux $procmux$3557.
    dead port 1/2 on $mux $procmux$3551.
    dead port 1/2 on $mux $procmux$3548.
    dead port 1/2 on $mux $procmux$3542.
    dead port 1/2 on $mux $procmux$3539.
    dead port 1/2 on $mux $procmux$3536.
    dead port 1/2 on $mux $procmux$3530.
    dead port 1/2 on $mux $procmux$3527.
    dead port 1/2 on $mux $procmux$3524.
    dead port 1/2 on $mux $procmux$3521.
    dead port 1/2 on $mux $procmux$3515.
    dead port 1/2 on $mux $procmux$3512.
    dead port 1/2 on $mux $procmux$3509.
    dead port 1/2 on $mux $procmux$3506.
    dead port 1/2 on $mux $procmux$3503.
    dead port 1/2 on $mux $procmux$3497.
    dead port 1/2 on $mux $procmux$3494.
    dead port 1/2 on $mux $procmux$3491.
    dead port 1/2 on $mux $procmux$3488.
    dead port 1/2 on $mux $procmux$3485.
    dead port 1/2 on $mux $procmux$3482.
    dead port 1/2 on $mux $procmux$3476.
    dead port 1/2 on $mux $procmux$3473.
    dead port 1/2 on $mux $procmux$3470.
    dead port 1/2 on $mux $procmux$3467.
    dead port 1/2 on $mux $procmux$3464.
    dead port 1/2 on $mux $procmux$3461.
    dead port 1/2 on $mux $procmux$3458.
    dead port 1/2 on $mux $procmux$3452.
    dead port 1/2 on $mux $procmux$3449.
    dead port 1/2 on $mux $procmux$3446.
    dead port 1/2 on $mux $procmux$3443.
    dead port 1/2 on $mux $procmux$3440.
    dead port 1/2 on $mux $procmux$3437.
    dead port 1/2 on $mux $procmux$3434.
    dead port 1/2 on $mux $procmux$3431.
    dead port 1/2 on $mux $procmux$3425.
    dead port 1/2 on $mux $procmux$3422.
    dead port 1/2 on $mux $procmux$3419.
    dead port 1/2 on $mux $procmux$3416.
    dead port 1/2 on $mux $procmux$3413.
    dead port 1/2 on $mux $procmux$3410.
    dead port 1/2 on $mux $procmux$3407.
    dead port 1/2 on $mux $procmux$3404.
    dead port 1/2 on $mux $procmux$3401.
    dead port 1/2 on $mux $procmux$3395.
    dead port 1/2 on $mux $procmux$3392.
    dead port 1/2 on $mux $procmux$3389.
    dead port 1/2 on $mux $procmux$3386.
    dead port 1/2 on $mux $procmux$3383.
    dead port 1/2 on $mux $procmux$3380.
    dead port 1/2 on $mux $procmux$3377.
    dead port 1/2 on $mux $procmux$3374.
    dead port 1/2 on $mux $procmux$3371.
    dead port 1/2 on $mux $procmux$3368.
    dead port 1/2 on $mux $procmux$3359.
    dead port 1/2 on $mux $procmux$3353.
    dead port 1/2 on $mux $procmux$3350.
    dead port 1/2 on $mux $procmux$3344.
    dead port 1/2 on $mux $procmux$3341.
    dead port 1/2 on $mux $procmux$3338.
    dead port 1/2 on $mux $procmux$3332.
    dead port 1/2 on $mux $procmux$3329.
    dead port 1/2 on $mux $procmux$3326.
    dead port 1/2 on $mux $procmux$3323.
    dead port 1/2 on $mux $procmux$3317.
    dead port 1/2 on $mux $procmux$3314.
    dead port 1/2 on $mux $procmux$3311.
    dead port 1/2 on $mux $procmux$3308.
    dead port 1/2 on $mux $procmux$3305.
    dead port 1/2 on $mux $procmux$3299.
    dead port 1/2 on $mux $procmux$3296.
    dead port 1/2 on $mux $procmux$3293.
    dead port 1/2 on $mux $procmux$3290.
    dead port 1/2 on $mux $procmux$3287.
    dead port 1/2 on $mux $procmux$3284.
    dead port 1/2 on $mux $procmux$3278.
    dead port 1/2 on $mux $procmux$3275.
    dead port 1/2 on $mux $procmux$3272.
    dead port 1/2 on $mux $procmux$3269.
    dead port 1/2 on $mux $procmux$3266.
    dead port 1/2 on $mux $procmux$3263.
    dead port 1/2 on $mux $procmux$3260.
    dead port 1/2 on $mux $procmux$3254.
    dead port 1/2 on $mux $procmux$3251.
    dead port 1/2 on $mux $procmux$3248.
    dead port 1/2 on $mux $procmux$3245.
    dead port 1/2 on $mux $procmux$3242.
    dead port 1/2 on $mux $procmux$3239.
    dead port 1/2 on $mux $procmux$3236.
    dead port 1/2 on $mux $procmux$3233.
    dead port 1/2 on $mux $procmux$3227.
    dead port 1/2 on $mux $procmux$3224.
    dead port 1/2 on $mux $procmux$3221.
    dead port 1/2 on $mux $procmux$3218.
    dead port 1/2 on $mux $procmux$3215.
    dead port 1/2 on $mux $procmux$3212.
    dead port 1/2 on $mux $procmux$3209.
    dead port 1/2 on $mux $procmux$3206.
    dead port 1/2 on $mux $procmux$3203.
    dead port 1/2 on $mux $procmux$3197.
    dead port 1/2 on $mux $procmux$3194.
    dead port 1/2 on $mux $procmux$3191.
    dead port 1/2 on $mux $procmux$3188.
    dead port 1/2 on $mux $procmux$3185.
    dead port 1/2 on $mux $procmux$3182.
    dead port 1/2 on $mux $procmux$3179.
    dead port 1/2 on $mux $procmux$3176.
    dead port 1/2 on $mux $procmux$3173.
    dead port 1/2 on $mux $procmux$3170.
    dead port 1/2 on $mux $procmux$3161.
    dead port 1/2 on $mux $procmux$3155.
    dead port 1/2 on $mux $procmux$3152.
    dead port 1/2 on $mux $procmux$3146.
    dead port 1/2 on $mux $procmux$3143.
    dead port 1/2 on $mux $procmux$3140.
    dead port 1/2 on $mux $procmux$3134.
    dead port 1/2 on $mux $procmux$3131.
    dead port 1/2 on $mux $procmux$3128.
    dead port 1/2 on $mux $procmux$3125.
    dead port 1/2 on $mux $procmux$3119.
    dead port 1/2 on $mux $procmux$3116.
    dead port 1/2 on $mux $procmux$3113.
    dead port 1/2 on $mux $procmux$3110.
    dead port 1/2 on $mux $procmux$3107.
    dead port 1/2 on $mux $procmux$3101.
    dead port 1/2 on $mux $procmux$3098.
    dead port 1/2 on $mux $procmux$3095.
    dead port 1/2 on $mux $procmux$3092.
    dead port 1/2 on $mux $procmux$3089.
    dead port 1/2 on $mux $procmux$3086.
    dead port 1/2 on $mux $procmux$3080.
    dead port 1/2 on $mux $procmux$3077.
    dead port 1/2 on $mux $procmux$3074.
    dead port 1/2 on $mux $procmux$3071.
    dead port 1/2 on $mux $procmux$3068.
    dead port 1/2 on $mux $procmux$3065.
    dead port 1/2 on $mux $procmux$3062.
    dead port 1/2 on $mux $procmux$3056.
    dead port 1/2 on $mux $procmux$3053.
    dead port 1/2 on $mux $procmux$3050.
    dead port 1/2 on $mux $procmux$3047.
    dead port 1/2 on $mux $procmux$3044.
    dead port 1/2 on $mux $procmux$3041.
    dead port 1/2 on $mux $procmux$3038.
    dead port 1/2 on $mux $procmux$3035.
    dead port 1/2 on $mux $procmux$3029.
    dead port 1/2 on $mux $procmux$3026.
    dead port 1/2 on $mux $procmux$3023.
    dead port 1/2 on $mux $procmux$3020.
    dead port 1/2 on $mux $procmux$3017.
    dead port 1/2 on $mux $procmux$3014.
    dead port 1/2 on $mux $procmux$3011.
    dead port 1/2 on $mux $procmux$3008.
    dead port 1/2 on $mux $procmux$3005.
    dead port 1/2 on $mux $procmux$2999.
    dead port 1/2 on $mux $procmux$2996.
    dead port 1/2 on $mux $procmux$2993.
    dead port 1/2 on $mux $procmux$2990.
    dead port 1/2 on $mux $procmux$2987.
    dead port 1/2 on $mux $procmux$2984.
    dead port 1/2 on $mux $procmux$2981.
    dead port 1/2 on $mux $procmux$2978.
    dead port 1/2 on $mux $procmux$2975.
    dead port 1/2 on $mux $procmux$2972.
    dead port 1/2 on $mux $procmux$2963.
    dead port 1/2 on $mux $procmux$2957.
    dead port 1/2 on $mux $procmux$2954.
    dead port 1/2 on $mux $procmux$2948.
    dead port 1/2 on $mux $procmux$2945.
    dead port 1/2 on $mux $procmux$2942.
    dead port 1/2 on $mux $procmux$2936.
    dead port 1/2 on $mux $procmux$2933.
    dead port 1/2 on $mux $procmux$2930.
    dead port 1/2 on $mux $procmux$2927.
    dead port 1/2 on $mux $procmux$2921.
    dead port 1/2 on $mux $procmux$2918.
    dead port 1/2 on $mux $procmux$2915.
    dead port 1/2 on $mux $procmux$2912.
    dead port 1/2 on $mux $procmux$2909.
    dead port 1/2 on $mux $procmux$2903.
    dead port 1/2 on $mux $procmux$2900.
    dead port 1/2 on $mux $procmux$2897.
    dead port 1/2 on $mux $procmux$2894.
    dead port 1/2 on $mux $procmux$2891.
    dead port 1/2 on $mux $procmux$2888.
    dead port 1/2 on $mux $procmux$2882.
    dead port 1/2 on $mux $procmux$2879.
    dead port 1/2 on $mux $procmux$2876.
    dead port 1/2 on $mux $procmux$2873.
    dead port 1/2 on $mux $procmux$2870.
    dead port 1/2 on $mux $procmux$2867.
    dead port 1/2 on $mux $procmux$2864.
    dead port 1/2 on $mux $procmux$2858.
    dead port 1/2 on $mux $procmux$2855.
    dead port 1/2 on $mux $procmux$2852.
    dead port 1/2 on $mux $procmux$2849.
    dead port 1/2 on $mux $procmux$2846.
    dead port 1/2 on $mux $procmux$2843.
    dead port 1/2 on $mux $procmux$2840.
    dead port 1/2 on $mux $procmux$2837.
    dead port 1/2 on $mux $procmux$2831.
    dead port 1/2 on $mux $procmux$2828.
    dead port 1/2 on $mux $procmux$2825.
    dead port 1/2 on $mux $procmux$2822.
    dead port 1/2 on $mux $procmux$2819.
    dead port 1/2 on $mux $procmux$2816.
    dead port 1/2 on $mux $procmux$2813.
    dead port 1/2 on $mux $procmux$2810.
    dead port 1/2 on $mux $procmux$2807.
    dead port 1/2 on $mux $procmux$2801.
    dead port 1/2 on $mux $procmux$2798.
    dead port 1/2 on $mux $procmux$2795.
    dead port 1/2 on $mux $procmux$2792.
    dead port 1/2 on $mux $procmux$2789.
    dead port 1/2 on $mux $procmux$2786.
    dead port 1/2 on $mux $procmux$2783.
    dead port 1/2 on $mux $procmux$2780.
    dead port 1/2 on $mux $procmux$2777.
    dead port 1/2 on $mux $procmux$2774.
    dead port 1/2 on $mux $procmux$2765.
    dead port 1/2 on $mux $procmux$2759.
    dead port 1/2 on $mux $procmux$2756.
    dead port 1/2 on $mux $procmux$2750.
    dead port 1/2 on $mux $procmux$2747.
    dead port 1/2 on $mux $procmux$2744.
    dead port 1/2 on $mux $procmux$2738.
    dead port 1/2 on $mux $procmux$2735.
    dead port 1/2 on $mux $procmux$2732.
    dead port 1/2 on $mux $procmux$2729.
    dead port 1/2 on $mux $procmux$2723.
    dead port 1/2 on $mux $procmux$2720.
    dead port 1/2 on $mux $procmux$2717.
    dead port 1/2 on $mux $procmux$2714.
    dead port 1/2 on $mux $procmux$2711.
    dead port 1/2 on $mux $procmux$2705.
    dead port 1/2 on $mux $procmux$2702.
    dead port 1/2 on $mux $procmux$2699.
    dead port 1/2 on $mux $procmux$2696.
    dead port 1/2 on $mux $procmux$2693.
    dead port 1/2 on $mux $procmux$2690.
    dead port 1/2 on $mux $procmux$2684.
    dead port 1/2 on $mux $procmux$2681.
    dead port 1/2 on $mux $procmux$2678.
    dead port 1/2 on $mux $procmux$2675.
    dead port 1/2 on $mux $procmux$2672.
    dead port 1/2 on $mux $procmux$2669.
    dead port 1/2 on $mux $procmux$2666.
    dead port 1/2 on $mux $procmux$2660.
    dead port 1/2 on $mux $procmux$2657.
    dead port 1/2 on $mux $procmux$2654.
    dead port 1/2 on $mux $procmux$2651.
    dead port 1/2 on $mux $procmux$2648.
    dead port 1/2 on $mux $procmux$2645.
    dead port 1/2 on $mux $procmux$2642.
    dead port 1/2 on $mux $procmux$2639.
    dead port 1/2 on $mux $procmux$2633.
    dead port 1/2 on $mux $procmux$2630.
    dead port 1/2 on $mux $procmux$2627.
    dead port 1/2 on $mux $procmux$2624.
    dead port 1/2 on $mux $procmux$2621.
    dead port 1/2 on $mux $procmux$2618.
    dead port 1/2 on $mux $procmux$2615.
    dead port 1/2 on $mux $procmux$2612.
    dead port 1/2 on $mux $procmux$2609.
    dead port 1/2 on $mux $procmux$2603.
    dead port 1/2 on $mux $procmux$2600.
    dead port 1/2 on $mux $procmux$2597.
    dead port 1/2 on $mux $procmux$2594.
    dead port 1/2 on $mux $procmux$2591.
    dead port 1/2 on $mux $procmux$2588.
    dead port 1/2 on $mux $procmux$2585.
    dead port 1/2 on $mux $procmux$2582.
    dead port 1/2 on $mux $procmux$2579.
    dead port 1/2 on $mux $procmux$2576.
    dead port 1/2 on $mux $procmux$2567.
    dead port 1/2 on $mux $procmux$2561.
    dead port 1/2 on $mux $procmux$2558.
    dead port 1/2 on $mux $procmux$2552.
    dead port 1/2 on $mux $procmux$2549.
    dead port 1/2 on $mux $procmux$2546.
    dead port 1/2 on $mux $procmux$2540.
    dead port 1/2 on $mux $procmux$2537.
    dead port 1/2 on $mux $procmux$2534.
    dead port 1/2 on $mux $procmux$2531.
    dead port 1/2 on $mux $procmux$2525.
    dead port 1/2 on $mux $procmux$2522.
    dead port 1/2 on $mux $procmux$2519.
    dead port 1/2 on $mux $procmux$2516.
    dead port 1/2 on $mux $procmux$2513.
    dead port 1/2 on $mux $procmux$2507.
    dead port 1/2 on $mux $procmux$2504.
    dead port 1/2 on $mux $procmux$2501.
    dead port 1/2 on $mux $procmux$2498.
    dead port 1/2 on $mux $procmux$2495.
    dead port 1/2 on $mux $procmux$2492.
    dead port 1/2 on $mux $procmux$2486.
    dead port 1/2 on $mux $procmux$2483.
    dead port 1/2 on $mux $procmux$2480.
    dead port 1/2 on $mux $procmux$2477.
    dead port 1/2 on $mux $procmux$2474.
    dead port 1/2 on $mux $procmux$2471.
    dead port 1/2 on $mux $procmux$2468.
    dead port 1/2 on $mux $procmux$2462.
    dead port 1/2 on $mux $procmux$2459.
    dead port 1/2 on $mux $procmux$2456.
    dead port 1/2 on $mux $procmux$2453.
    dead port 1/2 on $mux $procmux$2450.
    dead port 1/2 on $mux $procmux$2447.
    dead port 1/2 on $mux $procmux$2444.
    dead port 1/2 on $mux $procmux$2441.
    dead port 1/2 on $mux $procmux$2435.
    dead port 1/2 on $mux $procmux$2432.
    dead port 1/2 on $mux $procmux$2429.
    dead port 1/2 on $mux $procmux$2426.
    dead port 1/2 on $mux $procmux$2423.
    dead port 1/2 on $mux $procmux$2420.
    dead port 1/2 on $mux $procmux$2417.
    dead port 1/2 on $mux $procmux$2414.
    dead port 1/2 on $mux $procmux$2411.
    dead port 1/2 on $mux $procmux$2405.
    dead port 1/2 on $mux $procmux$2402.
    dead port 1/2 on $mux $procmux$2399.
    dead port 1/2 on $mux $procmux$2396.
    dead port 1/2 on $mux $procmux$2393.
    dead port 1/2 on $mux $procmux$2390.
    dead port 1/2 on $mux $procmux$2387.
    dead port 1/2 on $mux $procmux$2384.
    dead port 1/2 on $mux $procmux$2381.
    dead port 1/2 on $mux $procmux$2378.
    dead port 1/2 on $mux $procmux$2369.
    dead port 1/2 on $mux $procmux$2363.
    dead port 1/2 on $mux $procmux$2360.
    dead port 1/2 on $mux $procmux$2354.
    dead port 1/2 on $mux $procmux$2351.
    dead port 1/2 on $mux $procmux$2348.
    dead port 1/2 on $mux $procmux$2342.
    dead port 1/2 on $mux $procmux$2339.
    dead port 1/2 on $mux $procmux$2336.
    dead port 1/2 on $mux $procmux$2333.
    dead port 1/2 on $mux $procmux$2327.
    dead port 1/2 on $mux $procmux$2324.
    dead port 1/2 on $mux $procmux$2321.
    dead port 1/2 on $mux $procmux$2318.
    dead port 1/2 on $mux $procmux$2315.
    dead port 1/2 on $mux $procmux$2309.
    dead port 1/2 on $mux $procmux$2306.
    dead port 1/2 on $mux $procmux$2303.
    dead port 1/2 on $mux $procmux$2300.
    dead port 1/2 on $mux $procmux$2297.
    dead port 1/2 on $mux $procmux$2294.
    dead port 1/2 on $mux $procmux$2288.
    dead port 1/2 on $mux $procmux$2285.
    dead port 1/2 on $mux $procmux$2282.
    dead port 1/2 on $mux $procmux$2279.
    dead port 1/2 on $mux $procmux$2276.
    dead port 1/2 on $mux $procmux$2273.
    dead port 1/2 on $mux $procmux$2270.
    dead port 1/2 on $mux $procmux$2264.
    dead port 1/2 on $mux $procmux$2261.
    dead port 1/2 on $mux $procmux$2258.
    dead port 1/2 on $mux $procmux$2255.
    dead port 1/2 on $mux $procmux$2252.
    dead port 1/2 on $mux $procmux$2249.
    dead port 1/2 on $mux $procmux$2246.
    dead port 1/2 on $mux $procmux$2243.
    dead port 1/2 on $mux $procmux$2237.
    dead port 1/2 on $mux $procmux$2234.
    dead port 1/2 on $mux $procmux$2231.
    dead port 1/2 on $mux $procmux$2228.
    dead port 1/2 on $mux $procmux$2225.
    dead port 1/2 on $mux $procmux$2222.
    dead port 1/2 on $mux $procmux$2219.
    dead port 1/2 on $mux $procmux$2216.
    dead port 1/2 on $mux $procmux$2213.
    dead port 1/2 on $mux $procmux$2207.
    dead port 1/2 on $mux $procmux$2204.
    dead port 1/2 on $mux $procmux$2201.
    dead port 1/2 on $mux $procmux$2198.
    dead port 1/2 on $mux $procmux$2195.
    dead port 1/2 on $mux $procmux$2192.
    dead port 1/2 on $mux $procmux$2189.
    dead port 1/2 on $mux $procmux$2186.
    dead port 1/2 on $mux $procmux$2183.
    dead port 1/2 on $mux $procmux$2180.
    dead port 1/2 on $mux $procmux$2171.
    dead port 1/2 on $mux $procmux$2165.
    dead port 1/2 on $mux $procmux$2162.
    dead port 1/2 on $mux $procmux$2156.
    dead port 1/2 on $mux $procmux$2153.
    dead port 1/2 on $mux $procmux$2150.
    dead port 1/2 on $mux $procmux$2144.
    dead port 1/2 on $mux $procmux$2141.
    dead port 1/2 on $mux $procmux$2138.
    dead port 1/2 on $mux $procmux$2135.
    dead port 1/2 on $mux $procmux$2129.
    dead port 1/2 on $mux $procmux$2126.
    dead port 1/2 on $mux $procmux$2123.
    dead port 1/2 on $mux $procmux$2120.
    dead port 1/2 on $mux $procmux$2117.
    dead port 1/2 on $mux $procmux$2111.
    dead port 1/2 on $mux $procmux$2108.
    dead port 1/2 on $mux $procmux$2105.
    dead port 1/2 on $mux $procmux$2102.
    dead port 1/2 on $mux $procmux$2099.
    dead port 1/2 on $mux $procmux$2096.
    dead port 1/2 on $mux $procmux$2090.
    dead port 1/2 on $mux $procmux$2087.
    dead port 1/2 on $mux $procmux$2084.
    dead port 1/2 on $mux $procmux$2081.
    dead port 1/2 on $mux $procmux$2078.
    dead port 1/2 on $mux $procmux$2075.
    dead port 1/2 on $mux $procmux$2072.
    dead port 1/2 on $mux $procmux$2066.
    dead port 1/2 on $mux $procmux$2063.
    dead port 1/2 on $mux $procmux$2060.
    dead port 1/2 on $mux $procmux$2057.
    dead port 1/2 on $mux $procmux$2054.
    dead port 1/2 on $mux $procmux$2051.
    dead port 1/2 on $mux $procmux$2048.
    dead port 1/2 on $mux $procmux$2045.
    dead port 1/2 on $mux $procmux$2039.
    dead port 1/2 on $mux $procmux$2036.
    dead port 1/2 on $mux $procmux$2033.
    dead port 1/2 on $mux $procmux$2030.
    dead port 1/2 on $mux $procmux$2027.
    dead port 1/2 on $mux $procmux$2024.
    dead port 1/2 on $mux $procmux$2021.
    dead port 1/2 on $mux $procmux$2018.
    dead port 1/2 on $mux $procmux$2015.
    dead port 1/2 on $mux $procmux$2009.
    dead port 1/2 on $mux $procmux$2006.
    dead port 1/2 on $mux $procmux$2003.
    dead port 1/2 on $mux $procmux$2000.
    dead port 1/2 on $mux $procmux$1997.
    dead port 1/2 on $mux $procmux$1994.
    dead port 1/2 on $mux $procmux$1991.
    dead port 1/2 on $mux $procmux$1988.
    dead port 1/2 on $mux $procmux$1985.
    dead port 1/2 on $mux $procmux$1982.
    dead port 1/2 on $mux $procmux$1973.
    dead port 1/2 on $mux $procmux$1967.
    dead port 1/2 on $mux $procmux$1964.
    dead port 1/2 on $mux $procmux$1958.
    dead port 1/2 on $mux $procmux$1955.
    dead port 1/2 on $mux $procmux$1952.
    dead port 1/2 on $mux $procmux$1946.
    dead port 1/2 on $mux $procmux$1943.
    dead port 1/2 on $mux $procmux$1940.
    dead port 1/2 on $mux $procmux$1937.
    dead port 1/2 on $mux $procmux$1931.
    dead port 1/2 on $mux $procmux$1928.
    dead port 1/2 on $mux $procmux$1925.
    dead port 1/2 on $mux $procmux$1922.
    dead port 1/2 on $mux $procmux$1919.
    dead port 1/2 on $mux $procmux$1913.
    dead port 1/2 on $mux $procmux$1910.
    dead port 1/2 on $mux $procmux$1907.
    dead port 1/2 on $mux $procmux$1904.
    dead port 1/2 on $mux $procmux$1901.
    dead port 1/2 on $mux $procmux$1898.
    dead port 1/2 on $mux $procmux$1892.
    dead port 1/2 on $mux $procmux$1889.
    dead port 1/2 on $mux $procmux$1886.
    dead port 1/2 on $mux $procmux$1883.
    dead port 1/2 on $mux $procmux$1880.
    dead port 1/2 on $mux $procmux$1877.
    dead port 1/2 on $mux $procmux$1874.
    dead port 1/2 on $mux $procmux$1868.
    dead port 1/2 on $mux $procmux$1865.
    dead port 1/2 on $mux $procmux$1862.
    dead port 1/2 on $mux $procmux$1859.
    dead port 1/2 on $mux $procmux$1856.
    dead port 1/2 on $mux $procmux$1853.
    dead port 1/2 on $mux $procmux$1850.
    dead port 1/2 on $mux $procmux$1847.
    dead port 1/2 on $mux $procmux$1841.
    dead port 1/2 on $mux $procmux$1838.
    dead port 1/2 on $mux $procmux$1835.
    dead port 1/2 on $mux $procmux$1832.
    dead port 1/2 on $mux $procmux$1829.
    dead port 1/2 on $mux $procmux$1826.
    dead port 1/2 on $mux $procmux$1823.
    dead port 1/2 on $mux $procmux$1820.
    dead port 1/2 on $mux $procmux$1817.
    dead port 1/2 on $mux $procmux$1811.
    dead port 1/2 on $mux $procmux$1808.
    dead port 1/2 on $mux $procmux$1805.
    dead port 1/2 on $mux $procmux$1802.
    dead port 1/2 on $mux $procmux$1799.
    dead port 1/2 on $mux $procmux$1796.
    dead port 1/2 on $mux $procmux$1793.
    dead port 1/2 on $mux $procmux$1790.
    dead port 1/2 on $mux $procmux$1787.
    dead port 1/2 on $mux $procmux$1784.
    dead port 1/2 on $mux $procmux$1775.
    dead port 1/2 on $mux $procmux$1769.
    dead port 1/2 on $mux $procmux$1766.
    dead port 1/2 on $mux $procmux$1760.
    dead port 1/2 on $mux $procmux$1757.
    dead port 1/2 on $mux $procmux$1754.
    dead port 1/2 on $mux $procmux$1748.
    dead port 1/2 on $mux $procmux$1745.
    dead port 1/2 on $mux $procmux$1742.
    dead port 1/2 on $mux $procmux$1739.
    dead port 1/2 on $mux $procmux$1733.
    dead port 1/2 on $mux $procmux$1730.
    dead port 1/2 on $mux $procmux$1727.
    dead port 1/2 on $mux $procmux$1724.
    dead port 1/2 on $mux $procmux$1721.
    dead port 1/2 on $mux $procmux$1715.
    dead port 1/2 on $mux $procmux$1712.
    dead port 1/2 on $mux $procmux$1709.
    dead port 1/2 on $mux $procmux$1706.
    dead port 1/2 on $mux $procmux$1703.
    dead port 1/2 on $mux $procmux$1700.
    dead port 1/2 on $mux $procmux$1694.
    dead port 1/2 on $mux $procmux$1691.
    dead port 1/2 on $mux $procmux$1688.
    dead port 1/2 on $mux $procmux$1685.
    dead port 1/2 on $mux $procmux$1682.
    dead port 1/2 on $mux $procmux$1679.
    dead port 1/2 on $mux $procmux$1676.
    dead port 1/2 on $mux $procmux$1670.
    dead port 1/2 on $mux $procmux$1667.
    dead port 1/2 on $mux $procmux$1664.
    dead port 1/2 on $mux $procmux$1661.
    dead port 1/2 on $mux $procmux$1658.
    dead port 1/2 on $mux $procmux$1655.
    dead port 1/2 on $mux $procmux$1652.
    dead port 1/2 on $mux $procmux$1649.
    dead port 1/2 on $mux $procmux$1643.
    dead port 1/2 on $mux $procmux$1640.
    dead port 1/2 on $mux $procmux$1637.
    dead port 1/2 on $mux $procmux$1634.
    dead port 1/2 on $mux $procmux$1631.
    dead port 1/2 on $mux $procmux$1628.
    dead port 1/2 on $mux $procmux$1625.
    dead port 1/2 on $mux $procmux$1622.
    dead port 1/2 on $mux $procmux$1619.
    dead port 1/2 on $mux $procmux$1613.
    dead port 1/2 on $mux $procmux$1610.
    dead port 1/2 on $mux $procmux$1607.
    dead port 1/2 on $mux $procmux$1604.
    dead port 1/2 on $mux $procmux$1601.
    dead port 1/2 on $mux $procmux$1598.
    dead port 1/2 on $mux $procmux$1595.
    dead port 1/2 on $mux $procmux$1592.
    dead port 1/2 on $mux $procmux$1589.
    dead port 1/2 on $mux $procmux$1586.
    dead port 1/2 on $mux $procmux$1577.
    dead port 1/2 on $mux $procmux$1571.
    dead port 1/2 on $mux $procmux$1568.
    dead port 1/2 on $mux $procmux$1562.
    dead port 1/2 on $mux $procmux$1559.
    dead port 1/2 on $mux $procmux$1556.
    dead port 1/2 on $mux $procmux$1550.
    dead port 1/2 on $mux $procmux$1547.
    dead port 1/2 on $mux $procmux$1544.
    dead port 1/2 on $mux $procmux$1541.
    dead port 1/2 on $mux $procmux$1535.
    dead port 1/2 on $mux $procmux$1532.
    dead port 1/2 on $mux $procmux$1529.
    dead port 1/2 on $mux $procmux$1526.
    dead port 1/2 on $mux $procmux$1523.
    dead port 1/2 on $mux $procmux$1517.
    dead port 1/2 on $mux $procmux$1514.
    dead port 1/2 on $mux $procmux$1511.
    dead port 1/2 on $mux $procmux$1508.
    dead port 1/2 on $mux $procmux$1505.
    dead port 1/2 on $mux $procmux$1502.
    dead port 1/2 on $mux $procmux$1496.
    dead port 1/2 on $mux $procmux$1493.
    dead port 1/2 on $mux $procmux$1490.
    dead port 1/2 on $mux $procmux$1487.
    dead port 1/2 on $mux $procmux$1484.
    dead port 1/2 on $mux $procmux$1481.
    dead port 1/2 on $mux $procmux$1478.
    dead port 1/2 on $mux $procmux$1472.
    dead port 1/2 on $mux $procmux$1469.
    dead port 1/2 on $mux $procmux$1466.
    dead port 1/2 on $mux $procmux$1463.
    dead port 1/2 on $mux $procmux$1460.
    dead port 1/2 on $mux $procmux$1457.
    dead port 1/2 on $mux $procmux$1454.
    dead port 1/2 on $mux $procmux$1451.
    dead port 1/2 on $mux $procmux$1445.
    dead port 1/2 on $mux $procmux$1442.
    dead port 1/2 on $mux $procmux$1439.
    dead port 1/2 on $mux $procmux$1436.
    dead port 1/2 on $mux $procmux$1433.
    dead port 1/2 on $mux $procmux$1430.
    dead port 1/2 on $mux $procmux$1427.
    dead port 1/2 on $mux $procmux$1424.
    dead port 1/2 on $mux $procmux$1421.
    dead port 1/2 on $mux $procmux$1415.
    dead port 1/2 on $mux $procmux$1412.
    dead port 1/2 on $mux $procmux$1409.
    dead port 1/2 on $mux $procmux$1406.
    dead port 1/2 on $mux $procmux$1403.
    dead port 1/2 on $mux $procmux$1400.
    dead port 1/2 on $mux $procmux$1397.
    dead port 1/2 on $mux $procmux$1394.
    dead port 1/2 on $mux $procmux$1391.
    dead port 1/2 on $mux $procmux$1388.
    dead port 1/2 on $mux $procmux$1379.
    dead port 1/2 on $mux $procmux$1373.
    dead port 1/2 on $mux $procmux$1370.
    dead port 1/2 on $mux $procmux$1364.
    dead port 1/2 on $mux $procmux$1361.
    dead port 1/2 on $mux $procmux$1358.
    dead port 1/2 on $mux $procmux$1352.
    dead port 1/2 on $mux $procmux$1349.
    dead port 1/2 on $mux $procmux$1346.
    dead port 1/2 on $mux $procmux$1343.
    dead port 1/2 on $mux $procmux$1337.
    dead port 1/2 on $mux $procmux$1334.
    dead port 1/2 on $mux $procmux$1331.
    dead port 1/2 on $mux $procmux$1328.
    dead port 1/2 on $mux $procmux$1325.
    dead port 1/2 on $mux $procmux$1319.
    dead port 1/2 on $mux $procmux$1316.
    dead port 1/2 on $mux $procmux$1313.
    dead port 1/2 on $mux $procmux$1310.
    dead port 1/2 on $mux $procmux$1307.
    dead port 1/2 on $mux $procmux$1304.
    dead port 1/2 on $mux $procmux$1298.
    dead port 1/2 on $mux $procmux$1295.
    dead port 1/2 on $mux $procmux$1292.
    dead port 1/2 on $mux $procmux$1289.
    dead port 1/2 on $mux $procmux$1286.
    dead port 1/2 on $mux $procmux$1283.
    dead port 1/2 on $mux $procmux$1280.
    dead port 1/2 on $mux $procmux$1274.
    dead port 1/2 on $mux $procmux$1271.
    dead port 1/2 on $mux $procmux$1268.
    dead port 1/2 on $mux $procmux$1265.
    dead port 1/2 on $mux $procmux$1262.
    dead port 1/2 on $mux $procmux$1259.
    dead port 1/2 on $mux $procmux$1256.
    dead port 1/2 on $mux $procmux$1253.
    dead port 1/2 on $mux $procmux$1247.
    dead port 1/2 on $mux $procmux$1244.
    dead port 1/2 on $mux $procmux$1241.
    dead port 1/2 on $mux $procmux$1238.
    dead port 1/2 on $mux $procmux$1235.
    dead port 1/2 on $mux $procmux$1232.
    dead port 1/2 on $mux $procmux$1229.
    dead port 1/2 on $mux $procmux$1226.
    dead port 1/2 on $mux $procmux$1223.
    dead port 1/2 on $mux $procmux$1217.
    dead port 1/2 on $mux $procmux$1214.
    dead port 1/2 on $mux $procmux$1211.
    dead port 1/2 on $mux $procmux$1208.
    dead port 1/2 on $mux $procmux$1205.
    dead port 1/2 on $mux $procmux$1202.
    dead port 1/2 on $mux $procmux$1199.
    dead port 1/2 on $mux $procmux$1196.
    dead port 1/2 on $mux $procmux$1193.
    dead port 1/2 on $mux $procmux$1190.
    dead port 1/2 on $mux $procmux$1181.
    dead port 1/2 on $mux $procmux$1175.
    dead port 1/2 on $mux $procmux$1172.
    dead port 1/2 on $mux $procmux$1166.
    dead port 1/2 on $mux $procmux$1163.
    dead port 1/2 on $mux $procmux$1160.
    dead port 1/2 on $mux $procmux$1154.
    dead port 1/2 on $mux $procmux$1151.
    dead port 1/2 on $mux $procmux$1148.
    dead port 1/2 on $mux $procmux$1145.
    dead port 1/2 on $mux $procmux$1139.
    dead port 1/2 on $mux $procmux$1136.
    dead port 1/2 on $mux $procmux$1133.
    dead port 1/2 on $mux $procmux$1130.
    dead port 1/2 on $mux $procmux$1127.
    dead port 1/2 on $mux $procmux$1121.
    dead port 1/2 on $mux $procmux$1118.
    dead port 1/2 on $mux $procmux$1115.
    dead port 1/2 on $mux $procmux$1112.
    dead port 1/2 on $mux $procmux$1109.
    dead port 1/2 on $mux $procmux$1106.
    dead port 1/2 on $mux $procmux$1100.
    dead port 1/2 on $mux $procmux$1097.
    dead port 1/2 on $mux $procmux$1094.
    dead port 1/2 on $mux $procmux$1091.
    dead port 1/2 on $mux $procmux$1088.
    dead port 1/2 on $mux $procmux$1085.
    dead port 1/2 on $mux $procmux$1082.
    dead port 1/2 on $mux $procmux$1076.
    dead port 1/2 on $mux $procmux$1073.
    dead port 1/2 on $mux $procmux$1070.
    dead port 1/2 on $mux $procmux$1067.
    dead port 1/2 on $mux $procmux$1064.
    dead port 1/2 on $mux $procmux$1061.
    dead port 1/2 on $mux $procmux$1058.
    dead port 1/2 on $mux $procmux$1055.
    dead port 1/2 on $mux $procmux$1049.
    dead port 1/2 on $mux $procmux$1046.
    dead port 1/2 on $mux $procmux$1043.
    dead port 1/2 on $mux $procmux$1040.
    dead port 1/2 on $mux $procmux$1037.
    dead port 1/2 on $mux $procmux$1034.
    dead port 1/2 on $mux $procmux$1031.
    dead port 1/2 on $mux $procmux$1028.
    dead port 1/2 on $mux $procmux$1025.
    dead port 1/2 on $mux $procmux$1019.
    dead port 1/2 on $mux $procmux$1016.
    dead port 1/2 on $mux $procmux$1013.
    dead port 1/2 on $mux $procmux$1010.
    dead port 1/2 on $mux $procmux$1007.
    dead port 1/2 on $mux $procmux$1004.
    dead port 1/2 on $mux $procmux$1001.
    dead port 1/2 on $mux $procmux$998.
    dead port 1/2 on $mux $procmux$995.
    dead port 1/2 on $mux $procmux$992.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5328.
    dead port 2/2 on $mux $procmux$5325.
    dead port 1/2 on $mux $procmux$5298.
    dead port 1/2 on $mux $procmux$5292.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5718.
    dead port 1/2 on $mux $procmux$5691.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4465$352: { \out_temp [15] 7'0000000 } -> 8'10000000
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4465$352: { \out_temp [15] \out_temp [6:0] } -> { 1'1 \out_temp [6:0] }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4459$350: { \out_temp [15] \out_temp [6:0] } -> { 1'0 \out_temp [6:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4459$350: { \out_temp [15] 7'1111111 } -> 8'01111111
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$7715: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Removed 888 multiplexer ports.
<suppressed ~515 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \activation.
    New ctrl vector for $pmux cell $procmux$4469: { $auto$opt_reduce.cc:134:opt_mux$8079 $auto$opt_reduce.cc:134:opt_mux$8077 $auto$opt_reduce.cc:134:opt_mux$8075 }
    New ctrl vector for $pmux cell $procmux$4459: { $auto$opt_reduce.cc:134:opt_mux$8085 $auto$opt_reduce.cc:134:opt_mux$8083 $auto$opt_reduce.cc:134:opt_mux$8081 }
    New ctrl vector for $pmux cell $procmux$4449: { $auto$opt_reduce.cc:134:opt_mux$8091 $auto$opt_reduce.cc:134:opt_mux$8089 $auto$opt_reduce.cc:134:opt_mux$8087 }
    New ctrl vector for $pmux cell $procmux$4439: { $auto$opt_reduce.cc:134:opt_mux$8097 $auto$opt_reduce.cc:134:opt_mux$8095 $auto$opt_reduce.cc:134:opt_mux$8093 }
    New ctrl vector for $pmux cell $procmux$4429: { $auto$opt_reduce.cc:134:opt_mux$8103 $auto$opt_reduce.cc:134:opt_mux$8101 $auto$opt_reduce.cc:134:opt_mux$8099 }
    New ctrl vector for $pmux cell $procmux$4419: { $auto$opt_reduce.cc:134:opt_mux$8109 $auto$opt_reduce.cc:134:opt_mux$8107 $auto$opt_reduce.cc:134:opt_mux$8105 }
    New ctrl vector for $pmux cell $procmux$4409: { $auto$opt_reduce.cc:134:opt_mux$8115 $auto$opt_reduce.cc:134:opt_mux$8113 $auto$opt_reduce.cc:134:opt_mux$8111 }
    New ctrl vector for $pmux cell $procmux$4399: { $auto$opt_reduce.cc:134:opt_mux$8121 $auto$opt_reduce.cc:134:opt_mux$8119 $auto$opt_reduce.cc:134:opt_mux$8117 }
    New ctrl vector for $pmux cell $procmux$4389: { $auto$opt_reduce.cc:134:opt_mux$8127 $auto$opt_reduce.cc:134:opt_mux$8125 $auto$opt_reduce.cc:134:opt_mux$8123 }
    New ctrl vector for $pmux cell $procmux$4379: { $auto$opt_reduce.cc:134:opt_mux$8133 $auto$opt_reduce.cc:134:opt_mux$8131 $auto$opt_reduce.cc:134:opt_mux$8129 }
    New ctrl vector for $pmux cell $procmux$4369: { $auto$opt_reduce.cc:134:opt_mux$8139 $auto$opt_reduce.cc:134:opt_mux$8137 $auto$opt_reduce.cc:134:opt_mux$8135 }
    New ctrl vector for $pmux cell $procmux$4359: { $auto$opt_reduce.cc:134:opt_mux$8145 $auto$opt_reduce.cc:134:opt_mux$8143 $auto$opt_reduce.cc:134:opt_mux$8141 }
    New ctrl vector for $pmux cell $procmux$4349: { $auto$opt_reduce.cc:134:opt_mux$8151 $auto$opt_reduce.cc:134:opt_mux$8149 $auto$opt_reduce.cc:134:opt_mux$8147 }
    New ctrl vector for $pmux cell $procmux$4339: { $auto$opt_reduce.cc:134:opt_mux$8157 $auto$opt_reduce.cc:134:opt_mux$8155 $auto$opt_reduce.cc:134:opt_mux$8153 }
    New ctrl vector for $pmux cell $procmux$4329: { $auto$opt_reduce.cc:134:opt_mux$8163 $auto$opt_reduce.cc:134:opt_mux$8161 $auto$opt_reduce.cc:134:opt_mux$8159 }
    New ctrl vector for $pmux cell $procmux$4319: { $auto$opt_reduce.cc:134:opt_mux$8169 $auto$opt_reduce.cc:134:opt_mux$8167 $auto$opt_reduce.cc:134:opt_mux$8165 }
    New ctrl vector for $mux cell $procmux$5185: { }
  Optimizing cells in module \activation.
  Optimizing cells in module \pool.
    New ctrl vector for $pmux cell $procmux$5322: $auto$opt_reduce.cc:134:opt_mux$8171
  Optimizing cells in module \pool.
  Optimizing cells in module \control.
  Optimizing cells in module \ram.
  Optimizing cells in module \norm.
  Optimizing cells in module \cfg.
    New ctrl vector for $pmux cell $procmux$5762: $auto$opt_reduce.cc:134:opt_mux$8173
  Optimizing cells in module \cfg.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \matmul_16x16_systolic.
    New ctrl vector for $mux cell $procmux$7715: { }
    New ctrl vector for $mux cell $procmux$7706: { }
    New ctrl vector for $mux cell $procmux$7709: { }
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 22 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\control'.
<suppressed ~9 debug messages>
Finding identical cells in module `\ram'.
Finding identical cells in module `\norm'.
Finding identical cells in module `\cfg'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$7725 ($dff) from module top (D = $procmux$971_Y, Q = \bram_a_wdata_available, rval = 1'0).
Adding SRST signal on $procdff$7724 ($dff) from module top (D = \activation_data_out, Q = \bram_wdata_a, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$7738 ($dff) from module activation (D = \data_slope, Q = \data_slope_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$7737 ($dff) from module activation (D = \inp_data, Q = \inp_data_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$7736 ($dff) from module activation (D = { $procmux$4478_Y $procmux$5207_Y $procmux$4514_Y $procmux$4559_Y $procmux$4604_Y $procmux$4649_Y $procmux$4694_Y $procmux$4739_Y $procmux$4784_Y $procmux$4829_Y $procmux$4874_Y $procmux$4919_Y $procmux$4964_Y $procmux$5009_Y $procmux$5054_Y $procmux$5099_Y }, Q = \data_intercept_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8182 ($sdff) from module activation (D = { $procmux$4157_Y $procmux$4167_Y $procmux$4177_Y $procmux$4187_Y $procmux$4197_Y $procmux$4207_Y $procmux$4217_Y $procmux$4227_Y $procmux$4237_Y $procmux$4247_Y $procmux$4257_Y $procmux$4267_Y $procmux$4277_Y $procmux$4287_Y $procmux$4297_Y $procmux$4307_Y }, Q = \data_intercept_flopped).
Adding SRST signal on $procdff$7735 ($dff) from module activation (D = { $procmux$5144_Y $procmux$5189_Y $procmux$4505_Y $procmux$4550_Y $procmux$4595_Y $procmux$4640_Y $procmux$4685_Y $procmux$4730_Y $procmux$4775_Y $procmux$4820_Y $procmux$4865_Y $procmux$4910_Y $procmux$4955_Y $procmux$5000_Y $procmux$5045_Y $procmux$5090_Y }, Q = \data_intercept_delayed, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8188 ($sdff) from module activation (D = \data_intercept_flopped, Q = \data_intercept_delayed).
Adding SRST signal on $procdff$7734 ($dff) from module activation (D = $procmux$5174_Y, Q = \activation_in_progress, rval = 1'0).
Adding SRST signal on $procdff$7733 ($dff) from module activation (D = { $procmux$5135_Y $procmux$5153_Y $procmux$4487_Y $procmux$4532_Y $procmux$4577_Y $procmux$4622_Y $procmux$4667_Y $procmux$4712_Y $procmux$4757_Y $procmux$4802_Y $procmux$4847_Y $procmux$4892_Y $procmux$4937_Y $procmux$4982_Y $procmux$5027_Y $procmux$5072_Y }, Q = \relu_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8199 ($sdff) from module activation (D = { $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$521_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$517_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$513_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$509_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$505_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$501_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$497_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$493_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$489_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$485_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$481_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$477_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$473_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$469_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$465_Y $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5208$461_Y }, Q = \relu_applied_data_internal).
Adding SRST signal on $procdff$7732 ($dff) from module activation (D = { $procmux$5117_Y $procmux$5198_Y $procmux$4496_Y $procmux$4541_Y $procmux$4586_Y $procmux$4631_Y $procmux$4676_Y $procmux$4721_Y $procmux$4766_Y $procmux$4811_Y $procmux$4856_Y $procmux$4901_Y $procmux$4946_Y $procmux$4991_Y $procmux$5036_Y $procmux$5081_Y }, Q = \intercept_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8205 ($sdff) from module activation (D = { $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$520_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$516_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$512_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$508_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$504_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$500_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$496_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$492_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$488_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$484_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$480_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$476_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$472_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$468_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$464_Y $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5206$460_Y }, Q = \intercept_applied_data_internal).
Adding SRST signal on $procdff$7731 ($dff) from module activation (D = { $procmux$5126_Y $procmux$5216_Y $procmux$4523_Y $procmux$4568_Y $procmux$4613_Y $procmux$4658_Y $procmux$4703_Y $procmux$4748_Y $procmux$4793_Y $procmux$4838_Y $procmux$4883_Y $procmux$4928_Y $procmux$4973_Y $procmux$5018_Y $procmux$5063_Y $procmux$5108_Y }, Q = \slope_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8211 ($sdff) from module activation (D = { $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$519_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$515_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$511_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$507_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$503_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$499_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$495_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$491_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$487_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$483_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$479_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$475_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$471_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$467_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$463_Y $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5203$459_Y }, Q = \slope_applied_data_internal).
Adding SRST signal on $procdff$7730 ($dff) from module activation (D = $procmux$5237_Y, Q = \done_activation_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8217 ($sdff) from module activation (D = $procmux$5237_Y, Q = \done_activation_internal).
Adding SRST signal on $procdff$7728 ($dff) from module activation (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$7727 ($dff) from module activation (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$7726 ($dff) from module activation (D = $procmux$5253_Y, Q = \out_data_available_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8231 ($sdff) from module activation (D = $procmux$5253_Y, Q = \out_data_available_internal).
Adding EN signal on $procdff$7740 ($dff) from module pool (D = \inp_data, Q = \inp_data_flopped).
Adding SRST signal on $procdff$7745 ($dff) from module pool (D = $procmux$5307_Y, Q = \out_data_available_temp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8244 ($sdff) from module pool (D = 1'1, Q = \out_data_available_temp).
Adding SRST signal on $procdff$7744 ($dff) from module pool (D = $procmux$5315_Y, Q = \done_pool_temp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8246 ($sdff) from module pool (D = 1'1, Q = \done_pool_temp).
Adding SRST signal on $procdff$7741 ($dff) from module pool (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$7742 ($dff) from module pool (D = $2\i[31:0], Q = \i).
Adding SRST signal on $procdff$7743 ($dff) from module pool (D = { $procmux$5272_Y $procmux$5283_Y }, Q = \out_data_temp, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8252 ($sdff) from module pool (D = \inp_data [127:8], Q = \out_data_temp [127:8]).
Adding EN signal on $auto$ff.cc:262:slice$8252 ($sdff) from module pool (D = $procmux$5279_Y, Q = \out_data_temp [7:0]).
Adding EN signal on $procdff$7739 ($dff) from module pool (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$7748 ($dff) from module control (D = $procmux$5339_Y, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8262 ($sdff) from module control (D = $procmux$5339_Y, Q = \state).
Adding SRST signal on $procdff$7747 ($dff) from module control (D = $procmux$5386_Y, Q = \done_tpu, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8282 ($sdff) from module control (D = $procmux$5384_Y, Q = \done_tpu).
Adding SRST signal on $procdff$7746 ($dff) from module control (D = $procmux$5398_Y, Q = \start_mat_mul, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8284 ($sdff) from module control (D = $procmux$5398_Y, Q = \start_mat_mul).
Adding EN signal on $procdff$7757 ($dff) from module norm (D = $2\i[31:0], Q = \i).
Adding SRST signal on $procdff$7756 ($dff) from module norm (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$7755 ($dff) from module norm (D = \inp_data, Q = \inp_data_flopped).
Adding EN signal on $procdff$7754 ($dff) from module norm (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$7753 ($dff) from module norm (D = $procmux$5695_Y, Q = \norm_in_progress, rval = 1'0).
Adding SRST signal on $procdff$7752 ($dff) from module norm (D = $procmux$5731_Y, Q = \done_norm_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8303 ($sdff) from module norm (D = 1'1, Q = \done_norm_internal).
Adding SRST signal on $procdff$7751 ($dff) from module norm (D = { $procmux$5410_Y $procmux$5680_Y $procmux$5419_Y $procmux$5437_Y $procmux$5455_Y $procmux$5473_Y $procmux$5491_Y $procmux$5509_Y $procmux$5527_Y $procmux$5545_Y $procmux$5563_Y $procmux$5581_Y $procmux$5599_Y $procmux$5617_Y $procmux$5635_Y $procmux$5653_Y }, Q = \variance_applied_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$7750 ($dff) from module norm (D = { $procmux$5671_Y $procmux$5707_Y $procmux$5428_Y $procmux$5446_Y $procmux$5464_Y $procmux$5482_Y $procmux$5500_Y $procmux$5518_Y $procmux$5536_Y $procmux$5554_Y $procmux$5572_Y $procmux$5590_Y $procmux$5608_Y $procmux$5626_Y $procmux$5644_Y $procmux$5662_Y }, Q = \mean_applied_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$7749 ($dff) from module norm (D = $procmux$5739_Y, Q = \out_data_available_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8319 ($sdff) from module norm (D = 1'1, Q = \out_data_available_internal).
Adding SRST signal on $procdff$7791 ($dff) from module cfg (D = $procmux$5883_Y, Q = \num_channels_inp, rval = 16'0000000000000100).
Adding EN signal on $auto$ff.cc:262:slice$8325 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \num_channels_inp).
Adding SRST signal on $procdff$7792 ($dff) from module cfg (D = $procmux$5868_Y, Q = \num_channels_out, rval = 16'0000000000000100).
Adding EN signal on $auto$ff.cc:262:slice$8329 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \num_channels_out).
Adding SRST signal on $procdff$7793 ($dff) from module cfg (D = $procmux$5853_Y, Q = \inp_img_height, rval = 16'0000000000001000).
Adding EN signal on $auto$ff.cc:262:slice$8333 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \inp_img_height).
Adding SRST signal on $procdff$7794 ($dff) from module cfg (D = $procmux$5839_Y, Q = \inp_img_width, rval = 16'0000000000001000).
Adding EN signal on $auto$ff.cc:262:slice$8337 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \inp_img_width).
Adding SRST signal on $procdff$7795 ($dff) from module cfg (D = $procmux$5825_Y, Q = \out_img_height, rval = 16'0000000000000111).
Adding EN signal on $auto$ff.cc:262:slice$8341 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \out_img_height).
Adding SRST signal on $procdff$7796 ($dff) from module cfg (D = $procmux$5812_Y, Q = \out_img_width, rval = 16'0000000000000111).
Adding EN signal on $auto$ff.cc:262:slice$8345 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \out_img_width).
Adding SRST signal on $procdff$7797 ($dff) from module cfg (D = $procmux$5799_Y, Q = \batch_size, rval = 2).
Adding EN signal on $auto$ff.cc:262:slice$8349 ($sdff) from module cfg (D = \PWDATA, Q = \batch_size).
Adding SRST signal on $procdff$7798 ($dff) from module cfg (D = $procmux$5787_Y, Q = \reg_dummy, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$8353 ($sdff) from module cfg (D = \PWDATA, Q = \reg_dummy).
Adding SRST signal on $procdff$7799 ($dff) from module cfg (D = $procmux$5752_Y, Q = \State, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$8359 ($sdff) from module cfg (D = $procmux$5750_Y, Q = \State).
Adding SRST signal on $procdff$7758 ($dff) from module cfg (D = $procmux$6666_Y, Q = \pe_reset, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8363 ($sdff) from module cfg (D = $procmux$6666_Y, Q = \pe_reset).
Adding SRST signal on $procdff$7759 ($dff) from module cfg (D = $procmux$6634_Y, Q = \address_mat_a, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$8373 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_a).
Adding SRST signal on $procdff$7760 ($dff) from module cfg (D = $procmux$6605_Y, Q = \address_mat_b, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$8377 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_b).
Adding SRST signal on $procdff$7761 ($dff) from module cfg (D = $procmux$6577_Y, Q = \address_mat_c, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$8381 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_c).
Adding SRST signal on $procdff$7762 ($dff) from module cfg (D = $procmux$6550_Y, Q = \address_stride_a, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$8385 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_a).
Adding SRST signal on $procdff$7763 ($dff) from module cfg (D = $procmux$6530_Y, Q = \address_stride_b, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$8389 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_b).
Adding SRST signal on $procdff$7764 ($dff) from module cfg (D = $procmux$6511_Y, Q = \address_stride_c, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$8393 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_c).
Adding SRST signal on $procdff$7765 ($dff) from module cfg (D = $procmux$6493_Y, Q = \validity_mask_a_rows, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$8397 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_a_rows).
Adding SRST signal on $procdff$7766 ($dff) from module cfg (D = $procmux$6467_Y, Q = \validity_mask_a_cols, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$8401 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_a_cols).
Adding SRST signal on $procdff$7767 ($dff) from module cfg (D = $procmux$6442_Y, Q = \validity_mask_b_rows, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$8405 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_b_rows).
Adding SRST signal on $procdff$7768 ($dff) from module cfg (D = $procmux$6418_Y, Q = \validity_mask_b_cols, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$8409 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_b_cols).
Adding SRST signal on $procdff$7769 ($dff) from module cfg (D = $procmux$6394_Y, Q = \PRDATA, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$8413 ($sdff) from module cfg (D = $procmux$6394_Y, Q = \PRDATA).
Adding SRST signal on $procdff$7770 ($dff) from module cfg (D = $procmux$6358_Y, Q = \PREADY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8421 ($sdff) from module cfg (D = $procmux$6358_Y, Q = \PREADY).
Adding SRST signal on $procdff$7771 ($dff) from module cfg (D = $procmux$6350_Y, Q = \start_tpu, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8431 ($sdff) from module cfg (D = \PWDATA [0], Q = \start_tpu).
Adding SRST signal on $procdff$7772 ($dff) from module cfg (D = $procmux$6318_Y, Q = \enable_matmul, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8435 ($sdff) from module cfg (D = \PWDATA [0], Q = \enable_matmul).
Adding SRST signal on $procdff$7773 ($dff) from module cfg (D = $procmux$6285_Y, Q = \enable_norm, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8439 ($sdff) from module cfg (D = \PWDATA [1], Q = \enable_norm).
Adding SRST signal on $procdff$7774 ($dff) from module cfg (D = $procmux$6252_Y, Q = \enable_pool, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8443 ($sdff) from module cfg (D = \PWDATA [2], Q = \enable_pool).
Adding SRST signal on $procdff$7775 ($dff) from module cfg (D = $procmux$6219_Y, Q = \enable_activation, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8447 ($sdff) from module cfg (D = \PWDATA [3], Q = \enable_activation).
Adding SRST signal on $procdff$7776 ($dff) from module cfg (D = $procmux$6186_Y, Q = \enable_conv_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8451 ($sdff) from module cfg (D = \PWDATA [31], Q = \enable_conv_mode).
Adding SRST signal on $procdff$7777 ($dff) from module cfg (D = $procmux$6153_Y, Q = \mean, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$8455 ($sdff) from module cfg (D = \PWDATA [7:0], Q = \mean).
Adding SRST signal on $procdff$7778 ($dff) from module cfg (D = $procmux$6122_Y, Q = \inv_var, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$8459 ($sdff) from module cfg (D = \PWDATA [7:0], Q = \inv_var).
Adding SRST signal on $procdff$7779 ($dff) from module cfg (D = $procmux$6092_Y, Q = \pool_window_size, rval = 3'001).
Adding EN signal on $auto$ff.cc:262:slice$8463 ($sdff) from module cfg (D = \PWDATA [2:0], Q = \pool_window_size).
Adding SRST signal on $procdff$7780 ($dff) from module cfg (D = $procmux$6070_Y, Q = \save_output_to_accum, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8467 ($sdff) from module cfg (D = \PWDATA [0], Q = \save_output_to_accum).
Adding SRST signal on $procdff$7781 ($dff) from module cfg (D = $procmux$6049_Y, Q = \add_accum_to_output, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8471 ($sdff) from module cfg (D = \PWDATA [1], Q = \add_accum_to_output).
Adding SRST signal on $procdff$7782 ($dff) from module cfg (D = $procmux$6028_Y, Q = \activation_type, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$8475 ($sdff) from module cfg (D = \PWDATA [0], Q = \activation_type).
Adding SRST signal on $procdff$7783 ($dff) from module cfg (D = $procmux$6011_Y, Q = \conv_filter_height, rval = 4'0010).
Adding EN signal on $auto$ff.cc:262:slice$8479 ($sdff) from module cfg (D = \PWDATA [3:0], Q = \conv_filter_height).
Adding SRST signal on $procdff$7784 ($dff) from module cfg (D = $procmux$5995_Y, Q = \conv_filter_width, rval = 4'0010).
Adding EN signal on $auto$ff.cc:262:slice$8483 ($sdff) from module cfg (D = \PWDATA [7:4], Q = \conv_filter_width).
Adding SRST signal on $procdff$7785 ($dff) from module cfg (D = $procmux$5979_Y, Q = \conv_stride_horiz, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$8487 ($sdff) from module cfg (D = \PWDATA [11:8], Q = \conv_stride_horiz).
Adding SRST signal on $procdff$7786 ($dff) from module cfg (D = $procmux$5963_Y, Q = \conv_stride_verti, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$8491 ($sdff) from module cfg (D = \PWDATA [15:12], Q = \conv_stride_verti).
Adding SRST signal on $procdff$7787 ($dff) from module cfg (D = $procmux$5947_Y, Q = \conv_padding_left, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8495 ($sdff) from module cfg (D = \PWDATA [19:16], Q = \conv_padding_left).
Adding SRST signal on $procdff$7788 ($dff) from module cfg (D = $procmux$5931_Y, Q = \conv_padding_right, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8499 ($sdff) from module cfg (D = \PWDATA [23:20], Q = \conv_padding_right).
Adding SRST signal on $procdff$7789 ($dff) from module cfg (D = $procmux$5915_Y, Q = \conv_padding_top, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8503 ($sdff) from module cfg (D = \PWDATA [27:24], Q = \conv_padding_top).
Adding SRST signal on $procdff$7790 ($dff) from module cfg (D = $procmux$5899_Y, Q = \conv_padding_bottom, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$8507 ($sdff) from module cfg (D = \PWDATA [31:28], Q = \conv_padding_bottom).
Adding SRST signal on $procdff$7804 ($dff) from module processing_element (D = \in_a, Q = \out_a, rval = 8'00000000).
Adding SRST signal on $procdff$7805 ($dff) from module processing_element (D = \in_b, Q = \out_b, rval = 8'00000000).
Adding SRST signal on $procdff$8036 ($dff) from module systolic_data_setup (D = \a15_data_delayed_2, Q = \a15_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8031 ($dff) from module systolic_data_setup (D = \a14_data_delayed_11, Q = \a14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8051 ($dff) from module systolic_data_setup (D = $procmux$7420_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8515 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$8037 ($dff) from module systolic_data_setup (D = \a15_data_delayed_3, Q = \a15_data_delayed_4, rval = 8'00000000).
Adding EN signal on $procdff$8050 ($dff) from module systolic_data_setup (D = $procmux$7428_Y, Q = \a_addr).
Adding SRST signal on $procdff$8049 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2603$118_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$8038 ($dff) from module systolic_data_setup (D = \a15_data_delayed_4, Q = \a15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8032 ($dff) from module systolic_data_setup (D = \a14_data_delayed_12, Q = \a14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8048 ($dff) from module systolic_data_setup (D = \a15_data_delayed_14, Q = \a15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$8039 ($dff) from module systolic_data_setup (D = \a15_data_delayed_5, Q = \a15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8033 ($dff) from module systolic_data_setup (D = \a14_data_delayed_13, Q = \a14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8040 ($dff) from module systolic_data_setup (D = \a15_data_delayed_6, Q = \a15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8030 ($dff) from module systolic_data_setup (D = \a14_data_delayed_10, Q = \a14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8041 ($dff) from module systolic_data_setup (D = \a15_data_delayed_7, Q = \a15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8034 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2649$215_Y, Q = \a15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8047 ($dff) from module systolic_data_setup (D = \a15_data_delayed_13, Q = \a15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8042 ($dff) from module systolic_data_setup (D = \a15_data_delayed_8, Q = \a15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8046 ($dff) from module systolic_data_setup (D = \a15_data_delayed_12, Q = \a15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8045 ($dff) from module systolic_data_setup (D = \a15_data_delayed_11, Q = \a15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8043 ($dff) from module systolic_data_setup (D = \a15_data_delayed_9, Q = \a15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8035 ($dff) from module systolic_data_setup (D = \a15_data_delayed_1, Q = \a15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8044 ($dff) from module systolic_data_setup (D = \a15_data_delayed_10, Q = \a15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7806 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3089$309_Y, Q = \b1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7807 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3090$311_Y, Q = \b2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7808 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1, Q = \b2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7809 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3091$313_Y, Q = \b3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7810 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1, Q = \b3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7811 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2, Q = \b3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7812 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3092$315_Y, Q = \b4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7813 ($dff) from module systolic_data_setup (D = \b4_data_delayed_1, Q = \b4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7814 ($dff) from module systolic_data_setup (D = \b4_data_delayed_2, Q = \b4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7815 ($dff) from module systolic_data_setup (D = \b4_data_delayed_3, Q = \b4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7816 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3093$317_Y, Q = \b5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7817 ($dff) from module systolic_data_setup (D = \b5_data_delayed_1, Q = \b5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7818 ($dff) from module systolic_data_setup (D = \b5_data_delayed_2, Q = \b5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7819 ($dff) from module systolic_data_setup (D = \b5_data_delayed_3, Q = \b5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7820 ($dff) from module systolic_data_setup (D = \b5_data_delayed_4, Q = \b5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7821 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3094$319_Y, Q = \b6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7822 ($dff) from module systolic_data_setup (D = \b6_data_delayed_1, Q = \b6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7823 ($dff) from module systolic_data_setup (D = \b6_data_delayed_2, Q = \b6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7824 ($dff) from module systolic_data_setup (D = \b6_data_delayed_3, Q = \b6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7825 ($dff) from module systolic_data_setup (D = \b6_data_delayed_4, Q = \b6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7826 ($dff) from module systolic_data_setup (D = \b6_data_delayed_5, Q = \b6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7827 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3095$321_Y, Q = \b7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7828 ($dff) from module systolic_data_setup (D = \b7_data_delayed_1, Q = \b7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7829 ($dff) from module systolic_data_setup (D = \b7_data_delayed_2, Q = \b7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7830 ($dff) from module systolic_data_setup (D = \b7_data_delayed_3, Q = \b7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7831 ($dff) from module systolic_data_setup (D = \b7_data_delayed_4, Q = \b7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7832 ($dff) from module systolic_data_setup (D = \b7_data_delayed_5, Q = \b7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7833 ($dff) from module systolic_data_setup (D = \b7_data_delayed_6, Q = \b7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7834 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3096$323_Y, Q = \b8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7835 ($dff) from module systolic_data_setup (D = \b8_data_delayed_1, Q = \b8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7836 ($dff) from module systolic_data_setup (D = \b8_data_delayed_2, Q = \b8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7837 ($dff) from module systolic_data_setup (D = \b8_data_delayed_3, Q = \b8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7838 ($dff) from module systolic_data_setup (D = \b8_data_delayed_4, Q = \b8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7839 ($dff) from module systolic_data_setup (D = \b8_data_delayed_5, Q = \b8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7840 ($dff) from module systolic_data_setup (D = \b8_data_delayed_6, Q = \b8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7841 ($dff) from module systolic_data_setup (D = \b8_data_delayed_7, Q = \b8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7842 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3097$325_Y, Q = \b9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7843 ($dff) from module systolic_data_setup (D = \b9_data_delayed_1, Q = \b9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7844 ($dff) from module systolic_data_setup (D = \b9_data_delayed_2, Q = \b9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7845 ($dff) from module systolic_data_setup (D = \b9_data_delayed_3, Q = \b9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7846 ($dff) from module systolic_data_setup (D = \b9_data_delayed_4, Q = \b9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7847 ($dff) from module systolic_data_setup (D = \b9_data_delayed_5, Q = \b9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7848 ($dff) from module systolic_data_setup (D = \b9_data_delayed_6, Q = \b9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7849 ($dff) from module systolic_data_setup (D = \b9_data_delayed_7, Q = \b9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7850 ($dff) from module systolic_data_setup (D = \b9_data_delayed_8, Q = \b9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7851 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3098$327_Y, Q = \b10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7852 ($dff) from module systolic_data_setup (D = \b10_data_delayed_1, Q = \b10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7853 ($dff) from module systolic_data_setup (D = \b10_data_delayed_2, Q = \b10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7854 ($dff) from module systolic_data_setup (D = \b10_data_delayed_3, Q = \b10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7855 ($dff) from module systolic_data_setup (D = \b10_data_delayed_4, Q = \b10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7856 ($dff) from module systolic_data_setup (D = \b10_data_delayed_5, Q = \b10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7857 ($dff) from module systolic_data_setup (D = \b10_data_delayed_6, Q = \b10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7858 ($dff) from module systolic_data_setup (D = \b10_data_delayed_7, Q = \b10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7859 ($dff) from module systolic_data_setup (D = \b10_data_delayed_8, Q = \b10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7860 ($dff) from module systolic_data_setup (D = \b10_data_delayed_9, Q = \b10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7861 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3099$329_Y, Q = \b11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7862 ($dff) from module systolic_data_setup (D = \b11_data_delayed_1, Q = \b11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7863 ($dff) from module systolic_data_setup (D = \b11_data_delayed_2, Q = \b11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7864 ($dff) from module systolic_data_setup (D = \b11_data_delayed_3, Q = \b11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7865 ($dff) from module systolic_data_setup (D = \b11_data_delayed_4, Q = \b11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7866 ($dff) from module systolic_data_setup (D = \b11_data_delayed_5, Q = \b11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7867 ($dff) from module systolic_data_setup (D = \b11_data_delayed_6, Q = \b11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7868 ($dff) from module systolic_data_setup (D = \b11_data_delayed_7, Q = \b11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7869 ($dff) from module systolic_data_setup (D = \b11_data_delayed_8, Q = \b11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7870 ($dff) from module systolic_data_setup (D = \b11_data_delayed_9, Q = \b11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7871 ($dff) from module systolic_data_setup (D = \b11_data_delayed_10, Q = \b11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7872 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3100$331_Y, Q = \b12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7873 ($dff) from module systolic_data_setup (D = \b12_data_delayed_1, Q = \b12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7874 ($dff) from module systolic_data_setup (D = \b12_data_delayed_2, Q = \b12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7875 ($dff) from module systolic_data_setup (D = \b12_data_delayed_3, Q = \b12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7876 ($dff) from module systolic_data_setup (D = \b12_data_delayed_4, Q = \b12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7877 ($dff) from module systolic_data_setup (D = \b12_data_delayed_5, Q = \b12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7878 ($dff) from module systolic_data_setup (D = \b12_data_delayed_6, Q = \b12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7879 ($dff) from module systolic_data_setup (D = \b12_data_delayed_7, Q = \b12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7880 ($dff) from module systolic_data_setup (D = \b12_data_delayed_8, Q = \b12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7881 ($dff) from module systolic_data_setup (D = \b12_data_delayed_9, Q = \b12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7882 ($dff) from module systolic_data_setup (D = \b12_data_delayed_10, Q = \b12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7883 ($dff) from module systolic_data_setup (D = \b12_data_delayed_11, Q = \b12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$7884 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3101$333_Y, Q = \b13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7885 ($dff) from module systolic_data_setup (D = \b13_data_delayed_1, Q = \b13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7886 ($dff) from module systolic_data_setup (D = \b13_data_delayed_2, Q = \b13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7887 ($dff) from module systolic_data_setup (D = \b13_data_delayed_3, Q = \b13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7888 ($dff) from module systolic_data_setup (D = \b13_data_delayed_4, Q = \b13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7889 ($dff) from module systolic_data_setup (D = \b13_data_delayed_5, Q = \b13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7890 ($dff) from module systolic_data_setup (D = \b13_data_delayed_6, Q = \b13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7891 ($dff) from module systolic_data_setup (D = \b13_data_delayed_7, Q = \b13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7892 ($dff) from module systolic_data_setup (D = \b13_data_delayed_8, Q = \b13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7893 ($dff) from module systolic_data_setup (D = \b13_data_delayed_9, Q = \b13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7894 ($dff) from module systolic_data_setup (D = \b13_data_delayed_10, Q = \b13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7895 ($dff) from module systolic_data_setup (D = \b13_data_delayed_11, Q = \b13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$7896 ($dff) from module systolic_data_setup (D = \b13_data_delayed_12, Q = \b13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$7897 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3102$335_Y, Q = \b14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7898 ($dff) from module systolic_data_setup (D = \b14_data_delayed_1, Q = \b14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7899 ($dff) from module systolic_data_setup (D = \b14_data_delayed_2, Q = \b14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7900 ($dff) from module systolic_data_setup (D = \b14_data_delayed_3, Q = \b14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7901 ($dff) from module systolic_data_setup (D = \b14_data_delayed_4, Q = \b14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7902 ($dff) from module systolic_data_setup (D = \b14_data_delayed_5, Q = \b14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7903 ($dff) from module systolic_data_setup (D = \b14_data_delayed_6, Q = \b14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7904 ($dff) from module systolic_data_setup (D = \b14_data_delayed_7, Q = \b14_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7905 ($dff) from module systolic_data_setup (D = \b14_data_delayed_8, Q = \b14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7906 ($dff) from module systolic_data_setup (D = \b14_data_delayed_9, Q = \b14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7907 ($dff) from module systolic_data_setup (D = \b14_data_delayed_10, Q = \b14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7908 ($dff) from module systolic_data_setup (D = \b14_data_delayed_11, Q = \b14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$7909 ($dff) from module systolic_data_setup (D = \b14_data_delayed_12, Q = \b14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$7910 ($dff) from module systolic_data_setup (D = \b14_data_delayed_13, Q = \b14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$7911 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3103$337_Y, Q = \b15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7912 ($dff) from module systolic_data_setup (D = \b15_data_delayed_1, Q = \b15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7913 ($dff) from module systolic_data_setup (D = \b15_data_delayed_2, Q = \b15_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7914 ($dff) from module systolic_data_setup (D = \b15_data_delayed_3, Q = \b15_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7915 ($dff) from module systolic_data_setup (D = \b15_data_delayed_4, Q = \b15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7916 ($dff) from module systolic_data_setup (D = \b15_data_delayed_5, Q = \b15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7917 ($dff) from module systolic_data_setup (D = \b15_data_delayed_6, Q = \b15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7918 ($dff) from module systolic_data_setup (D = \b15_data_delayed_7, Q = \b15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7919 ($dff) from module systolic_data_setup (D = \b15_data_delayed_8, Q = \b15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7920 ($dff) from module systolic_data_setup (D = \b15_data_delayed_9, Q = \b15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7921 ($dff) from module systolic_data_setup (D = \b15_data_delayed_10, Q = \b15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7922 ($dff) from module systolic_data_setup (D = \b15_data_delayed_11, Q = \b15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$7923 ($dff) from module systolic_data_setup (D = \b15_data_delayed_12, Q = \b15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$7924 ($dff) from module systolic_data_setup (D = \b15_data_delayed_13, Q = \b15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$7925 ($dff) from module systolic_data_setup (D = \b15_data_delayed_14, Q = \b15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$7926 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3057$240_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$7927 ($dff) from module systolic_data_setup (D = $procmux$7052_Y, Q = \b_addr).
Adding SRST signal on $procdff$7928 ($dff) from module systolic_data_setup (D = $procmux$7044_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8670 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$7929 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2635$187_Y, Q = \a1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7930 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2636$189_Y, Q = \a2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7931 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1, Q = \a2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7932 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2637$191_Y, Q = \a3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7933 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1, Q = \a3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7934 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2, Q = \a3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7935 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2638$193_Y, Q = \a4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7936 ($dff) from module systolic_data_setup (D = \a4_data_delayed_1, Q = \a4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7937 ($dff) from module systolic_data_setup (D = \a4_data_delayed_2, Q = \a4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7938 ($dff) from module systolic_data_setup (D = \a4_data_delayed_3, Q = \a4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7939 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2639$195_Y, Q = \a5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7940 ($dff) from module systolic_data_setup (D = \a5_data_delayed_1, Q = \a5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7941 ($dff) from module systolic_data_setup (D = \a5_data_delayed_2, Q = \a5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7942 ($dff) from module systolic_data_setup (D = \a5_data_delayed_3, Q = \a5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7943 ($dff) from module systolic_data_setup (D = \a5_data_delayed_4, Q = \a5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7944 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2640$197_Y, Q = \a6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7945 ($dff) from module systolic_data_setup (D = \a6_data_delayed_1, Q = \a6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7946 ($dff) from module systolic_data_setup (D = \a6_data_delayed_2, Q = \a6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7947 ($dff) from module systolic_data_setup (D = \a6_data_delayed_3, Q = \a6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7948 ($dff) from module systolic_data_setup (D = \a6_data_delayed_4, Q = \a6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7949 ($dff) from module systolic_data_setup (D = \a6_data_delayed_5, Q = \a6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7950 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2641$199_Y, Q = \a7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7951 ($dff) from module systolic_data_setup (D = \a7_data_delayed_1, Q = \a7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7952 ($dff) from module systolic_data_setup (D = \a7_data_delayed_2, Q = \a7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7953 ($dff) from module systolic_data_setup (D = \a7_data_delayed_3, Q = \a7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7954 ($dff) from module systolic_data_setup (D = \a7_data_delayed_4, Q = \a7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7955 ($dff) from module systolic_data_setup (D = \a7_data_delayed_5, Q = \a7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7956 ($dff) from module systolic_data_setup (D = \a7_data_delayed_6, Q = \a7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7957 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2642$201_Y, Q = \a8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7958 ($dff) from module systolic_data_setup (D = \a8_data_delayed_1, Q = \a8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7959 ($dff) from module systolic_data_setup (D = \a8_data_delayed_2, Q = \a8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7960 ($dff) from module systolic_data_setup (D = \a8_data_delayed_3, Q = \a8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7961 ($dff) from module systolic_data_setup (D = \a8_data_delayed_4, Q = \a8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7962 ($dff) from module systolic_data_setup (D = \a8_data_delayed_5, Q = \a8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7963 ($dff) from module systolic_data_setup (D = \a8_data_delayed_6, Q = \a8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7964 ($dff) from module systolic_data_setup (D = \a8_data_delayed_7, Q = \a8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7965 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2643$203_Y, Q = \a9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7966 ($dff) from module systolic_data_setup (D = \a9_data_delayed_1, Q = \a9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7967 ($dff) from module systolic_data_setup (D = \a9_data_delayed_2, Q = \a9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7968 ($dff) from module systolic_data_setup (D = \a9_data_delayed_3, Q = \a9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7969 ($dff) from module systolic_data_setup (D = \a9_data_delayed_4, Q = \a9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7970 ($dff) from module systolic_data_setup (D = \a9_data_delayed_5, Q = \a9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7971 ($dff) from module systolic_data_setup (D = \a9_data_delayed_6, Q = \a9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7972 ($dff) from module systolic_data_setup (D = \a9_data_delayed_7, Q = \a9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7973 ($dff) from module systolic_data_setup (D = \a9_data_delayed_8, Q = \a9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7974 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2644$205_Y, Q = \a10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7975 ($dff) from module systolic_data_setup (D = \a10_data_delayed_1, Q = \a10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7976 ($dff) from module systolic_data_setup (D = \a10_data_delayed_2, Q = \a10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7977 ($dff) from module systolic_data_setup (D = \a10_data_delayed_3, Q = \a10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7978 ($dff) from module systolic_data_setup (D = \a10_data_delayed_4, Q = \a10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7979 ($dff) from module systolic_data_setup (D = \a10_data_delayed_5, Q = \a10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7980 ($dff) from module systolic_data_setup (D = \a10_data_delayed_6, Q = \a10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7981 ($dff) from module systolic_data_setup (D = \a10_data_delayed_7, Q = \a10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7982 ($dff) from module systolic_data_setup (D = \a10_data_delayed_8, Q = \a10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7983 ($dff) from module systolic_data_setup (D = \a10_data_delayed_9, Q = \a10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7984 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2645$207_Y, Q = \a11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7985 ($dff) from module systolic_data_setup (D = \a11_data_delayed_1, Q = \a11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7986 ($dff) from module systolic_data_setup (D = \a11_data_delayed_2, Q = \a11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7987 ($dff) from module systolic_data_setup (D = \a11_data_delayed_3, Q = \a11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7988 ($dff) from module systolic_data_setup (D = \a11_data_delayed_4, Q = \a11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$7989 ($dff) from module systolic_data_setup (D = \a11_data_delayed_5, Q = \a11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$7990 ($dff) from module systolic_data_setup (D = \a11_data_delayed_6, Q = \a11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$7991 ($dff) from module systolic_data_setup (D = \a11_data_delayed_7, Q = \a11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$7992 ($dff) from module systolic_data_setup (D = \a11_data_delayed_8, Q = \a11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$7993 ($dff) from module systolic_data_setup (D = \a11_data_delayed_9, Q = \a11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$7994 ($dff) from module systolic_data_setup (D = \a11_data_delayed_10, Q = \a11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$7995 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2646$209_Y, Q = \a12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$7996 ($dff) from module systolic_data_setup (D = \a12_data_delayed_1, Q = \a12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$7997 ($dff) from module systolic_data_setup (D = \a12_data_delayed_2, Q = \a12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$7998 ($dff) from module systolic_data_setup (D = \a12_data_delayed_3, Q = \a12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$7999 ($dff) from module systolic_data_setup (D = \a12_data_delayed_4, Q = \a12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8000 ($dff) from module systolic_data_setup (D = \a12_data_delayed_5, Q = \a12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8001 ($dff) from module systolic_data_setup (D = \a12_data_delayed_6, Q = \a12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8002 ($dff) from module systolic_data_setup (D = \a12_data_delayed_7, Q = \a12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8003 ($dff) from module systolic_data_setup (D = \a12_data_delayed_8, Q = \a12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8004 ($dff) from module systolic_data_setup (D = \a12_data_delayed_9, Q = \a12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8005 ($dff) from module systolic_data_setup (D = \a12_data_delayed_10, Q = \a12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8006 ($dff) from module systolic_data_setup (D = \a12_data_delayed_11, Q = \a12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8007 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2647$211_Y, Q = \a13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8008 ($dff) from module systolic_data_setup (D = \a13_data_delayed_1, Q = \a13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8009 ($dff) from module systolic_data_setup (D = \a13_data_delayed_2, Q = \a13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8010 ($dff) from module systolic_data_setup (D = \a13_data_delayed_3, Q = \a13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8011 ($dff) from module systolic_data_setup (D = \a13_data_delayed_4, Q = \a13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8012 ($dff) from module systolic_data_setup (D = \a13_data_delayed_5, Q = \a13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8013 ($dff) from module systolic_data_setup (D = \a13_data_delayed_6, Q = \a13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8014 ($dff) from module systolic_data_setup (D = \a13_data_delayed_7, Q = \a13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8015 ($dff) from module systolic_data_setup (D = \a13_data_delayed_8, Q = \a13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8016 ($dff) from module systolic_data_setup (D = \a13_data_delayed_9, Q = \a13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8017 ($dff) from module systolic_data_setup (D = \a13_data_delayed_10, Q = \a13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8018 ($dff) from module systolic_data_setup (D = \a13_data_delayed_11, Q = \a13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8019 ($dff) from module systolic_data_setup (D = \a13_data_delayed_12, Q = \a13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8020 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2648$213_Y, Q = \a14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8021 ($dff) from module systolic_data_setup (D = \a14_data_delayed_1, Q = \a14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8022 ($dff) from module systolic_data_setup (D = \a14_data_delayed_2, Q = \a14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8023 ($dff) from module systolic_data_setup (D = \a14_data_delayed_3, Q = \a14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8024 ($dff) from module systolic_data_setup (D = \a14_data_delayed_4, Q = \a14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8025 ($dff) from module systolic_data_setup (D = \a14_data_delayed_5, Q = \a14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8026 ($dff) from module systolic_data_setup (D = \a14_data_delayed_6, Q = \a14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8027 ($dff) from module systolic_data_setup (D = \a14_data_delayed_7, Q = \a14_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8028 ($dff) from module systolic_data_setup (D = \a14_data_delayed_8, Q = \a14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8029 ($dff) from module systolic_data_setup (D = \a14_data_delayed_9, Q = \a14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8071 ($dff) from module output_logic (D = $procmux$7439_Y, Q = \c_data_out_15, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8773 ($sdff) from module output_logic (D = $procmux$7439_Y, Q = \c_data_out_15).
Adding SRST signal on $procdff$8067 ($dff) from module output_logic (D = $procmux$7495_Y, Q = \c_data_out_11, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8777 ($sdff) from module output_logic (D = $procmux$7495_Y, Q = \c_data_out_11).
Adding SRST signal on $procdff$8068 ($dff) from module output_logic (D = $procmux$7481_Y, Q = \c_data_out_12, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8781 ($sdff) from module output_logic (D = $procmux$7481_Y, Q = \c_data_out_12).
Adding SRST signal on $procdff$8069 ($dff) from module output_logic (D = $procmux$7467_Y, Q = \c_data_out_13, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8785 ($sdff) from module output_logic (D = $procmux$7467_Y, Q = \c_data_out_13).
Adding SRST signal on $procdff$8070 ($dff) from module output_logic (D = $procmux$7453_Y, Q = \c_data_out_14, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8789 ($sdff) from module output_logic (D = $procmux$7453_Y, Q = \c_data_out_14).
Adding SRST signal on $procdff$8052 ($dff) from module output_logic (D = $procmux$7700_Y, Q = \c_data_out, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8793 ($sdff) from module output_logic (D = $procmux$7700_Y, Q = \c_data_out).
Adding EN signal on $procdff$8053 ($dff) from module output_logic (D = $procmux$7689_Y, Q = \c_addr).
Adding SRST signal on $procdff$8054 ($dff) from module output_logic (D = $procmux$7672_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8800 ($sdff) from module output_logic (D = $procmux$7672_Y, Q = \c_data_available).
Adding SRST signal on $procdff$8055 ($dff) from module output_logic (D = $procmux$7658_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8808 ($sdff) from module output_logic (D = $procmux$7658_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$8056 ($dff) from module output_logic (D = $procmux$7649_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$8812 ($sdff) from module output_logic (D = $procmux$7649_Y, Q = \counter).
Adding SRST signal on $procdff$8057 ($dff) from module output_logic (D = $procmux$7635_Y, Q = \c_data_out_1, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8822 ($sdff) from module output_logic (D = $procmux$7635_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$8058 ($dff) from module output_logic (D = $procmux$7621_Y, Q = \c_data_out_2, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8826 ($sdff) from module output_logic (D = $procmux$7621_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$8059 ($dff) from module output_logic (D = $procmux$7607_Y, Q = \c_data_out_3, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8830 ($sdff) from module output_logic (D = $procmux$7607_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$8060 ($dff) from module output_logic (D = $procmux$7593_Y, Q = \c_data_out_4, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8834 ($sdff) from module output_logic (D = $procmux$7593_Y, Q = \c_data_out_4).
Adding SRST signal on $procdff$8061 ($dff) from module output_logic (D = $procmux$7579_Y, Q = \c_data_out_5, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8838 ($sdff) from module output_logic (D = $procmux$7579_Y, Q = \c_data_out_5).
Adding SRST signal on $procdff$8062 ($dff) from module output_logic (D = $procmux$7565_Y, Q = \c_data_out_6, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8842 ($sdff) from module output_logic (D = $procmux$7565_Y, Q = \c_data_out_6).
Adding SRST signal on $procdff$8063 ($dff) from module output_logic (D = $procmux$7551_Y, Q = \c_data_out_7, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8846 ($sdff) from module output_logic (D = $procmux$7551_Y, Q = \c_data_out_7).
Adding SRST signal on $procdff$8064 ($dff) from module output_logic (D = $procmux$7537_Y, Q = \c_data_out_8, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8850 ($sdff) from module output_logic (D = $procmux$7537_Y, Q = \c_data_out_8).
Adding SRST signal on $procdff$8065 ($dff) from module output_logic (D = $procmux$7523_Y, Q = \c_data_out_9, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8854 ($sdff) from module output_logic (D = $procmux$7523_Y, Q = \c_data_out_9).
Adding SRST signal on $procdff$8066 ($dff) from module output_logic (D = $procmux$7509_Y, Q = \c_data_out_10, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8858 ($sdff) from module output_logic (D = $procmux$7509_Y, Q = \c_data_out_10).
Adding SRST signal on $procdff$8073 ($dff) from module matmul_16x16_systolic (D = $procmux$7709_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$8072 ($dff) from module matmul_16x16_systolic (D = $procmux$7718_Y, Q = \done_mat_mul, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 787 unused cells and 4836 unused wires.
<suppressed ~1046 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
<suppressed ~2 debug messages>
Optimizing module cfg.
<suppressed ~3 debug messages>
Optimizing module control.
<suppressed ~2 debug messages>
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
<suppressed ~20 debug messages>
Optimizing module pool.
<suppressed ~1 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
<suppressed ~42 debug messages>
Finding identical cells in module `\cfg'.
<suppressed ~51 debug messages>
Finding identical cells in module `\control'.
<suppressed ~6 debug messages>
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
<suppressed ~24 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~54 debug messages>
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 59 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$8229 ($sdff) from module activation (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5199$457_Y, Q = \cycle_count, rval = 0).
Adding SRST signal on $auto$ff.cc:262:slice$8295 ($sdff) from module norm (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4809$370_Y, Q = \cycle_count, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$8250 ($sdff) from module pool (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5098$438_Y, Q = \cycle_count).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..
Removed 3 unused cells and 62 unused wires.
<suppressed ~9 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
<suppressed ~6 debug messages>
Finding identical cells in module `\cfg'.
Finding identical cells in module `\control'.
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
<suppressed ~6 debug messages>
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 4 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
Finding identical cells in module `\cfg'.
Finding identical cells in module `\control'.
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== activation ===

   Number of wires:                901
   Number of wire bits:           3427
   Number of public wires:          28
   Number of public wire bits:    1707
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                937
     $add                           17
     $dffe                           1
     $eq                           148
     $ge                            80
     $gt                            64
     $le                            80
     $logic_and                    128
     $logic_not                     32
     $logic_or                       2
     $lt                            64
     $mul                           16
     $mux                          205
     $ne                             2
     $not                            2
     $pmux                          32
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                     49
     $sdff                           4
     $sdffe                          7

=== cfg ===

   Number of wires:                125
   Number of wire bits:            613
   Number of public wires:          50
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $eq                            23
     $logic_and                      4
     $logic_not                      3
     $mux                            6
     $ne                             3
     $not                            1
     $pmux                           4
     $reduce_and                    27
     $reduce_bool                    3
     $reduce_or                      1
     $sdffe                         42

=== control ===

   Number of wires:                 51
   Number of wire bits:             90
   Number of public wires:          15
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $eq                             5
     $logic_and                      1
     $logic_not                      1
     $mux                           15
     $ne                             7
     $not                            1
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    2
     $sdffe                          3

=== matmul_16x16_systolic ===

   Number of wires:                394
   Number of wire bits:           4161
   Number of public wires:         385
   Number of public wire bits:    4059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                            2
     $eq                             1
     $logic_not                      2
     $logic_or                       1
     $mux                           33
     $not                            1
     $sdff                           2
     $sub                            1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== norm ===

   Number of wires:                 93
   Number of wire bits:           1394
   Number of public wires:          20
   Number of public wire bits:     842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            1
     $dffe                           2
     $eq                             2
     $logic_or                       2
     $mul                           16
     $mux                           36
     $not                            2
     $reduce_or                      1
     $sdff                           4
     $sdffe                          2
     $sub                           16

=== output_logic ===

   Number of wires:                382
   Number of wire bits:          12862
   Number of public wires:         287
   Number of public wire bits:    4316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $add                            3
     $dffe                           1
     $eq                             1
     $ge                             1
     $mux                           79
     $ne                             2
     $not                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    3
     $sdffe                         19
     $sub                            3

=== pool ===

   Number of wires:                 34
   Number of wire bits:            664
   Number of public wires:          17
   Number of public wire bits:     588
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                            4
     $dffe                           2
     $eq                             4
     $logic_or                       2
     $mux                            3
     $not                            2
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    1
     $sdffe                          5

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                           2
     seq_mac                         1

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                            1

=== ram ===

   Number of wires:                 11
   Number of wire bits:            567
   Number of public wires:          11
   Number of public wire bits:     567
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $reduce_or                      2
     dual_port_ram                   1

=== seq_mac ===

   Number of wires:                 14
   Number of wire bits:            123
   Number of public wires:          11
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff                            4
     $mux                            3
     $reduce_or                      1
     qadd                            1
     qmult                           1

=== systolic_data_setup ===

   Number of wires:                489
   Number of wire bits:           3211
   Number of public wires:         297
   Number of public wire bits:    2623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $add                            6
     $and                           64
     $dffe                           2
     $eq                            32
     $ge                             6
     $logic_and                     34
     $logic_not                      1
     $logic_or                      34
     $lt                             2
     $mux                            6
     $not                           35
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                         242
     $sdffe                          2
     $sub                            2

=== systolic_pe_matrix ===

   Number of wires:                806
   Number of wire bits:           6660
   Number of public wires:         806
   Number of public wire bits:    6660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $or                             1
     processing_element            256

=== top ===

   Number of wires:                 96
   Number of wire bits:           2661
   Number of public wires:          89
   Number of public wire bits:    2606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            1
     $dff                            1
     $mux                            5
     $not                            1
     $reduce_or                      1
     $sdff                           2
     $sub                            1
     activation                      1
     cfg                             1
     control                         1
     matmul_16x16_systolic           1
     norm                            1
     pool                            1
     ram                             2

=== design hierarchy ===

   top                               1
     activation                      1
     cfg                             1
     control                         1
     matmul_16x16_systolic           1
       output_logic                  1
       systolic_data_setup           1
       systolic_pe_matrix            1
         processing_element        256
           seq_mac                   1
             qadd                    1
             qmult                   1
     norm                            1
     pool                            1
     ram                             2

   Number of wires:              10561
   Number of wire bits:         101645
   Number of public wires:        8416
   Number of public wire bits:   85413
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4926
     $add                          290
     $and                           64
     $dff                         1025
     $dffe                           8
     $eq                           216
     $ge                            87
     $gt                            64
     $le                            80
     $logic_and                    167
     $logic_not                     39
     $logic_or                      41
     $lt                            66
     $mul                          288
     $mux                         1156
     $ne                            14
     $not                           46
     $or                             2
     $pmux                          39
     $reduce_and                    36
     $reduce_bool                   13
     $reduce_or                    314
     $sdff                         766
     $sdffe                         80
     $sub                           23
     dual_port_ram                   2

End of script. Logfile hash: 9294a5f526, CPU: user 2.82s system 0.02s, MEM: 51.84 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 4x opt_dff (0 sec), 20% 6x opt_expr (0 sec), ...
