@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN225 |Writing default property annotation file /home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/proj_1.sap.
