module Greg(in,out,write,clock);

	input [15:0]in;
	input write, clock;
	output reg [15:0]out;
	
	always @(negedge clock)begin
		if(write)begin 
			out <= in;		
		end
	end
	
endmodule