// Seed: 49413847
module module_0 (
    input tri id_0
    , id_2
);
  parameter id_3 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_5 = 32'd19
) (
    input tri1 _id_0,
    input wor id_1,
    input uwire id_2
    , id_13,
    output wire id_3,
    output wire id_4,
    output wand _id_5,
    output supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    input tri id_9,
    output tri id_10,
    input wor id_11
);
  logic [id_0 : (  id_5  )] id_14;
  module_0 modCall_1 (id_11);
  always @(id_1 or id_14[1'b0]) id_14[-1] <= -1 ? 1'b0 + -1 : id_1;
endmodule
