<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xa7a12tcpg238-2I" LaunchTime="1552264733">
  <File Type="PA-TCL" Name="CPU9bits.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="CPU9bits_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="CPU9bits_reports.tcl"/>
  <File Type="RDS-RDS" Name="CPU9bits.vds"/>
  <File Type="RDS-UTIL" Name="CPU9bits_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="CPU9bits_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="CPU9bits.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="CPU9bits_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="CPU9bits_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/9-Bit Adder and Subtractor.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/9-Bit Adder and Subtractor.v"/>
        <Attr Name="ImportTime" Val="1550428542"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/ALU.v"/>
        <Attr Name="ImportTime" Val="1550461294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Documents/Compare.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Compare.v"/>
        <Attr Name="ImportTime" Val="1551282592"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Documents/FetchUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/FetchUnit.v"/>
        <Attr Name="ImportTime" Val="1552093435"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/LeftShiftUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/LeftShiftUnit.v"/>
        <Attr Name="ImportTime" Val="1550545738"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MUX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/MUX.v"/>
        <Attr Name="ImportTime" Val="1550511868"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sim_1/new/Memory.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MoveInstruction.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/MoveInstruction.v"/>
        <Attr Name="ImportTime" Val="1551331860"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v"/>
        <Attr Name="ImportTime" Val="1550430749"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PCRegister.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/PCRegister.v"/>
        <Attr Name="ImportTime" Val="1550513269"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RegisterFile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/RegisterFile.v"/>
        <Attr Name="ImportTime" Val="1550513724"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RegisterMux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/RegisterMux.v"/>
        <Attr Name="ImportTime" Val="1551332622"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RightShiftUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/RightShiftUnit.v"/>
        <Attr Name="ImportTime" Val="1550545855"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SetLowerThird.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/SetLowerThird.v"/>
        <Attr Name="ImportTime" Val="1551331668"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SetMiddleThird.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/SetMiddleThird.v"/>
        <Attr Name="ImportTime" Val="1551331669"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SetUpperThird.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/SetUpperThird.v"/>
        <Attr Name="ImportTime" Val="1551331670"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/XorUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/XorUnit.v"/>
        <Attr Name="ImportTime" Val="1551282450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CPU9bits.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/CPU9bits.v"/>
        <Attr Name="ImportTime" Val="1552238954"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Control.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/Control.v"/>
        <Attr Name="ImportTime" Val="1552098212"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clockModule.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/clockModule.v"/>
        <Attr Name="ImportTime" Val="1550512789"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fetchMoved.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/9-Bit Adder - Computer Architecture Lab 2.srcs/sources_1/new/fetchMoved.v"/>
        <Attr Name="ImportTime" Val="1551283306"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/9-Bit Adder.xpr/9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1550429320"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1550544439"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Lab 2 newest version/9-Bit Adder - Computer Architecture Lab 2/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1550546764"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <File Path="$PSRCDIR/sources_1/new/fetchTestBench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="CPU9bits"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
