#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 27 21:51:54 2023
# Process ID: 3092
# Current directory: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 D:\rooth\rooth-fpga\xilinx\ZYNQXC7Z020\ZYNQXC7Z020.xpr
# Log file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/vivado.log
# Journal file: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_prj/ZYNQXC7Z020' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 962.543 ; gain = 285.762
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Apr 27 22:02:58 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:02:58 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Apr 27 22:09:57 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:09:58 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 27 22:10:08 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:10:08 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {74} CONFIG.MMCM_CLKOUT1_DIVIDE {74} CONFIG.CLKOUT1_JITTER {111.175} CONFIG.CLKOUT2_JITTER {111.175}] [get_ips clk_pll]
generate_target all [get_files  D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
reset_run clk_pll_synth_1
launch_runs -jobs 6 clk_pll_synth_1
[Thu Apr 27 22:19:43 2023] Launched clk_pll_synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/clk_pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/sim_scripts -ip_user_files_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files -ipstatic_source_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/modelsim} {questa=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/questa} {riviera=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/riviera} {activehdl=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 27 22:19:53 2023] Launched clk_pll_synth_1, synth_1...
Run output will be captured here:
clk_pll_synth_1: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/clk_pll_synth_1/runme.log
synth_1: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:19:53 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1238.789 ; gain = 14.133
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.281 ; gain = 1233.492
set_property PROGRAM.FILE {D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 27 22:37:22 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:37:22 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {37} CONFIG.MMCM_CLKOUT1_DIVIDE {37} CONFIG.CLKOUT1_JITTER {100.659} CONFIG.CLKOUT2_JITTER {100.659}] [get_ips clk_pll]
generate_target all [get_files  D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
catch { config_ip_cache -export [get_ips -all clk_pll] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_pll, cache-ID = f59edee4ea08cb60; cache size = 75.847 MB.
catch { [ delete_ip_run [get_ips -all clk_pll] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/clk_pll_synth_1

INFO: [Project 1-386] Moving file 'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' from fileset 'clk_pll' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci'
export_simulation -of_objects [get_files D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/sim_scripts -ip_user_files_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files -ipstatic_source_dir D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/modelsim} {questa=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/questa} {riviera=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/riviera} {activehdl=D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Thu Apr 27 22:43:39 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:43:39 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Thu Apr 27 22:54:47 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 22:54:47 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Thu Apr 27 23:03:49 2023] Launched synth_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/synth_1/runme.log
[Thu Apr 27 23:03:50 2023] Launched impl_1...
Run output will be captured here: D:/rooth/rooth-fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 23:11:02 2023...
