{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.728069,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0284977,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0419312,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0422161,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0284713,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0422161,
	"finish__timing__setup__tns": -14529.5,
	"finish__timing__setup__ws": -74.3467,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.595296,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.914312,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 264,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00256344,
	"finish__power__switching__total": 0.00200246,
	"finish__power__leakage__total": 1.94516e-07,
	"finish__power__total": 0.00456609,
	"finish__design__io": 528,
	"finish__design__die__area": 1866.24,
	"finish__design__core__area": 1684.28,
	"finish__design__instance__count": 1979,
	"finish__design__instance__area": 199.95,
	"finish__design__instance__count__stdcell": 1979,
	"finish__design__instance__area__stdcell": 199.95,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.118715,
	"finish__design__instance__utilization__stdcell": 0.118715
}