// Seed: 2051369386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_6, id_7 = {1{1}};
  assign id_7 = 1;
  logic id_8;
  type_12(
      id_2, 1, 1, 1, id_5
  );
  logic id_9;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input id_2,
    input sample,
    input logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input logic id_8,
    output id_9
);
  assign id_9 = id_1;
  logic id_10, id_11;
endmodule
module module_2 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input logic id_12
);
  logic id_13, id_14;
  logic id_15;
  defparam id_16 = id_5;
endmodule
`timescale 1 ps / 1ps
