
UARTA5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001454  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080015dc  080015dc  000025dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001694  08001694  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001694  08001694  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001694  08001694  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001694  08001694  00002694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001698  08001698  00002698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800169c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080016a8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080016a8  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000426a  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ee6  00000000  00000000  000072a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000568  00000000  00000000  00008190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f3  00000000  00000000  000086f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ffd  00000000  00000000  00008aeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005866  00000000  00000000  0002cae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de099  00000000  00000000  0003234e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001103e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013f4  00000000  00000000  0011042c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00111820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080015c4 	.word	0x080015c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080015c4 	.word	0x080015c4

080001c8 <main>:
void USART2_IRQHandler(void);
void USART_print(char* string);
void USART_ESC(char *in_string);

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0

  HAL_Init();
 80001cc:	f000 fa47 	bl	800065e <HAL_Init>

  SystemClock_Config();
 80001d0:	f000 f96a 	bl	80004a8 <SystemClock_Config>

  UART_init();
 80001d4:	f000 f83e 	bl	8000254 <UART_init>

  //wait for it to all work properly
  while(!(USART2->ISR & USART_ISR_TXE));
 80001d8:	bf00      	nop
 80001da:	4b13      	ldr	r3, [pc, #76]	@ (8000228 <main+0x60>)
 80001dc:	69db      	ldr	r3, [r3, #28]
 80001de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d0f9      	beq.n	80001da <main+0x12>

  USART_ESC(CLR_KEY);	// clear screen and reset cursor
 80001e6:	4811      	ldr	r0, [pc, #68]	@ (800022c <main+0x64>)
 80001e8:	f000 f8c0 	bl	800036c <USART_ESC>
  USART_ESC("[3B");		// move cursor 3 lines down
 80001ec:	4810      	ldr	r0, [pc, #64]	@ (8000230 <main+0x68>)
 80001ee:	f000 f8bd 	bl	800036c <USART_ESC>
  USART_ESC("[5C");		// move cursor 5 spaces right
 80001f2:	4810      	ldr	r0, [pc, #64]	@ (8000234 <main+0x6c>)
 80001f4:	f000 f8ba 	bl	800036c <USART_ESC>
  USART_print("All good students read the");
 80001f8:	480f      	ldr	r0, [pc, #60]	@ (8000238 <main+0x70>)
 80001fa:	f000 f891 	bl	8000320 <USART_print>
  USART_ESC("[1B");		// move cursor 1 line down
 80001fe:	480f      	ldr	r0, [pc, #60]	@ (800023c <main+0x74>)
 8000200:	f000 f8b4 	bl	800036c <USART_ESC>
  USART_ESC("[21D");	// move cursor 21 spaces left
 8000204:	480e      	ldr	r0, [pc, #56]	@ (8000240 <main+0x78>)
 8000206:	f000 f8b1 	bl	800036c <USART_ESC>
  USART_print("Reference Manual");
 800020a:	480e      	ldr	r0, [pc, #56]	@ (8000244 <main+0x7c>)
 800020c:	f000 f888 	bl	8000320 <USART_print>
  USART_ESC("[H");			// move cursor to top left
 8000210:	480d      	ldr	r0, [pc, #52]	@ (8000248 <main+0x80>)
 8000212:	f000 f8ab 	bl	800036c <USART_ESC>
  USART_ESC("[0m");			// remove character attributes
 8000216:	480d      	ldr	r0, [pc, #52]	@ (800024c <main+0x84>)
 8000218:	f000 f8a8 	bl	800036c <USART_ESC>
  USART_print("Input: ");
 800021c:	480c      	ldr	r0, [pc, #48]	@ (8000250 <main+0x88>)
 800021e:	f000 f87f 	bl	8000320 <USART_print>

  while (1)
 8000222:	bf00      	nop
 8000224:	e7fd      	b.n	8000222 <main+0x5a>
 8000226:	bf00      	nop
 8000228:	40004400 	.word	0x40004400
 800022c:	080015dc 	.word	0x080015dc
 8000230:	080015e0 	.word	0x080015e0
 8000234:	080015e4 	.word	0x080015e4
 8000238:	080015e8 	.word	0x080015e8
 800023c:	08001604 	.word	0x08001604
 8000240:	08001608 	.word	0x08001608
 8000244:	08001610 	.word	0x08001610
 8000248:	08001624 	.word	0x08001624
 800024c:	08001628 	.word	0x08001628
 8000250:	0800162c 	.word	0x0800162c

08000254 <UART_init>:

  }

}

void UART_init(void){
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0

	// clock enable
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 8000258:	4b2e      	ldr	r3, [pc, #184]	@ (8000314 <UART_init+0xc0>)
 800025a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800025c:	4a2d      	ldr	r2, [pc, #180]	@ (8000314 <UART_init+0xc0>)
 800025e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000262:	6593      	str	r3, [r2, #88]	@ 0x58
	//enable interrupts
	USART2->CR1 |= (USART_CR1_RXNEIE);
 8000264:	4b2c      	ldr	r3, [pc, #176]	@ (8000318 <UART_init+0xc4>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a2b      	ldr	r2, [pc, #172]	@ (8000318 <UART_init+0xc4>)
 800026a:	f043 0320 	orr.w	r3, r3, #32
 800026e:	6013      	str	r3, [r2, #0]
	//we sample over by 16
	USART2->CR1 &= ~USART_CR1_OVER8;
 8000270:	4b29      	ldr	r3, [pc, #164]	@ (8000318 <UART_init+0xc4>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a28      	ldr	r2, [pc, #160]	@ (8000318 <UART_init+0xc4>)
 8000276:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800027a:	6013      	str	r3, [r2, #0]
	//2 0s stops the transfer
	USART2->CR2 &= ~USART_CR2_STOP;
 800027c:	4b26      	ldr	r3, [pc, #152]	@ (8000318 <UART_init+0xc4>)
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	4a25      	ldr	r2, [pc, #148]	@ (8000318 <UART_init+0xc4>)
 8000282:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000286:	6053      	str	r3, [r2, #4]
	//baud rate = SYSCLK/BR. over sample by 16 so this is it
	USART2->BRR = BR_DIV;
 8000288:	4b23      	ldr	r3, [pc, #140]	@ (8000318 <UART_init+0xc4>)
 800028a:	2223      	movs	r2, #35	@ 0x23
 800028c:	60da      	str	r2, [r3, #12]
	// enable USART
	USART2->CR1 |= USART_CR1_UE;
 800028e:	4b22      	ldr	r3, [pc, #136]	@ (8000318 <UART_init+0xc4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a21      	ldr	r2, [pc, #132]	@ (8000318 <UART_init+0xc4>)
 8000294:	f043 0301 	orr.w	r3, r3, #1
 8000298:	6013      	str	r3, [r2, #0]
	//enable transmit and receive
	USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 800029a:	4b1f      	ldr	r3, [pc, #124]	@ (8000318 <UART_init+0xc4>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	4a1e      	ldr	r2, [pc, #120]	@ (8000318 <UART_init+0xc4>)
 80002a0:	f043 030d 	orr.w	r3, r3, #13
 80002a4:	6013      	str	r3, [r2, #0]
	// enable interrupts in NVIC
	NVIC -> ISER[1] = (1 << (USART2_IRQn & USART_INTERRUPT_EN));
 80002a6:	4b1d      	ldr	r3, [pc, #116]	@ (800031c <UART_init+0xc8>)
 80002a8:	2240      	movs	r2, #64	@ 0x40
 80002aa:	605a      	str	r2, [r3, #4]

	//enable gpio clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80002ac:	4b19      	ldr	r3, [pc, #100]	@ (8000314 <UART_init+0xc0>)
 80002ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002b0:	4a18      	ldr	r2, [pc, #96]	@ (8000314 <UART_init+0xc0>)
 80002b2:	f043 0301 	orr.w	r3, r3, #1
 80002b6:	64d3      	str	r3, [r2, #76]	@ 0x4c

	//set GPIO PA2, 3 to AF (alternate function) for USART2,
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 80002b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002c6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (AF << GPIO_MODER_MODE2_Pos | AF << GPIO_MODER_MODE3_Pos);
 80002c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002d2:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80002d6:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 80002d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002e2:	f023 030c 	bic.w	r3, r3, #12
 80002e6:	6053      	str	r3, [r2, #4]

	//as described above but with max speed
	GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 80002e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002f2:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 80002f6:	6093      	str	r3, [r2, #8]
	GPIOA->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 80002f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002fc:	6a1b      	ldr	r3, [r3, #32]
 80002fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000302:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000306:	6213      	str	r3, [r2, #32]
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	40021000 	.word	0x40021000
 8000318:	40004400 	.word	0x40004400
 800031c:	e000e100 	.word	0xe000e100

08000320 <USART_print>:

void USART_print(char* string){
 8000320:	b480      	push	{r7}
 8000322:	b085      	sub	sp, #20
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
 8000328:	2300      	movs	r3, #0
 800032a:	73fb      	strb	r3, [r7, #15]

	while(string[i] != 0){
 800032c:	e00f      	b.n	800034e <USART_print+0x2e>
		// Write to the USART_TDR if TXE is on
		while(!(USART2->ISR & USART_ISR_TXE));
 800032e:	bf00      	nop
 8000330:	4b0d      	ldr	r3, [pc, #52]	@ (8000368 <USART_print+0x48>)
 8000332:	69db      	ldr	r3, [r3, #28]
 8000334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000338:	2b00      	cmp	r3, #0
 800033a:	d0f9      	beq.n	8000330 <USART_print+0x10>

		USART2->TDR = string[i];
 800033c:	7bfb      	ldrb	r3, [r7, #15]
 800033e:	687a      	ldr	r2, [r7, #4]
 8000340:	4413      	add	r3, r2
 8000342:	781a      	ldrb	r2, [r3, #0]
 8000344:	4b08      	ldr	r3, [pc, #32]	@ (8000368 <USART_print+0x48>)
 8000346:	851a      	strh	r2, [r3, #40]	@ 0x28
		i++;
 8000348:	7bfb      	ldrb	r3, [r7, #15]
 800034a:	3301      	adds	r3, #1
 800034c:	73fb      	strb	r3, [r7, #15]
	while(string[i] != 0){
 800034e:	7bfb      	ldrb	r3, [r7, #15]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	4413      	add	r3, r2
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e9      	bne.n	800032e <USART_print+0xe>
	}

}
 800035a:	bf00      	nop
 800035c:	bf00      	nop
 800035e:	3714      	adds	r7, #20
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr
 8000368:	40004400 	.word	0x40004400

0800036c <USART_ESC>:

void USART_ESC(char *string){
 800036c:	b480      	push	{r7}
 800036e:	b085      	sub	sp, #20
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8000374:	2300      	movs	r3, #0
 8000376:	73fb      	strb	r3, [r7, #15]

	// sends esc press
	while(!(USART2->ISR & USART_ISR_TXE));
 8000378:	bf00      	nop
 800037a:	4b13      	ldr	r3, [pc, #76]	@ (80003c8 <USART_ESC+0x5c>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000382:	2b00      	cmp	r3, #0
 8000384:	d0f9      	beq.n	800037a <USART_ESC+0xe>
	USART2->TDR = ESC_KEY;
 8000386:	4b10      	ldr	r3, [pc, #64]	@ (80003c8 <USART_ESC+0x5c>)
 8000388:	221b      	movs	r2, #27
 800038a:	851a      	strh	r2, [r3, #40]	@ 0x28

	// sends rest of string
	while(string[i] != 0){
 800038c:	e00f      	b.n	80003ae <USART_ESC+0x42>
		// waits until transmit is finished
		while(!(USART2->ISR & USART_ISR_TXE));
 800038e:	bf00      	nop
 8000390:	4b0d      	ldr	r3, [pc, #52]	@ (80003c8 <USART_ESC+0x5c>)
 8000392:	69db      	ldr	r3, [r3, #28]
 8000394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <USART_ESC+0x24>
		// loads the character into the transmit register
		USART2->TDR = string[i];
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	4413      	add	r3, r2
 80003a2:	781a      	ldrb	r2, [r3, #0]
 80003a4:	4b08      	ldr	r3, [pc, #32]	@ (80003c8 <USART_ESC+0x5c>)
 80003a6:	851a      	strh	r2, [r3, #40]	@ 0x28
		i++;
 80003a8:	7bfb      	ldrb	r3, [r7, #15]
 80003aa:	3301      	adds	r3, #1
 80003ac:	73fb      	strb	r3, [r7, #15]
	while(string[i] != 0){
 80003ae:	7bfb      	ldrb	r3, [r7, #15]
 80003b0:	687a      	ldr	r2, [r7, #4]
 80003b2:	4413      	add	r3, r2
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d1e9      	bne.n	800038e <USART_ESC+0x22>
	}
}
 80003ba:	bf00      	nop
 80003bc:	bf00      	nop
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr
 80003c8:	40004400 	.word	0x40004400

080003cc <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	//
	if (USART2->ISR & USART_ISR_RXNE){
 80003d0:	4b30      	ldr	r3, [pc, #192]	@ (8000494 <USART2_IRQHandler+0xc8>)
 80003d2:	69db      	ldr	r3, [r3, #28]
 80003d4:	f003 0320 	and.w	r3, r3, #32
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d058      	beq.n	800048e <USART2_IRQHandler+0xc2>
		switch(USART2->RDR){
 80003dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000494 <USART2_IRQHandler+0xc8>)
 80003de:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80003e0:	b29b      	uxth	r3, r3
 80003e2:	3b42      	subs	r3, #66	@ 0x42
 80003e4:	2b15      	cmp	r3, #21
 80003e6:	d83f      	bhi.n	8000468 <USART2_IRQHandler+0x9c>
 80003e8:	a201      	add	r2, pc, #4	@ (adr r2, 80003f0 <USART2_IRQHandler+0x24>)
 80003ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ee:	bf00      	nop
 80003f0:	08000449 	.word	0x08000449
 80003f4:	08000469 	.word	0x08000469
 80003f8:	08000469 	.word	0x08000469
 80003fc:	08000469 	.word	0x08000469
 8000400:	08000469 	.word	0x08000469
 8000404:	08000451 	.word	0x08000451
 8000408:	08000469 	.word	0x08000469
 800040c:	08000469 	.word	0x08000469
 8000410:	08000469 	.word	0x08000469
 8000414:	08000469 	.word	0x08000469
 8000418:	08000469 	.word	0x08000469
 800041c:	08000469 	.word	0x08000469
 8000420:	08000469 	.word	0x08000469
 8000424:	08000469 	.word	0x08000469
 8000428:	08000469 	.word	0x08000469
 800042c:	08000469 	.word	0x08000469
 8000430:	08000459 	.word	0x08000459
 8000434:	08000469 	.word	0x08000469
 8000438:	08000469 	.word	0x08000469
 800043c:	08000469 	.word	0x08000469
 8000440:	08000469 	.word	0x08000469
 8000444:	08000461 	.word	0x08000461
			case 'B':
				USART_ESC(B_KEY);
 8000448:	4813      	ldr	r0, [pc, #76]	@ (8000498 <USART2_IRQHandler+0xcc>)
 800044a:	f7ff ff8f 	bl	800036c <USART_ESC>
				break;
 800044e:	e00c      	b.n	800046a <USART2_IRQHandler+0x9e>
			case 'G':
				USART_ESC(G_KEY);
 8000450:	4812      	ldr	r0, [pc, #72]	@ (800049c <USART2_IRQHandler+0xd0>)
 8000452:	f7ff ff8b 	bl	800036c <USART_ESC>
				break;
 8000456:	e008      	b.n	800046a <USART2_IRQHandler+0x9e>
			case 'R':
				USART_ESC(R_KEY);
 8000458:	4811      	ldr	r0, [pc, #68]	@ (80004a0 <USART2_IRQHandler+0xd4>)
 800045a:	f7ff ff87 	bl	800036c <USART_ESC>
				break;
 800045e:	e004      	b.n	800046a <USART2_IRQHandler+0x9e>
			case 'W':
				USART_ESC(W_KEY);
 8000460:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <USART2_IRQHandler+0xd8>)
 8000462:	f7ff ff83 	bl	800036c <USART_ESC>
				break;
 8000466:	e000      	b.n	800046a <USART2_IRQHandler+0x9e>
			default:
				break;
 8000468:	bf00      	nop

	}
		// wait for USART transmit to be ready
		while(!(USART2->ISR & USART_ISR_TXE));
 800046a:	bf00      	nop
 800046c:	4b09      	ldr	r3, [pc, #36]	@ (8000494 <USART2_IRQHandler+0xc8>)
 800046e:	69db      	ldr	r3, [r3, #28]
 8000470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000474:	2b00      	cmp	r3, #0
 8000476:	d0f9      	beq.n	800046c <USART2_IRQHandler+0xa0>
		USART2->TDR = USART2->RDR;
 8000478:	4a06      	ldr	r2, [pc, #24]	@ (8000494 <USART2_IRQHandler+0xc8>)
 800047a:	4b06      	ldr	r3, [pc, #24]	@ (8000494 <USART2_IRQHandler+0xc8>)
 800047c:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800047e:	b292      	uxth	r2, r2
 8000480:	851a      	strh	r2, [r3, #40]	@ 0x28
		// clear flag
		USART2->ISR &= ~(USART_ISR_RXNE);
 8000482:	4b04      	ldr	r3, [pc, #16]	@ (8000494 <USART2_IRQHandler+0xc8>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	4a03      	ldr	r2, [pc, #12]	@ (8000494 <USART2_IRQHandler+0xc8>)
 8000488:	f023 0320 	bic.w	r3, r3, #32
 800048c:	61d3      	str	r3, [r2, #28]
	}
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40004400 	.word	0x40004400
 8000498:	08001634 	.word	0x08001634
 800049c:	0800163c 	.word	0x0800163c
 80004a0:	08001644 	.word	0x08001644
 80004a4:	0800164c 	.word	0x0800164c

080004a8 <SystemClock_Config>:


void SystemClock_Config(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b096      	sub	sp, #88	@ 0x58
 80004ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ae:	f107 0314 	add.w	r3, r7, #20
 80004b2:	2244      	movs	r2, #68	@ 0x44
 80004b4:	2100      	movs	r1, #0
 80004b6:	4618      	mov	r0, r3
 80004b8:	f001 f858 	bl	800156c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004bc:	463b      	mov	r3, r7
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]
 80004c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80004ce:	f000 fa2f 	bl	8000930 <HAL_PWREx_ControlVoltageScaling>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80004d8:	f000 f82c 	bl	8000534 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004dc:	2310      	movs	r3, #16
 80004de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004e0:	2301      	movs	r3, #1
 80004e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80004e8:	2360      	movs	r3, #96	@ 0x60
 80004ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f0:	f107 0314 	add.w	r3, r7, #20
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 fa71 	bl	80009dc <HAL_RCC_OscConfig>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000500:	f000 f818 	bl	8000534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000504:	230f      	movs	r3, #15
 8000506:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000508:	2300      	movs	r3, #0
 800050a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800050c:	2300      	movs	r3, #0
 800050e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000514:	2300      	movs	r3, #0
 8000516:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000518:	463b      	mov	r3, r7
 800051a:	2100      	movs	r1, #0
 800051c:	4618      	mov	r0, r3
 800051e:	f000 fe39 	bl	8001194 <HAL_RCC_ClockConfig>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000528:	f000 f804 	bl	8000534 <Error_Handler>
  }
}
 800052c:	bf00      	nop
 800052e:	3758      	adds	r7, #88	@ 0x58
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}

08000534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
}
 800053a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053c:	bf00      	nop
 800053e:	e7fd      	b.n	800053c <Error_Handler+0x8>

08000540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000546:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <HAL_MspInit+0x44>)
 8000548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800054a:	4a0e      	ldr	r2, [pc, #56]	@ (8000584 <HAL_MspInit+0x44>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	6613      	str	r3, [r2, #96]	@ 0x60
 8000552:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <HAL_MspInit+0x44>)
 8000554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055e:	4b09      	ldr	r3, [pc, #36]	@ (8000584 <HAL_MspInit+0x44>)
 8000560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000562:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <HAL_MspInit+0x44>)
 8000564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000568:	6593      	str	r3, [r2, #88]	@ 0x58
 800056a:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <HAL_MspInit+0x44>)
 800056c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800056e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000576:	bf00      	nop
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	40021000 	.word	0x40021000

08000588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800058c:	bf00      	nop
 800058e:	e7fd      	b.n	800058c <NMI_Handler+0x4>

08000590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000594:	bf00      	nop
 8000596:	e7fd      	b.n	8000594 <HardFault_Handler+0x4>

08000598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	bf00      	nop
 800059e:	e7fd      	b.n	800059c <MemManage_Handler+0x4>

080005a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <BusFault_Handler+0x4>

080005a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <UsageFault_Handler+0x4>

080005b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005be:	b480      	push	{r7}
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005de:	f000 f893 	bl	8000708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}
	...

080005e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <SystemInit+0x20>)
 80005ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005f2:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <SystemInit+0x20>)
 80005f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800060c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000644 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000610:	f7ff ffea 	bl	80005e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000614:	480c      	ldr	r0, [pc, #48]	@ (8000648 <LoopForever+0x6>)
  ldr r1, =_edata
 8000616:	490d      	ldr	r1, [pc, #52]	@ (800064c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000618:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <LoopForever+0xe>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a0a      	ldr	r2, [pc, #40]	@ (8000654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800062c:	4c0a      	ldr	r4, [pc, #40]	@ (8000658 <LoopForever+0x16>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800063a:	f000 ff9f 	bl	800157c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800063e:	f7ff fdc3 	bl	80001c8 <main>

08000642 <LoopForever>:

LoopForever:
    b LoopForever
 8000642:	e7fe      	b.n	8000642 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000644:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800064c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000650:	0800169c 	.word	0x0800169c
  ldr r2, =_sbss
 8000654:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000658:	2000002c 	.word	0x2000002c

0800065c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800065c:	e7fe      	b.n	800065c <ADC1_2_IRQHandler>

0800065e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000664:	2300      	movs	r3, #0
 8000666:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000668:	2003      	movs	r0, #3
 800066a:	f000 f91f 	bl	80008ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800066e:	200f      	movs	r0, #15
 8000670:	f000 f80e 	bl	8000690 <HAL_InitTick>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	e001      	b.n	8000684 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000680:	f7ff ff5e 	bl	8000540 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000684:	79fb      	ldrb	r3, [r7, #7]
}
 8000686:	4618      	mov	r0, r3
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
	...

08000690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000698:	2300      	movs	r3, #0
 800069a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800069c:	4b17      	ldr	r3, [pc, #92]	@ (80006fc <HAL_InitTick+0x6c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d023      	beq.n	80006ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80006a4:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <HAL_InitTick+0x70>)
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	4b14      	ldr	r3, [pc, #80]	@ (80006fc <HAL_InitTick+0x6c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	4619      	mov	r1, r3
 80006ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f91d 	bl	80008fa <HAL_SYSTICK_Config>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d10f      	bne.n	80006e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2b0f      	cmp	r3, #15
 80006ca:	d809      	bhi.n	80006e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006cc:	2200      	movs	r2, #0
 80006ce:	6879      	ldr	r1, [r7, #4]
 80006d0:	f04f 30ff 	mov.w	r0, #4294967295
 80006d4:	f000 f8f5 	bl	80008c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000704 <HAL_InitTick+0x74>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6013      	str	r3, [r2, #0]
 80006de:	e007      	b.n	80006f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80006e0:	2301      	movs	r3, #1
 80006e2:	73fb      	strb	r3, [r7, #15]
 80006e4:	e004      	b.n	80006f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006e6:	2301      	movs	r3, #1
 80006e8:	73fb      	strb	r3, [r7, #15]
 80006ea:	e001      	b.n	80006f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006ec:	2301      	movs	r3, #1
 80006ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000008 	.word	0x20000008
 8000700:	20000000 	.word	0x20000000
 8000704:	20000004 	.word	0x20000004

08000708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800070c:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <HAL_IncTick+0x20>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	461a      	mov	r2, r3
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_IncTick+0x24>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4413      	add	r3, r2
 8000718:	4a04      	ldr	r2, [pc, #16]	@ (800072c <HAL_IncTick+0x24>)
 800071a:	6013      	str	r3, [r2, #0]
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	20000008 	.word	0x20000008
 800072c:	20000028 	.word	0x20000028

08000730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return uwTick;
 8000734:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <HAL_GetTick+0x14>)
 8000736:	681b      	ldr	r3, [r3, #0]
}
 8000738:	4618      	mov	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	20000028 	.word	0x20000028

08000748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000748:	b480      	push	{r7}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f003 0307 	and.w	r3, r3, #7
 8000756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <__NVIC_SetPriorityGrouping+0x44>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000764:	4013      	ands	r3, r2
 8000766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800077a:	4a04      	ldr	r2, [pc, #16]	@ (800078c <__NVIC_SetPriorityGrouping+0x44>)
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	60d3      	str	r3, [r2, #12]
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000794:	4b04      	ldr	r3, [pc, #16]	@ (80007a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	0a1b      	lsrs	r3, r3, #8
 800079a:	f003 0307 	and.w	r3, r3, #7
}
 800079e:	4618      	mov	r0, r3
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	6039      	str	r1, [r7, #0]
 80007b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	db0a      	blt.n	80007d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	490c      	ldr	r1, [pc, #48]	@ (80007f8 <__NVIC_SetPriority+0x4c>)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	0112      	lsls	r2, r2, #4
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	440b      	add	r3, r1
 80007d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d4:	e00a      	b.n	80007ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4908      	ldr	r1, [pc, #32]	@ (80007fc <__NVIC_SetPriority+0x50>)
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	f003 030f 	and.w	r3, r3, #15
 80007e2:	3b04      	subs	r3, #4
 80007e4:	0112      	lsls	r2, r2, #4
 80007e6:	b2d2      	uxtb	r2, r2
 80007e8:	440b      	add	r3, r1
 80007ea:	761a      	strb	r2, [r3, #24]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	e000e100 	.word	0xe000e100
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000800:	b480      	push	{r7}
 8000802:	b089      	sub	sp, #36	@ 0x24
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	f003 0307 	and.w	r3, r3, #7
 8000812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000814:	69fb      	ldr	r3, [r7, #28]
 8000816:	f1c3 0307 	rsb	r3, r3, #7
 800081a:	2b04      	cmp	r3, #4
 800081c:	bf28      	it	cs
 800081e:	2304      	movcs	r3, #4
 8000820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	3304      	adds	r3, #4
 8000826:	2b06      	cmp	r3, #6
 8000828:	d902      	bls.n	8000830 <NVIC_EncodePriority+0x30>
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	3b03      	subs	r3, #3
 800082e:	e000      	b.n	8000832 <NVIC_EncodePriority+0x32>
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000834:	f04f 32ff 	mov.w	r2, #4294967295
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	fa02 f303 	lsl.w	r3, r2, r3
 800083e:	43da      	mvns	r2, r3
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	401a      	ands	r2, r3
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000848:	f04f 31ff 	mov.w	r1, #4294967295
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	fa01 f303 	lsl.w	r3, r1, r3
 8000852:	43d9      	mvns	r1, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000858:	4313      	orrs	r3, r2
         );
}
 800085a:	4618      	mov	r0, r3
 800085c:	3724      	adds	r7, #36	@ 0x24
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
	...

08000868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3b01      	subs	r3, #1
 8000874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000878:	d301      	bcc.n	800087e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800087a:	2301      	movs	r3, #1
 800087c:	e00f      	b.n	800089e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087e:	4a0a      	ldr	r2, [pc, #40]	@ (80008a8 <SysTick_Config+0x40>)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3b01      	subs	r3, #1
 8000884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000886:	210f      	movs	r1, #15
 8000888:	f04f 30ff 	mov.w	r0, #4294967295
 800088c:	f7ff ff8e 	bl	80007ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000890:	4b05      	ldr	r3, [pc, #20]	@ (80008a8 <SysTick_Config+0x40>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000896:	4b04      	ldr	r3, [pc, #16]	@ (80008a8 <SysTick_Config+0x40>)
 8000898:	2207      	movs	r2, #7
 800089a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800089c:	2300      	movs	r3, #0
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	e000e010 	.word	0xe000e010

080008ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008b4:	6878      	ldr	r0, [r7, #4]
 80008b6:	f7ff ff47 	bl	8000748 <__NVIC_SetPriorityGrouping>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b086      	sub	sp, #24
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	4603      	mov	r3, r0
 80008ca:	60b9      	str	r1, [r7, #8]
 80008cc:	607a      	str	r2, [r7, #4]
 80008ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008d4:	f7ff ff5c 	bl	8000790 <__NVIC_GetPriorityGrouping>
 80008d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	68b9      	ldr	r1, [r7, #8]
 80008de:	6978      	ldr	r0, [r7, #20]
 80008e0:	f7ff ff8e 	bl	8000800 <NVIC_EncodePriority>
 80008e4:	4602      	mov	r2, r0
 80008e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ea:	4611      	mov	r1, r2
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff5d 	bl	80007ac <__NVIC_SetPriority>
}
 80008f2:	bf00      	nop
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b082      	sub	sp, #8
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ffb0 	bl	8000868 <SysTick_Config>
 8000908:	4603      	mov	r3, r0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000918:	4b04      	ldr	r3, [pc, #16]	@ (800092c <HAL_PWREx_GetVoltageRange+0x18>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000920:	4618      	mov	r0, r3
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40007000 	.word	0x40007000

08000930 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800093e:	d130      	bne.n	80009a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000940:	4b23      	ldr	r3, [pc, #140]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800094c:	d038      	beq.n	80009c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800094e:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000956:	4a1e      	ldr	r2, [pc, #120]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000958:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800095c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800095e:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2232      	movs	r2, #50	@ 0x32
 8000964:	fb02 f303 	mul.w	r3, r2, r3
 8000968:	4a1b      	ldr	r2, [pc, #108]	@ (80009d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800096a:	fba2 2303 	umull	r2, r3, r2, r3
 800096e:	0c9b      	lsrs	r3, r3, #18
 8000970:	3301      	adds	r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000974:	e002      	b.n	800097c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	3b01      	subs	r3, #1
 800097a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800097c:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800097e:	695b      	ldr	r3, [r3, #20]
 8000980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000984:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000988:	d102      	bne.n	8000990 <HAL_PWREx_ControlVoltageScaling+0x60>
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d1f2      	bne.n	8000976 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000990:	4b0f      	ldr	r3, [pc, #60]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800099c:	d110      	bne.n	80009c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800099e:	2303      	movs	r3, #3
 80009a0:	e00f      	b.n	80009c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80009a2:	4b0b      	ldr	r3, [pc, #44]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80009aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009ae:	d007      	beq.n	80009c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80009b0:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80009b8:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3714      	adds	r7, #20
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40007000 	.word	0x40007000
 80009d4:	20000000 	.word	0x20000000
 80009d8:	431bde83 	.word	0x431bde83

080009dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b088      	sub	sp, #32
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d101      	bne.n	80009ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
 80009ec:	e3ca      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009ee:	4b97      	ldr	r3, [pc, #604]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	f003 030c 	and.w	r3, r3, #12
 80009f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80009f8:	4b94      	ldr	r3, [pc, #592]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	f003 0303 	and.w	r3, r3, #3
 8000a00:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f003 0310 	and.w	r3, r3, #16
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f000 80e4 	beq.w	8000bd8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d007      	beq.n	8000a26 <HAL_RCC_OscConfig+0x4a>
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	2b0c      	cmp	r3, #12
 8000a1a:	f040 808b 	bne.w	8000b34 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	f040 8087 	bne.w	8000b34 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a26:	4b89      	ldr	r3, [pc, #548]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d005      	beq.n	8000a3e <HAL_RCC_OscConfig+0x62>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d101      	bne.n	8000a3e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e3a2      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6a1a      	ldr	r2, [r3, #32]
 8000a42:	4b82      	ldr	r3, [pc, #520]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d004      	beq.n	8000a58 <HAL_RCC_OscConfig+0x7c>
 8000a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000a56:	e005      	b.n	8000a64 <HAL_RCC_OscConfig+0x88>
 8000a58:	4b7c      	ldr	r3, [pc, #496]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a5e:	091b      	lsrs	r3, r3, #4
 8000a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d223      	bcs.n	8000ab0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6a1b      	ldr	r3, [r3, #32]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 fd1d 	bl	80014ac <RCC_SetFlashLatencyFromMSIRange>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e383      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a7c:	4b73      	ldr	r3, [pc, #460]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a72      	ldr	r2, [pc, #456]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a82:	f043 0308 	orr.w	r3, r3, #8
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	4b70      	ldr	r3, [pc, #448]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	496d      	ldr	r1, [pc, #436]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a96:	4313      	orrs	r3, r2
 8000a98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	021b      	lsls	r3, r3, #8
 8000aa8:	4968      	ldr	r1, [pc, #416]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	604b      	str	r3, [r1, #4]
 8000aae:	e025      	b.n	8000afc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ab0:	4b66      	ldr	r3, [pc, #408]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a65      	ldr	r2, [pc, #404]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ab6:	f043 0308 	orr.w	r3, r3, #8
 8000aba:	6013      	str	r3, [r2, #0]
 8000abc:	4b63      	ldr	r3, [pc, #396]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4960      	ldr	r1, [pc, #384]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000aca:	4313      	orrs	r3, r2
 8000acc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ace:	4b5f      	ldr	r3, [pc, #380]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	69db      	ldr	r3, [r3, #28]
 8000ada:	021b      	lsls	r3, r3, #8
 8000adc:	495b      	ldr	r1, [pc, #364]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d109      	bne.n	8000afc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f000 fcdd 	bl	80014ac <RCC_SetFlashLatencyFromMSIRange>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000af8:	2301      	movs	r3, #1
 8000afa:	e343      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000afc:	f000 fc4a 	bl	8001394 <HAL_RCC_GetSysClockFreq>
 8000b00:	4602      	mov	r2, r0
 8000b02:	4b52      	ldr	r3, [pc, #328]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	091b      	lsrs	r3, r3, #4
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	4950      	ldr	r1, [pc, #320]	@ (8000c50 <HAL_RCC_OscConfig+0x274>)
 8000b0e:	5ccb      	ldrb	r3, [r1, r3]
 8000b10:	f003 031f 	and.w	r3, r3, #31
 8000b14:	fa22 f303 	lsr.w	r3, r2, r3
 8000b18:	4a4e      	ldr	r2, [pc, #312]	@ (8000c54 <HAL_RCC_OscConfig+0x278>)
 8000b1a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c58 <HAL_RCC_OscConfig+0x27c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fdb5 	bl	8000690 <HAL_InitTick>
 8000b26:	4603      	mov	r3, r0
 8000b28:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d052      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	e327      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d032      	beq.n	8000ba2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000b3c:	4b43      	ldr	r3, [pc, #268]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a42      	ldr	r2, [pc, #264]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000b48:	f7ff fdf2 	bl	8000730 <HAL_GetTick>
 8000b4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b4e:	e008      	b.n	8000b62 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b50:	f7ff fdee 	bl	8000730 <HAL_GetTick>
 8000b54:	4602      	mov	r2, r0
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d901      	bls.n	8000b62 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	e310      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b62:	4b3a      	ldr	r3, [pc, #232]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0f0      	beq.n	8000b50 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b6e:	4b37      	ldr	r3, [pc, #220]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a36      	ldr	r2, [pc, #216]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b74:	f043 0308 	orr.w	r3, r3, #8
 8000b78:	6013      	str	r3, [r2, #0]
 8000b7a:	4b34      	ldr	r3, [pc, #208]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a1b      	ldr	r3, [r3, #32]
 8000b86:	4931      	ldr	r1, [pc, #196]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	69db      	ldr	r3, [r3, #28]
 8000b98:	021b      	lsls	r3, r3, #8
 8000b9a:	492c      	ldr	r1, [pc, #176]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	604b      	str	r3, [r1, #4]
 8000ba0:	e01a      	b.n	8000bd8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a29      	ldr	r2, [pc, #164]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000ba8:	f023 0301 	bic.w	r3, r3, #1
 8000bac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000bae:	f7ff fdbf 	bl	8000730 <HAL_GetTick>
 8000bb2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000bb4:	e008      	b.n	8000bc8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bb6:	f7ff fdbb 	bl	8000730 <HAL_GetTick>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d901      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	e2dd      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000bc8:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d1f0      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x1da>
 8000bd4:	e000      	b.n	8000bd8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bd6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d074      	beq.n	8000cce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d005      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x21a>
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	2b0c      	cmp	r3, #12
 8000bee:	d10e      	bne.n	8000c0e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2b03      	cmp	r3, #3
 8000bf4:	d10b      	bne.n	8000c0e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d064      	beq.n	8000ccc <HAL_RCC_OscConfig+0x2f0>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d160      	bne.n	8000ccc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e2ba      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c16:	d106      	bne.n	8000c26 <HAL_RCC_OscConfig+0x24a>
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c22:	6013      	str	r3, [r2, #0]
 8000c24:	e026      	b.n	8000c74 <HAL_RCC_OscConfig+0x298>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c2e:	d115      	bne.n	8000c5c <HAL_RCC_OscConfig+0x280>
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a05      	ldr	r2, [pc, #20]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c3a:	6013      	str	r3, [r2, #0]
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a02      	ldr	r2, [pc, #8]	@ (8000c4c <HAL_RCC_OscConfig+0x270>)
 8000c42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	e014      	b.n	8000c74 <HAL_RCC_OscConfig+0x298>
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	08001654 	.word	0x08001654
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000004 	.word	0x20000004
 8000c5c:	4ba0      	ldr	r3, [pc, #640]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a9f      	ldr	r2, [pc, #636]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c66:	6013      	str	r3, [r2, #0]
 8000c68:	4b9d      	ldr	r3, [pc, #628]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a9c      	ldr	r2, [pc, #624]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d013      	beq.n	8000ca4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c7c:	f7ff fd58 	bl	8000730 <HAL_GetTick>
 8000c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c82:	e008      	b.n	8000c96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c84:	f7ff fd54 	bl	8000730 <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	2b64      	cmp	r3, #100	@ 0x64
 8000c90:	d901      	bls.n	8000c96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000c92:	2303      	movs	r3, #3
 8000c94:	e276      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c96:	4b92      	ldr	r3, [pc, #584]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d0f0      	beq.n	8000c84 <HAL_RCC_OscConfig+0x2a8>
 8000ca2:	e014      	b.n	8000cce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ca4:	f7ff fd44 	bl	8000730 <HAL_GetTick>
 8000ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000caa:	e008      	b.n	8000cbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cac:	f7ff fd40 	bl	8000730 <HAL_GetTick>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	2b64      	cmp	r3, #100	@ 0x64
 8000cb8:	d901      	bls.n	8000cbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	e262      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cbe:	4b88      	ldr	r3, [pc, #544]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d1f0      	bne.n	8000cac <HAL_RCC_OscConfig+0x2d0>
 8000cca:	e000      	b.n	8000cce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d060      	beq.n	8000d9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	d005      	beq.n	8000cec <HAL_RCC_OscConfig+0x310>
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	2b0c      	cmp	r3, #12
 8000ce4:	d119      	bne.n	8000d1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d116      	bne.n	8000d1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cec:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d005      	beq.n	8000d04 <HAL_RCC_OscConfig+0x328>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d101      	bne.n	8000d04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d00:	2301      	movs	r3, #1
 8000d02:	e23f      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d04:	4b76      	ldr	r3, [pc, #472]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	691b      	ldr	r3, [r3, #16]
 8000d10:	061b      	lsls	r3, r3, #24
 8000d12:	4973      	ldr	r1, [pc, #460]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d14:	4313      	orrs	r3, r2
 8000d16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d18:	e040      	b.n	8000d9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68db      	ldr	r3, [r3, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d023      	beq.n	8000d6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d22:	4b6f      	ldr	r3, [pc, #444]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a6e      	ldr	r2, [pc, #440]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d2e:	f7ff fcff 	bl	8000730 <HAL_GetTick>
 8000d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d34:	e008      	b.n	8000d48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d36:	f7ff fcfb 	bl	8000730 <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d901      	bls.n	8000d48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000d44:	2303      	movs	r3, #3
 8000d46:	e21d      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d48:	4b65      	ldr	r3, [pc, #404]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0f0      	beq.n	8000d36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d54:	4b62      	ldr	r3, [pc, #392]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	061b      	lsls	r3, r3, #24
 8000d62:	495f      	ldr	r1, [pc, #380]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d64:	4313      	orrs	r3, r2
 8000d66:	604b      	str	r3, [r1, #4]
 8000d68:	e018      	b.n	8000d9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d6a:	4b5d      	ldr	r3, [pc, #372]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a5c      	ldr	r2, [pc, #368]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d76:	f7ff fcdb 	bl	8000730 <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d7c:	e008      	b.n	8000d90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d7e:	f7ff fcd7 	bl	8000730 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e1f9      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d90:	4b53      	ldr	r3, [pc, #332]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d1f0      	bne.n	8000d7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f003 0308 	and.w	r3, r3, #8
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d03c      	beq.n	8000e22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	695b      	ldr	r3, [r3, #20]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d01c      	beq.n	8000dea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000db0:	4b4b      	ldr	r3, [pc, #300]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000db2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000db6:	4a4a      	ldr	r2, [pc, #296]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc0:	f7ff fcb6 	bl	8000730 <HAL_GetTick>
 8000dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fcb2 	bl	8000730 <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e1d4      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000dda:	4b41      	ldr	r3, [pc, #260]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000de0:	f003 0302 	and.w	r3, r3, #2
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0ef      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x3ec>
 8000de8:	e01b      	b.n	8000e22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dea:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000df0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000df2:	f023 0301 	bic.w	r3, r3, #1
 8000df6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dfa:	f7ff fc99 	bl	8000730 <HAL_GetTick>
 8000dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e00:	e008      	b.n	8000e14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e02:	f7ff fc95 	bl	8000730 <HAL_GetTick>
 8000e06:	4602      	mov	r2, r0
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d901      	bls.n	8000e14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000e10:	2303      	movs	r3, #3
 8000e12:	e1b7      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e14:	4b32      	ldr	r3, [pc, #200]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1ef      	bne.n	8000e02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f000 80a6 	beq.w	8000f7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e30:	2300      	movs	r3, #0
 8000e32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000e34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d10d      	bne.n	8000e5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e40:	4b27      	ldr	r3, [pc, #156]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e44:	4a26      	ldr	r2, [pc, #152]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000e46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e5c:	4b21      	ldr	r3, [pc, #132]	@ (8000ee4 <HAL_RCC_OscConfig+0x508>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d118      	bne.n	8000e9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee4 <HAL_RCC_OscConfig+0x508>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ee4 <HAL_RCC_OscConfig+0x508>)
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e74:	f7ff fc5c 	bl	8000730 <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e7c:	f7ff fc58 	bl	8000730 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e17a      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <HAL_RCC_OscConfig+0x508>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d0f0      	beq.n	8000e7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d108      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x4d8>
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000eaa:	f043 0301 	orr.w	r3, r3, #1
 8000eae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000eb2:	e029      	b.n	8000f08 <HAL_RCC_OscConfig+0x52c>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	2b05      	cmp	r3, #5
 8000eba:	d115      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x50c>
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ec2:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ec4:	f043 0304 	orr.w	r3, r3, #4
 8000ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000ecc:	4b04      	ldr	r3, [pc, #16]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ed2:	4a03      	ldr	r2, [pc, #12]	@ (8000ee0 <HAL_RCC_OscConfig+0x504>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000edc:	e014      	b.n	8000f08 <HAL_RCC_OscConfig+0x52c>
 8000ede:	bf00      	nop
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40007000 	.word	0x40007000
 8000ee8:	4b9c      	ldr	r3, [pc, #624]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000eee:	4a9b      	ldr	r2, [pc, #620]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000ef0:	f023 0301 	bic.w	r3, r3, #1
 8000ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000ef8:	4b98      	ldr	r3, [pc, #608]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000efe:	4a97      	ldr	r2, [pc, #604]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f00:	f023 0304 	bic.w	r3, r3, #4
 8000f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d016      	beq.n	8000f3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f10:	f7ff fc0e 	bl	8000730 <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f16:	e00a      	b.n	8000f2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f18:	f7ff fc0a 	bl	8000730 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e12a      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f2e:	4b8b      	ldr	r3, [pc, #556]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0ed      	beq.n	8000f18 <HAL_RCC_OscConfig+0x53c>
 8000f3c:	e015      	b.n	8000f6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f3e:	f7ff fbf7 	bl	8000730 <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f44:	e00a      	b.n	8000f5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f46:	f7ff fbf3 	bl	8000730 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d901      	bls.n	8000f5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	e113      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f5c:	4b7f      	ldr	r3, [pc, #508]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1ed      	bne.n	8000f46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f6a:	7ffb      	ldrb	r3, [r7, #31]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d105      	bne.n	8000f7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f70:	4b7a      	ldr	r3, [pc, #488]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f74:	4a79      	ldr	r2, [pc, #484]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f7a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 80fe 	beq.w	8001182 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	f040 80d0 	bne.w	8001130 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000f90:	4b72      	ldr	r3, [pc, #456]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	f003 0203 	and.w	r2, r3, #3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d130      	bne.n	8001006 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d127      	bne.n	8001006 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fc0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d11f      	bne.n	8001006 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000fd0:	2a07      	cmp	r2, #7
 8000fd2:	bf14      	ite	ne
 8000fd4:	2201      	movne	r2, #1
 8000fd6:	2200      	moveq	r2, #0
 8000fd8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d113      	bne.n	8001006 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fe8:	085b      	lsrs	r3, r3, #1
 8000fea:	3b01      	subs	r3, #1
 8000fec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d109      	bne.n	8001006 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	085b      	lsrs	r3, r3, #1
 8000ffe:	3b01      	subs	r3, #1
 8001000:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001002:	429a      	cmp	r2, r3
 8001004:	d06e      	beq.n	80010e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	2b0c      	cmp	r3, #12
 800100a:	d069      	beq.n	80010e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800100c:	4b53      	ldr	r3, [pc, #332]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d105      	bne.n	8001024 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001018:	4b50      	ldr	r3, [pc, #320]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e0ad      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001028:	4b4c      	ldr	r3, [pc, #304]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a4b      	ldr	r2, [pc, #300]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800102e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001032:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001034:	f7ff fb7c 	bl	8000730 <HAL_GetTick>
 8001038:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800103c:	f7ff fb78 	bl	8000730 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e09a      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800104e:	4b43      	ldr	r3, [pc, #268]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f0      	bne.n	800103c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800105a:	4b40      	ldr	r3, [pc, #256]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800105c:	68da      	ldr	r2, [r3, #12]
 800105e:	4b40      	ldr	r3, [pc, #256]	@ (8001160 <HAL_RCC_OscConfig+0x784>)
 8001060:	4013      	ands	r3, r2
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800106a:	3a01      	subs	r2, #1
 800106c:	0112      	lsls	r2, r2, #4
 800106e:	4311      	orrs	r1, r2
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001074:	0212      	lsls	r2, r2, #8
 8001076:	4311      	orrs	r1, r2
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800107c:	0852      	lsrs	r2, r2, #1
 800107e:	3a01      	subs	r2, #1
 8001080:	0552      	lsls	r2, r2, #21
 8001082:	4311      	orrs	r1, r2
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001088:	0852      	lsrs	r2, r2, #1
 800108a:	3a01      	subs	r2, #1
 800108c:	0652      	lsls	r2, r2, #25
 800108e:	4311      	orrs	r1, r2
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001094:	0912      	lsrs	r2, r2, #4
 8001096:	0452      	lsls	r2, r2, #17
 8001098:	430a      	orrs	r2, r1
 800109a:	4930      	ldr	r1, [pc, #192]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800109c:	4313      	orrs	r3, r2
 800109e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80010a0:	4b2e      	ldr	r3, [pc, #184]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a2d      	ldr	r2, [pc, #180]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80010ac:	4b2b      	ldr	r3, [pc, #172]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	4a2a      	ldr	r2, [pc, #168]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010b8:	f7ff fb3a 	bl	8000730 <HAL_GetTick>
 80010bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010be:	e008      	b.n	80010d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010c0:	f7ff fb36 	bl	8000730 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e058      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010d2:	4b22      	ldr	r3, [pc, #136]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d0f0      	beq.n	80010c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010de:	e050      	b.n	8001182 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e04f      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010e4:	4b1d      	ldr	r3, [pc, #116]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d148      	bne.n	8001182 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80010f0:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a19      	ldr	r2, [pc, #100]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80010fc:	4b17      	ldr	r3, [pc, #92]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4a16      	ldr	r2, [pc, #88]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8001102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001106:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001108:	f7ff fb12 	bl	8000730 <HAL_GetTick>
 800110c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001110:	f7ff fb0e 	bl	8000730 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b02      	cmp	r3, #2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e030      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0f0      	beq.n	8001110 <HAL_RCC_OscConfig+0x734>
 800112e:	e028      	b.n	8001182 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	2b0c      	cmp	r3, #12
 8001134:	d023      	beq.n	800117e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001136:	4b09      	ldr	r3, [pc, #36]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a08      	ldr	r2, [pc, #32]	@ (800115c <HAL_RCC_OscConfig+0x780>)
 800113c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001140:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001142:	f7ff faf5 	bl	8000730 <HAL_GetTick>
 8001146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001148:	e00c      	b.n	8001164 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800114a:	f7ff faf1 	bl	8000730 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	2b02      	cmp	r3, #2
 8001156:	d905      	bls.n	8001164 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e013      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
 800115c:	40021000 	.word	0x40021000
 8001160:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001164:	4b09      	ldr	r3, [pc, #36]	@ (800118c <HAL_RCC_OscConfig+0x7b0>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1ec      	bne.n	800114a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001170:	4b06      	ldr	r3, [pc, #24]	@ (800118c <HAL_RCC_OscConfig+0x7b0>)
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	4905      	ldr	r1, [pc, #20]	@ (800118c <HAL_RCC_OscConfig+0x7b0>)
 8001176:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <HAL_RCC_OscConfig+0x7b4>)
 8001178:	4013      	ands	r3, r2
 800117a:	60cb      	str	r3, [r1, #12]
 800117c:	e001      	b.n	8001182 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e000      	b.n	8001184 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	3720      	adds	r7, #32
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000
 8001190:	feeefffc 	.word	0xfeeefffc

08001194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e0e7      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011a8:	4b75      	ldr	r3, [pc, #468]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0307 	and.w	r3, r3, #7
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d910      	bls.n	80011d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011b6:	4b72      	ldr	r3, [pc, #456]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f023 0207 	bic.w	r2, r3, #7
 80011be:	4970      	ldr	r1, [pc, #448]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c6:	4b6e      	ldr	r3, [pc, #440]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d001      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e0cf      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d010      	beq.n	8001206 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689a      	ldr	r2, [r3, #8]
 80011e8:	4b66      	ldr	r3, [pc, #408]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d908      	bls.n	8001206 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011f4:	4b63      	ldr	r3, [pc, #396]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	4960      	ldr	r1, [pc, #384]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001202:	4313      	orrs	r3, r2
 8001204:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	2b00      	cmp	r3, #0
 8001210:	d04c      	beq.n	80012ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	2b03      	cmp	r3, #3
 8001218:	d107      	bne.n	800122a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800121a:	4b5a      	ldr	r3, [pc, #360]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d121      	bne.n	800126a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e0a6      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2b02      	cmp	r3, #2
 8001230:	d107      	bne.n	8001242 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001232:	4b54      	ldr	r3, [pc, #336]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d115      	bne.n	800126a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e09a      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d107      	bne.n	800125a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800124a:	4b4e      	ldr	r3, [pc, #312]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d109      	bne.n	800126a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e08e      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800125a:	4b4a      	ldr	r3, [pc, #296]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e086      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800126a:	4b46      	ldr	r3, [pc, #280]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	f023 0203 	bic.w	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	4943      	ldr	r1, [pc, #268]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001278:	4313      	orrs	r3, r2
 800127a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800127c:	f7ff fa58 	bl	8000730 <HAL_GetTick>
 8001280:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001282:	e00a      	b.n	800129a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001284:	f7ff fa54 	bl	8000730 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001292:	4293      	cmp	r3, r2
 8001294:	d901      	bls.n	800129a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001296:	2303      	movs	r3, #3
 8001298:	e06e      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129a:	4b3a      	ldr	r3, [pc, #232]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 020c 	and.w	r2, r3, #12
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d1eb      	bne.n	8001284 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d010      	beq.n	80012da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689a      	ldr	r2, [r3, #8]
 80012bc:	4b31      	ldr	r3, [pc, #196]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d208      	bcs.n	80012da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	492b      	ldr	r1, [pc, #172]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012da:	4b29      	ldr	r3, [pc, #164]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d210      	bcs.n	800130a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e8:	4b25      	ldr	r3, [pc, #148]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 0207 	bic.w	r2, r3, #7
 80012f0:	4923      	ldr	r1, [pc, #140]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f8:	4b21      	ldr	r3, [pc, #132]	@ (8001380 <HAL_RCC_ClockConfig+0x1ec>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0307 	and.w	r3, r3, #7
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	429a      	cmp	r2, r3
 8001304:	d001      	beq.n	800130a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e036      	b.n	8001378 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	2b00      	cmp	r3, #0
 8001314:	d008      	beq.n	8001328 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	4918      	ldr	r1, [pc, #96]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001324:	4313      	orrs	r3, r2
 8001326:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0308 	and.w	r3, r3, #8
 8001330:	2b00      	cmp	r3, #0
 8001332:	d009      	beq.n	8001348 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001334:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	4910      	ldr	r1, [pc, #64]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001344:	4313      	orrs	r3, r2
 8001346:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001348:	f000 f824 	bl	8001394 <HAL_RCC_GetSysClockFreq>
 800134c:	4602      	mov	r2, r0
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <HAL_RCC_ClockConfig+0x1f0>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	091b      	lsrs	r3, r3, #4
 8001354:	f003 030f 	and.w	r3, r3, #15
 8001358:	490b      	ldr	r1, [pc, #44]	@ (8001388 <HAL_RCC_ClockConfig+0x1f4>)
 800135a:	5ccb      	ldrb	r3, [r1, r3]
 800135c:	f003 031f 	and.w	r3, r3, #31
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
 8001364:	4a09      	ldr	r2, [pc, #36]	@ (800138c <HAL_RCC_ClockConfig+0x1f8>)
 8001366:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_RCC_ClockConfig+0x1fc>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f98f 	bl	8000690 <HAL_InitTick>
 8001372:	4603      	mov	r3, r0
 8001374:	72fb      	strb	r3, [r7, #11]

  return status;
 8001376:	7afb      	ldrb	r3, [r7, #11]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40022000 	.word	0x40022000
 8001384:	40021000 	.word	0x40021000
 8001388:	08001654 	.word	0x08001654
 800138c:	20000000 	.word	0x20000000
 8001390:	20000004 	.word	0x20000004

08001394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b089      	sub	sp, #36	@ 0x24
 8001398:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013a2:	4b3e      	ldr	r3, [pc, #248]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013ac:	4b3b      	ldr	r3, [pc, #236]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d005      	beq.n	80013c8 <HAL_RCC_GetSysClockFreq+0x34>
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	2b0c      	cmp	r3, #12
 80013c0:	d121      	bne.n	8001406 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d11e      	bne.n	8001406 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80013c8:	4b34      	ldr	r3, [pc, #208]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0308 	and.w	r3, r3, #8
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d107      	bne.n	80013e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80013d4:	4b31      	ldr	r3, [pc, #196]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 80013d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013da:	0a1b      	lsrs	r3, r3, #8
 80013dc:	f003 030f 	and.w	r3, r3, #15
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	e005      	b.n	80013f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80013e4:	4b2d      	ldr	r3, [pc, #180]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	091b      	lsrs	r3, r3, #4
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80013f0:	4a2b      	ldr	r2, [pc, #172]	@ (80014a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d10d      	bne.n	800141c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001404:	e00a      	b.n	800141c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	2b04      	cmp	r3, #4
 800140a:	d102      	bne.n	8001412 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800140c:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800140e:	61bb      	str	r3, [r7, #24]
 8001410:	e004      	b.n	800141c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	2b08      	cmp	r3, #8
 8001416:	d101      	bne.n	800141c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001418:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800141a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	2b0c      	cmp	r3, #12
 8001420:	d134      	bne.n	800148c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001422:	4b1e      	ldr	r3, [pc, #120]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d003      	beq.n	800143a <HAL_RCC_GetSysClockFreq+0xa6>
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	2b03      	cmp	r3, #3
 8001436:	d003      	beq.n	8001440 <HAL_RCC_GetSysClockFreq+0xac>
 8001438:	e005      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800143a:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800143c:	617b      	str	r3, [r7, #20]
      break;
 800143e:	e005      	b.n	800144c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001440:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001442:	617b      	str	r3, [r7, #20]
      break;
 8001444:	e002      	b.n	800144c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	617b      	str	r3, [r7, #20]
      break;
 800144a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800144c:	4b13      	ldr	r3, [pc, #76]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	091b      	lsrs	r3, r3, #4
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	3301      	adds	r3, #1
 8001458:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800145a:	4b10      	ldr	r3, [pc, #64]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	0a1b      	lsrs	r3, r3, #8
 8001460:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	fb03 f202 	mul.w	r2, r3, r2
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001470:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001472:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <HAL_RCC_GetSysClockFreq+0x108>)
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	0e5b      	lsrs	r3, r3, #25
 8001478:	f003 0303 	and.w	r3, r3, #3
 800147c:	3301      	adds	r3, #1
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800148c:	69bb      	ldr	r3, [r7, #24]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3724      	adds	r7, #36	@ 0x24
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000
 80014a0:	08001664 	.word	0x08001664
 80014a4:	00f42400 	.word	0x00f42400
 80014a8:	007a1200 	.word	0x007a1200

080014ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80014b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80014c4:	f7ff fa26 	bl	8000914 <HAL_PWREx_GetVoltageRange>
 80014c8:	6178      	str	r0, [r7, #20]
 80014ca:	e014      	b.n	80014f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80014cc:	4b25      	ldr	r3, [pc, #148]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d0:	4a24      	ldr	r2, [pc, #144]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80014e4:	f7ff fa16 	bl	8000914 <HAL_PWREx_GetVoltageRange>
 80014e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80014ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80014f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014fc:	d10b      	bne.n	8001516 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b80      	cmp	r3, #128	@ 0x80
 8001502:	d919      	bls.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2ba0      	cmp	r3, #160	@ 0xa0
 8001508:	d902      	bls.n	8001510 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800150a:	2302      	movs	r3, #2
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	e013      	b.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001510:	2301      	movs	r3, #1
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	e010      	b.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b80      	cmp	r3, #128	@ 0x80
 800151a:	d902      	bls.n	8001522 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800151c:	2303      	movs	r3, #3
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	e00a      	b.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b80      	cmp	r3, #128	@ 0x80
 8001526:	d102      	bne.n	800152e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001528:	2302      	movs	r3, #2
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	e004      	b.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b70      	cmp	r3, #112	@ 0x70
 8001532:	d101      	bne.n	8001538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001534:	2301      	movs	r3, #1
 8001536:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001538:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f023 0207 	bic.w	r2, r3, #7
 8001540:	4909      	ldr	r1, [pc, #36]	@ (8001568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	4313      	orrs	r3, r2
 8001546:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001548:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0307 	and.w	r3, r3, #7
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	429a      	cmp	r2, r3
 8001554:	d001      	beq.n	800155a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3718      	adds	r7, #24
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000
 8001568:	40022000 	.word	0x40022000

0800156c <memset>:
 800156c:	4402      	add	r2, r0
 800156e:	4603      	mov	r3, r0
 8001570:	4293      	cmp	r3, r2
 8001572:	d100      	bne.n	8001576 <memset+0xa>
 8001574:	4770      	bx	lr
 8001576:	f803 1b01 	strb.w	r1, [r3], #1
 800157a:	e7f9      	b.n	8001570 <memset+0x4>

0800157c <__libc_init_array>:
 800157c:	b570      	push	{r4, r5, r6, lr}
 800157e:	4d0d      	ldr	r5, [pc, #52]	@ (80015b4 <__libc_init_array+0x38>)
 8001580:	4c0d      	ldr	r4, [pc, #52]	@ (80015b8 <__libc_init_array+0x3c>)
 8001582:	1b64      	subs	r4, r4, r5
 8001584:	10a4      	asrs	r4, r4, #2
 8001586:	2600      	movs	r6, #0
 8001588:	42a6      	cmp	r6, r4
 800158a:	d109      	bne.n	80015a0 <__libc_init_array+0x24>
 800158c:	4d0b      	ldr	r5, [pc, #44]	@ (80015bc <__libc_init_array+0x40>)
 800158e:	4c0c      	ldr	r4, [pc, #48]	@ (80015c0 <__libc_init_array+0x44>)
 8001590:	f000 f818 	bl	80015c4 <_init>
 8001594:	1b64      	subs	r4, r4, r5
 8001596:	10a4      	asrs	r4, r4, #2
 8001598:	2600      	movs	r6, #0
 800159a:	42a6      	cmp	r6, r4
 800159c:	d105      	bne.n	80015aa <__libc_init_array+0x2e>
 800159e:	bd70      	pop	{r4, r5, r6, pc}
 80015a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80015a4:	4798      	blx	r3
 80015a6:	3601      	adds	r6, #1
 80015a8:	e7ee      	b.n	8001588 <__libc_init_array+0xc>
 80015aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80015ae:	4798      	blx	r3
 80015b0:	3601      	adds	r6, #1
 80015b2:	e7f2      	b.n	800159a <__libc_init_array+0x1e>
 80015b4:	08001694 	.word	0x08001694
 80015b8:	08001694 	.word	0x08001694
 80015bc:	08001694 	.word	0x08001694
 80015c0:	08001698 	.word	0x08001698

080015c4 <_init>:
 80015c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015c6:	bf00      	nop
 80015c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015ca:	bc08      	pop	{r3}
 80015cc:	469e      	mov	lr, r3
 80015ce:	4770      	bx	lr

080015d0 <_fini>:
 80015d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015d2:	bf00      	nop
 80015d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015d6:	bc08      	pop	{r3}
 80015d8:	469e      	mov	lr, r3
 80015da:	4770      	bx	lr
