$date
  Sat Apr  8 12:23:47 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module comparator_tb $end
$var reg 2 ! x[1:0] $end
$var reg 2 " y[1:0] $end
$var reg 1 # xgty $end
$var reg 1 $ xlty $end
$var reg 1 % xeqy $end
$scope module comp2bit $end
$var reg 2 & x[1:0] $end
$var reg 2 ' y[1:0] $end
$var reg 1 ( xgty $end
$var reg 1 ) xlty $end
$var reg 1 * xeqy $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b01 "
1#
1$
0%
b00 &
b01 '
1(
1)
0*
#20000000
b01 !
b10 "
0#
b01 &
b10 '
0(
#40000000
b10 !
b11 "
1#
b10 &
b11 '
1(
#60000000
b11 !
b00 "
0$
b11 &
b00 '
0)
#80000000
b10 !
b10 &
#100000000
b01 "
b01 '
#120000000
b10 "
0#
1$
b10 '
0(
1)
#140000000
b11 "
1#
b11 '
1(
#160000000
b00 !
b00 "
0#
0$
1%
b00 &
b00 '
0(
0)
1*
#180000000
b01 !
b01 "
b01 &
b01 '
#200000000
b10 !
b10 "
1$
0%
b10 &
b10 '
1)
0*
#220000000
b11 !
b11 "
1#
0$
b11 &
b11 '
1(
0)
#240000000
