# Neural Network Implementation on FPGA  

### Development Environment : 
- *Vivado, version 2025*   


### Lab : 
- [x] **Lab01 (PE)**
- [X] **Lab02 (Systolic_Array)**
- [ ] **Lab03 (Input Register)**
- [ ] **Lab04 (Max Pooling)**
- [ ] **Lab05 (ReLU Function)**
- [ ] **Lab06 (Moudle Integration)**
- [ ] **Lab07 (Data-Path Design)**

# 

## [Lab01](./Lab01) 
```
./Lab01/
├── lab01_testbench/  
│    └── test18_a.txt  
│    └── test18_b.txt  
├── PE.sv                        
└── tb_PE.sv       # TestBench     
```
實現一個Processing Element (PE)  
<img width="1438" height="644" alt="image" src="https://github.com/user-attachments/assets/1cfba159-2101-4353-badd-fe769762c0ae" />

