# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
add wave -position insertpoint  \
vsim:/tb/MyRiscv/AuiPC_Mux/i_S \
vsim:/tb/MyRiscv/AuiPC_Mux/i_D0 \
vsim:/tb/MyRiscv/AuiPC_Mux/i_D1 \
vsim:/tb/MyRiscv/AuiPC_Mux/o_O
add wave -position insertpoint  \
vsim:/tb/MyRiscv/mind_control/o_PCReg
add wave -position insertpoint  \
vsim:/tb/MyRiscv/Sign_Extend/imm_in
add wave -position insertpoint  \
vsim:/tb/MyRiscv/IMem/q
