// Seed: 2296452674
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4
);
  assign id_4 = ('b0);
  assign id_4 = 1;
endmodule
