{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 22:41:18 2014 " "Info: Processing started: Sun Apr 27 22:41:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time -c time " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time " "Info: Found entity 1: time" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file time_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_counter-time_counter_behave " "Info: Found design unit 1: time_counter-time_counter_behave" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Info: Found entity 1: time_counter" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-key_behave " "Info: Found design unit 1: key-key_behave" {  } { { "key.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/key.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/key.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bell-bell_behave " "Info: Found design unit 1: bell-bell_behave" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bell " "Info: Found entity 1: bell" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_behave " "Info: Found design unit 1: control-control_behave" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "time " "Info: Elaborating entity \"time\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Info: Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "time.bdf" "inst" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 32 384 640 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bell bell:inst1 " "Info: Elaborating entity \"bell\" for hierarchy \"bell:inst1\"" {  } { { "time.bdf" "inst1" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 288 496 664 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter time_counter:inst6 " "Info: Elaborating entity \"time_counter\" for hierarchy \"time_counter:inst6\"" {  } { { "time.bdf" "inst6" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 0 680 936 160 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o4p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4p3 " "Info: Found entity 1: altsyncram_o4p3" {  } { { "db/altsyncram_o4p3.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/altsyncram_o4p3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info: Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/mux_aoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Info: Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cntr_vbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Info: Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cmpr_acc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info: Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cntr_02j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info: Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cntr_sbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 33 -1 0 } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 60 -1 0 } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 46 -1 0 } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 45 -1 0 } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 47 -1 0 } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 48 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[7\] VCC " "Warning (13410): Pin \"seg_wei\[7\]\" is stuck at VCC" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[6\] VCC " "Warning (13410): Pin \"seg_wei\[6\]\" is stuck at VCC" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[4\] VCC " "Warning (13410): Pin \"seg_wei\[4\]\" is stuck at VCC" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1231 " "Info: Implemented 1231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1165 " "Info: Implemented 1165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Info: Implemented 34 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 22:41:46 2014 " "Info: Processing ended: Sun Apr 27 22:41:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 22:41:48 2014 " "Info: Processing started: Sun Apr 27 22:41:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off time -c time " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "time EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"time\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bell:inst1\|pwm_signal " "Info: Destination node bell:inst1\|pwm_signal" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_signal } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_counter:inst6\|clk_scan " "Info: Destination node time_counter:inst6\|clk_scan" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_counter:inst6|clk_scan } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bell:inst1\|pwm_signal  " "Info: Automatically promoted node bell:inst1\|pwm_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bell:inst1\|pwm_out " "Info: Destination node bell:inst1\|pwm_out" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 14 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bell:inst1\|pwm_signal~0 " "Info: Destination node bell:inst1\|pwm_signal~0" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_signal~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_signal } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_counter:inst6\|clk_scan  " "Info: Automatically promoted node time_counter:inst6\|clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_counter:inst6\|clk_scan~0 " "Info: Destination node time_counter:inst6\|clk_scan~0" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_counter:inst6|clk_scan~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_counter:inst6|clk_scan } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register time_counter:inst6\|seg_select\[0\] register time_counter:inst6\|seg_duan\[0\] -10.224 ns " "Info: Slack time is -10.224 ns between source register \"time_counter:inst6\|seg_select\[0\]\" and destination register \"time_counter:inst6\|seg_duan\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.930 ns + Largest register register " "Info: + Largest register to register requirement is -3.930 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 806 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 806; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns time_counter:inst6\|seg_duan\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl time_counter:inst6|seg_duan[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 806 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 806; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns time_counter:inst6\|seg_duan\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl time_counter:inst6|seg_duan[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.160 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns time_counter:inst6\|clk_scan 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'time_counter:inst6\|clk_scan'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk time_counter:inst6|clk_scan } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 5.662 ns time_counter:inst6\|clk_scan~clkctrl 3 COMB Unassigned 3 " "Info: 3: + IC(2.139 ns) + CELL(0.000 ns) = 5.662 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'time_counter:inst6\|clk_scan~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { time_counter:inst6|clk_scan time_counter:inst6|clk_scan~clkctrl } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.160 ns time_counter:inst6\|seg_select\[0\] 4 REG Unassigned 21 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.160 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'time_counter:inst6\|seg_select\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { time_counter:inst6|clk_scan~clkctrl time_counter:inst6|seg_select[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.78 % ) " "Info: Total cell delay = 2.490 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.670 ns ( 65.22 % ) " "Info: Total interconnect delay = 4.670 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.160 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns time_counter:inst6\|clk_scan 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'time_counter:inst6\|clk_scan'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk time_counter:inst6|clk_scan } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 5.662 ns time_counter:inst6\|clk_scan~clkctrl 3 COMB Unassigned 3 " "Info: 3: + IC(2.139 ns) + CELL(0.000 ns) = 5.662 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'time_counter:inst6\|clk_scan~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { time_counter:inst6|clk_scan time_counter:inst6|clk_scan~clkctrl } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.160 ns time_counter:inst6\|seg_select\[0\] 4 REG Unassigned 21 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.160 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'time_counter:inst6\|seg_select\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { time_counter:inst6|clk_scan~clkctrl time_counter:inst6|seg_select[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.78 % ) " "Info: Total cell delay = 2.490 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.670 ns ( 65.22 % ) " "Info: Total interconnect delay = 4.670 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.294 ns - Longest register register " "Info: - Longest register to register delay is 6.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_counter:inst6\|seg_select\[0\] 1 REG Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 21; REG Node = 'time_counter:inst6\|seg_select\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_counter:inst6|seg_select[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.370 ns) 1.963 ns time_counter:inst6\|seg_duan\[4\]~19 2 COMB Unassigned 2 " "Info: 2: + IC(1.593 ns) + CELL(0.370 ns) = 1.963 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { time_counter:inst6|seg_select[0] time_counter:inst6|seg_duan[4]~19 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.651 ns) 3.446 ns time_counter:inst6\|seg_duan\[4\]~23 3 COMB Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.651 ns) = 3.446 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { time_counter:inst6|seg_duan[4]~19 time_counter:inst6|seg_duan[4]~23 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.257 ns time_counter:inst6\|seg_duan\[4\]~24 4 COMB Unassigned 5 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 4.257 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { time_counter:inst6|seg_duan[4]~23 time_counter:inst6|seg_duan[4]~24 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.068 ns time_counter:inst6\|Mux55~1 5 COMB Unassigned 1 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.068 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux55~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { time_counter:inst6|seg_duan[4]~24 time_counter:inst6|Mux55~1 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 6.186 ns time_counter:inst6\|Mux55~2 6 COMB Unassigned 1 " "Info: 6: + IC(0.912 ns) + CELL(0.206 ns) = 6.186 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux55~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { time_counter:inst6|Mux55~1 time_counter:inst6|Mux55~2 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.294 ns time_counter:inst6\|seg_duan\[0\] 7 REG Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.294 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { time_counter:inst6|Mux55~2 time_counter:inst6|seg_duan[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 32.97 % ) " "Info: Total cell delay = 2.075 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 67.03 % ) " "Info: Total interconnect delay = 4.219 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { time_counter:inst6|seg_select[0] time_counter:inst6|seg_duan[4]~19 time_counter:inst6|seg_duan[4]~23 time_counter:inst6|seg_duan[4]~24 time_counter:inst6|Mux55~1 time_counter:inst6|Mux55~2 time_counter:inst6|seg_duan[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { time_counter:inst6|seg_select[0] time_counter:inst6|seg_duan[4]~19 time_counter:inst6|seg_duan[4]~23 time_counter:inst6|seg_duan[4]~24 time_counter:inst6|Mux55~1 time_counter:inst6|Mux55~2 time_counter:inst6|seg_duan[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.294 ns register register " "Info: Estimated most critical path is register to register delay of 6.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_counter:inst6\|seg_select\[0\] 1 REG LAB_X21_Y2 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y2; Fanout = 21; REG Node = 'time_counter:inst6\|seg_select\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { time_counter:inst6|seg_select[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.370 ns) 1.963 ns time_counter:inst6\|seg_duan\[4\]~19 2 COMB LAB_X24_Y3 2 " "Info: 2: + IC(1.593 ns) + CELL(0.370 ns) = 1.963 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { time_counter:inst6|seg_select[0] time_counter:inst6|seg_duan[4]~19 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.651 ns) 3.446 ns time_counter:inst6\|seg_duan\[4\]~23 3 COMB LAB_X22_Y3 1 " "Info: 3: + IC(0.832 ns) + CELL(0.651 ns) = 3.446 ns; Loc. = LAB_X22_Y3; Fanout = 1; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { time_counter:inst6|seg_duan[4]~19 time_counter:inst6|seg_duan[4]~23 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.257 ns time_counter:inst6\|seg_duan\[4\]~24 4 COMB LAB_X22_Y3 5 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 4.257 ns; Loc. = LAB_X22_Y3; Fanout = 5; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { time_counter:inst6|seg_duan[4]~23 time_counter:inst6|seg_duan[4]~24 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.068 ns time_counter:inst6\|Mux55~1 5 COMB LAB_X22_Y3 1 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.068 ns; Loc. = LAB_X22_Y3; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux55~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { time_counter:inst6|seg_duan[4]~24 time_counter:inst6|Mux55~1 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 6.186 ns time_counter:inst6\|Mux55~2 6 COMB LAB_X21_Y3 1 " "Info: 6: + IC(0.912 ns) + CELL(0.206 ns) = 6.186 ns; Loc. = LAB_X21_Y3; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux55~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { time_counter:inst6|Mux55~1 time_counter:inst6|Mux55~2 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.294 ns time_counter:inst6\|seg_duan\[0\] 7 REG LAB_X21_Y3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.294 ns; Loc. = LAB_X21_Y3; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { time_counter:inst6|Mux55~2 time_counter:inst6|seg_duan[0] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 32.97 % ) " "Info: Total cell delay = 2.075 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 67.03 % ) " "Info: Total interconnect delay = 4.219 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.294 ns" { time_counter:inst6|seg_select[0] time_counter:inst6|seg_duan[4]~19 time_counter:inst6|seg_duan[4]~23 time_counter:inst6|seg_duan[4]~24 time_counter:inst6|Mux55~1 time_counter:inst6|Mux55~2 time_counter:inst6|seg_duan[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motor_open 0 " "Info: Pin \"motor_open\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_red 0 " "Info: Pin \"led_red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_green 0 " "Info: Pin \"led_green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out 0 " "Info: Pin \"pwm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "password_set_out 0 " "Info: Pin \"password_set_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[7\] 0 " "Info: Pin \"seg_duan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[6\] 0 " "Info: Pin \"seg_duan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[5\] 0 " "Info: Pin \"seg_duan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[4\] 0 " "Info: Pin \"seg_duan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[3\] 0 " "Info: Pin \"seg_duan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[2\] 0 " "Info: Pin \"seg_duan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[1\] 0 " "Info: Pin \"seg_duan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[0\] 0 " "Info: Pin \"seg_duan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[7\] 0 " "Info: Pin \"seg_wei\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[6\] 0 " "Info: Pin \"seg_wei\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[5\] 0 " "Info: Pin \"seg_wei\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[4\] 0 " "Info: Pin \"seg_wei\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[3\] 0 " "Info: Pin \"seg_wei\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[2\] 0 " "Info: Pin \"seg_wei\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[1\] 0 " "Info: Pin \"seg_wei\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[0\] 0 " "Info: Pin \"seg_wei\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[7\] VCC " "Info: Pin seg_wei\[7\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[7] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[7\]" } } } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[6\] VCC " "Info: Pin seg_wei\[6\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[6] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[6\]" } } } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[4\] VCC " "Info: Pin seg_wei\[4\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[4] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[4\]" } } } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 40 952 1128 56 "seg_wei\[7..0\]" "" } } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.fit.smsg " "Info: Generated suppressed messages file G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 22:42:03 2014 " "Info: Processing ended: Sun Apr 27 22:42:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 22:42:05 2014 " "Info: Processing started: Sun Apr 27 22:42:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off time -c time " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 22:42:11 2014 " "Info: Processing ended: Sun Apr 27 22:42:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 22:42:12 2014 " "Info: Processing started: Sun Apr 27 22:42:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pause_key " "Info: Assuming node \"pause_key\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pause_key" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start_key " "Info: Assuming node \"start_key\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_key" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "time_counter:inst6\|clk_scan " "Info: Detected ripple clock \"time_counter:inst6\|clk_scan\" as buffer" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 25 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:inst6\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "bell:inst1\|pwm_signal " "Info: Detected ripple clock \"bell:inst1\|pwm_signal\" as buffer" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "bell:inst1\|pwm_signal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:inst\|password_set register time_counter:inst6\|seg_duan\[6\] 74.03 MHz 13.508 ns Internal " "Info: Clock \"clk\" has Internal fmax of 74.03 MHz between source register \"control:inst\|password_set\" and destination register \"time_counter:inst6\|seg_duan\[6\]\" (period= 13.508 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.487 ns + Longest register register " "Info: + Longest register to register delay is 6.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|password_set 1 REG LCFF_X25_Y3_N9 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 41; REG Node = 'control:inst\|password_set'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|password_set } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.206 ns) 1.436 ns control:inst\|password4_out\[2\]~9 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.230 ns) + CELL(0.206 ns) = 1.436 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'control:inst\|password4_out\[2\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { control:inst|password_set control:inst|password4_out[2]~9 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.647 ns) 2.805 ns time_counter:inst6\|seg_duan\[4\]~11 3 COMB LCCOMB_X25_Y3_N16 2 " "Info: 3: + IC(0.722 ns) + CELL(0.647 ns) = 2.805 ns; Loc. = LCCOMB_X25_Y3_N16; Fanout = 2; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.865 ns time_counter:inst6\|seg_duan\[4\]~21 4 COMB LCCOMB_X25_Y3_N24 1 " "Info: 4: + IC(0.409 ns) + CELL(0.651 ns) = 3.865 ns; Loc. = LCCOMB_X25_Y3_N24; Fanout = 1; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 4.621 ns time_counter:inst6\|seg_duan\[4\]~22 5 COMB LCCOMB_X25_Y3_N10 6 " "Info: 5: + IC(0.386 ns) + CELL(0.370 ns) = 4.621 ns; Loc. = LCCOMB_X25_Y3_N10; Fanout = 6; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.855 ns) 6.487 ns time_counter:inst6\|seg_duan\[6\] 6 REG LCFF_X21_Y3_N17 1 " "Info: 6: + IC(1.011 ns) + CELL(0.855 ns) = 6.487 ns; Loc. = LCFF_X21_Y3_N17; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.729 ns ( 42.07 % ) " "Info: Total cell delay = 2.729 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.758 ns ( 57.93 % ) " "Info: Total interconnect delay = 3.758 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { control:inst|password_set control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { control:inst|password_set {} control:inst|password4_out[2]~9 {} time_counter:inst6|seg_duan[4]~11 {} time_counter:inst6|seg_duan[4]~21 {} time_counter:inst6|seg_duan[4]~22 {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 1.230ns 0.722ns 0.409ns 0.386ns 1.011ns } { 0.000ns 0.206ns 0.647ns 0.651ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns time_counter:inst6\|seg_duan\[6\] 3 REG LCFF_X21_Y3_N17 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X21_Y3_N17; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.755 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns control:inst\|password_set 3 REG LCFF_X25_Y3_N9 41 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X25_Y3_N9; Fanout = 41; REG Node = 'control:inst\|password_set'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 83 -1 0 } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { control:inst|password_set control:inst|password4_out[2]~9 time_counter:inst6|seg_duan[4]~11 time_counter:inst6|seg_duan[4]~21 time_counter:inst6|seg_duan[4]~22 time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { control:inst|password_set {} control:inst|password4_out[2]~9 {} time_counter:inst6|seg_duan[4]~11 {} time_counter:inst6|seg_duan[4]~21 {} time_counter:inst6|seg_duan[4]~22 {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 1.230ns 0.722ns 0.409ns 0.386ns 1.011ns } { 0.000ns 0.206ns 0.647ns 0.651ns 0.370ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { clk clk~clkctrl control:inst|password_set } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|password_set {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pause_key register register control:inst\|ok_signal_counter\[0\] control:inst\|ok_signal_counter\[2\] 360.1 MHz Internal " "Info: Clock \"pause_key\" Internal fmax is restricted to 360.1 MHz between source register \"control:inst\|ok_signal_counter\[0\]\" and destination register \"control:inst\|ok_signal_counter\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.175 ns + Longest register register " "Info: + Longest register to register delay is 1.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|ok_signal_counter\[0\] 1 REG LCFF_X22_Y2_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y2_N19; Fanout = 19; REG Node = 'control:inst\|ok_signal_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.616 ns) 1.067 ns control:inst\|ok_signal_counter~7 2 COMB LCCOMB_X22_Y2_N8 1 " "Info: 2: + IC(0.451 ns) + CELL(0.616 ns) = 1.067 ns; Loc. = LCCOMB_X22_Y2_N8; Fanout = 1; COMB Node = 'control:inst\|ok_signal_counter~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.175 ns control:inst\|ok_signal_counter\[2\] 3 REG LCFF_X22_Y2_N9 20 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.175 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 20; REG Node = 'control:inst\|ok_signal_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 61.62 % ) " "Info: Total cell delay = 0.724 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.451 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:inst|ok_signal_counter[0] {} control:inst|ok_signal_counter~7 {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_key destination 3.357 ns + Shortest register " "Info: + Shortest clock path from clock \"pause_key\" to destination register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pause_key 1 CLK PIN_70 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 3; CLK Node = 'pause_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.666 ns) 3.357 ns control:inst\|ok_signal_counter\[2\] 2 REG LCFF_X22_Y2_N9 20 " "Info: 2: + IC(1.737 ns) + CELL(0.666 ns) = 3.357 ns; Loc. = LCFF_X22_Y2_N9; Fanout = 20; REG Node = 'control:inst\|ok_signal_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 48.26 % ) " "Info: Total cell delay = 1.620 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.737 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pause_key source 3.357 ns - Longest register " "Info: - Longest clock path from clock \"pause_key\" to source register is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pause_key 1 CLK PIN_70 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 3; CLK Node = 'pause_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 152 -48 120 168 "pause_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.666 ns) 3.357 ns control:inst\|ok_signal_counter\[0\] 2 REG LCFF_X22_Y2_N19 19 " "Info: 2: + IC(1.737 ns) + CELL(0.666 ns) = 3.357 ns; Loc. = LCFF_X22_Y2_N19; Fanout = 19; REG Node = 'control:inst\|ok_signal_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 48.26 % ) " "Info: Total cell delay = 1.620 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 51.74 % ) " "Info: Total interconnect delay = 1.737 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:inst|ok_signal_counter[0] control:inst|ok_signal_counter~7 control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:inst|ok_signal_counter[0] {} control:inst|ok_signal_counter~7 {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.616ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[2] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { pause_key control:inst|ok_signal_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { pause_key {} pause_key~combout {} control:inst|ok_signal_counter[0] {} } { 0.000ns 0.000ns 1.737ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|ok_signal_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { control:inst|ok_signal_counter[2] {} } {  } {  } "" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 183 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "start_key register register control:inst\|key_counter\[2\] control:inst\|key_counter\[1\] 360.1 MHz Internal " "Info: Clock \"start_key\" Internal fmax is restricted to 360.1 MHz between source register \"control:inst\|key_counter\[2\]\" and destination register \"control:inst\|key_counter\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.241 ns + Longest register register " "Info: + Longest register to register delay is 1.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|key_counter\[2\] 1 REG LCFF_X22_Y3_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 8; REG Node = 'control:inst\|key_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|key_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.651 ns) 1.133 ns control:inst\|key_counter~4 2 COMB LCCOMB_X22_Y3_N0 1 " "Info: 2: + IC(0.482 ns) + CELL(0.651 ns) = 1.133 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 1; COMB Node = 'control:inst\|key_counter~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { control:inst|key_counter[2] control:inst|key_counter~4 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.241 ns control:inst\|key_counter\[1\] 3 REG LCFF_X22_Y3_N1 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.241 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 8; REG Node = 'control:inst\|key_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.16 % ) " "Info: Total cell delay = 0.759 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 38.84 % ) " "Info: Total interconnect delay = 0.482 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { control:inst|key_counter[2] control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { control:inst|key_counter[2] {} control:inst|key_counter~4 {} control:inst|key_counter[1] {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start_key destination 3.332 ns + Shortest register " "Info: + Shortest clock path from clock \"start_key\" to destination register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns start_key 1 CLK PIN_67 5 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 5; CLK Node = 'start_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.666 ns) 3.332 ns control:inst\|key_counter\[1\] 2 REG LCFF_X22_Y3_N1 8 " "Info: 2: + IC(1.732 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 8; REG Node = 'control:inst\|key_counter\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 48.02 % ) " "Info: Total cell delay = 1.600 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.732 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.732 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start_key source 3.332 ns - Longest register " "Info: - Longest clock path from clock \"start_key\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns start_key 1 CLK PIN_67 5 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 5; CLK Node = 'start_key'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_key } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 136 -48 120 152 "start_key" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.666 ns) 3.332 ns control:inst\|key_counter\[2\] 2 REG LCFF_X22_Y3_N13 8 " "Info: 2: + IC(1.732 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 8; REG Node = 'control:inst\|key_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 48.02 % ) " "Info: Total cell delay = 1.600 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.732 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.732 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { control:inst|key_counter[2] control:inst|key_counter~4 control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.241 ns" { control:inst|key_counter[2] {} control:inst|key_counter~4 {} control:inst|key_counter[1] {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[1] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { start_key control:inst|key_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { start_key {} start_key~combout {} control:inst|key_counter[2] {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|key_counter[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { control:inst|key_counter[1] {} } {  } {  } "" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 41 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] register sld_hub:sld_hub_inst\|tdo 102.65 MHz 9.742 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 102.65 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 9.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.611 ns + Longest register register " "Info: + Longest register to register delay is 4.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] 1 REG LCFF_X20_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.650 ns) 1.425 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~6 2 COMB LCCOMB_X19_Y8_N0 1 " "Info: 2: + IC(0.775 ns) + CELL(0.650 ns) = 1.425 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.206 ns) 2.314 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 3 COMB LCCOMB_X19_Y9_N6 1 " "Info: 3: + IC(0.683 ns) + CELL(0.206 ns) = 2.314 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 3.358 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 4 COMB LCCOMB_X19_Y9_N22 1 " "Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 3.358 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.932 ns sld_hub:sld_hub_inst\|tdo~5 5 COMB LCCOMB_X19_Y9_N2 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 3.932 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 4.503 ns sld_hub:sld_hub_inst\|tdo~6 6 COMB LCCOMB_X19_Y9_N10 1 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 4.503 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.611 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X19_Y9_N11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.611 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 43.96 % ) " "Info: Total cell delay = 2.027 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.584 ns ( 56.04 % ) " "Info: Total interconnect delay = 2.584 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.775ns 0.683ns 0.393ns 0.368ns 0.365ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.320 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.320 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X19_Y9_N11 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.320 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.654 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.316 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.316 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] 3 REG LCFF_X20_Y8_N5 4 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 5.316 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.53 % ) " "Info: Total cell delay = 0.666 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 87.47 % ) " "Info: Total interconnect delay = 4.650 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.611 ns" { sld_hub:sld_hub_inst|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~6 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.775ns 0.683ns 0.393ns 0.368ns 0.365ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[1][5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[1][5] {} } { 0.000ns 3.812ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|current_state bell:inst1\|pwm_en clk 357 ps " "Info: Found hold time violation between source  pin or register \"control:inst\|current_state\" and destination pin or register \"bell:inst1\|pwm_en\" for clock \"clk\" (Hold time is 357 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.152 ns + Largest " "Info: + Largest clock skew is 2.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns bell:inst1\|pwm_signal 2 REG LCFF_X1_Y6_N13 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'bell:inst1\|pwm_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk bell:inst1|pwm_signal } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns bell:inst1\|pwm_signal~clkctrl 3 COMB CLKCTRL_G0 33 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G0; Fanout = 33; COMB Node = 'bell:inst1\|pwm_signal~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 4.902 ns bell:inst1\|pwm_en 4 REG LCFF_X14_Y3_N17 21 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.902 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.81 % ) " "Info: Total cell delay = 2.736 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 44.19 % ) " "Info: Total interconnect delay = 2.166 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.750 ns control:inst\|current_state 3 REG LCFF_X20_Y3_N25 7 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X20_Y3_N25; Fanout = 7; REG Node = 'control:inst\|current_state'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.22 % ) " "Info: Total cell delay = 1.766 ns ( 64.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.78 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.797 ns - Shortest register register " "Info: - Shortest register to register delay is 1.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|current_state 1 REG LCFF_X20_Y3_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N25; Fanout = 7; REG Node = 'control:inst\|current_state'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|current_state } "NODE_NAME" } } { "control.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/control.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.206 ns) 1.689 ns bell:inst1\|Selector31~5 2 COMB LCCOMB_X14_Y3_N16 1 " "Info: 2: + IC(1.483 ns) + CELL(0.206 ns) = 1.689 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 1; COMB Node = 'bell:inst1\|Selector31~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { control:inst|current_state bell:inst1|Selector31~5 } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.797 ns bell:inst1\|pwm_en 3 REG LCFF_X14_Y3_N17 21 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.797 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.47 % ) " "Info: Total cell delay = 0.314 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 82.53 % ) " "Info: Total interconnect delay = 1.483 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { control:inst|current_state bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.797 ns" { control:inst|current_state {} bell:inst1|Selector31~5 {} bell:inst1|pwm_en {} } { 0.000ns 1.483ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { clk clk~clkctrl control:inst|current_state } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|current_state {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { control:inst|current_state bell:inst1|Selector31~5 bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.797 ns" { control:inst|current_state {} bell:inst1|Selector31~5 {} bell:inst1|pwm_en {} } { 0.000ns 1.483ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "time_counter:inst6\|seg_duan\[5\] reset_n clk 8.270 ns register " "Info: tsu for register \"time_counter:inst6\|seg_duan\[5\]\" (data pin = \"reset_n\", clock pin = \"clk\") is 8.270 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.062 ns + Longest pin register " "Info: + Longest pin to register delay is 11.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset_n 1 PIN PIN_74 137 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 137; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 104 -48 120 120 "reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.683 ns) + CELL(0.624 ns) 8.272 ns time_counter:inst6\|seg_duan\[4\]~7 2 COMB LCCOMB_X25_Y3_N0 7 " "Info: 2: + IC(6.683 ns) + CELL(0.624 ns) = 8.272 ns; Loc. = LCCOMB_X25_Y3_N0; Fanout = 7; COMB Node = 'time_counter:inst6\|seg_duan\[4\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.307 ns" { reset_n time_counter:inst6|seg_duan[4]~7 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.537 ns) 9.921 ns time_counter:inst6\|Mux50~1 3 COMB LCCOMB_X22_Y3_N10 1 " "Info: 3: + IC(1.112 ns) + CELL(0.537 ns) = 9.921 ns; Loc. = LCCOMB_X22_Y3_N10; Fanout = 1; COMB Node = 'time_counter:inst6\|Mux50~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.460 ns) 11.062 ns time_counter:inst6\|seg_duan\[5\] 4 REG LCFF_X21_Y3_N11 1 " "Info: 4: + IC(0.681 ns) + CELL(0.460 ns) = 11.062 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 23.38 % ) " "Info: Total cell delay = 2.586 ns ( 23.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.476 ns ( 76.62 % ) " "Info: Total interconnect delay = 8.476 ns ( 76.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.062 ns" { reset_n time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.062 ns" { reset_n {} reset_n~combout {} time_counter:inst6|seg_duan[4]~7 {} time_counter:inst6|Mux50~1 {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 6.683ns 1.112ns 0.681ns } { 0.000ns 0.965ns 0.624ns 0.537ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 542 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 542; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns time_counter:inst6\|seg_duan\[5\] 3 REG LCFF_X21_Y3_N11 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X21_Y3_N11; Fanout = 1; REG Node = 'time_counter:inst6\|seg_duan\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "time_counter.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time_counter.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.062 ns" { reset_n time_counter:inst6|seg_duan[4]~7 time_counter:inst6|Mux50~1 time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.062 ns" { reset_n {} reset_n~combout {} time_counter:inst6|seg_duan[4]~7 {} time_counter:inst6|Mux50~1 {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 6.683ns 1.112ns 0.681ns } { 0.000ns 0.965ns 0.624ns 0.537ns 0.460ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl time_counter:inst6|seg_duan[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} time_counter:inst6|seg_duan[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out bell:inst1\|pwm_en 13.342 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"bell:inst1\|pwm_en\" is 13.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 88 -48 120 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns bell:inst1\|pwm_signal 2 REG LCFF_X1_Y6_N13 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'bell:inst1\|pwm_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk bell:inst1|pwm_signal } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.406 ns bell:inst1\|pwm_signal~clkctrl 3 COMB CLKCTRL_G0 33 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.406 ns; Loc. = CLKCTRL_G0; Fanout = 33; COMB Node = 'bell:inst1\|pwm_signal~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 4.902 ns bell:inst1\|pwm_en 4 REG LCFF_X14_Y3_N17 21 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 4.902 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.81 % ) " "Info: Total cell delay = 2.736 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 44.19 % ) " "Info: Total interconnect delay = 2.166 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.136 ns + Longest register pin " "Info: + Longest register to pin delay is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bell:inst1\|pwm_en 1 REG LCFF_X14_Y3_N17 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 21; REG Node = 'bell:inst1\|pwm_en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { bell:inst1|pwm_en } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.589 ns) 3.219 ns bell:inst1\|pwm_out 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(2.630 ns) + CELL(0.589 ns) = 3.219 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'bell:inst1\|pwm_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { bell:inst1|pwm_en bell:inst1|pwm_out } "NODE_NAME" } } { "bell.vhd" "" { Text "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/bell.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(3.246 ns) 8.136 ns pwm_out 3 PIN PIN_44 0 " "Info: 3: + IC(1.671 ns) + CELL(3.246 ns) = 8.136 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/外接项目/用FPGA实现一款简易电子密码锁/VHDL/time.bdf" { { 328 704 880 344 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.835 ns ( 47.14 % ) " "Info: Total cell delay = 3.835 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 52.86 % ) " "Info: Total interconnect delay = 4.301 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { bell:inst1|pwm_en bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { bell:inst1|pwm_en {} bell:inst1|pwm_out {} pwm_out {} } { 0.000ns 2.630ns 1.671ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk bell:inst1|pwm_signal bell:inst1|pwm_signal~clkctrl bell:inst1|pwm_en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk {} clk~combout {} bell:inst1|pwm_signal {} bell:inst1|pwm_signal~clkctrl {} bell:inst1|pwm_en {} } { 0.000ns 0.000ns 0.522ns 0.814ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { bell:inst1|pwm_en bell:inst1|pwm_out pwm_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { bell:inst1|pwm_en {} bell:inst1|pwm_out {} pwm_out {} } { 0.000ns 2.630ns 1.671ns } { 0.000ns 0.589ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|tdo_bypass_reg altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.811 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|tdo_bypass_reg\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.312 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 5.312 ns sld_hub:sld_hub_inst\|tdo_bypass_reg 3 REG LCFF_X15_Y9_N25 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 5.312 ns; Loc. = LCFF_X15_Y9_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.54 % ) " "Info: Total cell delay = 0.666 ns ( 12.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 87.46 % ) " "Info: Total interconnect delay = 4.646 ns ( 87.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 3.812ns 0.834ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.807 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.206 ns) 2.699 ns sld_hub:sld_hub_inst\|tdo_bypass_reg~0 2 COMB LCCOMB_X15_Y9_N24 1 " "Info: 2: + IC(2.493 ns) + CELL(0.206 ns) = 2.699 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.807 ns sld_hub:sld_hub_inst\|tdo_bypass_reg 3 REG LCFF_X15_Y9_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.807 ns; Loc. = LCFF_X15_Y9_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo_bypass_reg'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "../../../quartusii/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "G:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 11.19 % ) " "Info: Total cell delay = 0.314 ns ( 11.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.493 ns ( 88.81 % ) " "Info: Total interconnect delay = 2.493 ns ( 88.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|tdo_bypass_reg~0 {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 2.493ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 3.812ns 0.834ns } { 0.000ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|tdo_bypass_reg~0 sld_hub:sld_hub_inst|tdo_bypass_reg } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|tdo_bypass_reg~0 {} sld_hub:sld_hub_inst|tdo_bypass_reg {} } { 0.000ns 2.493ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 22:42:14 2014 " "Info: Processing ended: Sun Apr 27 22:42:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
