Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 26 17:53:29 2024
| Host         : supreme running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: old_clk (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[10][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[11][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[12][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[13][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[14][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[15][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[16][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[17][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[18][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[19][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[1][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[20][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[21][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[22][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[23][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[24][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[25][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[26][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[27][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[28][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[29][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[2][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[30][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[31][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[3][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[4][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[5][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[6][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[7][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[8][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: decoder_instance/RF/registers_reg[9][9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[11]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[12]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[13]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[14]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[15]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[16]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[17]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[18]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[19]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[1]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[20]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[21]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[22]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[23]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[24]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[25]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[26]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[27]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[28]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[29]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[2]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[30]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[31]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[3]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[4]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[5]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[6]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[7]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[8]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/PC_reg[9]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: memorio/select_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.916        0.000                      0                 2248        0.292        0.000                      0                 2248        2.633        0.000                       0                  1094  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        7.916        0.000                      0                 2248        0.292        0.000                      0                 2248       21.239        0.000                       0                  1090  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        7.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[2][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 3.302ns (24.374%)  route 10.245ns (75.626%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 18.292 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.926     9.626    decoder_instance/RF/D[0]
    SLICE_X55Y45         FDCE                                         r  decoder_instance/RF/registers_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.452    18.292    decoder_instance/RF/clk_out1
    SLICE_X55Y45         FDCE                                         r  decoder_instance/RF/registers_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.795    
                         clock uncertainty           -0.175    17.621    
    SLICE_X55Y45         FDCE (Setup_fdce_C_D)       -0.078    17.543    decoder_instance/RF/registers_reg[2][0]
  -------------------------------------------------------------------
                         required time                         17.543    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[14][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.518ns  (logic 3.302ns (24.427%)  route 10.216ns (75.573%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.446ns = ( 18.293 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.897     9.597    decoder_instance/RF/D[0]
    SLICE_X57Y45         FDCE                                         r  decoder_instance/RF/registers_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.453    18.293    decoder_instance/RF/clk_out1
    SLICE_X57Y45         FDCE                                         r  decoder_instance/RF/registers_reg[14][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.796    
                         clock uncertainty           -0.175    17.622    
    SLICE_X57Y45         FDCE (Setup_fdce_C_D)       -0.064    17.558    decoder_instance/RF/registers_reg[14][0]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[15][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.552ns  (logic 3.302ns (24.366%)  route 10.250ns (75.634%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 18.292 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.931     9.631    decoder_instance/RF/D[0]
    SLICE_X54Y46         FDCE                                         r  decoder_instance/RF/registers_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.452    18.292    decoder_instance/RF/clk_out1
    SLICE_X54Y46         FDCE                                         r  decoder_instance/RF/registers_reg[15][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.795    
                         clock uncertainty           -0.175    17.621    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.026    17.595    decoder_instance/RF/registers_reg[15][0]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[8][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 3.302ns (24.437%)  route 10.211ns (75.563%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 18.292 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.892     9.592    decoder_instance/RF/D[0]
    SLICE_X55Y44         FDCE                                         r  decoder_instance/RF/registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.452    18.292    decoder_instance/RF/clk_out1
    SLICE_X55Y44         FDCE                                         r  decoder_instance/RF/registers_reg[8][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.795    
                         clock uncertainty           -0.175    17.621    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)       -0.064    17.557    decoder_instance/RF/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                         17.557    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[6][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.480ns  (logic 3.302ns (24.495%)  route 10.178ns (75.505%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.448ns = ( 18.291 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.859     9.559    decoder_instance/RF/D[0]
    SLICE_X57Y40         FDCE                                         r  decoder_instance/RF/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.451    18.291    decoder_instance/RF/clk_out1
    SLICE_X57Y40         FDCE                                         r  decoder_instance/RF/registers_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.794    
                         clock uncertainty           -0.175    17.620    
    SLICE_X57Y40         FDCE (Setup_fdce_C_D)       -0.092    17.528    decoder_instance/RF/registers_reg[6][0]
  -------------------------------------------------------------------
                         required time                         17.528    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[3][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.522ns  (logic 3.302ns (24.419%)  route 10.220ns (75.581%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 18.292 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.901     9.601    decoder_instance/RF/D[0]
    SLICE_X54Y45         FDCE                                         r  decoder_instance/RF/registers_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.452    18.292    decoder_instance/RF/clk_out1
    SLICE_X54Y45         FDCE                                         r  decoder_instance/RF/registers_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.795    
                         clock uncertainty           -0.175    17.621    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.042    17.579    decoder_instance/RF/registers_reg[3][0]
  -------------------------------------------------------------------
                         required time                         17.579    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[12][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 3.302ns (24.418%)  route 10.221ns (75.582%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.446ns = ( 18.293 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.902     9.602    decoder_instance/RF/D[0]
    SLICE_X54Y48         FDCE                                         r  decoder_instance/RF/registers_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.453    18.293    decoder_instance/RF/clk_out1
    SLICE_X54Y48         FDCE                                         r  decoder_instance/RF/registers_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.796    
                         clock uncertainty           -0.175    17.622    
    SLICE_X54Y48         FDCE (Setup_fdce_C_D)       -0.042    17.580    decoder_instance/RF/registers_reg[12][0]
  -------------------------------------------------------------------
                         required time                         17.580    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  7.978    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[4][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.470ns  (logic 3.302ns (24.515%)  route 10.168ns (75.485%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.448ns = ( 18.291 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.849     9.549    decoder_instance/RF/D[0]
    SLICE_X55Y42         FDCE                                         r  decoder_instance/RF/registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.451    18.291    decoder_instance/RF/clk_out1
    SLICE_X55Y42         FDCE                                         r  decoder_instance/RF/registers_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.794    
                         clock uncertainty           -0.175    17.620    
    SLICE_X55Y42         FDCE (Setup_fdce_C_D)       -0.092    17.528    decoder_instance/RF/registers_reg[4][0]
  -------------------------------------------------------------------
                         required time                         17.528    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[1][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 3.302ns (24.577%)  route 10.133ns (75.423%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.447ns = ( 18.292 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.814     9.514    decoder_instance/RF/D[0]
    SLICE_X55Y46         FDCE                                         r  decoder_instance/RF/registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.452    18.292    decoder_instance/RF/clk_out1
    SLICE_X55Y46         FDCE                                         r  decoder_instance/RF/registers_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.795    
                         clock uncertainty           -0.175    17.621    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)       -0.064    17.557    decoder_instance/RF/registers_reg[1][0]
  -------------------------------------------------------------------
                         required time                         17.557    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            decoder_instance/RF/registers_reg[11][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        13.365ns  (logic 3.302ns (24.706%)  route 10.063ns (75.294%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.446ns = ( 18.293 - 21.739 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.555    -3.921    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.816    -2.649    decoder_instance/immgen/PC[2]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    -2.124 r  decoder_instance/immgen/immediate0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.124    decoder_instance/immgen/immediate0_carry_n_2
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.010 r  decoder_instance/immgen/immediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -2.010    decoder_instance/immgen/immediate0_carry__0_n_2
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.896 r  decoder_instance/immgen/immediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -1.896    decoder_instance/immgen/immediate0_carry__1_n_2
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.782 r  decoder_instance/immgen/immediate0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.782    decoder_instance/immgen/immediate0_carry__2_n_2
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.668 r  decoder_instance/immgen/immediate0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -1.668    decoder_instance/immgen/immediate0_carry__3_n_2
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.554 r  decoder_instance/immgen/immediate0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -1.554    decoder_instance/immgen/immediate0_carry__4_n_2
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.440 r  decoder_instance/immgen/immediate0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -1.440    decoder_instance/immgen/immediate0_carry__5_n_2
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -1.218 r  decoder_instance/immgen/immediate0_carry__6/O[0]
                         net (fo=2, routed)           0.946    -0.272    ifetch_instance/next_PC0[28]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.299     0.027 f  ifetch_instance/PC[29]_i_11/O
                         net (fo=1, routed)           0.464     0.491    ifetch_instance/PC[29]_i_11_n_2
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     0.615 r  ifetch_instance/PC[29]_i_8/O
                         net (fo=9, routed)           0.683     1.299    ifetch_instance/PC[29]_i_8_n_2
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.423 r  ifetch_instance/registers[31][29]_i_8/O
                         net (fo=22, routed)          0.631     2.054    ifetch_instance/alu/MUXResult[29]
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.178 r  ifetch_instance/addr_out_reg[13]_i_46/O
                         net (fo=63, routed)          1.272     3.450    ifetch_instance/addr_out_reg[13]_i_46_n_2
    SLICE_X30Y33         LUT6 (Prop_lut6_I4_O)        0.124     3.574 r  ifetch_instance/addr_out_reg[5]_i_21/O
                         net (fo=5, routed)           0.701     4.275    ifetch_instance/addr_out_reg[5]_i_21_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.399 r  ifetch_instance/addr_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.665     5.064    ifetch_instance/addr_out_reg[1]_i_10_n_2
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  ifetch_instance/addr_out_reg[1]_i_6/O
                         net (fo=3, routed)           0.794     5.982    ifetch_instance/addr_out_reg[1]_i_6_n_2
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.106 r  ifetch_instance/addr_out_reg[0]_i_5/O
                         net (fo=1, routed)           0.407     6.513    ifetch_instance/addr_out_reg[0]_i_5_n_2
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.637 r  ifetch_instance/addr_out_reg[0]_i_1/O
                         net (fo=11, routed)          1.939     8.576    ifetch_instance/registers_reg[31][13][0]
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  ifetch_instance/registers[31][0]_i_1/O
                         net (fo=31, routed)          0.744     9.444    decoder_instance/RF/D[0]
    SLICE_X57Y44         FDCE                                         r  decoder_instance/RF/registers_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  old_clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    22.920    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    15.167 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.749    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.840 f  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        1.453    18.293    decoder_instance/RF/clk_out1
    SLICE_X57Y44         FDCE                                         r  decoder_instance/RF/registers_reg[11][0]/C  (IS_INVERTED)
                         clock pessimism             -0.497    17.796    
                         clock uncertainty           -0.175    17.622    
    SLICE_X57Y44         FDCE (Setup_fdce_C_D)       -0.078    17.544    decoder_instance/RF/registers_reg[11][0]
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  8.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.556    -0.800    ifetch_instance/clk_out1
    SLICE_X44Y30         FDCE                                         r  ifetch_instance/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  ifetch_instance/PC_reg[1]/Q
                         net (fo=5, routed)           0.197    -0.462    ifetch_instance/PC_reg[31]_0[0]
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.417 r  ifetch_instance/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.417    ifetch_instance/PC[1]_i_1_n_2
    SLICE_X44Y30         FDCE                                         r  ifetch_instance/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.824    -0.758    ifetch_instance/clk_out1
    SLICE_X44Y30         FDCE                                         r  ifetch_instance/PC_reg[1]/C
                         clock pessimism             -0.042    -0.800    
    SLICE_X44Y30         FDCE (Hold_fdce_C_D)         0.091    -0.709    ifetch_instance/PC_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.144%)  route 0.170ns (39.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.561    -0.795    ifetch_instance/clk_out1
    SLICE_X45Y37         FDCE                                         r  ifetch_instance/PC_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.654 r  ifetch_instance/PC_reg[29]/Q
                         net (fo=5, routed)           0.170    -0.484    ifetch_instance/PC_reg[31]_0[14]
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  ifetch_instance/PC[29]_i_6/O
                         net (fo=1, routed)           0.000    -0.439    ifetch_instance/PC[29]_i_6_n_2
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.369 r  ifetch_instance/PC_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.369    ifetch_instance/PC_reg[29]_i_1_n_9
    SLICE_X45Y37         FDCE                                         r  ifetch_instance/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.830    -0.752    ifetch_instance/clk_out1
    SLICE_X45Y37         FDCE                                         r  ifetch_instance/PC_reg[29]/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X45Y37         FDCE (Hold_fdce_C_D)         0.105    -0.690    ifetch_instance/PC_reg[29]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.557    -0.799    ifetch_instance/clk_out1
    SLICE_X45Y31         FDCE                                         r  ifetch_instance/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.658 r  ifetch_instance/PC_reg[8]/Q
                         net (fo=19, routed)          0.182    -0.475    ifetch_instance/PC[6]
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.430 r  ifetch_instance/PC[5]_i_6/O
                         net (fo=1, routed)           0.000    -0.430    ifetch_instance/PC[5]_i_6_n_2
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.367 r  ifetch_instance/PC_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.367    ifetch_instance/PC_reg[5]_i_1_n_6
    SLICE_X45Y31         FDCE                                         r  ifetch_instance/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.825    -0.757    ifetch_instance/clk_out1
    SLICE_X45Y31         FDCE                                         r  ifetch_instance/PC_reg[8]/C
                         clock pessimism             -0.042    -0.799    
    SLICE_X45Y31         FDCE (Hold_fdce_C_D)         0.105    -0.694    ifetch_instance/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.560    -0.796    ifetch_instance/clk_out1
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch_instance/PC_reg[20]/Q
                         net (fo=5, routed)           0.182    -0.472    ifetch_instance/PC_reg[31]_0[5]
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.427 r  ifetch_instance/PC[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.427    ifetch_instance/PC[17]_i_6_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.364 r  ifetch_instance/PC_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.364    ifetch_instance/PC_reg[17]_i_1_n_6
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.828    -0.754    ifetch_instance/clk_out1
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[20]/C
                         clock pessimism             -0.042    -0.796    
    SLICE_X45Y34         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch_instance/PC_reg[20]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.706%)  route 0.183ns (42.294%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.558    -0.798    ifetch_instance/clk_out1
    SLICE_X45Y32         FDCE                                         r  ifetch_instance/PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  ifetch_instance/PC_reg[12]/Q
                         net (fo=20, routed)          0.183    -0.474    ifetch_instance/PC[10]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.429 r  ifetch_instance/PC[9]_i_6/O
                         net (fo=1, routed)           0.000    -0.429    ifetch_instance/PC[9]_i_6_n_2
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.366 r  ifetch_instance/PC_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.366    ifetch_instance/PC_reg[9]_i_1_n_6
    SLICE_X45Y32         FDCE                                         r  ifetch_instance/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.826    -0.756    ifetch_instance/clk_out1
    SLICE_X45Y32         FDCE                                         r  ifetch_instance/PC_reg[12]/C
                         clock pessimism             -0.042    -0.798    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.105    -0.693    ifetch_instance/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.554    -0.802    ifetch_instance/clk_out1
    SLICE_X42Y29         FDCE                                         r  ifetch_instance/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.638 r  ifetch_instance/PC_reg[0]/Q
                         net (fo=3, routed)           0.245    -0.392    ifetch_instance/PC_reg[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.045    -0.347 r  ifetch_instance/PC[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.347    ifetch_instance/PC[0]_i_2_n_2
    SLICE_X42Y29         FDCE                                         r  ifetch_instance/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.822    -0.760    ifetch_instance/clk_out1
    SLICE_X42Y29         FDCE                                         r  ifetch_instance/PC_reg[0]/C
                         clock pessimism             -0.042    -0.802    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.121    -0.681    ifetch_instance/PC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.127%)  route 0.195ns (43.873%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.559    -0.797    ifetch_instance/clk_out1
    SLICE_X45Y33         FDCE                                         r  ifetch_instance/PC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  ifetch_instance/PC_reg[16]/Q
                         net (fo=5, routed)           0.195    -0.461    ifetch_instance/PC_reg[31]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.416 r  ifetch_instance/PC[13]_i_6/O
                         net (fo=1, routed)           0.000    -0.416    ifetch_instance/PC[13]_i_6_n_2
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.353 r  ifetch_instance/PC_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.353    ifetch_instance/PC_reg[13]_i_1_n_6
    SLICE_X45Y33         FDCE                                         r  ifetch_instance/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.827    -0.755    ifetch_instance/clk_out1
    SLICE_X45Y33         FDCE                                         r  ifetch_instance/PC_reg[16]/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X45Y33         FDCE (Hold_fdce_C_D)         0.105    -0.692    ifetch_instance/PC_reg[16]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.256ns (56.892%)  route 0.194ns (43.108%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.560    -0.796    ifetch_instance/clk_out1
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch_instance/PC_reg[17]/Q
                         net (fo=5, routed)           0.194    -0.461    ifetch_instance/PC_reg[31]_0[2]
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.416 r  ifetch_instance/PC[17]_i_9/O
                         net (fo=1, routed)           0.000    -0.416    ifetch_instance/PC[17]_i_9_n_2
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.346 r  ifetch_instance/PC_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.346    ifetch_instance/PC_reg[17]_i_1_n_9
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.828    -0.754    ifetch_instance/clk_out1
    SLICE_X45Y34         FDCE                                         r  ifetch_instance/PC_reg[17]/C
                         clock pessimism             -0.042    -0.796    
    SLICE_X45Y34         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch_instance/PC_reg[17]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.256ns (56.892%)  route 0.194ns (43.108%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.560    -0.796    ifetch_instance/clk_out1
    SLICE_X45Y35         FDCE                                         r  ifetch_instance/PC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  ifetch_instance/PC_reg[21]/Q
                         net (fo=5, routed)           0.194    -0.461    ifetch_instance/PC_reg[31]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.416 r  ifetch_instance/PC[21]_i_9/O
                         net (fo=1, routed)           0.000    -0.416    ifetch_instance/PC[21]_i_9_n_2
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.346 r  ifetch_instance/PC_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.346    ifetch_instance/PC_reg[21]_i_1_n_9
    SLICE_X45Y35         FDCE                                         r  ifetch_instance/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.829    -0.753    ifetch_instance/clk_out1
    SLICE_X45Y35         FDCE                                         r  ifetch_instance/PC_reg[21]/C
                         clock pessimism             -0.043    -0.796    
    SLICE_X45Y35         FDCE (Hold_fdce_C_D)         0.105    -0.691    ifetch_instance/PC_reg[21]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ifetch_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch_instance/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.249ns (54.111%)  route 0.211ns (45.889%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.556    -0.800    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  ifetch_instance/PC_reg[4]/Q
                         net (fo=19, routed)          0.211    -0.448    ifetch_instance/PC[2]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.403 r  ifetch_instance/PC[2]_i_5/O
                         net (fo=1, routed)           0.000    -0.403    ifetch_instance/PC[2]_i_5_n_2
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.340 r  ifetch_instance/PC_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.340    ifetch_instance/PC_reg[2]_i_1_n_6
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  old_clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1088, routed)        0.824    -0.758    ifetch_instance/clk_out1
    SLICE_X45Y30         FDCE                                         r  ifetch_instance/PC_reg[4]/C
                         clock pessimism             -0.042    -0.800    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.105    -0.695    ifetch_instance/PC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y11    dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0     ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0     ifetch_instance/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y29    ifetch_instance/PC_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y30    ifetch_instance/PC_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y30    ifetch_instance/PC_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y30    ifetch_instance/PC_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y30    ifetch_instance/PC_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y46    dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y46    dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y32    ifetch_instance/PC_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y32    ifetch_instance/PC_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y32    ifetch_instance/PC_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y45    decoder_instance/RF/registers_reg[26][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y41    decoder_instance/RF/registers_reg[26][14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y41    decoder_instance/RF/registers_reg[26][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y41    decoder_instance/RF/registers_reg[26][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y44    decoder_instance/RF/registers_reg[28][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y42    decoder_instance/RF/registers_reg[28][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y29    decoder_instance/RF/registers_reg[28][18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X65Y40    decoder_instance/RF/registers_reg[28][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y36    decoder_instance/RF/registers_reg[28][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y36    decoder_instance/RF/registers_reg[28][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



