*****************************************************************

  Operator   [GTP_APM_E2]

  Author      [liujiao]

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_APM_E2
{
    operator gopAPM gopapm
    parameter map
    (
        CP_GRS_DIS              =>        GRS_EN == "TRUE" ? 1'b0 : 1'b1,
        CP_ASYNC                =>        ASYNC_RST == 0 ? 1'b0 : 1'b1,
        CP_SIMD                 =>        USE_SIMD == 0 ? 1'b0 : 1'b1,
        CP_POSTADD              =>        USE_POSTADD == 0 ? 1'b0 : 1'b1,
        CP_PREADD               =>        USE_PREADD == 0 ? 1'b0 : 1'b1,
        CP_XOREG                =>        (CXO_REG == 0) ? 2'b00 : (CXO_REG == 1) ? 2'b01 : (CXO_REG == 2) ? 2'b10 : 2'b11,
        //CP_XREG                 =>        (X_REG == 0) ? 2'b00 : (X_REG == 1) ? 2'b01 : (X_REG == 2) ? 2'b10 : 2'b11,
        //CP_YREG                 =>        (Y_REG == 0) ? 2'b00 : (Y_REG == 1) ? 2'b01 : (Y_REG == 2) ? 2'b10 : 2'b11,
        CP_XREG                 =>        (X_REG == 0) ? 2'b00 : (X_REG == 1) ? 2'b01 : 2'b11,     //GTP_SPEC 2.4
        CP_YREG                 =>        (Y_REG == 0) ? 2'b00 : (Y_REG == 3) ? 2'b11 : 2'b01,     //GTP_SPEC 2.4
        CP_HREG                 =>        XB_REG == 0 ? 1'b0 : 1'b1,
        CP_ZREG                 =>        Z_REG == 0 ? 1'b0 : 1'b1,
        CP_PREREG               =>        PREADD_REG == 0 ? 1'b0 : 1'b1,
        CP_MREG                 =>        MULT_REG == 0 ? 1'b0 : 1'b1,
        CP_PREG                 =>        P_REG == 0 ? 1'b0 : 1'b1,
        CP_MODEYREG             =>        MODEY_REG == 0 ? 1'b0 : 1'b1 ,
        CP_MODEZREG             =>        MODEZ_REG == 0 ? 1'b0 : 1'b1 ,
        CP_INCTRLREG            =>        MODEIN_REG == 0 ? 1'b0 : 1'b1,
        CP_XSEL                 =>        X_SEL == 0 ? 1'b0 : 1'b1,
        CP_XBSEL                =>        (XB_SEL == 0) ? 2'b00 : (XB_SEL == 1) ? 2'b01 : (XB_SEL == 2) ? 2'b10 : 2'b11,
        CP_PINIT0               =>        P_INIT0,
        CP_PINIT1               =>        P_INIT1,
        CP_ROUNDMODE            =>        ROUNDMODE_SEL == 0 ? 1'b0 : 1'b1,
        CP_PCISEL               =>        CIN_SEL == 0 ? 1'b0 : 1'b1,
        CP_POREG                =>        CPO_REG == 0 ? 1'b0 : 1'b1,
        CP_ACCLOW               =>        USE_ACCLOW == 0 ? 1'b0 : 1'b1,
        CP_MULT_EN              =>        2'b11,
        CP_APM_EN               =>        1'b1           
    )
    port map
    (
        X                       =>        X                        ,
        XI                      =>        CXI                       ,
        XBI                     =>        CXBI                      ,
        H                       =>        XB                        ,
        Y                       =>        Y                        ,
        Z                       =>        Z                        ,
        PI                      =>        CPI                       ,
        MODEY                   =>        MODEY                    ,
        MODEZ                   =>        MODEZ                    ,
        INCTRL                  =>        MODEIN                   ,
        PCI                     =>        CIN                      ,
        CLK                     =>        CLK                      ,
        RST_X                   =>        RSTX                    ,
        CE_X1                   =>        CEX1                    ,
        CE_X2                   =>        CEX2                    ,
        CE_X3                   =>        CEX3                    ,
        RST_H                   =>        RSTXB                    ,
        CE_H                    =>        CEXB                     ,
        RST_Y                   =>        RSTY                    ,
        CE_Y1                   =>        CEY1                    ,
        CE_Y2                   =>        CEY2                    ,
        RST_Z                   =>        RSTZ                    ,
        CE_Z                    =>        CEZ                     ,
        RST_PRE                 =>        RSTPRE                  ,
        CE_PRE                  =>        CEPRE                   ,
        RST_M                   =>        RSTM                    ,
        CE_M                    =>        CEM                     ,
        RST_P                   =>        RSTP                    ,
        CE_P                    =>        CEP                     ,
        RST_MODEY               =>        RSTMODEY                ,
        CE_MODEY                =>        CEMODEY                 ,
        RST_MODEZ               =>        RSTMODEZ                ,
        CE_MODEZ                =>        CEMODEZ                 ,
        RST_INCTRL              =>        RSTMODEIN               ,
        CE_INCTRL               =>        CEMODEIN                ,
        //TEST_CLK                =>        TEST_CLK                 ,
        //TEST_MODE_N             =>        TEST_MODE_N              ,
        //TEST_SE0_N              =>        TEST_SE0_N               ,
        //TEST_SE1_N              =>        TEST_SE1_N               ,
        //TEST_RST0_N             =>        TEST_RST0_N              ,
        //TEST_RST1_N             =>        TEST_RST1_N              ,
        //TEST_SI0                =>        TEST_SI0                 ,
        //TEST_SI1                =>        TEST_SI1                 ,
        P                       =>        P                        ,
        PO                      =>        CPO                       ,
        XO                      =>        CXO                       ,
        XBO                     =>        CXBO                      ,
        PCO                     =>        COUT                      
        //TEST_SO0                =>        TEST_SO0                 ,
        //TEST_SO1                =>        TEST_SO1    
    );
};
