void F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nvolatile T_1 * V_5 ;\r\nV_5 = ( T_1 * ) V_4 -> V_6 ;\r\nV_5 [ 0 ] = 0 ;\r\nasm volatile ("sync");\r\nasm volatile ("tlbie %0" : : "r" (pte->pte.eaddr) : "memory");\r\nasm volatile ("sync");\r\nasm volatile ("tlbsync");\r\n}\r\nstatic T_2 F_2 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nreturn ( T_2 ) ( ( ( V_7 >> ( V_8 * 7 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 6 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 5 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 4 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 3 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 2 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 1 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 0 ) ) & V_9 ) ) ;\r\n}\r\nstatic struct V_10 * F_3 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nT_2 V_12 ;\r\nif ( F_4 ( V_2 ) & V_13 )\r\nV_7 |= V_14 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nV_11 = & F_5 ( V_2 ) -> V_15 [ V_12 ] ;\r\nif ( V_11 -> V_16 == V_7 ) {\r\nF_6 ( L_1 ,\r\nV_7 , V_11 -> V_17 ) ;\r\nreturn V_11 ;\r\n}\r\nV_11 = & F_5 ( V_2 ) -> V_15 [ V_9 - V_12 ] ;\r\nif ( V_11 -> V_16 == V_7 ) {\r\nF_6 ( L_1 ,\r\nV_7 , V_11 -> V_17 ) ;\r\nreturn V_11 ;\r\n}\r\nF_6 ( L_2 , V_7 ) ;\r\nreturn NULL ;\r\n}\r\nstatic T_1 * F_7 ( struct V_1 * V_2 , T_1 V_18 , T_1 V_19 ,\r\nbool V_20 )\r\n{\r\nT_1 V_21 , V_22 ;\r\nT_4 V_5 = V_23 ;\r\nV_21 = ( V_19 & ~ V_24 ) >> 12 ;\r\nV_22 = ( ( V_18 ^ V_21 ) << 6 ) ;\r\nif ( ! V_20 )\r\nV_22 = ~ V_22 ;\r\nV_22 &= V_25 ;\r\nV_5 |= V_22 ;\r\nF_8 ( L_3 ,\r\nV_23 , V_22 , V_25 , V_5 ) ;\r\nreturn ( T_1 * ) V_5 ;\r\n}\r\nint F_9 ( struct V_1 * V_2 , struct V_26 * V_27 ,\r\nbool V_28 )\r\n{\r\nT_5 V_29 ;\r\nT_3 V_30 ;\r\nT_3 V_18 ;\r\nstruct V_10 * V_11 ;\r\nvolatile T_1 * V_5 ;\r\nT_1 V_19 = V_27 -> V_19 ;\r\nT_1 V_31 , V_32 ;\r\nregister int V_33 = 0 ;\r\nbool V_20 = false ;\r\nbool V_34 = false ;\r\nstruct V_3 * V_4 ;\r\nint V_35 = 0 ;\r\nbool V_36 ;\r\nV_29 = F_10 ( V_2 , V_27 -> V_37 , V_28 , & V_36 ) ;\r\nif ( F_11 ( V_29 ) ) {\r\nF_12 ( V_38 L_4 ,\r\nV_27 -> V_37 ) ;\r\nV_35 = - V_39 ;\r\ngoto V_40;\r\n}\r\nV_29 <<= V_41 ;\r\nV_2 -> V_42 . V_43 . V_44 ( V_2 , V_27 -> V_19 >> V_45 , & V_18 ) ;\r\nV_11 = F_3 ( V_2 , V_18 ) ;\r\nif ( ! V_11 ) {\r\nF_13 ( V_2 , V_19 ) ;\r\nV_11 = F_3 ( V_2 , V_18 ) ;\r\n}\r\nF_14 ( ! V_11 ) ;\r\nV_18 = V_11 -> V_17 ;\r\nV_30 = ( V_18 << ( V_45 - V_46 ) ) |\r\n( ( V_19 & ~ V_24 ) >> V_46 ) ;\r\nV_47:\r\nif ( V_33 == 16 ) {\r\nV_20 = ! V_20 ;\r\nV_34 = true ;\r\nV_33 = 0 ;\r\n}\r\nV_5 = F_7 ( V_2 , V_18 , V_19 , V_20 ) ;\r\nif ( ! V_34 && ( V_5 [ V_33 ] & V_48 ) ) {\r\nV_33 += 2 ;\r\ngoto V_47;\r\n}\r\nF_8 ( L_5 , V_5 , V_33 ) ;\r\nF_8 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_8 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_8 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_8 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_8 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_8 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_8 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_8 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_31 = ( ( V_19 & 0x0fffffff ) >> 22 ) | ( V_18 << 7 ) | V_48 |\r\n( V_20 ? 0 : V_49 ) ;\r\nV_32 = V_29 | V_50 | V_51 | V_52 ;\r\nif ( V_27 -> V_53 && V_36 ) {\r\nV_32 |= V_54 ;\r\nF_15 ( V_2 -> V_55 , V_27 -> V_37 >> V_41 ) ;\r\n} else {\r\nV_32 |= V_56 ;\r\n}\r\nif ( V_27 -> V_57 )\r\nF_16 ( V_29 >> V_41 ) ;\r\nF_17 () ;\r\nif ( V_5 [ V_33 ] ) {\r\nV_5 [ V_33 ] = 0 ;\r\nasm volatile ("sync");\r\n}\r\nV_5 [ V_33 + 1 ] = V_32 ;\r\nV_5 [ V_33 ] = V_31 ;\r\nasm volatile ("sync");\r\nF_18 () ;\r\nF_8 ( L_7 , V_5 ) ;\r\nF_8 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_8 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_8 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_8 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_8 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_8 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_8 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_8 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_4 = F_19 ( V_2 ) ;\r\nif ( ! V_4 ) {\r\nF_20 ( V_29 >> V_41 ) ;\r\nV_35 = - V_58 ;\r\ngoto V_40;\r\n}\r\nF_8 ( L_8 ,\r\nV_27 -> V_53 ? 'w' : '-' ,\r\nV_27 -> V_57 ? 'x' : '-' ,\r\nV_27 -> V_19 , ( T_4 ) V_5 , V_30 ,\r\nV_27 -> V_59 , V_29 ) ;\r\nV_4 -> V_6 = ( T_4 ) & V_5 [ V_33 ] ;\r\nV_4 -> V_60 = V_30 ;\r\nV_4 -> V_4 = * V_27 ;\r\nV_4 -> V_61 = V_29 >> V_41 ;\r\nF_21 ( V_2 , V_4 ) ;\r\nF_20 ( V_29 >> V_41 ) ;\r\nV_40:\r\nreturn V_35 ;\r\n}\r\nvoid F_22 ( struct V_1 * V_2 , struct V_26 * V_4 )\r\n{\r\nF_23 ( V_2 , V_4 -> V_59 , 0xfffffffffULL ) ;\r\n}\r\nstatic struct V_10 * F_24 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nstruct V_62 * V_63 = F_5 ( V_2 ) ;\r\nT_2 V_12 ;\r\nstatic int V_64 = 0 ;\r\nif ( F_4 ( V_2 ) & V_13 )\r\nV_7 |= V_14 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nif ( V_64 )\r\nV_12 = V_9 - V_12 ;\r\nV_11 = & F_5 ( V_2 ) -> V_15 [ V_12 ] ;\r\nV_64 = ! V_64 ;\r\nif ( V_63 -> V_65 >= V_66 ) {\r\nV_63 -> V_65 = 0 ;\r\nmemset ( V_63 -> V_15 , 0 ,\r\nsizeof( struct V_10 ) * V_67 ) ;\r\nF_25 ( V_2 , 0 , 0 ) ;\r\nF_26 ( V_2 ) ;\r\n}\r\nV_11 -> V_17 = V_63 -> V_68 [ V_63 -> V_65 ] ;\r\nV_63 -> V_65 ++ ;\r\nV_11 -> V_16 = V_7 ;\r\nV_11 -> V_69 = true ;\r\nreturn V_11 ;\r\n}\r\nint F_13 ( struct V_1 * V_2 , T_4 V_19 )\r\n{\r\nT_1 V_70 = V_19 >> V_45 ;\r\nT_3 V_7 ;\r\nT_1 V_71 ;\r\nstruct V_10 * V_11 ;\r\nstruct V_72 * V_73 = F_27 ( V_2 ) ;\r\nint V_35 = 0 ;\r\nif ( V_2 -> V_42 . V_43 . V_44 ( V_2 , V_70 , & V_7 ) ) {\r\nV_73 -> V_71 [ V_70 ] = V_74 ;\r\nV_35 = - V_75 ;\r\ngoto V_40;\r\n}\r\nV_11 = F_3 ( V_2 , V_7 ) ;\r\nif ( ! V_11 )\r\nV_11 = F_24 ( V_2 , V_7 ) ;\r\nV_11 -> V_76 = V_70 ;\r\nV_71 = V_11 -> V_17 | V_77 ;\r\nV_73 -> V_71 [ V_70 ] = V_71 ;\r\nF_6 ( L_9 , V_70 , V_71 ) ;\r\nV_40:\r\nF_28 ( V_73 ) ;\r\nreturn V_35 ;\r\n}\r\nvoid F_26 ( struct V_1 * V_2 )\r\n{\r\nint V_78 ;\r\nstruct V_72 * V_73 = F_27 ( V_2 ) ;\r\nF_6 ( L_10 , F_29 ( V_73 -> V_71 ) ) ;\r\nfor ( V_78 = 0 ; V_78 < F_29 ( V_73 -> V_71 ) ; V_78 ++ )\r\nV_73 -> V_71 [ V_78 ] = V_74 ;\r\nF_28 ( V_73 ) ;\r\n}\r\nvoid F_30 ( struct V_1 * V_2 )\r\n{\r\nint V_78 ;\r\nF_31 ( V_2 ) ;\r\nF_32 () ;\r\nfor ( V_78 = 0 ; V_78 < V_79 ; V_78 ++ )\r\nF_33 ( F_5 ( V_2 ) -> V_80 [ V_78 ] ) ;\r\nF_34 () ;\r\n}\r\nint F_35 ( struct V_1 * V_2 )\r\n{\r\nstruct V_62 * V_81 = F_5 ( V_2 ) ;\r\nint V_82 ;\r\nT_4 V_83 ;\r\nint V_78 ;\r\nint V_84 ;\r\nfor ( V_78 = 0 ; V_78 < V_79 ; V_78 ++ ) {\r\nV_82 = F_36 () ;\r\nif ( V_82 < 0 )\r\ngoto V_85;\r\nV_81 -> V_80 [ V_78 ] = V_82 ;\r\nfor ( V_84 = 0 ; V_84 < 16 ; V_84 ++ )\r\nV_81 -> V_68 [ ( V_78 * 16 ) + V_84 ] = F_37 ( V_82 , V_84 ) ;\r\n}\r\nV_81 -> V_65 = 0 ;\r\nasm ( "mfsdr1 %0" : "=r"(sdr1) );\r\nV_25 = ( ( V_83 & 0x1FF ) << 16 ) | 0xFFC0 ;\r\nV_23 = ( T_4 ) F_38 ( V_83 & 0xffff0000 ) ;\r\nF_39 ( V_2 ) ;\r\nreturn 0 ;\r\nV_85:\r\nfor ( V_84 = 0 ; V_84 < V_78 ; V_84 ++ ) {\r\nif ( ! V_81 -> V_80 [ V_84 ] )\r\ncontinue;\r\nF_33 ( F_5 ( V_2 ) -> V_80 [ V_84 ] ) ;\r\n}\r\nreturn - 1 ;\r\n}
