<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>
defines: 
time_elapsed: 0.009s
ram usage: 10832 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e bug05_integerRem <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>
warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:20</a>:3-88:
   | 
   |         $display(&#34;Failed: CA remainder, expected 32&#39;hffffffff, got %h&#34;,
   |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:27</a>:3-80:
   | 
   |         $display(&#34;Failed: remainder, expected 32&#39;hffffffff, got %h&#34;,
   |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:32</a>:14-32:
   | 
   |     if (passed) $display(&#34;PASSED&#34;);
   |                 ^^^^^^^^^^^^^^^^^^ 

proc %bug05_integerRem.initial.187.0 (i32$ %remainder) -&gt; (i1$ %passed, i32$ %reg0, i32$ %reg1, i32$ %rrem) {
0:
    %1 = prb i1$ %passed
    %passed.shadow = var i1 %1
    %2 = prb i32$ %rrem
    %rrem.shadow = var i32 %2
    %3 = prb i32$ %reg0
    %reg0.shadow = var i32 %3
    %4 = prb i32$ %reg1
    %reg1.shadow = var i32 %4
    %5 = const i1 1
    %6 = const time 0s 1e
    drv i1$ %passed, %5, %6
    st i1* %passed.shadow, %5
    %7 = const i32 4294967295
    drv i32$ %reg0, %7, %6
    st i32* %reg0.shadow, %7
    %8 = const i32 220137366
    drv i32$ %reg1, %8, %6
    st i32* %reg1.shadow, %8
    %9 = const i32 1
    wait %10 for %9
10:
    %11 = prb i1$ %passed
    st i1* %passed.shadow, %11
    %12 = prb i32$ %rrem
    st i32* %rrem.shadow, %12
    %13 = prb i32$ %reg0
    st i32* %reg0.shadow, %13
    %14 = prb i32$ %reg1
    st i32* %reg1.shadow, %14
    %remainder.prb = prb i32$ %remainder
    %15 = const i32 4294967295
    %16 = neq i32 %remainder.prb, %15
    %17 = const i1 0
    %18 = neq i1 %16, %17
    %19 = const time 0s 1e
    br %18, %if_exit, %if_true
if_true:
    drv i1$ %passed, %17, %19
    st i1* %passed.shadow, %17
    br %if_exit
if_exit:
    %reg0.shadow.ld = ld i32* %reg0.shadow
    %reg1.shadow.ld = ld i32* %reg1.shadow
    %20 = smod i32 %reg0.shadow.ld, %reg1.shadow.ld
    drv i32$ %rrem, %20, %19
    st i32* %rrem.shadow, %20
    %21 = const i32 1
    wait %22 for %21
22:
    %23 = prb i1$ %passed
    st i1* %passed.shadow, %23
    %24 = prb i32$ %rrem
    st i32* %rrem.shadow, %24
    %25 = prb i32$ %reg0
    st i32* %reg0.shadow, %25
    %26 = prb i32$ %reg1
    st i32* %reg1.shadow, %26
    %rrem.shadow.ld = ld i32* %rrem.shadow
    %27 = const i32 4294967295
    %28 = neq i32 %rrem.shadow.ld, %27
    %29 = const i1 0
    %30 = neq i1 %28, %29
    br %30, %if_exit1, %if_true1
if_true1:
    %31 = const time 0s 1e
    drv i1$ %passed, %29, %31
    st i1* %passed.shadow, %29
    br %if_exit1
if_exit1:
    halt
}

entity @bug05_integerRem () -&gt; () {
    %0 = const i1 0
    %passed = sig i1 %0
    %1 = const i32 0
    %reg0 = sig i32 %1
    %reg1 = sig i32 %1
    %rrem = sig i32 %1
    %dividend = sig i32 %1
    con i32$ %dividend, %reg0
    %divisor = sig i32 %1
    con i32$ %divisor, %reg1
    %remainder = sig i32 %1
    %dividend.prb = prb i32$ %dividend
    %divisor.prb = prb i32$ %divisor
    %2 = smod i32 %dividend.prb, %divisor.prb
    %3 = const time 0s 1e
    drv i32$ %remainder, %2, %3
    inst %bug05_integerRem.initial.187.0 (i32$ %remainder) -&gt; (i1$ %passed, i32$ %reg0, i32$ %reg1, i32$ %rrem)
}

</pre>
</body>