#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 12:45:22 2022
# Process ID: 25996
# Current directory: d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1
# Command line: vivado.exe -log aurora.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aurora.tcl
# Log file: d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/aurora.vds
# Journal file: d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1\vivado.jou
#-----------------------------------------------------------
source aurora.tcl -notrace
Command: synth_design -top aurora -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16632 
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_GT_WRAPPER with formal parameter declaration list [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_GT_WRAPPER with formal parameter declaration list [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:215]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 919.551 ; gain = 185.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aurora' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora.v:54]
INFO: [Synth 8-6157] synthesizing module 'aurora_core' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_core.v:63]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_cdc_sync' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:155]
INFO: [Synth 8-6155] done synthesizing module 'aurora_cdc_sync' (1#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:104]
INFO: [Synth 8-6157] synthesizing module 'aurora_RESET_LOGIC' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_cdc_sync__parameterized0' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'aurora_cdc_sync__parameterized0' (1#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_cdc_sync.v:104]
INFO: [Synth 8-6155] done synthesizing module 'aurora_RESET_LOGIC' (2#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_AURORA_LANE_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_aurora_lane_4byte.v:65]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_LANE_INIT_SM_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_lane_init_sm_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
WARNING: [Synth 8-6014] Unused sequential element prev_char_was_comma_r_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_lane_init_sm_4byte.v:366]
INFO: [Synth 8-6155] done synthesizing module 'aurora_LANE_INIT_SM_4BYTE' (4#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_lane_init_sm_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_CHBOND_COUNT_DEC_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_chbond_count_dec_4byte.v:62]
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'aurora_CHBOND_COUNT_DEC_4BYTE' (5#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_chbond_count_dec_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_SYM_GEN_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_gen_4byte.v:78]
INFO: [Synth 8-6155] done synthesizing module 'aurora_SYM_GEN_4BYTE' (6#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_gen_4byte.v:78]
INFO: [Synth 8-6157] synthesizing module 'aurora_SYM_DEC_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:66]
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter SUF_0 bound to: 4'b1001 
	Parameter SUF_1 bound to: 4'b1100 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:259]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:271]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:283]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:295]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:307]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:319]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:331]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:343]
INFO: [Synth 8-6155] done synthesizing module 'aurora_SYM_DEC_4BYTE' (7#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sym_dec_4byte.v:66]
INFO: [Synth 8-6157] synthesizing module 'aurora_ERR_DETECT_4BYTE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_err_detect_4byte.v:62]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_ERR_DETECT_4BYTE' (8#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_err_detect_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_hotplug' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_hotplug.v:53]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'link_reset_r_reg' and it is trimmed from '2' to '1' bits. [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_hotplug.v:185]
INFO: [Synth 8-6155] done synthesizing module 'aurora_hotplug' (9#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_hotplug.v:53]
INFO: [Synth 8-6155] done synthesizing module 'aurora_AURORA_LANE_4BYTE' (10#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_aurora_lane_4byte.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_GT_WRAPPER' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:57]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 10000.000000 - type: float 
	Parameter WAIT_TIME_CDRLOCK bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_tx_startup_fsm' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_tx_startup_fsm.v:76]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_1us bound to: 110 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 45824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_tx_startup_fsm' (11#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_tx_startup_fsm.v:76]
INFO: [Synth 8-6157] synthesizing module 'aurora_rx_startup_fsm' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:75]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 300000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 740000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 19 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:326]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:612]
INFO: [Synth 8-6155] done synthesizing module 'aurora_rx_startup_fsm' (12#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:75]
INFO: [Synth 8-6157] synthesizing module 'aurora_multi_gt' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_multi_gt.v:55]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_gt' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_gt.v:55]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:21274]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (14#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6155] done synthesizing module 'aurora_gt' (15#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_gt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aurora_multi_gt' (16#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_multi_gt.v:55]
INFO: [Synth 8-4471] merging register 'rxfsm_rxresetdone_r1_reg' into 'rxfsm_rxresetdone_r_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:382]
WARNING: [Synth 8-6014] Unused sequential element rxfsm_rxresetdone_r1_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:382]
INFO: [Synth 8-6155] done synthesizing module 'aurora_GT_WRAPPER' (17#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_transceiver_wrapper.v:57]
INFO: [Synth 8-6157] synthesizing module 'aurora_GLOBAL_LOGIC' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_global_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_CHANNEL_INIT_SM' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_channel_init_sm.v:79]
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6155] done synthesizing module 'aurora_CHANNEL_INIT_SM' (18#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_channel_init_sm.v:79]
INFO: [Synth 8-6157] synthesizing module 'aurora_IDLE_AND_VER_GEN' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_idle_and_ver_gen.v:65]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (19#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-6155] done synthesizing module 'aurora_IDLE_AND_VER_GEN' (20#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_idle_and_ver_gen.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_CHANNEL_ERR_DETECT' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_channel_err_detect.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_CHANNEL_ERR_DETECT' (21#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_channel_err_detect.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_GLOBAL_LOGIC' (22#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_global_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_AXI_TO_LL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_axi_to_ll.v:62]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_AXI_TO_LL' (23#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_axi_to_ll.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_AXI_TO_LL__parameterized0' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_axi_to_ll.v:62]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 0 - type: integer 
	Parameter USE_4_NFC bound to: 2 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_AXI_TO_LL__parameterized0' (23#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_axi_to_ll.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_STANDARD_CC_MODULE' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_standard_cc_module.v:65]
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'aurora_STANDARD_CC_MODULE' (24#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_standard_cc_module.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_TX_LL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_TX_LL_DATAPATH' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_datapath.v:62]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_datapath.v:198]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_datapath.v:254]
INFO: [Synth 8-6155] done synthesizing module 'aurora_TX_LL_DATAPATH' (25#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_TX_LL_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_control.v:65]
WARNING: [Synth 8-6014] Unused sequential element previous_cycle_ufc_message_r_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_control.v:370]
WARNING: [Synth 8-6014] Unused sequential element create_gap_for_scp_r_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_control.v:504]
INFO: [Synth 8-6155] done synthesizing module 'aurora_TX_LL_CONTROL' (26#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_control.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_TX_LL' (27#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_LL_TO_AXI' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ll_to_axi.v:62]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_LL_TO_AXI' (28#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ll_to_axi.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_LL_TO_AXI__parameterized0' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ll_to_axi.v:62]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 1 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_LL_TO_AXI__parameterized0' (28#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ll_to_axi.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_RX_LL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_FILTER' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:61]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:187]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:202]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:223]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:238]
INFO: [Synth 8-4471] merging register 'UFC_DATA_reg[0:31]' into 'PDU_DATA_reg[0:31]' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:403]
WARNING: [Synth 8-6014] Unused sequential element UFC_DATA_reg was removed.  [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:403]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_FILTER' (29#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_filter.v:61]
INFO: [Synth 8-6157] synthesizing module 'aurora_RX_LL_PDU_DATAPATH' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_RX_LL_DEFRAMER' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_deframer.v:64]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (30#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6155] done synthesizing module 'aurora_RX_LL_DEFRAMER' (31#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_deframer.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_LEFT_ALIGN_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_left_align_control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_LEFT_ALIGN_CONTROL' (32#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_left_align_control.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_VALID_DATA_COUNTER' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_valid_data_counter.v:70]
INFO: [Synth 8-6155] done synthesizing module 'aurora_VALID_DATA_COUNTER' (33#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_valid_data_counter.v:70]
INFO: [Synth 8-6157] synthesizing module 'aurora_LEFT_ALIGN_MUX' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_left_align_mux.v:67]
INFO: [Synth 8-6155] done synthesizing module 'aurora_LEFT_ALIGN_MUX' (34#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_left_align_mux.v:67]
INFO: [Synth 8-6157] synthesizing module 'aurora_STORAGE_COUNT_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_count_control.v:62]
INFO: [Synth 8-226] default block is never used [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_count_control.v:116]
INFO: [Synth 8-6155] done synthesizing module 'aurora_STORAGE_COUNT_CONTROL' (35#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_count_control.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_STORAGE_CE_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_ce_control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_STORAGE_CE_CONTROL' (36#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_ce_control.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_STORAGE_SWITCH_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_switch_control.v:62]
INFO: [Synth 8-6155] done synthesizing module 'aurora_STORAGE_SWITCH_CONTROL' (37#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_switch_control.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_OUTPUT_SWITCH_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_output_switch_control.v:62]
INFO: [Synth 8-6155] done synthesizing module 'aurora_OUTPUT_SWITCH_CONTROL' (38#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_output_switch_control.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_SIDEBAND_OUTPUT' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sideband_output.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_rem_c_reg' and it is trimmed from '3' to '2' bits. [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sideband_output.v:276]
INFO: [Synth 8-6155] done synthesizing module 'aurora_SIDEBAND_OUTPUT' (39#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_sideband_output.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_STORAGE_MUX' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_mux.v:64]
INFO: [Synth 8-6155] done synthesizing module 'aurora_STORAGE_MUX' (40#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_storage_mux.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_OUTPUT_MUX' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_output_mux.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_OUTPUT_MUX' (41#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_output_mux.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_RX_LL_PDU_DATAPATH' (42#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_RX_LL_UFC_DATAPATH' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_ufc_datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_BARREL_SHIFTER_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_barrel_shifter_control.v:61]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_BARREL_SHIFTER_CONTROL' (43#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_barrel_shifter_control.v:61]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_BARREL_SHIFTER' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_barrel_shifter.v:62]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_BARREL_SHIFTER' (44#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_barrel_shifter.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_STORAGE_COUNT_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_count_control.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_STORAGE_COUNT_CONTROL' (45#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_count_control.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_STORAGE_SWITCH_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_switch_control.v:64]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_STORAGE_SWITCH_CONTROL' (46#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_switch_control.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_OUTPUT_SWITCH_CONTROL' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_output_switch_control.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_OUTPUT_SWITCH_CONTROL' (47#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_output_switch_control.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_SIDEBAND_OUTPUT' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_sideband_output.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_SIDEBAND_OUTPUT' (48#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_sideband_output.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_STORAGE_MUX' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_mux.v:64]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_STORAGE_MUX' (49#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_storage_mux.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_UFC_OUTPUT_MUX' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_output_mux.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_UFC_OUTPUT_MUX' (50#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_ufc_output_mux.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_RX_LL_UFC_DATAPATH' (51#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_ufc_datapath.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_RX_LL' (52#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_core' (53#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_core.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora' (54#1) [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora.v:54]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[16]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[17]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[18]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[19]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[20]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[21]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[22]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[23]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[24]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[25]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[26]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[27]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[28]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[29]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[30]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port BARREL_SHIFTED_DATA[31]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port MUX_SELECT[0]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port MUX_SELECT[1]
WARNING: [Synth 8-3331] design aurora_UFC_OUTPUT_MUX has unconnected port MUX_SELECT[2]
WARNING: [Synth 8-3331] design aurora_UFC_BARREL_SHIFTER has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_UFC_BARREL_SHIFTER_CONTROL has unconnected port UFC_MESSAGE_START[1]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[16]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[17]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[18]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[19]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[20]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[21]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[22]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[23]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[24]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[25]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[26]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[27]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[28]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[29]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[30]
WARNING: [Synth 8-3331] design aurora_OUTPUT_MUX has unconnected port LEFT_ALIGNED_DATA[31]
WARNING: [Synth 8-3331] design aurora_UFC_FILTER has unconnected port RX_FC_NB[3]
WARNING: [Synth 8-3331] design aurora_UFC_FILTER has unconnected port RX_FC_NB[7]
WARNING: [Synth 8-3331] design aurora_LL_TO_AXI__parameterized0 has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_LL_TO_AXI has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_TX_LL_CONTROL has unconnected port TX_REM[0]
WARNING: [Synth 8-3331] design aurora_TX_LL_CONTROL has unconnected port TX_REM[1]
WARNING: [Synth 8-3331] design aurora_STANDARD_CC_MODULE has unconnected port PLL_NOT_LOCKED
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port CHANNEL_BOND_LOAD
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port GOT_A[0]
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port GOT_A[1]
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port GOT_A[2]
WARNING: [Synth 8-3331] design aurora_CHANNEL_INIT_SM has unconnected port GOT_A[3]
WARNING: [Synth 8-3331] design aurora_cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design aurora_cdc_sync has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_cdc_sync has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_cdc_sync__parameterized0 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_cdc_sync__parameterized0 has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_rx_startup_fsm has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design aurora_rx_startup_fsm has unconnected port CPLLREFCLKLOST
WARNING: [Synth 8-3331] design aurora_tx_startup_fsm has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design aurora_tx_startup_fsm has unconnected port CPLLREFCLKLOST
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port ENCHANSYNC_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port RXRESET_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port PLL_NOT_LOCKED
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port TXRESET_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port gt0_qplllock_in
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port gt0_qpllrefclklost_in
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port RXFSM_DATA_VALID
WARNING: [Synth 8-3331] design aurora_hotplug has unconnected port RX_SP
WARNING: [Synth 8-3331] design aurora_hotplug has unconnected port RX_SPA
WARNING: [Synth 8-3331] design aurora_hotplug has unconnected port HPCNT_RESET
WARNING: [Synth 8-3331] design aurora_SYM_DEC_4BYTE has unconnected port RX_CHAR_IS_COMMA[3]
WARNING: [Synth 8-3331] design aurora_SYM_DEC_4BYTE has unconnected port RX_CHAR_IS_COMMA[2]
WARNING: [Synth 8-3331] design aurora_SYM_DEC_4BYTE has unconnected port RX_CHAR_IS_COMMA[1]
WARNING: [Synth 8-3331] design aurora_SYM_DEC_4BYTE has unconnected port RX_CHAR_IS_COMMA[0]
WARNING: [Synth 8-3331] design aurora_SYM_DEC_4BYTE has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_SYM_GEN_4BYTE has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_AURORA_LANE_4BYTE has unconnected port CHANNEL_UP
WARNING: [Synth 8-3331] design aurora_RESET_LOGIC has unconnected port PLL_NOT_LOCKED
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 984.418 ; gain = 250.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 984.418 ; gain = 250.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 984.418 ; gain = 250.125
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora.xdc] for cell 'inst'
Parsing XDC File [d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/dont_touch.xdc]
Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FD => FDRE: 26 instances
  FDR => FDRE: 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1136.070 ; gain = 10.551
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  d:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'aurora_tx_startup_fsm'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:611]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:618]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:621]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/gt/aurora_rx_startup_fsm.v:623]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'aurora_rx_startup_fsm'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'eof_r_reg' into 'sof_and_eof_r_reg' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_tx_ll_control.v:389]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'aurora_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'aurora_rx_startup_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 9     
	   5 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 341   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aurora_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module aurora_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module aurora_LANE_INIT_SM_4BYTE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module aurora_CHBOND_COUNT_DEC_4BYTE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_SYM_GEN_4BYTE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
Module aurora_SYM_DEC_4BYTE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module aurora_ERR_DETECT_4BYTE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_hotplug 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_tx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 17    
Module aurora_rx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 19    
Module aurora_gt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_GT_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module aurora_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module aurora_IDLE_AND_VER_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module aurora_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module aurora_AXI_TO_LL 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_AXI_TO_LL__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aurora_TX_LL_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_LL_TO_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module aurora_LL_TO_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module aurora_UFC_FILTER 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
Module aurora_RX_LL_DEFRAMER 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module aurora_LEFT_ALIGN_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module aurora_VALID_DATA_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module aurora_LEFT_ALIGN_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module aurora_STORAGE_COUNT_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module aurora_STORAGE_CE_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module aurora_STORAGE_SWITCH_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
Module aurora_OUTPUT_SWITCH_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module aurora_SIDEBAND_OUTPUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module aurora_STORAGE_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module aurora_OUTPUT_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module aurora_RX_LL_PDU_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_UFC_BARREL_SHIFTER_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_UFC_BARREL_SHIFTER 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module aurora_UFC_STORAGE_COUNT_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module aurora_UFC_STORAGE_SWITCH_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module aurora_UFC_OUTPUT_SWITCH_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
Module aurora_UFC_SIDEBAND_OUTPUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module aurora_UFC_STORAGE_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module aurora_UFC_OUTPUT_MUX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module aurora_RX_LL_UFC_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module aurora_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rx_ll_pdu_datapath_i/stage_1_data_r_reg[0:31]' into 'rx_ll_ufc_datapath_i/stage_1_data_r_reg[0:31]' [d:/work/SFP-Simulation-link/source/hdl/vhdl/VC707/coregen/ip/aurora/aurora/src/aurora_rx_ll_pdu_datapath.v:228]
WARNING: [Synth 8-3331] design aurora_RX_LL has unconnected port RX_FC_NB[3]
WARNING: [Synth 8-3331] design aurora_RX_LL has unconnected port RX_FC_NB[7]
WARNING: [Synth 8-3331] design aurora_LL_TO_AXI__parameterized0 has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_LL_TO_AXI has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port CHANNEL_BOND_LOAD
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port GOT_A[0]
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port GOT_A[1]
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port GOT_A[2]
WARNING: [Synth 8-3331] design aurora_GLOBAL_LOGIC has unconnected port GOT_A[3]
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port ENCHANSYNC_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port RXRESET_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port PLL_NOT_LOCKED
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port TXRESET_IN
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port gt0_qplllock_in
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port gt0_qpllrefclklost_in
WARNING: [Synth 8-3331] design aurora_GT_WRAPPER has unconnected port RXFSM_DATA_VALID
WARNING: [Synth 8-3331] design aurora_AURORA_LANE_4BYTE has unconnected port HPCNT_RESET
WARNING: [Synth 8-3331] design aurora_AURORA_LANE_4BYTE has unconnected port CHANNEL_UP
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_cc_r_reg[0]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_cc_r_reg[2]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_cc_r_reg[4]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_cc_r_reg[6]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter2_r_reg[0]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/gen_spa_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/core_reset_logic_i/link_reset_comb_r_reg' (FD) to 'inst/gt_wrapper_i/link_reset_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_suf_d_r_reg[3]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_scp_d_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pad_d_r_reg[3]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_spa_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pad_d_r_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_spa_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_scp_d_r_reg[6]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_scp_d_r_reg[5]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_spa_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_scp_d_r_reg[2]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_scp_d_r_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[2]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[0]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[5]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[4]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[6]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_suf_d_r_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_v_d_r_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_v_d_r_reg[0]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_tx_ll_i/tx_ll_control_i/delay_ms_1_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[7]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_FC_NB_reg[3]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_spa_r_reg[1]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_spa_r_reg[0]' (FD) to 'inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_sp_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/ufc_filter_i/stage_1_lane_mask_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/ufc_filter_i/stage_1_lane_mask_r_reg[1]' (FDR) to 'inst/aurora_rx_ll_i/ufc_filter_i/rx_suf_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/ufc_filter_i/UFC_MESSAGE_START_reg[1]' (FDR) to 'inst/aurora_rx_ll_i/ufc_filter_i/save_start_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/rxfsm_data_valid_r_reg' (FD) to 'inst/aurora_global_logic_i/channel_err_detect_i/lane_up_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/gen_v_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/gen_ecp_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/gen_suf_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_ufc_datapath_i/ufc_storage_switch_control_i/UFC_STORAGE_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[5]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[6]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[7]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[8]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[0]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[1]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[2]' (FDR) to 'inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\standard_cc_module_i/cc_count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\standard_cc_module_i/cc_count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\standard_cc_module_i/cc_count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_rx_ll_i/rx_ll_ufc_datapath_i/ufc_sideband_output_i/UFC_REM_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_rx_ll_i/rx_ll_ufc_datapath_i/ufc_output_switch_control_i/UFC_OUTPUT_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\aurora_tx_ll_i/tx_ll_control_i/sof_and_eof_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_tx_ll_i/tx_ll_control_i/delay_ms_2_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_rx_ll_i/rx_ll_ufc_datapath_i/UFC_RX_REM_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_tx_ll_i/tx_ll_control_i/FC_NB_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aurora_core | aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter4_r_reg[15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter3_r_reg[3]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter5_r_reg[15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter2_r_reg[15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_aurora_lane_4byte_0_i/aurora_sym_gen_4byte_i/fc_nb_r_reg[0]          | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|aurora_core | gt_wrapper_i/txfsm_txresetdone_r_reg                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | gt_wrapper_i/rxfsm_rxresetdone_r_reg                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]             | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|aurora_core | gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]         | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|aurora_core | aurora_global_logic_i/channel_init_sm_i/v_count_r_reg[15]                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_core | aurora_rx_ll_i/ufc_filter_i/PDU_SCP_reg[0]                                  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|aurora_core | aurora_rx_ll_i/ufc_filter_i/PDU_ECP_reg[0]                                  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|aurora_core | aurora_rx_ll_i/ufc_filter_i/PDU_PAD_reg[0]                                  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|aurora_core | aurora_rx_ll_i/rx_ll_ufc_datapath_i/stage_1_data_r_reg[0]                   | 5      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|aurora_core | aurora_rx_ll_i/rx_ll_ufc_datapath_i/stage_1_data_r_reg[8]                   | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|aurora_core | standard_cc_module_i/count_13d_srl_r_reg[11]                                | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|aurora_core | standard_cc_module_i/prepare_count_r_reg[9]                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    54|
|2     |GTXE2_CHANNEL |     1|
|3     |LUT1          |   506|
|4     |LUT2          |    77|
|5     |LUT3          |   189|
|6     |LUT4          |   151|
|7     |LUT5          |   122|
|8     |LUT6          |   188|
|9     |MUXCY         |     4|
|10    |SRL16         |     1|
|11    |SRL16E        |    53|
|12    |SRLC32E       |     7|
|13    |FD            |    26|
|14    |FDCE          |    22|
|15    |FDR           |     2|
|16    |FDRE          |  1202|
|17    |FDSE          |    63|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-----------------------------------+------+
|      |Instance                                      |Module                             |Cells |
+------+----------------------------------------------+-----------------------------------+------+
|1     |top                                           |                                   |  2668|
|2     |  inst                                        |aurora_core                        |  2668|
|3     |    aurora_aurora_lane_4byte_0_i              |aurora_AURORA_LANE_4BYTE           |   565|
|4     |      aurora_err_detect_4byte_i               |aurora_ERR_DETECT_4BYTE            |    36|
|5     |      aurora_hotplug_i                        |aurora_hotplug                     |    80|
|6     |        rx_cc_cdc_sync                        |aurora_cdc_sync__parameterized0_19 |    27|
|7     |      aurora_lane_init_sm_4byte_i             |aurora_LANE_INIT_SM_4BYTE          |    62|
|8     |      aurora_sym_dec_4byte_i                  |aurora_SYM_DEC_4BYTE               |   226|
|9     |      aurora_sym_gen_4byte_i                  |aurora_SYM_GEN_4BYTE               |   161|
|10    |    aurora_global_logic_i                     |aurora_GLOBAL_LOGIC                |   125|
|11    |      channel_err_detect_i                    |aurora_CHANNEL_ERR_DETECT          |     9|
|12    |      channel_init_sm_i                       |aurora_CHANNEL_INIT_SM             |    76|
|13    |      idle_and_ver_gen_i                      |aurora_IDLE_AND_VER_GEN            |    40|
|14    |    aurora_rx_ll_i                            |aurora_RX_LL                       |   571|
|15    |      rx_ll_pdu_datapath_i                    |aurora_RX_LL_PDU_DATAPATH          |   232|
|16    |        output_mux_i                          |aurora_OUTPUT_MUX                  |    48|
|17    |        sideband_output_i                     |aurora_SIDEBAND_OUTPUT             |    13|
|18    |        stage_1_rx_ll_deframer_i              |aurora_RX_LL_DEFRAMER              |    20|
|19    |        stage_2_left_align_control_i          |aurora_LEFT_ALIGN_CONTROL          |     1|
|20    |        stage_2_valid_data_counter_i          |aurora_VALID_DATA_COUNTER_18       |     9|
|21    |        stage_3_left_align_datapath_mux_i     |aurora_LEFT_ALIGN_MUX              |    48|
|22    |        stage_3_output_switch_control_i       |aurora_OUTPUT_SWITCH_CONTROL       |     1|
|23    |        stage_3_storage_ce_control_i          |aurora_STORAGE_CE_CONTROL          |     2|
|24    |        stage_3_storage_count_control_i       |aurora_STORAGE_COUNT_CONTROL       |     5|
|25    |        stage_3_storage_switch_control_i      |aurora_STORAGE_SWITCH_CONTROL      |     4|
|26    |        stage_4_storage_mux_i                 |aurora_STORAGE_MUX                 |    32|
|27    |      rx_ll_ufc_datapath_i                    |aurora_RX_LL_UFC_DATAPATH          |   213|
|28    |        ufc_barrel_shifter_control_i          |aurora_UFC_BARREL_SHIFTER_CONTROL  |     1|
|29    |        ufc_barrel_shifter_i                  |aurora_UFC_BARREL_SHIFTER          |    48|
|30    |        ufc_output_mux_i                      |aurora_UFC_OUTPUT_MUX              |    32|
|31    |        ufc_output_switch_control_i           |aurora_UFC_OUTPUT_SWITCH_CONTROL   |     4|
|32    |        ufc_sideband_output_i                 |aurora_UFC_SIDEBAND_OUTPUT         |     4|
|33    |        ufc_storage_count_control_i           |aurora_UFC_STORAGE_COUNT_CONTROL   |     9|
|34    |        ufc_storage_mux_i                     |aurora_UFC_STORAGE_MUX             |    64|
|35    |        ufc_storage_switch_control_i          |aurora_UFC_STORAGE_SWITCH_CONTROL  |     7|
|36    |        ufc_valid_data_counter                |aurora_VALID_DATA_COUNTER          |     4|
|37    |      ufc_filter_i                            |aurora_UFC_FILTER                  |    78|
|38    |    aurora_tx_ll_i                            |aurora_TX_LL                       |   167|
|39    |      tx_ll_control_i                         |aurora_TX_LL_CONTROL               |    64|
|40    |      tx_ll_datapath_i                        |aurora_TX_LL_DATAPATH              |   103|
|41    |    axi_to_ll_pdu_i                           |aurora_AXI_TO_LL                   |     1|
|42    |    core_reset_logic_i                        |aurora_RESET_LOGIC                 |    65|
|43    |      link_reset_cdc_sync                     |aurora_cdc_sync__parameterized0_16 |    27|
|44    |      tx_lock_cdc_sync                        |aurora_cdc_sync__parameterized0_17 |    27|
|45    |    gt_reset_cdc_sync                         |aurora_cdc_sync                    |    26|
|46    |    gt_wrapper_i                              |aurora_GT_WRAPPER                  |  1031|
|47    |      aurora_multi_gt_i                       |aurora_multi_gt                    |    54|
|48    |        gt0_aurora_i                          |aurora_gt                          |    54|
|49    |      gt_rxresetfsm_i                         |aurora_rx_startup_fsm              |   459|
|50    |        sync_RXRESETDONE_cdc_sync             |aurora_cdc_sync__parameterized0_9  |    27|
|51    |        sync_cplllock_cdc_sync                |aurora_cdc_sync_10                 |    31|
|52    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_cdc_sync_11                 |    29|
|53    |        sync_qplllock_cdc_sync                |aurora_cdc_sync_12                 |    27|
|54    |        sync_run_phase_alignment_int_cdc_sync |aurora_cdc_sync__parameterized0_13 |    27|
|55    |        sync_rx_fsm_reset_done_int_cdc_sync   |aurora_cdc_sync__parameterized0_14 |    27|
|56    |        sync_time_out_wait_bypass_cdc_sync    |aurora_cdc_sync__parameterized0_15 |    27|
|57    |      gt_txresetfsm_i                         |aurora_tx_startup_fsm              |   392|
|58    |        sync_TXRESETDONE_cdc_sync             |aurora_cdc_sync__parameterized0_2  |    27|
|59    |        sync_cplllock_cdc_sync                |aurora_cdc_sync_3                  |    31|
|60    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_cdc_sync_4                  |    29|
|61    |        sync_qplllock_cdc_sync                |aurora_cdc_sync_5                  |    27|
|62    |        sync_run_phase_alignment_int_cdc_sync |aurora_cdc_sync__parameterized0_6  |    27|
|63    |        sync_time_out_wait_bypass_cdc_sync    |aurora_cdc_sync__parameterized0_7  |    27|
|64    |        sync_tx_fsm_reset_done_int_cdc_sync   |aurora_cdc_sync__parameterized0_8  |    28|
|65    |      gtrxreset_cdc_sync                      |aurora_cdc_sync__parameterized0    |    27|
|66    |    hpcnt_reset_cdc_sync                      |aurora_cdc_sync_0                  |    26|
|67    |    ll_to_axi_pdu_i                           |aurora_LL_TO_AXI                   |     3|
|68    |    reset_sync_user_clk_cdc_sync              |aurora_cdc_sync_1                  |    26|
|69    |    standard_cc_module_i                      |aurora_STANDARD_CC_MODULE          |    62|
+------+----------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.070 ; gain = 250.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.070 ; gain = 401.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1155.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  FD => FDRE: 26 instances
  FDR => FDRE: 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1155.090 ; gain = 839.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1155.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/aurora.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP aurora, cache-ID = 358f54b495a5716f
INFO: [Coretcl 2-1174] Renamed 68 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1155.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/work/SFP-Simulation-link/source/projects/VC707/hssl_ctrl_test_loopback/hssl_ctrl_test_loopback.runs/aurora_synth_1/aurora.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aurora_utilization_synth.rpt -pb aurora_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 12:46:04 2022...
