# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_common_reset.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/support/daphne_tx_clock_module.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_common.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_gt_usrclk_source.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_support.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_cpll_railing.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_tx_startup_fsm.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_rx_startup_fsm.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_init.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_gt.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_multi_gt.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_sync_block.v" \
"../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx.v" \
"../../../../loopback_v2.srcs/sources_1/new/FIFO34.v" \
"../../../../loopback_v2.srcs/sources_1/new/FMSC.v" \
"../../../../loopback_v2.srcs/sources_1/new/PRBS_DATA.v" \
"../../../../loopback_v2.srcs/sources_1/new/TX.v" \
"../../../../loopback_v2.srcs/sources_1/new/top.v" \
"../../../../loopback_v2.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
