
*** Running vivado
    with args -log myip_lite_v1_0.vds -m64 -mode batch -messageDb vivado.pb -source myip_lite_v1_0.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source myip_lite_v1_0.tcl
# set_param gui.test TreeTableDev
# set_param simulator.modelsimInstallPath C:/questasim64_10.2c/win64
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths {{c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs}} [current_fileset]
# read_vhdl -library xil_defaultlib {
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd}
#   {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd}
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.cache/wt} [current_project]
# set_property parent.project_dir {C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP} [current_project]
# synth_design -top myip_lite_v1_0 -part xc7k325tffg900-2
Command: synth_design -top myip_lite_v1_0 -part xc7k325tffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 230.438 ; gain = 98.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_lite_v1_0' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'myip_lite_v1_0_S00_AXI' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd:6' bound to instance 'myip_lite_v1_0_S00_AXI_inst' of component 'myip_lite_v1_0_S00_AXI' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'myip_lite_v1_0_S00_AXI__parameterized0' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'DeMux_1x2' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd:34' bound to instance 'DeMux_1' of component 'DeMux_1x2' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd:505]
INFO: [Synth 8-638] synthesizing module 'DeMux_1x2' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DeMux_1x2' (1#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'myip_lite_v1_0_S00_AXI__parameterized0' (2#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd:98]
INFO: [Synth 8-3491] module 'AES_Crypto' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:34' bound to instance 'AES_Crypto_0' of component 'AES_Crypto' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'AES_Crypto' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:52]
INFO: [Synth 8-3491] module 'Clock_div32' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd:34' bound to instance 'Clock_div32_0' of component 'Clock_div32' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Clock_div32' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Clock_div32' (3#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd:41]
INFO: [Synth 8-3491] module 'KeyExpansion' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd:42' bound to instance 'KeyExpansion_0' of component 'KeyExpansion' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:162]
INFO: [Synth 8-638] synthesizing module 'KeyExpansion' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'KeyExpansion' (4#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd:54]
INFO: [Synth 8-3491] module 'AddKey' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:34' bound to instance 'AddKey_round_encrypt' of component 'AddKey' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:181]
INFO: [Synth 8-638] synthesizing module 'AddKey' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'AddKey' (5#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:41]
INFO: [Synth 8-3491] module 'SubBytes' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:36' bound to instance 'SubBytes_round' of component 'SubBytes' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:185]
INFO: [Synth 8-638] synthesizing module 'SubBytes' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:46]
WARNING: [Synth 8-614] signal 'mode' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'Bi_key' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'Bi' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y7' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y6' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y5' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y4' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y3' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y2' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y1' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
WARNING: [Synth 8-614] signal 'y0' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'SubBytes' (6#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:46]
INFO: [Synth 8-3491] module 'ShiftRows' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd:34' bound to instance 'ShiftRows_round' of component 'ShiftRows' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ShiftRows' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ShiftRows' (7#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd:41]
INFO: [Synth 8-3491] module 'MixColumns' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd:33' bound to instance 'MixColumns_round' of component 'MixColumns' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:194]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (8#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd:40]
INFO: [Synth 8-3491] module 'AddKey' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:34' bound to instance 'AddKey_ext_encrypt' of component 'AddKey' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:197]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:37' bound to instance 'Control_0' of component 'Control' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:55]
INFO: [Synth 8-3491] module 'Mux_2x1' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd:34' bound to instance 'Mux_1' of component 'Mux_2x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1' (9#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd:42]
INFO: [Synth 8-3491] module 'Mux_10x1' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd:34' bound to instance 'Mux_2' of component 'Mux_10x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Mux_10x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux_10x1' (10#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd:42]
WARNING: [Synth 8-614] signal 's5' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Control' (11#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:55]
INFO: [Synth 8-3491] module 'AddKey' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:34' bound to instance 'AddKey_round_decrypt' of component 'AddKey' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:223]
INFO: [Synth 8-3491] module 'InvSubBytes' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:34' bound to instance 'InvSubBytes_round' of component 'InvSubBytes' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:227]
INFO: [Synth 8-638] synthesizing module 'InvSubBytes' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:42]
WARNING: [Synth 8-614] signal 'Bi' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y7' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y6' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y5' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y4' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y3' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y2' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y1' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
WARNING: [Synth 8-614] signal 'y0' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'InvSubBytes' (12#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:42]
INFO: [Synth 8-3491] module 'InvShiftRows' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd:34' bound to instance 'InvShiftRows_round' of component 'InvShiftRows' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:231]
INFO: [Synth 8-638] synthesizing module 'InvShiftRows' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'InvShiftRows' (13#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd:41]
INFO: [Synth 8-3491] module 'InvMixColumns' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd:34' bound to instance 'InvMixColumns_round' of component 'InvMixColumns' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:234]
INFO: [Synth 8-638] synthesizing module 'InvMixColumns' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'InvMixColumns' (14#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd:40]
INFO: [Synth 8-3491] module 'AddKey' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd:34' bound to instance 'AddKey_ext_decrypt' of component 'AddKey' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:237]
INFO: [Synth 8-3491] module 'Control_Decryption' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:37' bound to instance 'Control_Decryption_0' of component 'Control_Decryption' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Control_Decryption' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:55]
INFO: [Synth 8-3491] module 'Mux_2x1' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd:34' bound to instance 'Mux_1' of component 'Mux_2x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:96]
INFO: [Synth 8-3491] module 'Mux_10x1' declared at 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd:34' bound to instance 'Mux_2' of component 'Mux_10x1' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:99]
WARNING: [Synth 8-614] signal 's3' is read in the process but is not in the sensitivity list [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'Control_Decryption' (15#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'AES_Crypto' (16#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'myip_lite_v1_0' (17#1) [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 340.539 ; gain = 208.703
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 340.539 ; gain = 208.703
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 340.539 ; gain = 208.703
---------------------------------------------------------------------------------

WARNING: [Synth 8-327] inferring latch for variable 'Bo_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'x4_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'x7_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'x3_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'x6_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'x2_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'x1_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'x5_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'x0_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'bo_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:200]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_i_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'e_mux_1_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'e_mux_2_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'Bo_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'x7_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'x0_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'x5_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'x6_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'x1_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'x3_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'x4_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'x2_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'bo_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:185]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_i_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'e_mux_1_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'e_mux_2_reg' [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd:99]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 1     
	   9 Input      8 Bit         XORs := 8     
	   4 Input      8 Bit         XORs := 12    
	   8 Input      8 Bit         XORs := 8     
	   2 Input      8 Bit         XORs := 91    
	   5 Input      8 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 542   
	   3 Input      1 Bit         XORs := 17    
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 13    
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 14    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_lite_v1_0 
Detailed RTL Component Info : 
Module DeMux_1x2 
Detailed RTL Component Info : 
Module myip_lite_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 8     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module Clock_div32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 5     
Module KeyExpansion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 11    
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
Module AddKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
Module SubBytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	  10 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 7     
	  12 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 8     
Module ShiftRows 
Detailed RTL Component Info : 
Module MixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 12    
	   5 Input      8 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 22    
Module Mux_2x1 
Detailed RTL Component Info : 
Module Mux_10x1 
Detailed RTL Component Info : 
Module Control 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	  14 Input      1 Bit        Muxes := 4     
Module InvSubBytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	  10 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 10    
	  12 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 6     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 8     
Module InvShiftRows 
Detailed RTL Component Info : 
Module InvMixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      8 Bit         XORs := 8     
	   8 Input      8 Bit         XORs := 8     
	   2 Input      8 Bit         XORs := 68    
Module Control_Decryption 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	  14 Input      1 Bit        Muxes := 4     
Module AES_Crypto 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module myip_lite_v1_0_S00_AXI__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 612.164 ; gain = 480.328
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\estado_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[64]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[64]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[32]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[32]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[64]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[64]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[32]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[32]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[65]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[65]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[33]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[33]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[65]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[65]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[33]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[33]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[66]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[66]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[34]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[34]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[66]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[66]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[34]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[34]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[67]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[67]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[35]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[35]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[67]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[67]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[35]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[35]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[68]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[68]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[36]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[36]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[68]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[68]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[36]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[36]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[69]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[69]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[37]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[37]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[69]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[69]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[37]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[37]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_0/\bo_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[70]  is always disabled
WARNING: [Synth 8-264] enable of latch AES_Crypto_0/Control_Decryption_0/\bo_reg[70]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/e_mux_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/e_mux_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/\e_mux_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/\e_mux_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/\e_mux_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_0/\e_mux_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES_Crypto_0/KeyExpansion_0/\RC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\RC_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES_Crypto_0/KeyExpansion_0/\K10_reg[82] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module myip_lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module myip_lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module myip_lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module myip_lite_v1_0.
WARNING: [Synth 8-3332] Sequential element (\estado_reg[3] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\estado_reg[2] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\estado_reg[1] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[31] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[30] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[29] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[28] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[27] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[26] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[25] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[24] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[23] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[22] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[21] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[20] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[19] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[18] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[17] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[16] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[15] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[14] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[13] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[12] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[11] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[10] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[9] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[8] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[7] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[6] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[5] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[4] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[3] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[2] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[1] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w2_reg[0] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[31] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[30] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[29] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[28] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[27] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[26] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[25] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[24] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[23] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[22] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[21] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[20] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[19] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[18] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[17] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[16] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[15] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[14] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[13] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[12] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[11] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[10] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[9] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[8] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[7] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[6] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[5] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[4] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[3] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[2] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[1] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w1_reg[0] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[7] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[6] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[5] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[4] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[3] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[2] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[1] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\RC_reg[0] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[31] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[30] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[29] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[28] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[27] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[26] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[25] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[24] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[23] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[22] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[21] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[20] ) is unused and will be removed from module KeyExpansion.
WARNING: [Synth 8-3332] Sequential element (\w0_reg[19] ) is unused and will be removed from module KeyExpansion.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    33|
|4     |LUT3 |     3|
|5     |LUT4 |     5|
|6     |LUT5 |    18|
|7     |LUT6 |   105|
|8     |FDRE |   306|
|9     |FDSE |     5|
|10    |IBUF |    53|
|11    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------------------------+------+
|      |Instance                      |Module                                 |Cells |
+------+------------------------------+---------------------------------------+------+
|1     |top                           |                                       |   571|
|2     |  myip_lite_v1_0_S00_AXI_inst |myip_lite_v1_0_S00_AXI__parameterized0 |   476|
+------+------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4989 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 250 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 633.539 ; gain = 457.168
# write_checkpoint myip_lite_v1_0.dcp
# report_utilization -file myip_lite_v1_0_utilization_synth.rpt -pb myip_lite_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 633.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 11:21:40 2015...
