#ifndef CAP_TOP_CSR_DEFINES__H
#define CAP_TOP_CSR_DEFINES__H
#define CAP_ADDR_BASE_PPA_PPA_0_OFFSET 0x3400000
#define CAP_ADDR_BASE_PPA_PPA_0_SIZE 0x80000
#define CAP_ADDR_BASE_PPA_PPA_1_OFFSET 0x3480000
#define CAP_ADDR_BASE_PPA_PPA_1_SIZE 0x80000
#define CAP_ADDR_BASE_SGI_TE_0_OFFSET 0x35c0000
#define CAP_ADDR_BASE_SGI_TE_0_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_TE_1_OFFSET 0x35e0000
#define CAP_ADDR_BASE_SGI_TE_1_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_TE_2_OFFSET 0x3600000
#define CAP_ADDR_BASE_SGI_TE_2_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_TE_3_OFFSET 0x3620000
#define CAP_ADDR_BASE_SGI_TE_3_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_TE_4_OFFSET 0x3640000
#define CAP_ADDR_BASE_SGI_TE_4_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_TE_5_OFFSET 0x3660000
#define CAP_ADDR_BASE_SGI_TE_5_SIZE 0x20000
#define CAP_ADDR_BASE_SGI_MPU_0_OFFSET 0x36e0000
#define CAP_ADDR_BASE_SGI_MPU_0_SIZE 0x10000
#define CAP_ADDR_BASE_SGI_MPU_1_OFFSET 0x36f0000
#define CAP_ADDR_BASE_SGI_MPU_1_SIZE 0x10000
#define CAP_ADDR_BASE_SGI_MPU_2_OFFSET 0x3700000
#define CAP_ADDR_BASE_SGI_MPU_2_SIZE 0x10000
#define CAP_ADDR_BASE_SGI_MPU_3_OFFSET 0x3710000
#define CAP_ADDR_BASE_SGI_MPU_3_SIZE 0x10000
#define CAP_ADDR_BASE_SGI_MPU_4_OFFSET 0x3720000
#define CAP_ADDR_BASE_SGI_MPU_4_SIZE 0x10000
#define CAP_ADDR_BASE_SGI_MPU_5_OFFSET 0x3730000
#define CAP_ADDR_BASE_SGI_MPU_5_SIZE 0x10000
#define CAP_ADDR_BASE_RPC_PICS_OFFSET 0x4800000
#define CAP_ADDR_BASE_RPC_PICS_SIZE 0x800000
#define CAP_ADDR_BASE_INTR_INTR_OFFSET 0x6000000
#define CAP_ADDR_BASE_INTR_INTR_SIZE 0x20000
#define CAP_ADDR_BASE_PXB_PXB_OFFSET 0x7100000
#define CAP_ADDR_BASE_PXB_PXB_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_0_OFFSET 0x3500000
#define CAP_ADDR_BASE_SGE_TE_0_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_1_OFFSET 0x3520000
#define CAP_ADDR_BASE_SGE_TE_1_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_2_OFFSET 0x3540000
#define CAP_ADDR_BASE_SGE_TE_2_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_3_OFFSET 0x3560000
#define CAP_ADDR_BASE_SGE_TE_3_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_4_OFFSET 0x3580000
#define CAP_ADDR_BASE_SGE_TE_4_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_TE_5_OFFSET 0x35a0000
#define CAP_ADDR_BASE_SGE_TE_5_SIZE 0x20000
#define CAP_ADDR_BASE_SGE_MPU_0_OFFSET 0x3680000
#define CAP_ADDR_BASE_SGE_MPU_0_SIZE 0x10000
#define CAP_ADDR_BASE_SGE_MPU_1_OFFSET 0x3690000
#define CAP_ADDR_BASE_SGE_MPU_1_SIZE 0x10000
#define CAP_ADDR_BASE_SGE_MPU_2_OFFSET 0x36a0000
#define CAP_ADDR_BASE_SGE_MPU_2_SIZE 0x10000
#define CAP_ADDR_BASE_SGE_MPU_3_OFFSET 0x36b0000
#define CAP_ADDR_BASE_SGE_MPU_3_SIZE 0x10000
#define CAP_ADDR_BASE_SGE_MPU_4_OFFSET 0x36c0000
#define CAP_ADDR_BASE_SGE_MPU_4_SIZE 0x10000
#define CAP_ADDR_BASE_SGE_MPU_5_OFFSET 0x36d0000
#define CAP_ADDR_BASE_SGE_MPU_5_SIZE 0x10000
#define CAP_ADDR_BASE_PR_PR_OFFSET 0x6100000
#define CAP_ADDR_BASE_PR_PR_SIZE 0x20000
#define CAP_ADDR_BASE_PP_PP_OFFSET 0x7000000
#define CAP_ADDR_BASE_PP_PP_SIZE 0x100000
#define CAP_ADDR_BASE_PT_PT_OFFSET 0x6200000
#define CAP_ADDR_BASE_PT_PT_SIZE 0x20000
#define CAP_ADDR_BASE_TSI_PICT_OFFSET 0x3800000
#define CAP_ADDR_BASE_TSI_PICT_SIZE 0x400000
#define CAP_ADDR_BASE_PCR_TE_0_OFFSET 0x6240000
#define CAP_ADDR_BASE_PCR_TE_0_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_1_OFFSET 0x6260000
#define CAP_ADDR_BASE_PCR_TE_1_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_2_OFFSET 0x6280000
#define CAP_ADDR_BASE_PCR_TE_2_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_3_OFFSET 0x62a0000
#define CAP_ADDR_BASE_PCR_TE_3_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_4_OFFSET 0x62c0000
#define CAP_ADDR_BASE_PCR_TE_4_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_5_OFFSET 0x62e0000
#define CAP_ADDR_BASE_PCR_TE_5_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_6_OFFSET 0x6300000
#define CAP_ADDR_BASE_PCR_TE_6_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_TE_7_OFFSET 0x6320000
#define CAP_ADDR_BASE_PCR_TE_7_SIZE 0x20000
#define CAP_ADDR_BASE_PCR_MPU_0_OFFSET 0x6440000
#define CAP_ADDR_BASE_PCR_MPU_0_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_1_OFFSET 0x6450000
#define CAP_ADDR_BASE_PCR_MPU_1_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_2_OFFSET 0x6460000
#define CAP_ADDR_BASE_PCR_MPU_2_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_3_OFFSET 0x6470000
#define CAP_ADDR_BASE_PCR_MPU_3_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_4_OFFSET 0x6480000
#define CAP_ADDR_BASE_PCR_MPU_4_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_5_OFFSET 0x6490000
#define CAP_ADDR_BASE_PCR_MPU_5_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_6_OFFSET 0x64a0000
#define CAP_ADDR_BASE_PCR_MPU_6_SIZE 0x10000
#define CAP_ADDR_BASE_PCR_MPU_7_OFFSET 0x64b0000
#define CAP_ADDR_BASE_PCR_MPU_7_SIZE 0x10000
#define CAP_ADDR_BASE_TXS_TXS_OFFSET 0x20000000
#define CAP_ADDR_BASE_TXS_TXS_SIZE 0x20000000
#define CAP_ADDR_BASE_TSE_PICT_OFFSET 0x3C00000
#define CAP_ADDR_BASE_TSE_PICT_SIZE 0x400000
#define CAP_ADDR_BASE_PCT_TE_0_OFFSET 0x6340000
#define CAP_ADDR_BASE_PCT_TE_0_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_1_OFFSET 0x6360000
#define CAP_ADDR_BASE_PCT_TE_1_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_2_OFFSET 0x6380000
#define CAP_ADDR_BASE_PCT_TE_2_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_3_OFFSET 0x63a0000
#define CAP_ADDR_BASE_PCT_TE_3_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_4_OFFSET 0x63c0000
#define CAP_ADDR_BASE_PCT_TE_4_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_5_OFFSET 0x63e0000
#define CAP_ADDR_BASE_PCT_TE_5_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_6_OFFSET 0x6400000
#define CAP_ADDR_BASE_PCT_TE_6_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_TE_7_OFFSET 0x6420000
#define CAP_ADDR_BASE_PCT_TE_7_SIZE 0x20000
#define CAP_ADDR_BASE_PCT_MPU_0_OFFSET 0x64c0000
#define CAP_ADDR_BASE_PCT_MPU_0_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_1_OFFSET 0x64d0000
#define CAP_ADDR_BASE_PCT_MPU_1_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_2_OFFSET 0x64e0000
#define CAP_ADDR_BASE_PCT_MPU_2_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_3_OFFSET 0x64f0000
#define CAP_ADDR_BASE_PCT_MPU_3_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_4_OFFSET 0x6500000
#define CAP_ADDR_BASE_PCT_MPU_4_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_5_OFFSET 0x6510000
#define CAP_ADDR_BASE_PCT_MPU_5_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_6_OFFSET 0x6520000
#define CAP_ADDR_BASE_PCT_MPU_6_SIZE 0x10000
#define CAP_ADDR_BASE_PCT_MPU_7_OFFSET 0x6530000
#define CAP_ADDR_BASE_PCT_MPU_7_SIZE 0x10000
#define CAP_ADDR_BASE_PB_PBC_OFFSET 0x1400000
#define CAP_ADDR_BASE_PB_PBC_SIZE 0x800000
#define CAP_ADDR_BASE_PM_PBM_OFFSET 0x1080000
#define CAP_ADDR_BASE_PM_PBM_SIZE 0x20000
#define CAP_ADDR_BASE_DB_WA_OFFSET 0x8000000
#define CAP_ADDR_BASE_DB_WA_SIZE 0x2000000
#define CAP_ADDR_BASE_SSI_PICS_OFFSET 0x2000000
#define CAP_ADDR_BASE_SSI_PICS_SIZE 0x400000
#define CAP_ADDR_BASE_SSE_PICS_OFFSET 0x2800000
#define CAP_ADDR_BASE_SSE_PICS_SIZE 0x400000
#define CAP_ADDR_BASE_BX_BX_OFFSET 0x1000000
#define CAP_ADDR_BASE_BX_BX_SIZE 0x80000
#define CAP_ADDR_BASE_MD_HENS_OFFSET 0x6580000
#define CAP_ADDR_BASE_MD_HENS_SIZE 0x20000
#define CAP_ADDR_BASE_MD_HESE_OFFSET 0x65C0000
#define CAP_ADDR_BASE_MD_HESE_SIZE 0x20000
#define CAP_ADDR_BASE_TPC_PICS_OFFSET 0x4000000
#define CAP_ADDR_BASE_TPC_PICS_SIZE 0x800000
#define CAP_ADDR_BASE_DPR_DPR_0_OFFSET 0x3200000
#define CAP_ADDR_BASE_DPR_DPR_0_SIZE 0x100000
#define CAP_ADDR_BASE_DPR_DPR_1_OFFSET 0x3300000
#define CAP_ADDR_BASE_DPR_DPR_1_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_0_OFFSET 0x6a100000
#define CAP_ADDR_BASE_MC_MC_0_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_1_OFFSET 0x6a200000
#define CAP_ADDR_BASE_MC_MC_1_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_2_OFFSET 0x6a300000
#define CAP_ADDR_BASE_MC_MC_2_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_3_OFFSET 0x6a400000
#define CAP_ADDR_BASE_MC_MC_3_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_4_OFFSET 0x6a500000
#define CAP_ADDR_BASE_MC_MC_4_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_5_OFFSET 0x6a600000
#define CAP_ADDR_BASE_MC_MC_5_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_6_OFFSET 0x6a700000
#define CAP_ADDR_BASE_MC_MC_6_SIZE 0x100000
#define CAP_ADDR_BASE_MC_MC_7_OFFSET 0x6a800000
#define CAP_ADDR_BASE_MC_MC_7_SIZE 0x100000
#define CAP_ADDR_BASE_DPP_DPP_0_OFFSET 0x3000000
#define CAP_ADDR_BASE_DPP_DPP_0_SIZE 0x100000
#define CAP_ADDR_BASE_DPP_DPP_1_OFFSET 0x3100000
#define CAP_ADDR_BASE_DPP_DPP_1_SIZE 0x100000
#define CAP_ADDR_BASE_SEMA_SEMA_OFFSET 0x40000000
#define CAP_ADDR_BASE_SEMA_SEMA_SIZE 0x20000000
#define CAP_ADDR_BASE_MP_MPNS_OFFSET 0x6560000
#define CAP_ADDR_BASE_MP_MPNS_SIZE 0x20000
#define CAP_ADDR_BASE_MP_MPSE_OFFSET 0x65A0000
#define CAP_ADDR_BASE_MP_MPSE_SIZE 0x20000
#define CAP_ADDR_BASE_MS_APB_OFFSET 0x0
#define CAP_ADDR_BASE_MS_APB_SIZE 0x20000
#define CAP_ADDR_BASE_MS_RBM_OFFSET 0x200000
#define CAP_ADDR_BASE_MS_RBM_SIZE 0x200000
#define CAP_ADDR_BASE_MS_SSRAM_OFFSET 0x400000
#define CAP_ADDR_BASE_MS_SSRAM_SIZE 0x100000
#define CAP_ADDR_BASE_MS_APX_OFFSET 0x500000
#define CAP_ADDR_BASE_MS_APX_SIZE 0x100000
#define CAP_ADDR_BASE_MS_EMMC_OFFSET 0x600000
#define CAP_ADDR_BASE_MS_EMMC_SIZE 0x100000
#define CAP_ADDR_BASE_MS_ESECURE_OFFSET 0x700000
#define CAP_ADDR_BASE_MS_ESECURE_SIZE 0x100000
#define CAP_ADDR_BASE_MS_AP2_OFFSET 0xd00000
#define CAP_ADDR_BASE_MS_AP2_SIZE 0x100000
#define CAP_ADDR_BASE_MS_FLASH_OFFSET 0x70000000
#define CAP_ADDR_BASE_MS_FLASH_SIZE 0x8000000
#define CAP_ADDR_BASE_MS_AP_OFFSET 0x60000000
#define CAP_ADDR_BASE_MS_AP_SIZE 0x8000000
#define CAP_ADDR_BASE_MS_MS_OFFSET 0x6A000000
#define CAP_ADDR_BASE_MS_MS_SIZE 0x80000
#define CAP_ADDR_BASE_MS_MSS_OFFSET 0x6A080000
#define CAP_ADDR_BASE_MS_MSS_SIZE 0x80000
#define CAP_ADDR_BASE_MS_EM_OFFSET 0x6A900000
#define CAP_ADDR_BASE_MS_EM_SIZE 0x20000
#define CAP_ADDR_BASE_MX_MX_0_OFFSET 0x1d00000
#define CAP_ADDR_BASE_MX_MX_0_SIZE 0x100000
#define CAP_ADDR_BASE_MX_MX_1_OFFSET 0x1e00000
#define CAP_ADDR_BASE_MX_MX_1_SIZE 0x100000
#endif