Warning: Design 'mips_core' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_core
Version: Z-2007.03-SP5
Date   : Thu Feb  4 16:15:02 2016
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: inst[27] (input port clocked by clk)
  Endpoint: mem_addr[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  inst[27] (in)                                           0.00       0.00 f
  Decoder/dcd_op[1] (mips_decode)                         0.00       0.00 f
  Decoder/U90/Y (NOR2X1)                                  0.24       0.24 r
  Decoder/U31/Y (NAND2X1)                                 0.10       0.34 f
  Decoder/U9/Y (INVX1)                                    0.17       0.51 r
  Decoder/U28/Y (NAND2X1)                                 0.14       0.66 f
  Decoder/U10/Y (NOR2X1)                                  0.10       0.76 r
  Decoder/alusrc1 (mips_decode)                           0.00       0.76 r
  aluSrc1/sel (mux2to1_3)                                 0.00       0.76 r
  aluSrc1/U17/Y (INVX1)                                   0.05       0.81 f
  aluSrc1/U14/Y (INVX1)                                   0.05       0.86 r
  aluSrc1/U12/Y (INVX1)                                   0.04       0.89 f
  aluSrc1/U9/Y (INVX1)                                    0.08       0.97 r
  aluSrc1/U1/Y (INVX1)                                    0.18       1.15 f
  aluSrc1/U25/Y (AOI22X1)                                 0.16       1.31 r
  aluSrc1/U24/Y (INVX1)                                   0.03       1.34 f
  aluSrc1/out[1] (mux2to1_3)                              0.00       1.34 f
  ALU/alu__op1[1] (mips_ALU)                              0.00       1.34 f
  ALU/U343/Y (INVX1)                                      0.08       1.43 r
  ALU/U107/Y (INVX1)                                      0.30       1.72 f
  ALU/r80/A[1] (mips_ALU_DW01_add_0)                      0.00       1.72 f
  ALU/r80/U1_1/CO (ADDFX2)                                0.38       2.10 f
  ALU/r80/U1_2/CO (ADDFX2)                                0.20       2.30 f
  ALU/r80/U1_3/CO (ADDFX2)                                0.20       2.50 f
  ALU/r80/U1_4/CO (ADDFX2)                                0.20       2.70 f
  ALU/r80/U1_5/CO (ADDFX2)                                0.20       2.90 f
  ALU/r80/U1_6/CO (ADDFX2)                                0.20       3.10 f
  ALU/r80/U1_7/CO (ADDFX2)                                0.20       3.30 f
  ALU/r80/U1_8/CO (ADDFX2)                                0.20       3.49 f
  ALU/r80/U1_9/CO (ADDFX2)                                0.20       3.69 f
  ALU/r80/U1_10/CO (ADDFX2)                               0.20       3.89 f
  ALU/r80/U1_11/CO (ADDFX2)                               0.20       4.10 f
  ALU/r80/U1_12/CO (ADDFX2)                               0.20       4.29 f
  ALU/r80/U1_13/CO (ADDFX2)                               0.20       4.49 f
  ALU/r80/U1_14/CO (ADDFX2)                               0.20       4.69 f
  ALU/r80/U1_15/CO (ADDFX2)                               0.20       4.89 f
  ALU/r80/U1_16/CO (ADDFX2)                               0.20       5.09 f
  ALU/r80/U1_17/CO (ADDFX2)                               0.20       5.29 f
  ALU/r80/U1_18/CO (ADDFX2)                               0.20       5.49 f
  ALU/r80/U1_19/CO (ADDFX2)                               0.20       5.69 f
  ALU/r80/U1_20/CO (ADDFX2)                               0.20       5.89 f
  ALU/r80/U1_21/CO (ADDFX2)                               0.20       6.09 f
  ALU/r80/U1_22/CO (ADDFX2)                               0.20       6.29 f
  ALU/r80/U1_23/CO (ADDFX2)                               0.20       6.49 f
  ALU/r80/U1_24/CO (ADDFX2)                               0.20       6.69 f
  ALU/r80/U1_25/CO (ADDFX2)                               0.20       6.89 f
  ALU/r80/U1_26/CO (ADDFX2)                               0.20       7.09 f
  ALU/r80/U1_27/CO (ADDFX2)                               0.20       7.29 f
  ALU/r80/U1_28/CO (ADDFX2)                               0.20       7.49 f
  ALU/r80/U1_29/CO (ADDFX2)                               0.20       7.69 f
  ALU/r80/U1_30/CO (ADDFX2)                               0.20       7.89 f
  ALU/r80/U1_31/Y (XOR3X2)                                0.13       8.02 f
  ALU/r80/SUM[31] (mips_ALU_DW01_add_0)                   0.00       8.02 f
  ALU/U100/Y (AOI222X1)                                   0.22       8.24 r
  ALU/U88/Y (NAND4X1)                                     0.07       8.30 f
  ALU/alu__out[31] (mips_ALU)                             0.00       8.30 f
  mem_addr[29] (out)                                      0.00       8.30 f
  data arrival time                                                  8.30

  max_delay                                              25.00      25.00
  output external delay                                   0.00      25.00
  data required time                                                25.00
  --------------------------------------------------------------------------
  data required time                                                25.00
  data arrival time                                                 -8.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


1
