// Seed: 4000480638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_8(
      .id_0(1), .id_1(id_1)
  );
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    input uwire id_4
    , id_40,
    input uwire id_5,
    output wand id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    output supply1 id_16,
    input supply1 id_17,
    input supply1 id_18
    , id_41,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21,
    output wire id_22,
    input tri1 id_23,
    input uwire id_24,
    output tri1 id_25,
    output supply0 id_26,
    input wire id_27,
    output wor id_28,
    input tri0 id_29,
    input wand id_30,
    input supply0 id_31,
    input uwire id_32,
    input wire id_33,
    output wire id_34,
    input supply0 id_35,
    output supply1 id_36,
    input tri0 id_37,
    input wor id_38
);
  assign id_40 = 1 && 1;
  module_0(
      id_41, id_40, id_41, id_41, id_40, id_41, id_41
  );
endmodule
