#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002118488d7f0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v00000211848e6e90_0 .var "clk", 0 0;
v00000211848e53b0_0 .var "reset", 0 0;
S_0000021184872c60 .scope module, "uut" "top" 2 10, 3 303 0, S_000002118488d7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000211848e5b30_0 .net "ALUOp", 1 0, v00000211848e2320_0;  1 drivers
v00000211848e5ef0_0 .net "ALUResult", 31 0, v00000211848e2e60_0;  1 drivers
v00000211848e6350_0 .net "ALUSrc", 0 0, v00000211848e1920_0;  1 drivers
v00000211848e6490_0 .net "Branch", 0 0, v00000211848e1060_0;  1 drivers
v00000211848e6030_0 .net "Control_out", 3 0, v0000021184882270_0;  1 drivers
v00000211848e6210_0 .net "DM_read", 31 0, v00000211848e1880_0;  1 drivers
v00000211848e6a30_0 .net "ImmediateOut", 31 0, v00000211848e1ba0_0;  1 drivers
v00000211848e68f0_0 .net "InstructionOut", 31 0, v00000211848e2960_0;  1 drivers
v00000211848e6d50_0 .net "MemRead", 0 0, v00000211848e1100_0;  1 drivers
v00000211848e5bd0_0 .net "MemWrite", 0 0, v00000211848e1ec0_0;  1 drivers
v00000211848e62b0_0 .net "MemtoReg", 0 0, v00000211848e16a0_0;  1 drivers
v00000211848e5d10_0 .net "Mux1Out", 31 0, L_00000211848e5770;  1 drivers
v00000211848e67b0_0 .net "Mux2Out", 31 0, L_00000211848face0;  1 drivers
v00000211848e5e50_0 .net "Mux3Out", 31 0, L_00000211848f90c0;  1 drivers
v00000211848e51d0_0 .net "PCPlus4", 31 0, L_00000211848e6f30;  1 drivers
v00000211848e5f90_0 .net "PC_out", 31 0, v00000211848e1380_0;  1 drivers
v00000211848e6990_0 .net "ReadData1Out", 31 0, L_000002118486ad90;  1 drivers
v00000211848e5590_0 .net "ReadData2Out", 31 0, L_0000021184948e00;  1 drivers
v00000211848e58b0_0 .net "RegWrite", 0 0, v00000211848e1f60_0;  1 drivers
v00000211848e63f0_0 .net "Select", 0 0, L_000002118486bb90;  1 drivers
v00000211848e5950_0 .net "SumOut", 31 0, L_00000211848e5090;  1 drivers
v00000211848e6530_0 .net "clk", 0 0, v00000211848e6e90_0;  1 drivers
v00000211848e6850_0 .net "reset", 0 0, v00000211848e53b0_0;  1 drivers
v00000211848e6df0_0 .net "zero", 0 0, v00000211848e2f00_0;  1 drivers
L_00000211848e5270 .part v00000211848e2960_0, 0, 7;
L_00000211848fa920 .part v00000211848e2960_0, 15, 5;
L_00000211848f93e0 .part v00000211848e2960_0, 20, 5;
L_00000211848fa9c0 .part v00000211848e2960_0, 7, 5;
L_00000211848f9f20 .part v00000211848e2960_0, 30, 1;
L_00000211848f9ac0 .part v00000211848e2960_0, 12, 3;
L_00000211848faf60 .part v00000211848e2e60_0, 0, 5;
S_0000021184872df0 .scope module, "AC" "ALU_Control" 3 321, 3 163 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "i_Func7";
    .port_info 3 /INPUT 3 "i_Func3";
    .port_info 4 /INPUT 2 "i_ALUOp";
    .port_info 5 /OUTPUT 4 "o_Operation";
v0000021184881af0_0 .net "clk", 0 0, v00000211848e6e90_0;  alias, 1 drivers
v0000021184881e10_0 .net "i_ALUOp", 1 0, v00000211848e2320_0;  alias, 1 drivers
v0000021184882130_0 .net "i_Func3", 2 0, L_00000211848f9ac0;  1 drivers
v00000211848821d0_0 .net "i_Func7", 0 0, L_00000211848f9f20;  1 drivers
v0000021184882270_0 .var "o_Operation", 3 0;
o000002118488e058 .functor BUFZ 1, C4<z>; HiZ drive
v0000021184882310_0 .net "reset", 0 0, o000002118488e058;  0 drivers
E_0000021184885300 .event anyedge, v0000021184881e10_0, v00000211848821d0_0, v0000021184882130_0;
S_0000021184872f80 .scope module, "ALU2" "ALU" 3 322, 3 211 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v00000211848823b0_0 .net "A", 31 0, L_000002118486ad90;  alias, 1 drivers
v0000021184882590_0 .net "B", 31 0, L_00000211848face0;  alias, 1 drivers
v00000211848e1a60_0 .net "i_Operation", 3 0, v0000021184882270_0;  alias, 1 drivers
v00000211848e2e60_0 .var "o_ALU_Result", 31 0;
v00000211848e2f00_0 .var "o_Zero", 0 0;
E_0000021184885080 .event anyedge, v0000021184882270_0, v00000211848823b0_0, v0000021184882590_0, v00000211848e2e60_0;
S_0000021184849140 .scope module, "AND" "AND_Gate" 3 314, 3 33 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_000002118486bb90 .functor AND 1, v00000211848e1060_0, v00000211848e2f00_0, C4<1>, C4<1>;
v00000211848e2820_0 .net "A", 0 0, v00000211848e1060_0;  alias, 1 drivers
v00000211848e1d80_0 .net "B", 0 0, v00000211848e2f00_0;  alias, 1 drivers
v00000211848e2140_0 .net "o_Y", 0 0, L_000002118486bb90;  alias, 1 drivers
S_00000211848492d0 .scope module, "Add" "Adder" 3 313, 3 25 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v00000211848e2b40_0 .net "Imm_in", 31 0, v00000211848e1ba0_0;  alias, 1 drivers
v00000211848e1740_0 .net "PC_in", 31 0, v00000211848e1380_0;  alias, 1 drivers
v00000211848e1e20_0 .net "Sum", 31 0, L_00000211848e5090;  alias, 1 drivers
L_00000211848e5090 .arith/sum 32, v00000211848e1380_0, v00000211848e1ba0_0;
S_0000021184849460 .scope module, "Control" "Control" 3 317, 3 65 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v00000211848e2780_0 .net "i_Instruction", 6 0, L_00000211848e5270;  1 drivers
v00000211848e2320_0 .var "o_ALUOp", 1 0;
v00000211848e1920_0 .var "o_ALUSrc", 0 0;
v00000211848e1060_0 .var "o_Branch", 0 0;
v00000211848e1100_0 .var "o_MemRead", 0 0;
v00000211848e1ec0_0 .var "o_MemWrite", 0 0;
v00000211848e16a0_0 .var "o_MemtoReg", 0 0;
v00000211848e1f60_0 .var "o_RegWrite", 0 0;
E_0000021184885880 .event anyedge, v00000211848e2780_0;
S_000002118486e590 .scope module, "DM" "Data_Memory" 3 323, 3 239 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v00000211848e2d20_0 .net "clk", 0 0, v00000211848e6e90_0;  alias, 1 drivers
v00000211848e20a0_0 .net "i_Address", 4 0, L_00000211848faf60;  1 drivers
v00000211848e2000_0 .net "i_MemRead", 0 0, v00000211848e1100_0;  alias, 1 drivers
v00000211848e26e0_0 .net "i_MemWrite", 0 0, v00000211848e1ec0_0;  alias, 1 drivers
v00000211848e28c0_0 .net "i_WriteData", 31 0, L_0000021184948e00;  alias, 1 drivers
v00000211848e11a0 .array "memory", 31 0, 31 0;
v00000211848e1880_0 .var "o_ReadData", 31 0;
E_0000021184885c00 .event posedge, v0000021184881af0_0;
v00000211848e11a0_0 .array/port v00000211848e11a0, 0;
v00000211848e11a0_1 .array/port v00000211848e11a0, 1;
E_0000021184886300/0 .event anyedge, v00000211848e1100_0, v00000211848e20a0_0, v00000211848e11a0_0, v00000211848e11a0_1;
v00000211848e11a0_2 .array/port v00000211848e11a0, 2;
v00000211848e11a0_3 .array/port v00000211848e11a0, 3;
v00000211848e11a0_4 .array/port v00000211848e11a0, 4;
v00000211848e11a0_5 .array/port v00000211848e11a0, 5;
E_0000021184886300/1 .event anyedge, v00000211848e11a0_2, v00000211848e11a0_3, v00000211848e11a0_4, v00000211848e11a0_5;
v00000211848e11a0_6 .array/port v00000211848e11a0, 6;
v00000211848e11a0_7 .array/port v00000211848e11a0, 7;
v00000211848e11a0_8 .array/port v00000211848e11a0, 8;
v00000211848e11a0_9 .array/port v00000211848e11a0, 9;
E_0000021184886300/2 .event anyedge, v00000211848e11a0_6, v00000211848e11a0_7, v00000211848e11a0_8, v00000211848e11a0_9;
v00000211848e11a0_10 .array/port v00000211848e11a0, 10;
v00000211848e11a0_11 .array/port v00000211848e11a0, 11;
v00000211848e11a0_12 .array/port v00000211848e11a0, 12;
v00000211848e11a0_13 .array/port v00000211848e11a0, 13;
E_0000021184886300/3 .event anyedge, v00000211848e11a0_10, v00000211848e11a0_11, v00000211848e11a0_12, v00000211848e11a0_13;
v00000211848e11a0_14 .array/port v00000211848e11a0, 14;
v00000211848e11a0_15 .array/port v00000211848e11a0, 15;
v00000211848e11a0_16 .array/port v00000211848e11a0, 16;
v00000211848e11a0_17 .array/port v00000211848e11a0, 17;
E_0000021184886300/4 .event anyedge, v00000211848e11a0_14, v00000211848e11a0_15, v00000211848e11a0_16, v00000211848e11a0_17;
v00000211848e11a0_18 .array/port v00000211848e11a0, 18;
v00000211848e11a0_19 .array/port v00000211848e11a0, 19;
v00000211848e11a0_20 .array/port v00000211848e11a0, 20;
v00000211848e11a0_21 .array/port v00000211848e11a0, 21;
E_0000021184886300/5 .event anyedge, v00000211848e11a0_18, v00000211848e11a0_19, v00000211848e11a0_20, v00000211848e11a0_21;
v00000211848e11a0_22 .array/port v00000211848e11a0, 22;
v00000211848e11a0_23 .array/port v00000211848e11a0, 23;
v00000211848e11a0_24 .array/port v00000211848e11a0, 24;
v00000211848e11a0_25 .array/port v00000211848e11a0, 25;
E_0000021184886300/6 .event anyedge, v00000211848e11a0_22, v00000211848e11a0_23, v00000211848e11a0_24, v00000211848e11a0_25;
v00000211848e11a0_26 .array/port v00000211848e11a0, 26;
v00000211848e11a0_27 .array/port v00000211848e11a0, 27;
v00000211848e11a0_28 .array/port v00000211848e11a0, 28;
v00000211848e11a0_29 .array/port v00000211848e11a0, 29;
E_0000021184886300/7 .event anyedge, v00000211848e11a0_26, v00000211848e11a0_27, v00000211848e11a0_28, v00000211848e11a0_29;
v00000211848e11a0_30 .array/port v00000211848e11a0, 30;
v00000211848e11a0_31 .array/port v00000211848e11a0, 31;
E_0000021184886300/8 .event anyedge, v00000211848e11a0_30, v00000211848e11a0_31;
E_0000021184886300 .event/or E_0000021184886300/0, E_0000021184886300/1, E_0000021184886300/2, E_0000021184886300/3, E_0000021184886300/4, E_0000021184886300/5, E_0000021184886300/6, E_0000021184886300/7, E_0000021184886300/8;
S_000002118486e830 .scope module, "IM" "Instruction_Memory" 3 316, 3 48 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v00000211848e2960_0 .var "Instruction_out", 31 0;
v00000211848e2a00 .array "Memory", 0 31, 31 0;
v00000211848e17e0_0 .net "PC_in", 31 0, v00000211848e1380_0;  alias, 1 drivers
v00000211848e21e0_0 .net "clk", 0 0, v00000211848e6e90_0;  alias, 1 drivers
v00000211848e1c40_0 .net "reset", 0 0, v00000211848e53b0_0;  alias, 1 drivers
E_0000021184885a00 .event posedge, v00000211848e1c40_0, v0000021184881af0_0;
S_0000021184846940 .scope module, "ImmGen" "ImmediateGenerator" 3 318, 3 144 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_Instruction";
    .port_info 1 /OUTPUT 32 "o_Immediate";
v00000211848e1ce0_0 .net "i_Instruction", 31 0, v00000211848e2960_0;  alias, 1 drivers
v00000211848e1ba0_0 .var "o_Immediate", 31 0;
E_0000021184885f40 .event anyedge, v00000211848e2960_0;
S_0000021184846ad0 .scope module, "Mux1" "mux" 3 315, 3 40 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000211848e19c0_0 .net "A", 31 0, L_00000211848e6f30;  alias, 1 drivers
v00000211848e1420_0 .net "B", 31 0, L_00000211848e5090;  alias, 1 drivers
v00000211848e2280_0 .net "Y", 31 0, L_00000211848e5770;  alias, 1 drivers
v00000211848e2aa0_0 .net "sel", 0 0, L_000002118486bb90;  alias, 1 drivers
L_00000211848e5770 .functor MUXZ 32, L_00000211848e6f30, L_00000211848e5090, L_000002118486bb90, C4<>;
S_0000021184846c60 .scope module, "Mux2" "mux" 3 320, 3 40 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000211848e1240_0 .net "A", 31 0, L_0000021184948e00;  alias, 1 drivers
v00000211848e1b00_0 .net "B", 31 0, v00000211848e1ba0_0;  alias, 1 drivers
v00000211848e2be0_0 .net "Y", 31 0, L_00000211848face0;  alias, 1 drivers
v00000211848e25a0_0 .net "sel", 0 0, v00000211848e1920_0;  alias, 1 drivers
L_00000211848face0 .functor MUXZ 32, L_0000021184948e00, v00000211848e1ba0_0, v00000211848e1920_0, C4<>;
S_00000211847fe170 .scope module, "Mux3" "mux" 3 324, 3 40 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v00000211848e23c0_0 .net "A", 31 0, v00000211848e2e60_0;  alias, 1 drivers
v00000211848e2460_0 .net "B", 31 0, v00000211848e1880_0;  alias, 1 drivers
v00000211848e2500_0 .net "Y", 31 0, L_00000211848f90c0;  alias, 1 drivers
v00000211848e2c80_0 .net "sel", 0 0, v00000211848e16a0_0;  alias, 1 drivers
L_00000211848f90c0 .functor MUXZ 32, v00000211848e2e60_0, v00000211848e1880_0, v00000211848e16a0_0, C4<>;
S_00000211847fe300 .scope module, "PC" "Program_counter" 3 311, 3 3 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v00000211848e12e0_0 .net "PC_in", 31 0, L_00000211848e5770;  alias, 1 drivers
v00000211848e1380_0 .var "PC_out", 31 0;
v00000211848e14c0_0 .net "clk", 0 0, v00000211848e6e90_0;  alias, 1 drivers
v00000211848e2640_0 .net "reset", 0 0, v00000211848e53b0_0;  alias, 1 drivers
S_00000211848e4530 .scope module, "PC4" "PC_Plus_4" 3 312, 3 17 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v00000211848e2dc0_0 .net "PC_in", 31 0, v00000211848e1380_0;  alias, 1 drivers
v00000211848e1560_0 .net "PC_out", 31 0, L_00000211848e6f30;  alias, 1 drivers
L_0000021184900088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000211848e1600_0 .net/2u *"_ivl_0", 31 0, L_0000021184900088;  1 drivers
L_00000211848e6f30 .arith/sum 32, v00000211848e1380_0, L_0000021184900088;
S_00000211848e43a0 .scope module, "Reg" "Register" 3 319, 3 266 0, S_0000021184872c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
L_000002118486ad90 .functor BUFZ 32, L_00000211848e5310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021184948e00 .functor BUFZ 32, L_00000211848e56d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000211848e60d0 .array "Reg_Memory", 31 0, 31 0;
v00000211848e6670_0 .net *"_ivl_0", 31 0, L_00000211848e5310;  1 drivers
v00000211848e6b70_0 .net *"_ivl_10", 6 0, L_00000211848faec0;  1 drivers
L_0000021184900118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000211848e65d0_0 .net *"_ivl_13", 1 0, L_0000021184900118;  1 drivers
v00000211848e59f0_0 .net *"_ivl_2", 6 0, L_00000211848e5450;  1 drivers
L_00000211849000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000211848e5810_0 .net *"_ivl_5", 1 0, L_00000211849000d0;  1 drivers
v00000211848e5db0_0 .net *"_ivl_8", 31 0, L_00000211848e56d0;  1 drivers
v00000211848e5130_0 .net "clk", 0 0, v00000211848e6e90_0;  alias, 1 drivers
v00000211848e54f0_0 .net "i_RD1", 4 0, L_00000211848fa9c0;  1 drivers
v00000211848e6170_0 .net "i_RS1", 4 0, L_00000211848fa920;  1 drivers
v00000211848e5c70_0 .net "i_RS2", 4 0, L_00000211848f93e0;  1 drivers
v00000211848e6c10_0 .net "i_RegWrite", 0 0, v00000211848e1f60_0;  alias, 1 drivers
v00000211848e5630_0 .net "i_WriteData", 31 0, L_00000211848f90c0;  alias, 1 drivers
v00000211848e6710_0 .net "o_ReadData1", 31 0, L_000002118486ad90;  alias, 1 drivers
v00000211848e6cb0_0 .net "o_ReadData2", 31 0, L_0000021184948e00;  alias, 1 drivers
v00000211848e5a90_0 .net "reset", 0 0, v00000211848e53b0_0;  alias, 1 drivers
L_00000211848e5310 .array/port v00000211848e60d0, L_00000211848e5450;
L_00000211848e5450 .concat [ 5 2 0 0], L_00000211848fa920, L_00000211849000d0;
L_00000211848e56d0 .array/port v00000211848e60d0, L_00000211848faec0;
L_00000211848faec0 .concat [ 5 2 0 0], L_00000211848f93e0, L_0000021184900118;
    .scope S_00000211847fe300;
T_0 ;
    %wait E_0000021184885a00;
    %load/vec4 v00000211848e2640_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000211848e12e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v00000211848e1380_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002118486e830;
T_1 ;
    %vpi_call 3 57 "$readmemh", "instructions.mem", v00000211848e2a00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002118486e830;
T_2 ;
    %wait E_0000021184885a00;
    %load/vec4 v00000211848e1c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000211848e17e0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000211848e2a00, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v00000211848e2960_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021184849460;
T_3 ;
    %wait E_0000021184885880;
    %load/vec4 v00000211848e2780_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e16a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000211848e2320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211848e1ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000211848e1f60_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021184846940;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000211848e1ba0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000021184846940;
T_5 ;
    %wait E_0000021184885f40;
    %vpi_call 3 153 "$display", "Opcode: %b (%h)", &PV<v00000211848e1ce0_0, 0, 7>, &PV<v00000211848e1ce0_0, 0, 7> {0 0 0};
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000211848e1ba0_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211848e1ba0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000211848e1ba0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000211848e1ce0_0;
    %parti/s 7, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000211848e1ba0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000211848e43a0;
T_6 ;
    %vpi_call 3 281 "$readmemh", "register.mem", v00000211848e60d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000211848e43a0;
T_7 ;
    %wait E_0000021184885a00;
    %load/vec4 v00000211848e5a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000211848e6c10_0;
    %load/vec4 v00000211848e54f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000211848e5630_0;
    %load/vec4 v00000211848e54f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000211848e60d0, 0, 4;
T_7.2 ;
T_7.1 ;
    %vpi_call 3 297 "$writememh", "register.mem", v00000211848e60d0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0000021184872df0;
T_8 ;
    %wait E_0000021184885300;
    %load/vec4 v0000021184881e10_0;
    %load/vec4 v00000211848821d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021184882130_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.4 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.15 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.16 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.21 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.22 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.23 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.24 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.25 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000021184882270_0, 0;
    %jmp T_8.27;
T_8.27 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021184872f80;
T_9 ;
    %wait E_0000021184885080;
    %load/vec4 v00000211848e1a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %and;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %or;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %add;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v00000211848823b0_0;
    %ix/getv 4, v0000021184882590_0;
    %shiftl 4;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v00000211848823b0_0;
    %ix/getv 4, v0000021184882590_0;
    %shiftr 4;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %sub;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v00000211848823b0_0;
    %ix/getv 4, v0000021184882590_0;
    %shiftr/s 4;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %xor;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v00000211848823b0_0;
    %load/vec4 v0000021184882590_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000211848e2e60_0, 0;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %load/vec4 v00000211848e2e60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %assign/vec4 v00000211848e2f00_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002118486e590;
T_10 ;
    %wait E_0000021184886300;
    %load/vec4 v00000211848e2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000211848e20a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000211848e11a0, 4;
    %store/vec4 v00000211848e1880_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000211848e1880_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002118486e590;
T_11 ;
    %wait E_0000021184885c00;
    %load/vec4 v00000211848e26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000211848e28c0_0;
    %load/vec4 v00000211848e20a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000211848e11a0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002118488d7f0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v00000211848e6e90_0;
    %inv;
    %store/vec4 v00000211848e6e90_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000002118488d7f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211848e6e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211848e53b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211848e53b0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002118488d7f0;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002118488d7f0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
