==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] Analyzing design file 'src/caravel_ps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.95 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_caravel_ps/hls_caravel_ps.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_caravel_ps/hls_caravel_ps.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_caravel_ps/hls_caravel_ps.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_caravel_ps/hls_caravel_ps.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_1' is marked as complete unroll implied by the pipeline pragma (src/caravel_ps.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_1' (src/caravel_ps.cpp:47:19) in function 'caravel_ps' completely with a factor of 38 (src/caravel_ps.cpp:27:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.86 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.1 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'caravel_ps' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'caravel_ps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'caravel_ps'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'caravel_ps'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'caravel_ps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/ps_mprj_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/ps_mprj_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/ps_mprj_en' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/mprj_in' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'mprj_in' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/mprj_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'caravel_ps/mprj_en' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'caravel_ps' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'ps_mprj_in', 'ps_mprj_out' and 'ps_mprj_en' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'caravel_ps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.114 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for caravel_ps.
INFO: [VLOG 209-307] Generating Verilog RTL for caravel_ps.
INFO: [HLS 200-789] **** Estimated Fmax: 501.76 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.51 seconds. CPU system time: 1.01 seconds. Elapsed time: 10.4 seconds; current allocated memory: 27.598 MB.
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hls_caravel_ps.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.96 seconds. CPU system time: 0.6 seconds. Elapsed time: 12.72 seconds; current allocated memory: 5.254 MB.
