Fitter report for top
Thu Nov 08 15:03:12 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Routing Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Estimated Delay Added for Hold Timing Summary
 26. Estimated Delay Added for Hold Timing Details
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------+
; Fitter Summary                                                         ;
+---------------------------+--------------------------------------------+
; Fitter Status             ; Successful - Thu Nov 08 15:03:12 2018      ;
; Quartus II 64-Bit Version ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name             ; top                                        ;
; Top-level Entity Name     ; top                                        ;
; Family                    ; MAX II                                     ;
; Device                    ; EPM570T100C5                               ;
; Timing Models             ; Final                                      ;
; Total logic elements      ; 549 / 570 ( 96 % )                         ;
; Total pins                ; 35 / 76 ( 46 % )                           ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
+---------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EPM570T100C5                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Guarantee I/O Paths Have Zero Hold Time at Fast Corner                     ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc845_def_1/top.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 549 / 570 ( 96 % )    ;
;     -- Combinational with no register       ; 237                   ;
;     -- Register only                        ; 25                    ;
;     -- Combinational with a register        ; 287                   ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 270                   ;
;     -- 3 input functions                    ; 81                    ;
;     -- 2 input functions                    ; 160                   ;
;     -- 1 input functions                    ; 12                    ;
;     -- 0 input functions                    ; 1                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 436                   ;
;     -- arithmetic mode                      ; 113                   ;
;     -- qfbk mode                            ; 36                    ;
;     -- register cascade mode                ; 0                     ;
;     -- synchronous clear/load mode          ; 129                   ;
;     -- asynchronous clear/load mode         ; 296                   ;
;                                             ;                       ;
; Total registers                             ; 312 / 570 ( 55 % )    ;
; Total LABs                                  ; 56 / 57 ( 98 % )      ;
; Logic elements in carry chains              ; 126                   ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 35 / 76 ( 46 % )      ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )        ;
;                                             ;                       ;
; Global signals                              ; 4                     ;
; UFM blocks                                  ; 0 / 1 ( 0 % )         ;
; Global clocks                               ; 4 / 4 ( 100 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 41.4% / 48.8% / 33.6% ;
; Peak interconnect usage (total/H/V)         ; 41.4% / 48.8% / 33.6% ;
; Maximum fan-out                             ; 124                   ;
; Highest non-global fan-out                  ; 117                   ;
; Total fan-out                               ; 2545                  ;
; Average fan-out                             ; 4.36                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                      ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+
; clk      ; 12    ; 1        ; 0            ; 5            ; 0           ; 124                   ; 0                  ; yes    ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; rs232_rx ; 6     ; 1        ; 0            ; 7            ; 3           ; 6                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
; rst_n    ; 44    ; 1        ; 8            ; 3            ; 2           ; 117                   ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+
; led  ; 1     ; 2        ; 3            ; 8            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source                                                                                                   ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+---------------------+
; BusA[2]   ; 2     ; 1        ; 1            ; 8            ; 0           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[2]~15                                                                                                             ; -                   ;
; BusA[3]   ; 3     ; 1        ; 1            ; 8            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[3]~17                                                                                                             ; -                   ;
; BusA[4]   ; 4     ; 1        ; 0            ; 7            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                                                                                                                      ; -                   ;
; BusA[5]   ; 5     ; 1        ; 0            ; 7            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[5]~19                                                                                                             ; -                   ;
; BusA[6]   ; 41    ; 1        ; 7            ; 3            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusA[7]   ; 52    ; 2        ; 13           ; 1            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusA[8]   ; 8     ; 1        ; 0            ; 7            ; 5           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusA[8]~22                                                                                                             ; -                   ;
; BusB[16]  ; 16    ; 1        ; 0            ; 5            ; 3           ; 5                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                                                                                                                      ; -                   ;
; BusB[17]  ; 17    ; 1        ; 0            ; 5            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusB[17]~6                                                                                                             ; -                   ;
; BusC[40]  ; 40    ; 1        ; 7            ; 3            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkCMP                                                                                                                ; -                   ;
; BusD[57]  ; 57    ; 2        ; 13           ; 2            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusD[57]~35                                                                                                            ; -                   ;
; BusD[58]  ; 50    ; 1        ; 11           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[59]  ; 7     ; 1        ; 0            ; 7            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[60]  ; 38    ; 1        ; 7            ; 3            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[61]  ; 61    ; 2        ; 13           ; 3            ; 1           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusD[61]~36                                                                                                            ; -                   ;
; BusD[62]  ; 70    ; 2        ; 13           ; 6            ; 5           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[63]  ; 62    ; 2        ; 13           ; 4            ; 4           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[64]  ; 64    ; 2        ; 13           ; 4            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusD[61]~36                                                                                                            ; -                   ;
; BusD[65]  ; 82    ; 2        ; 9            ; 8            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[66]  ; 89    ; 2        ; 7            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[67]  ; 67    ; 2        ; 13           ; 4            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; BusD[61]~36                                                                                                            ; -                   ;
; BusD[68]  ; 43    ; 1        ; 8            ; 3            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[69]  ; 68    ; 2        ; 13           ; 4            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[70]  ; 53    ; 2        ; 13           ; 1            ; 3           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[71]  ; 71    ; 2        ; 13           ; 6            ; 2           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[72]  ; 69    ; 2        ; 13           ; 5            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
; BusD[73]  ; 73    ; 2        ; 13           ; 7            ; 5           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                                                                                                                      ; -                   ;
; BusE[87]  ; 87    ; 2        ; 7            ; 8            ; 0           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; linkADC                                                                                                                ; -                   ;
; BusF[100] ; 100   ; 2        ; 3            ; 8            ; 0           ; 1                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; -                                                                                                                      ; -                   ;
; BusF[98]  ; 98    ; 2        ; 4            ; 8            ; 1           ; 2                     ; 0                  ; no     ; no              ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; User                 ; 10 pF ; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_en ; -                   ;
; BusF[99]  ; 96    ; 2        ; 5            ; 8            ; 1           ; 0                     ; 0                  ; no     ; no              ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                                                                                                                      ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 16 / 36 ( 44 % ) ; 3.3V          ; --           ;
; 2        ; 19 / 40 ( 48 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                               ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
; 1        ; 161        ; 2        ; led            ; output ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 2        ; 2          ; 1        ; BusA[2]        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 3        ; 4          ; 1        ; BusA[3]        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 4        ; 6          ; 1        ; BusA[4]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 8          ; 1        ; BusA[5]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 9          ; 1        ; rs232_rx       ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 10         ; 1        ; BusD[59]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 8        ; 11         ; 1        ; BusA[8]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 12       ; 20         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 14       ; 21         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 22         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 23         ; 1        ; BusB[16]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 24         ; 1        ; BusB[17]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 25         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 19       ; 32         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 20       ; 34         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 21       ; 36         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 22       ; 38         ; 1        ; #TMS           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 23       ; 39         ; 1        ; #TDI           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 24       ; 40         ; 1        ; #TCK           ; input  ;              ;           ; --         ;                 ; --       ; --           ;
; 25       ; 41         ; 1        ; #TDO           ; output ;              ;           ; --         ;                 ; --       ; --           ;
; 26       ; 47         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 27       ; 48         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 28       ; 50         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 29       ; 51         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 30       ; 52         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 31       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 33       ; 58         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 34       ; 59         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 60         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 36       ; 61         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 37       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 38       ; 62         ; 1        ; BusD[60]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 39       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 40       ; 63         ; 1        ; BusC[40]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 64         ; 1        ; BusA[6]        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 42       ; 65         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 66         ; 1        ; BusD[68]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 67         ; 1        ; rst_n          ; input  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 47       ; 71         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 72         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 73         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 75         ; 1        ; BusD[58]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 79         ; 1        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 83         ; 2        ; BusA[7]        ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 53       ; 84         ; 2        ; BusD[70]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 54       ; 86         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 55       ; 89         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 56       ; 91         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 57       ; 92         ; 2        ; BusD[57]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ; 93         ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 59       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 61       ; 98         ; 2        ; BusD[61]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 62       ; 101        ; 2        ; BusD[63]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 63       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 64       ; 102        ; 2        ; BusD[64]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 65       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 66       ; 103        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 67       ; 104        ; 2        ; BusD[67]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 68       ; 105        ; 2        ; BusD[69]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 69       ; 111        ; 2        ; BusD[72]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 70       ; 112        ; 2        ; BusD[62]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; N               ; no       ; Off          ;
; 71       ; 115        ; 2        ; BusD[71]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 116        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 73       ; 118        ; 2        ; BusD[73]       ; bidir  ; 3.3-V LVTTL  ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 120        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 122        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 125        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 126        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 127        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 79       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 80       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 81       ; 135        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 136        ; 2        ; BusD[65]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 83       ; 139        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 84       ; 140        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 85       ; 141        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 86       ; 142        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 143        ; 2        ; BusE[87]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 88       ;            ;          ; VCCINT         ; power  ;              ; 2.5V/3.3V ; --         ;                 ; --       ; --           ;
; 89       ; 144        ; 2        ; BusD[66]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 90       ;            ;          ; GNDINT         ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 91       ; 149        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 92       ; 150        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GNDIO          ; gnd    ;              ;           ; --         ;                 ; --       ; --           ;
; 94       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ; 151        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 152        ; 2        ; BusF[99]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; N               ; no       ; Off          ;
; 97       ; 153        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 98       ; 155        ; 2        ; BusF[98]       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 156        ; 2        ; RESERVED_INPUT ;        ;              ;           ; Column I/O ;                 ; no       ; Off          ;
; 100      ; 158        ; 2        ; BusF[100]      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+----------------+--------+--------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                    ;
+----------------------------+-------+------------------------+
; I/O Standard               ; Load  ; Termination Resistance ;
+----------------------------+-------+------------------------+
; 3.3-V LVTTL                ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;
; 2.5 V                      ; 10 pF ; Not Available          ;
; 1.8 V                      ; 10 pF ; Not Available          ;
; 1.5 V                      ; 10 pF ; Not Available          ;
; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;
; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;
+----------------------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                  ; Library Name ;
+------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                             ; 549 (177)   ; 312          ; 0          ; 35   ; 0            ; 237 (96)     ; 25 (6)            ; 287 (75)         ; 126 (0)         ; 36 (24)    ; |top                                                                                                                 ; work         ;
;    |i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|      ; 195 (17)    ; 117          ; 0          ; 0    ; 0            ; 78 (8)       ; 15 (5)            ; 102 (4)          ; 45 (8)          ; 12 (2)     ; |top|i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance                                                          ; work         ;
;       |i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst| ; 178 (178)   ; 108          ; 0          ; 0    ; 0            ; 70 (70)      ; 10 (10)           ; 98 (98)          ; 37 (37)         ; 10 (10)    ; |top|i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst ; work         ;
;    |my_uart_rx:my_uart_rx|                                       ; 36 (36)     ; 22           ; 0          ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |top|my_uart_rx:my_uart_rx                                                                                           ; work         ;
;    |speed_select:speed_select|                                   ; 22 (22)     ; 14           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |top|speed_select:speed_select                                                                                       ; work         ;
;    |spi_ctrl:spi_ctrl_instance|                                  ; 117 (23)    ; 76           ; 0          ; 0    ; 0            ; 41 (4)       ; 0 (0)             ; 76 (19)          ; 68 (15)         ; 0 (0)      ; |top|spi_ctrl:spi_ctrl_instance                                                                                      ; work         ;
;       |spi_master:spi_master_instance|                           ; 94 (94)     ; 57           ; 0          ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 57 (57)          ; 53 (53)         ; 0 (0)      ; |top|spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance                                                       ; work         ;
;    |spi_slave_cpha0:spi_slave_cpha0_instance|                    ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |top|spi_slave_cpha0:spi_slave_cpha0_instance                                                                        ; work         ;
+------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------+
; Delay Chain Summary                  ;
+-----------+----------+---------------+
; Name      ; Pin Type ; Pad to Core 0 ;
+-----------+----------+---------------+
; led       ; Output   ; --            ;
; BusA[6]   ; Bidir    ; (0)           ;
; BusA[7]   ; Bidir    ; (0)           ;
; BusD[58]  ; Bidir    ; (0)           ;
; BusD[59]  ; Bidir    ; (0)           ;
; BusD[60]  ; Bidir    ; (0)           ;
; BusD[62]  ; Bidir    ; (0)           ;
; BusD[63]  ; Bidir    ; (0)           ;
; BusD[65]  ; Bidir    ; (0)           ;
; BusD[66]  ; Bidir    ; (0)           ;
; BusD[68]  ; Bidir    ; (0)           ;
; BusD[69]  ; Bidir    ; (0)           ;
; BusD[70]  ; Bidir    ; (0)           ;
; BusD[72]  ; Bidir    ; (0)           ;
; BusF[99]  ; Bidir    ; (0)           ;
; BusA[2]   ; Bidir    ; (1)           ;
; BusA[3]   ; Bidir    ; (0)           ;
; BusA[4]   ; Bidir    ; (1)           ;
; BusA[5]   ; Bidir    ; (0)           ;
; BusA[8]   ; Bidir    ; (0)           ;
; BusB[16]  ; Bidir    ; (1)           ;
; BusB[17]  ; Bidir    ; (0)           ;
; BusC[40]  ; Bidir    ; (0)           ;
; BusD[57]  ; Bidir    ; (0)           ;
; BusD[61]  ; Bidir    ; (1)           ;
; BusD[64]  ; Bidir    ; (0)           ;
; BusD[67]  ; Bidir    ; (0)           ;
; BusD[71]  ; Bidir    ; (1)           ;
; BusD[73]  ; Bidir    ; (1)           ;
; BusE[87]  ; Bidir    ; (0)           ;
; BusF[98]  ; Bidir    ; (1)           ;
; BusF[100] ; Bidir    ; (1)           ;
; clk       ; Input    ; (0)           ;
; rst_n     ; Input    ; (1)           ;
; rs232_rx  ; Input    ; (0)           ;
+-----------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+
; Name                                                                                                                                 ; Location     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+
; BusA[2]~15                                                                                                                           ; LC_X11_Y6_N3 ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusA[3]~17                                                                                                                           ; LC_X1_Y6_N9  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusA[5]~19                                                                                                                           ; LC_X11_Y6_N8 ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusA[8]~22                                                                                                                           ; LC_X9_Y6_N6  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusB[17]~6                                                                                                                           ; LC_X6_Y6_N3  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusD[57]~35                                                                                                                          ; LC_X7_Y4_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ;
; BusD[61]~36                                                                                                                          ; LC_X11_Y1_N9 ; 4       ; Output enable              ; no     ; --                   ; --               ;
; Current.SAVE                                                                                                                         ; LC_X3_Y7_N0  ; 27      ; Clock enable               ; no     ; --                   ; --               ;
; clk                                                                                                                                  ; PIN_12       ; 124     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ;
; cmd_red                                                                                                                              ; LC_X5_Y6_N0  ; 27      ; Sync. clear                ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|bus_clk                                                                       ; LC_X10_Y3_N4 ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Equal8~0             ; LC_X12_Y5_N7 ; 16      ; Clock enable               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always2~1            ; LC_X12_Y3_N0 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_reg[7]~0    ; LC_X12_Y4_N2 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[7]~14  ; LC_X12_Y7_N8 ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~26 ; LC_X10_Y7_N8 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|reset_n2             ; LC_X11_Y3_N4 ; 106     ; Async. clear               ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_en               ; LC_X12_Y6_N9 ; 4       ; Output enable              ; no     ; --                   ; --               ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[7]~18     ; LC_X11_Y4_N9 ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; linkADC                                                                                                                              ; LC_X8_Y6_N1  ; 2       ; Output enable              ; no     ; --                   ; --               ;
; linkCMP                                                                                                                              ; LC_X8_Y6_N4  ; 4       ; Output enable              ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|Mux2~0                                                                                                         ; LC_X1_Y4_N5  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|Mux7~2                                                                                                         ; LC_X1_Y4_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_complete_reg~1                                                                                              ; LC_X1_Y7_N0  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~1                                                                                               ; LC_X2_Y7_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_enable_reg                                                                                                  ; LC_X1_Y6_N0  ; 4       ; Clock                      ; no     ; --                   ; --               ;
; my_uart_rx:my_uart_rx|rx_enable_reg~0                                                                                                ; LC_X1_Y6_N8  ; 1       ; Async. clear               ; no     ; --                   ; --               ;
; rs232_rx                                                                                                                             ; PIN_6        ; 6       ; Clock                      ; no     ; --                   ; --               ;
; rst_n                                                                                                                                ; PIN_44       ; 117     ; Async. clear, Clock enable ; no     ; --                   ; --               ;
; speed_select:speed_select|always1~0                                                                                                  ; LC_X2_Y6_N2  ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; speed_select:speed_select|buad_clk_rx_reg                                                                                            ; LC_X8_Y6_N9  ; 21      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ;
; spi_ctrl:spi_ctrl_instance|LessThan0~1                                                                                               ; LC_X3_Y4_N9  ; 9       ; Sync. clear                ; no     ; --                   ; --               ;
; spi_ctrl:spi_ctrl_instance|LessThan1~1                                                                                               ; LC_X4_Y6_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ;
; spi_ctrl:spi_ctrl_instance|rst_flag                                                                                                  ; LC_X5_Y5_N3  ; 58      ; Async. clear               ; no     ; --                   ; --               ;
; spi_ctrl:spi_ctrl_instance|spi_clk                                                                                                   ; LC_X5_Y4_N6  ; 58      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[4]~66                                                            ; LC_X5_Y5_N9  ; 32      ; Sync. clear                ; no     ; --                   ; --               ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]~16                                                            ; LC_X5_Y4_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ;
; spi_rst                                                                                                                              ; LC_X5_Y4_N1  ; 23      ; Async. clear               ; no     ; --                   ; --               ;
; spi_slave_rst_cpha0                                                                                                                  ; LC_X6_Y4_N2  ; 3       ; Async. clear               ; no     ; --                   ; --               ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------+---------+----------------------------+--------+----------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                       ;
+----------------------------------------------------------------+--------------+---------+----------------------+------------------+
; Name                                                           ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+----------------------------------------------------------------+--------------+---------+----------------------+------------------+
; clk                                                            ; PIN_12       ; 124     ; Global Clock         ; GCLK0            ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|bus_clk ; LC_X10_Y3_N4 ; 109     ; Global Clock         ; GCLK3            ;
; speed_select:speed_select|buad_clk_rx_reg                      ; LC_X8_Y6_N9  ; 21      ; Global Clock         ; GCLK1            ;
; spi_ctrl:spi_ctrl_instance|spi_clk                             ; LC_X5_Y4_N6  ; 58      ; Global Clock         ; GCLK2            ;
+----------------------------------------------------------------+--------------+---------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                         ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_n                                                                                                                                        ; 117     ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|reset_n2                     ; 106     ;
; spi_ctrl:spi_ctrl_instance|rst_flag                                                                                                          ; 58      ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[4]~66                                                                    ; 32      ;
; Current.SAVE                                                                                                                                 ; 27      ;
; cmd_red                                                                                                                                      ; 27      ;
; Current.WAIT                                                                                                                                 ; 26      ;
; Current.S1                                                                                                                                   ; 26      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Equal5~0                     ; 24      ;
; spi_rst                                                                                                                                      ; 23      ;
; Rx_cmd[1]                                                                                                                                    ; 17      ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]~16                                                                    ; 16      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Equal8~0                     ; 16      ;
; my_uart_rx:my_uart_rx|rx_count[0]                                                                                                            ; 15      ;
; my_uart_rx:my_uart_rx|rx_count[1]                                                                                                            ; 15      ;
; Rx_cmd[0]                                                                                                                                    ; 14      ;
; speed_select:speed_select|always1~0                                                                                                          ; 13      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|write_read~6                 ; 12      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|sda_in~0                                                                              ; 12      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.addr_read         ; 12      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.data_write        ; 12      ;
; scl_slv_polling~0                                                                                                                            ; 12      ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]                                                                            ; 12      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|scl_regi                     ; 11      ;
; my_uart_rx:my_uart_rx|rx_count[2]                                                                                                            ; 11      ;
; my_uart_rx:my_uart_rx|rx_count[3]                                                                                                            ; 11      ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|scl_regi0                    ; 10      ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]                                                                            ; 10      ;
; spi_ctrl:spi_ctrl_instance|LessThan1~1                                                                                                       ; 9       ;
; spi_ctrl:spi_ctrl_instance|LessThan0~1                                                                                                       ; 9       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.addr_ack          ; 9       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]                                                                            ; 9       ;
; Rx_cmd[12]                                                                                                                                   ; 9       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state~17             ; 8       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~26         ; 8       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always2~1                    ; 8       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_reg[7]~0            ; 8       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~1                                                                                                       ; 8       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.data_read         ; 8       ;
; Rx_cmd[2]                                                                                                                                    ; 8       ;
; Rx_cmd[20]                                                                                                                                   ; 8       ;
; Equal2~3                                                                                                                                     ; 8       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[7]~18             ; 7       ;
; Rx_cmd[17]                                                                                                                                   ; 7       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[7]~14          ; 7       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[0]~2             ; 7       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]                                                                            ; 7       ;
; Rx_cmd[8]                                                                                                                                    ; 7       ;
; Rx_cmd[3]                                                                                                                                    ; 7       ;
; Rx_cmd[4]                                                                                                                                    ; 7       ;
; Equal4~1                                                                                                                                     ; 7       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[6]~11            ; 6       ;
; rs232_rx                                                                                                                                     ; 6       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state.11                 ; 6       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.data_in_ack       ; 6       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always5~0                    ; 6       ;
; WideOr8~0                                                                                                                                    ; 6       ;
; Equal9~0                                                                                                                                     ; 6       ;
; Equal2~9                                                                                                                                     ; 6       ;
; Equal3~4                                                                                                                                     ; 6       ;
; Equal6~3                                                                                                                                     ; 6       ;
; Equal5~0                                                                                                                                     ; 6       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[0]             ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[25]~53                                                                   ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[20]~43                                                                   ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[15]~33                                                                   ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[10]~23                                                                   ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[5]~13                                                                    ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[0]~3                                                                     ; 5       ;
; speed_select:speed_select|cnt_rx[0]~21                                                                                                       ; 5       ;
; speed_select:speed_select|cnt_rx[7]                                                                                                          ; 5       ;
; speed_select:speed_select|cnt_rx[5]~13                                                                                                       ; 5       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|write_read                   ; 5       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[7]~14             ; 5       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag_rst                ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]~0                                                                          ; 5       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]~0                                                                                                       ; 5       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state.00                 ; 5       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|LessThan1~0                                                                        ; 5       ;
; WideOr1~0                                                                                                                                    ; 5       ;
; flag_reg                                                                                                                                     ; 5       ;
; linkGLO                                                                                                                                      ; 5       ;
; Current.IDLE                                                                                                                                 ; 5       ;
; WideNor1~4                                                                                                                                   ; 5       ;
; Equal20~4                                                                                                                                    ; 5       ;
; Equal19~1                                                                                                                                    ; 5       ;
; Equal21~1                                                                                                                                    ; 5       ;
; Equal16~1                                                                                                                                    ; 5       ;
; Equal13~3                                                                                                                                    ; 5       ;
; Equal15~1                                                                                                                                    ; 5       ;
; Equal8~1                                                                                                                                     ; 5       ;
; Rx_cmd[16]                                                                                                                                   ; 5       ;
; Rx_cmd[11]                                                                                                                                   ; 5       ;
; Equal4~0                                                                                                                                     ; 5       ;
; BusB[16]~0                                                                                                                                   ; 5       ;
; Equal12~4                                                                                                                                    ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~7                    ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[5]             ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[1]             ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[7]             ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[6]             ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_end       ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~4                    ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|stop_bus_reg                 ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.if_rep_start      ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[7]                 ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[0]                ; 4       ;
; WideOr14~0                                                                                                                                   ; 4       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_flag                                                                         ; 4       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                                                                                                          ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state.01                 ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector14~0                 ; 4       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]                                                                            ; 4       ;
; WideOr10~0                                                                                                                                   ; 4       ;
; WideOr19~0                                                                                                                                   ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_en                       ; 4       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out1                     ; 4       ;
; BusD[61]~36                                                                                                                                  ; 4       ;
; linkSBP                                                                                                                                      ; 4       ;
; linkSBS                                                                                                                                      ; 4       ;
; mode_select_CPHA                                                                                                                             ; 4       ;
; linkSBM                                                                                                                                      ; 4       ;
; linkCMP                                                                                                                                      ; 4       ;
; Equal18~0                                                                                                                                    ; 4       ;
; Equal17~0                                                                                                                                    ; 4       ;
; WideNor1~3                                                                                                                                   ; 4       ;
; WideNor1~2                                                                                                                                   ; 4       ;
; WideNor1~1                                                                                                                                   ; 4       ;
; Equal7~2                                                                                                                                     ; 4       ;
; WideOr0~0                                                                                                                                    ; 4       ;
; Equal2~8                                                                                                                                     ; 4       ;
; Equal11~3                                                                                                                                    ; 4       ;
; WideNor1~0                                                                                                                                   ; 4       ;
; Rx_cmd[10]                                                                                                                                   ; 4       ;
; Rx_cmd[9]                                                                                                                                    ; 4       ;
; Equal7~1                                                                                                                                     ; 4       ;
; Equal14~3                                                                                                                                    ; 3       ;
; Equal3~5                                                                                                                                     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in1       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in2       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in3       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in4       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in6       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in7       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in5       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_state.data_in0       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_end       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~22                                                                               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~17                      ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[1]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[2]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[3]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[4]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[6]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[7]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[0]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_in_reg[5]               ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[4]~11          ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[4]             ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[3]             ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[2]             ; 3       ;
; my_uart_rx:my_uart_rx|Mux2~0                                                                                                                 ; 3       ;
; my_uart_rx:my_uart_rx|Mux7~2                                                                                                                 ; 3       ;
; speed_select:speed_select|cnt_rx[2]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[1]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[4]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[3]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[5]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[6]                                                                                                          ; 3       ;
; speed_select:speed_select|cnt_rx[8]                                                                                                          ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in1       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in2       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in0       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in3       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in4       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in5       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_state.addr_in6       ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_regi                     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.write_read_flag   ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out_end  ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[7]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[4]~3          ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[6]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[5]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[4]~9              ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[4]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[3]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[2]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[1]                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|write_read~3                 ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|write_read~2                 ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[0]                 ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~18                ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[4]~3               ; 3       ;
; spi_ctrl:spi_ctrl_instance|rst_count[4]~5                                                                                                    ; 3       ;
; spi_ctrl:spi_ctrl_instance|clk_count[4]~5                                                                                                    ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]~4                                                                          ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]~3                                                                          ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector13~0                 ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out7     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out6     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out4     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out3     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out0     ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out1     ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]                                                                      ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]~7                                                                    ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]                                                                      ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~0                                                                          ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]                                                                       ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]~13                                                                    ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]                                                                       ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]                                                                       ; 3       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]                                                                       ; 3       ;
; spi_slave_rst_cpha0                                                                                                                          ; 3       ;
; WideOr0~1                                                                                                                                    ; 3       ;
; my_uart_rx:my_uart_rx|rx_data_reg[0]                                                                                                         ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|flag                         ; 3       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out2                     ; 3       ;
; linkURT                                                                                                                                      ; 3       ;
; linkCTM                                                                                                                                      ; 3       ;
; linkSDC                                                                                                                                      ; 3       ;
; linkCTC                                                                                                                                      ; 3       ;
; linkSCT                                                                                                                                      ; 3       ;
; linkCTB                                                                                                                                      ; 3       ;
; linkRSB                                                                                                                                      ; 3       ;
; linkSWC                                                                                                                                      ; 3       ;
; linkPMB                                                                                                                                      ; 3       ;
; linkSWB                                                                                                                                      ; 3       ;
; linkPMA                                                                                                                                      ; 3       ;
; linkSWA                                                                                                                                      ; 3       ;
; Buff_temp[10]                                                                                                                                ; 3       ;
; Buff_temp[11]                                                                                                                                ; 3       ;
; Buff_temp[9]                                                                                                                                 ; 3       ;
; Buff_temp[12]                                                                                                                                ; 3       ;
; Buff_temp[8]                                                                                                                                 ; 3       ;
; Buff_temp[0]                                                                                                                                 ; 3       ;
; Buff_temp[1]                                                                                                                                 ; 3       ;
; Buff_temp[3]                                                                                                                                 ; 3       ;
; Buff_temp[4]                                                                                                                                 ; 3       ;
; Buff_temp[2]                                                                                                                                 ; 3       ;
; Buff_temp[5]                                                                                                                                 ; 3       ;
; Buff_temp[7]                                                                                                                                 ; 3       ;
; Buff_temp[13]                                                                                                                                ; 3       ;
; Buff_temp[6]                                                                                                                                 ; 3       ;
; Buff_temp[14]                                                                                                                                ; 3       ;
; Buff_temp[15]                                                                                                                                ; 3       ;
; WideOr20~0                                                                                                                                   ; 3       ;
; Equal10~1                                                                                                                                    ; 3       ;
; Rx_cmd[18]                                                                                                                                   ; 3       ;
; Equal15~0                                                                                                                                    ; 3       ;
; Equal2~6                                                                                                                                     ; 3       ;
; Equal11~0                                                                                                                                    ; 3       ;
; Rx_cmd[19]                                                                                                                                   ; 3       ;
; Equal13~4                                                                                                                                    ; 2       ;
; Equal22~2                                                                                                                                    ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[0]                                                                                                      ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.idle              ; 2       ;
; i2c_rst_slv_polling                                                                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~16         ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~6                    ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state.data_out_ack      ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|start_bus_reg                ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_regi0                    ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always2~0                    ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~12                                                                         ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[31]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[30]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[29]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[28]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[27]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[26]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[25]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[24]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[23]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[22]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[21]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[20]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[19]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[18]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[17]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[16]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[15]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[14]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[13]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[12]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[11]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[10]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[9]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[8]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[7]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[6]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[5]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[4]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[3]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[2]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[1]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[0]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~1                                                                          ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[1]~4                                                                                                      ; 2       ;
; my_uart_rx:my_uart_rx|Mux8~0                                                                                                                 ; 2       ;
; my_uart_rx:my_uart_rx|rx_complete_reg                                                                                                        ; 2       ;
; speed_select:speed_select|cnt_rx[0]                                                                                                          ; 2       ;
; speed_select:speed_select|always2~1                                                                                                          ; 2       ;
; speed_select:speed_select|cnt_rx[11]                                                                                                         ; 2       ;
; speed_select:speed_select|cnt_rx[10]~5                                                                                                       ; 2       ;
; speed_select:speed_select|cnt_rx[10]                                                                                                         ; 2       ;
; speed_select:speed_select|cnt_rx[12]                                                                                                         ; 2       ;
; speed_select:speed_select|cnt_rx[9]                                                                                                          ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]~1                                                                                                      ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]~0                                                                                                      ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state~15                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Equal0~1                                                                              ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[7]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[6]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[5]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Equal0~0                                                                              ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[3]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[2]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[1]                                                                          ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~20                ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[3]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[2]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[1]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[7]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[6]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[4]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[5]            ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[2]                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[1]                 ; 2       ;
; ip_select                                                                                                                                    ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[6]                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[5]                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[4]                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[3]                 ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[7]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[6]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[5]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[4]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[3]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|rst_count[2]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[7]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[5]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[6]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[4]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[3]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|clk_count[2]                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]~1                                                                          ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[5]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[0]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[3]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[4]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[1]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[2]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[6]                                                                                                        ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_temp[7]                                                                                                        ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state~14                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|ack_state.10                 ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[1]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[2]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[0]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[3]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[4]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[5]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|addr_in_reg[6]               ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out2     ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_state.data_out5     ; 2       ;
; linkISI                                                                                                                                      ; 2       ;
; linkISS                                                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Mux0~1                                                                             ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]                                                                       ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]                                                                       ; 2       ;
; WideOr1~1                                                                                                                                    ; 2       ;
; WideOr18                                                                                                                                     ; 2       ;
; WideOr10~1                                                                                                                                   ; 2       ;
; Equal11~4                                                                                                                                    ; 2       ;
; Flag_temp                                                                                                                                    ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[5]                                                                                                         ; 2       ;
; Equal0~2                                                                                                                                     ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[3]                                                                                                         ; 2       ;
; Equal1~0                                                                                                                                     ; 2       ;
; Equal0~1                                                                                                                                     ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[4]                                                                                                         ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[1]                                                                                                         ; 2       ;
; my_uart_rx:my_uart_rx|rx_data_reg[6]                                                                                                         ; 2       ;
; linkADC                                                                                                                                      ; 2       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr                                                                           ; 2       ;
; Buff_temp[16]                                                                                                                                ; 2       ;
; Buff_temp[17]                                                                                                                                ; 2       ;
; Buff_temp[20]                                                                                                                                ; 2       ;
; Buff_temp[18]                                                                                                                                ; 2       ;
; Buff_temp[19]                                                                                                                                ; 2       ;
; Buff_temp[21]                                                                                                                                ; 2       ;
; Buff_temp[23]                                                                                                                                ; 2       ;
; Buff_temp[22]                                                                                                                                ; 2       ;
; Equal16~0                                                                                                                                    ; 2       ;
; Equal20~3                                                                                                                                    ; 2       ;
; Equal12~2                                                                                                                                    ; 2       ;
; Equal4~2                                                                                                                                     ; 2       ;
; Equal20~2                                                                                                                                    ; 2       ;
; Equal20~1                                                                                                                                    ; 2       ;
; Equal14~2                                                                                                                                    ; 2       ;
; Equal2~7                                                                                                                                     ; 2       ;
; Equal20~0                                                                                                                                    ; 2       ;
; Equal2~5                                                                                                                                     ; 2       ;
; Equal2~4                                                                                                                                     ; 2       ;
; Equal11~2                                                                                                                                    ; 2       ;
; Equal11~1                                                                                                                                    ; 2       ;
; Equal3~3                                                                                                                                     ; 2       ;
; Equal3~2                                                                                                                                     ; 2       ;
; Equal7~0                                                                                                                                     ; 2       ;
; Equal2~1                                                                                                                                     ; 2       ;
; Equal2~0                                                                                                                                     ; 2       ;
; BusF[98]~1                                                                                                                                   ; 2       ;
; BusD[73]~16                                                                                                                                  ; 2       ;
; BusD[61]~12                                                                                                                                  ; 2       ;
; BusA[2]~2                                                                                                                                    ; 2       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~8                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~37                ; 1       ;
; Equal6~5                                                                                                                                     ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~35                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~34                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~37COUT1_48              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~37                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~32                ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[0]~15COUT1_24                                                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[0]~15                                                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[0]                                                                                                      ; 1       ;
; my_uart_rx:my_uart_rx|rx_complete_reg~1                                                                                                      ; 1       ;
; speed_select:speed_select|LessThan0~1                                                                                                        ; 1       ;
; speed_select:speed_select|LessThan0~0                                                                                                        ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector1~0                  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~29                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~27                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~35                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~32COUT1_58                                                                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~32                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~30                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~27COUT1_56                                                                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~27                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~25                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~20                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~17COUT1_54                                                                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~17                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~15                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~12COUT1_52                                                                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~12                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~10                                                                               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~7COUT1_50                                                                        ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~7                                                                                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~5                                                                                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~2COUT1_48                                                                        ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~2                                                                                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|Add0~0                                                                                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|write_read~4                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~25         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~24         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~32COUT1_58              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~32                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~30                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~27COUT1_56              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~27                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~25                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~20                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~23         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~15                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~12COUT1_54              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~12                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~10                      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~22         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~21         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~7COUT1_52               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~7                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~5                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~2COUT1_50               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~2                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Add3~0                       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~20         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~19         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~18         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~17         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[5]~13COUT1_29  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[5]~13          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[3]~9COUT1_27   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[3]~9           ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[2]~7COUT1_25   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[2]~7           ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[1]~5COUT1_23   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[1]~5           ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~5                    ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[6]~1COUT1_31   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_count[6]~1           ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~25                ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[1]~13COUT1_22                                                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[1]~13                                                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[1]                                                                                                      ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[1]~13COUT1_26                                                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[1]~13                                                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[1]                                                                                                      ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~11                                                                         ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[30]~63                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[29]~61COUT1_139                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[29]~61                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[28]~59COUT1_137                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[28]~59                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~10                                                                         ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[27]~57COUT1_135                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[27]~57                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[26]~55COUT1_133                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[26]~55                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[24]~51COUT1_131                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[24]~51                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~9                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~8                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[23]~49COUT1_129                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[23]~49                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[22]~47COUT1_127                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[22]~47                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[21]~45COUT1_125                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[21]~45                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~7                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[19]~41COUT1_123                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[19]~41                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[18]~39COUT1_121                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[18]~39                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[17]~37COUT1_119                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[17]~37                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[16]~35COUT1_117                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[16]~35                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~6                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[14]~31COUT1_115                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[14]~31                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[13]~29COUT1_113                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[13]~29                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[12]~27COUT1_111                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[12]~27                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~5                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[11]~25COUT1_109                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[11]~25                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[9]~21COUT1_107                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[9]~21                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[8]~19COUT1_105                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[8]~19                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~4                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~3                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[7]~17COUT1_103                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[7]~17                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[6]~15COUT1_101                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[6]~15                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[4]~11COUT1_99                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[4]~11                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|always7~2                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[3]~9COUT1_97                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[3]~9                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[2]~7COUT1_95                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[2]~7                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[1]~5COUT1_93                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|delay_cnt[1]~5                                                                     ; 1       ;
; my_uart_rx:my_uart_rx|Mux6~2                                                                                                                 ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_temp[0]~6                                                                                                      ; 1       ;
; my_uart_rx:my_uart_rx|Mux7~3                                                                                                                 ; 1       ;
; my_uart_rx:my_uart_rx|Mux5~0                                                                                                                 ; 1       ;
; my_uart_rx:my_uart_rx|rx_enable_reg~0                                                                                                        ; 1       ;
; speed_select:speed_select|always2~4                                                                                                          ; 1       ;
; speed_select:speed_select|always2~3                                                                                                          ; 1       ;
; speed_select:speed_select|always2~2                                                                                                          ; 1       ;
; speed_select:speed_select|cnt_rx[2]~25COUT1_39                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[2]~25                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[1]~23COUT1_37                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[1]~23                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[4]~19COUT1_43                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[4]~19                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[3]~17COUT1_41                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[3]~17                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[7]~15COUT1_47                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[7]~15                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[6]~11COUT1_45                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[6]~11                                                                                                       ; 1       ;
; speed_select:speed_select|cnt_rx[8]~9COUT1_49                                                                                                ; 1       ;
; speed_select:speed_select|cnt_rx[8]~9                                                                                                        ; 1       ;
; speed_select:speed_select|cnt_rx[11]~7COUT1_53                                                                                               ; 1       ;
; speed_select:speed_select|cnt_rx[11]~7                                                                                                       ; 1       ;
; speed_select:speed_select|always2~0                                                                                                          ; 1       ;
; speed_select:speed_select|cnt_rx[9]~1COUT1_51                                                                                                ; 1       ;
; speed_select:speed_select|cnt_rx[9]~1                                                                                                        ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector12~0                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector11~1                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector11~0                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~23                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|reset_n1                     ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[4]                                                                          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|clk_count[0]                                                                          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|main_state~19                ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector31~0                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~3                    ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[3]~15COUT1_41 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[3]~15         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[2]~13COUT1_39 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[2]~13         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~11COUT1_35 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[0]~11         ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[1]~9COUT1_37  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[1]~9          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~2                    ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|LessThan1~1                  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|LessThan1~0                  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|always4~1                    ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[6]~5COUT1_45  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[6]~5          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[5]~1COUT1_43  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|receive_status[5]~1          ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[6]~13COUT1_34     ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[6]~13             ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[5]~11COUT1_32     ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[5]~11             ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[3]~7COUT1_30      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[3]~7              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[2]~5COUT1_28      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[2]~5              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[1]~3COUT1_26      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_count[1]~3              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[2]~13COUT1_24      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[2]~13              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[1]~11COUT1_22      ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[1]~11              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[6]~7COUT1_30       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[6]~7               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[5]~5COUT1_28       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[5]~5               ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[3]~1COUT1_26       ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|send_flag[3]~1               ; 1       ;
; WideOr17                                                                                                                                     ; 1       ;
; WideOr14                                                                                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~22COUT1_31                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~22                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~20                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[6]~9COUT1_30                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[6]~9                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[5]~7COUT1_28                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[5]~7                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|LessThan1~0                                                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[3]~3COUT1_26                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[3]~3                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[2]~1COUT1_24                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|rst_count[2]~1                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[5]~9COUT1_32                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[5]~9                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[6]~7COUT1_34                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[6]~7                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|LessThan0~0                                                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[3]~3COUT1_30                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[3]~3                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[2]~1COUT1_28                                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|clk_count[2]~1                                                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~17COUT1_33                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~17                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~15                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~12COUT1_37                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~12                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~10                                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]~6                                                                          ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~7COUT1_35                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~7                                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~5                                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Add0~0                                                                             ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector10~1                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector10~0                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector9~1                  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector9~0                  ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out1~2                   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out1~1                   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out1~0                   ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~7                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~6                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~5                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~4                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~3                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~2                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_reg[5]              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~1                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_reg[3]              ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|Selector30~0                 ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|data_out_reg[1]              ; 1       ;
; WideOr24                                                                                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]~15COUT1_30                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]~15                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]~13COUT1_28                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]~13                                                                   ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Equal1~1                                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]~9COUT1_32                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]~9                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]~5COUT1_34                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]~5                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Equal1~0                                                                           ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]~3COUT1_26                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]~3                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]~1COUT1_24                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]~1                                                                    ; 1       ;
; WideOr5                                                                                                                                      ; 1       ;
; WideOr1                                                                                                                                      ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir1~3                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir1~2                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir1~1                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir1~0                                                                       ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir~2                                                                        ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]~15COUT1_35                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]~15                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir~1                                                                        ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]~11COUT1_29                                                            ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]~11                                                                    ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]~9COUT1_25                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]~9                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir~0                                                                        ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]~7COUT1_27                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]~7                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|Mux0~0                                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]~3COUT1_31                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]~3                                                                     ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]~1COUT1_33                                                             ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]~1                                                                     ; 1       ;
; WideOr13                                                                                                                                     ; 1       ;
; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]                                                                                            ; 1       ;
; WideOr23                                                                                                                                     ; 1       ;
; WideOr22                                                                                                                                     ; 1       ;
; WideOr21                                                                                                                                     ; 1       ;
; WideOr0                                                                                                                                      ; 1       ;
; WideOr9                                                                                                                                      ; 1       ;
; WideOr6                                                                                                                                      ; 1       ;
; WideOr12                                                                                                                                     ; 1       ;
; WideOr10                                                                                                                                     ; 1       ;
; WideOr20                                                                                                                                     ; 1       ;
; WideOr11                                                                                                                                     ; 1       ;
; WideOr7                                                                                                                                      ; 1       ;
; WideOr19                                                                                                                                     ; 1       ;
; WideOr8                                                                                                                                      ; 1       ;
; Selector1~0                                                                                                                                  ; 1       ;
; always2~0                                                                                                                                    ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_reg[2]                                                                                                         ; 1       ;
; my_uart_rx:my_uart_rx|rx_data_reg[7]                                                                                                         ; 1       ;
; Equal0~0                                                                                                                                     ; 1       ;
; i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|i2c_slave_op_lpc8_polling:i2c_slave_op_lpc8_polling_inst|sda_out~0                    ; 1       ;
; BusD[67]~39                                                                                                                                  ; 1       ;
; spi_ctrl:spi_ctrl_instance|cs_n                                                                                                              ; 1       ;
; BusD[64]~38                                                                                                                                  ; 1       ;
; BusD[61]~37                                                                                                                                  ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir1                                                                         ; 1       ;
; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir                                                                          ; 1       ;
; BusD[57]~35                                                                                                                                  ; 1       ;
; BusD[57]~34                                                                                                                                  ; 1       ;
; BusB[17]~6                                                                                                                                   ; 1       ;
; BusB[17]~5                                                                                                                                   ; 1       ;
; BusB[17]~4                                                                                                                                   ; 1       ;
; BusA[8]~22                                                                                                                                   ; 1       ;
; BusA[8]~21                                                                                                                                   ; 1       ;
; BusA[8]~20                                                                                                                                   ; 1       ;
; BusA[5]~19                                                                                                                                   ; 1       ;
; BusA[5]~18                                                                                                                                   ; 1       ;
; BusA[3]~17                                                                                                                                   ; 1       ;
; BusA[3]~16                                                                                                                                   ; 1       ;
; BusA[2]~15                                                                                                                                   ; 1       ;
; BusA[2]~14                                                                                                                                   ; 1       ;
; WideNor1                                                                                                                                     ; 1       ;
; Equal19~0                                                                                                                                    ; 1       ;
; Equal6~4                                                                                                                                     ; 1       ;
; Equal21~0                                                                                                                                    ; 1       ;
; Equal13~2                                                                                                                                    ; 1       ;
; Equal12~3                                                                                                                                    ; 1       ;
; Equal10~0                                                                                                                                    ; 1       ;
; Equal6~2                                                                                                                                     ; 1       ;
; Equal8~0                                                                                                                                     ; 1       ;
; Rx_cmd[5]                                                                                                                                    ; 1       ;
; Equal2~2                                                                                                                                     ; 1       ;
; Rx_cmd[7]                                                                                                                                    ; 1       ;
; Rx_cmd[13]                                                                                                                                   ; 1       ;
; Rx_cmd[6]                                                                                                                                    ; 1       ;
; Rx_cmd[15]                                                                                                                                   ; 1       ;
; Rx_cmd[21]                                                                                                                                   ; 1       ;
; Rx_cmd[23]                                                                                                                                   ; 1       ;
; led~reg0                                                                                                                                     ; 1       ;
; BusF[100]~2                                                                                                                                  ; 1       ;
; BusD[71]~15                                                                                                                                  ; 1       ;
; BusA[4]~4                                                                                                                                    ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------+
; Routing Usage Summary                        ;
+-----------------------+----------------------+
; Routing Resource Type ; Usage                ;
+-----------------------+----------------------+
; C4s                   ; 428 / 1,624 ( 26 % ) ;
; Direct links          ; 160 / 1,930 ( 8 % )  ;
; Global clocks         ; 4 / 4 ( 100 % )      ;
; LAB clocks            ; 21 / 56 ( 38 % )     ;
; LUT chains            ; 67 / 513 ( 13 % )    ;
; Local interconnects   ; 843 / 1,930 ( 44 % ) ;
; R4s                   ; 606 / 1,472 ( 41 % ) ;
+-----------------------+----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.80) ; Number of LABs  (Total = 56) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 0                            ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 1                            ;
; 8                                          ; 1                            ;
; 9                                          ; 6                            ;
; 10                                         ; 48                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.30) ; Number of LABs  (Total = 56) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 46                           ;
; 1 Clock                            ; 46                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 16                           ;
; 2 Async. clears                    ; 2                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 10.32) ; Number of LABs  (Total = 56) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 7                            ;
; 10                                           ; 36                           ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.29) ; Number of LABs  (Total = 56) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 0                            ;
; 3                                               ; 3                            ;
; 4                                               ; 5                            ;
; 5                                               ; 6                            ;
; 6                                               ; 5                            ;
; 7                                               ; 7                            ;
; 8                                               ; 11                           ;
; 9                                               ; 5                            ;
; 10                                              ; 8                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.59) ; Number of LABs  (Total = 56) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 3                            ;
; 8                                            ; 2                            ;
; 9                                            ; 6                            ;
; 10                                           ; 2                            ;
; 11                                           ; 5                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 5                            ;
; 15                                           ; 3                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 2                            ;
; 19                                           ; 4                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Reserve all unused pins                      ; As input tri-stated ;
+----------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                 ;
+-----------------------------------------------+-------------------------------------------+-------------------+
; Source Clock(s)                               ; Destination Clock(s)                      ; Delay Added in ns ;
+-----------------------------------------------+-------------------------------------------+-------------------+
; speed_select:speed_select|buad_clk_rx_reg,I/O ; speed_select:speed_select|buad_clk_rx_reg ; 5.7               ;
; I/O                                           ; speed_select:speed_select|buad_clk_rx_reg ; 3.0               ;
+-----------------------------------------------+-------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                     ;
+---------------------------------------+---------------------------------------+-------------------+
; Source Register                       ; Destination Register                  ; Delay Added in ns ;
+---------------------------------------+---------------------------------------+-------------------+
; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; 2.639             ;
; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; 1.701             ;
; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; 1.701             ;
; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; 1.701             ;
; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; 0.479             ;
; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; 0.417             ;
+---------------------------------------+---------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM570T100C5 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EPM240T100C5 is compatible
    Info (176445): Device EPM240T100I5 is compatible
    Info (176445): Device EPM240T100A5 is compatible
    Info (176445): Device EPM570T100I5 is compatible
    Info (176445): Device EPM570T100A5 is compatible
Critical Warning (169085): No exact pin location assignment(s) for 14 pins of 35 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
    Info (332111):    1.000 i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|bus_clk
    Info (332111):    1.000 my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332111):    1.000     rs232_rx
    Info (332111):    1.000 speed_select:speed_select|buad_clk_rx_reg
    Info (332111):    1.000 spi_ctrl:spi_ctrl_instance|spi_clk
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186215): Automatically promoted signal "clk" to use Global clock in PIN 12
Info (186216): Automatically promoted some destinations of signal "i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|bus_clk" to use Global clock
    Info (186217): Destination "i2c_slave_lpc8_polling:i2c_slave_lpc8_polling_instance|bus_clk" may be non-global or may not use global clock
Info (186216): Automatically promoted some destinations of signal "spi_ctrl:spi_ctrl_instance|spi_clk" to use Global clock
    Info (186217): Destination "spi_ctrl:spi_ctrl_instance|spi_clk" may be non-global or may not use global clock
Info (186215): Automatically promoted signal "speed_select:speed_select|buad_clk_rx_reg" to use Global clock
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186468): Started processing fast register assignments
Info (186469): Finished processing fast register assignments
Info (176235): Finished register packing
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 14 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  30 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 25% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (11888): Total time spent on timing analysis during the Fitter is 0.62 seconds.
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169064): Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin BusA[6] has a permanently disabled output enable
    Info (169065): Pin BusA[7] has a permanently disabled output enable
    Info (169065): Pin BusD[58] has a permanently disabled output enable
    Info (169065): Pin BusD[59] has a permanently disabled output enable
    Info (169065): Pin BusD[60] has a permanently disabled output enable
    Info (169065): Pin BusD[62] has a permanently disabled output enable
    Info (169065): Pin BusD[63] has a permanently disabled output enable
    Info (169065): Pin BusD[65] has a permanently disabled output enable
    Info (169065): Pin BusD[66] has a permanently disabled output enable
    Info (169065): Pin BusD[68] has a permanently disabled output enable
    Info (169065): Pin BusD[69] has a permanently disabled output enable
    Info (169065): Pin BusD[70] has a permanently disabled output enable
    Info (169065): Pin BusD[72] has a permanently disabled output enable
    Info (169065): Pin BusF[99] has a permanently disabled output enable
    Info (169065): Pin BusA[4] has a permanently disabled output enable
    Info (169065): Pin BusB[16] has a permanently disabled output enable
    Info (169065): Pin BusD[71] has a permanently disabled output enable
    Info (169065): Pin BusD[73] has a permanently disabled output enable
    Info (169065): Pin BusF[100] has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc845_def_1/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Thu Nov 08 15:03:12 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/_Bill/01_GitRepo/_forks/pycpld/quartus-II/top_frdm_lpc845_def_1/top.fit.smsg.


