// Seed: 4111242391
module module_0 #(
    parameter id_3 = 32'd17,
    parameter id_4 = 32'd39
) (
    input supply1 id_0,
    input wand id_1
);
  always @(posedge 1);
  assign module_1.id_0 = 0;
  defparam id_3.id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
);
  integer id_3;
  wire id_4;
  wor id_8 = 1;
  wire id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input logic id_0,
    input wor   id_1,
    input tri0  id_2,
    input logic id_3
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  tri1 id_6;
  id_7 :
  assert property (@(negedge (id_3)) id_2 == 1'd0 ? id_0 : 1 == id_6)
  else begin : LABEL_0
    id_7 <= 1 && 1;
  end
endmodule
