-- VHDL test case input
-- wired_or must be a resolution function
signal join : word  wired_or;

