num_cores       1
line_size       64
cpu_scheduling  true
warmup_fraction 0
// use_physical    true
coherence       true
use_cheri_tags  true

L1I {
  type            instruction
  core            0
  size            64K
  assoc           4
  parent          L2
  replace_policy  LRU
  prefetcher      none
}
L1D {
  type            data
  core            0
  size            64K
  assoc           4
  parent          L2
  replace_policy  LRU
  prefetcher      none
}
L2 {
  size            1M
  assoc           8
  inclusive       true
  parent          memory
  replace_policy  LRU
  miss_file       trace_llc_requests.gz
  prefetcher      none
}

