FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *	DECstation 5000/200 (KN02) Control and Status Register
 *	interrupts.
 *
/* bench 14772.1.0 b2a1700a8d02 */
/* bench 14772.1.1 ee9501c3c95c */
/* bench 22354.3.0 7231385a9d58 */
/* bench 22354.3.1 f3ad6d2f605b */
/* bench 22354.3.2 3c227523499d */
/* bench 22354.3.3 752b62b8c8a0 */
/* bench 22354.3.4 c5f4ffd5ca99 */
/* bench 22354.3.5 7314b8e9965e */
/* bench 22354.3.6 bf0d21a4072f */
/* bench 22354.3.7 1461bbd9dc3f */
/* bench 22354.3.8 b81e4abe99a6 */
/* bench 22354.3.9 721161804070 */
/* bench 22354.3.10 2b3b362e90b4 */
/* bench 22354.3.11 abff56472800 */
/* bench 22354.3.12 b953cceffdc4 */
/* bench 22354.3.13 079ef4f1cf12 */
/* bench 22354.3.14 fddf46740ce2 */
/* bench 22354.3.15 973ce448efa0 */
/* bench 22354.3.16 997d3e43fae2 */
/* bench 21211.1.1 1b1d202900d9 */
/* bench 21211.1.2 eebf953beef2 */
/* bench 21211.1.3 5b30515990ed */
/* bench 21211.1.4 d998110fa7e7 */
/* bench 21211.1.5 4b3bb21c0b5a */
/* bench 21211.1.6 fbc17685b12b */
/* bench 21211.1.7 66f166876c9d */
/* bench 21211.1.8 8c34764ebe16 */
/* bench 21211.1.9 4c5c65fed2ff */
 */

#include <linux/init.h>
#include <linux/irq.h>
#include <linux/types.h>

#include <asm/dec/kn02.h>


/*
 * Bits 7:0 of the Control Register are write-only -- the
 * corresponding bits of the Status Register have a different
 * meaning.  Hence we use a cache.  It speeds up things a bit
 * as well.
 *
 * There is no default value -- it has to be initialized.
 */
u32 cached_kn02_csr;

/* bench 5540.0.0 8c55e21a4659 */
/* bench 5540.0.1 3824e6fedb40 */
/* bench 5540.0.2 8309254a005d */
/* bench 5540.0.3 3e7a24333f08 */
/* bench 5540.0.4 8ab3e303f7cf */

static void unmask_kn02_irq(struct irq_data *d)
{
	volatile u32 *csr = (volatile u32 *)CKSEG1ADDR(KN02_SLOT_BASE +
						       KN02_CSR);

	cached_kn02_csr |= (1 << (d->irq - kn02_irq_base + 16));
	*csr = cached_kn02_csr;
}

static void mask_kn02_irq(struct irq_data *d)
{
	volatile u32 *csr = (volatile u32 *)CKSEG1ADDR(KN02_SLOT_BASE +
						       KN02_CSR);

	cached_kn02_csr &= ~(1 << (d->irq - kn02_irq_base + 16));
	*csr = cached_kn02_csr;
}

static void ack_kn02_irq(struct irq_data *d)
{
	mask_kn02_irq(d);
	iob();
}

static struct irq_chip kn02_irq_type = {
	.name = "KN02-CSR",
	.irq_ack = ack_kn02_irq,
	.irq_mask = mask_kn02_irq,
	.irq_mask_ack = ack_kn02_irq,
/* bench 16994.0.0 f6bc9c37d6af */
/* bench 16994.0.1 bd8916ee9dc3 */
/* bench 16994.0.2 b39edb7162b3 */
/* bench 16994.0.3 99ff0bb90f62 */
/* bench 16994.0.4 d004282caa6f */
/* bench 16994.0.5 7c6179be7382 */
/* bench 16994.0.6 a39540c3064a */
/* bench 16994.0.7 2cd958d82b63 */
};

void __init init_kn02_irqs(int base)
{
	volatile u32 *csr = (volatile u32 *)CKSEG1ADDR(KN02_SLOT_BASE +
						       KN02_CSR);
	int i;

	/* Mask interrupts. */
	cached_kn02_csr &= ~KN02_CSR_IOINTEN;
	*csr = cached_kn02_csr;
	iob();

	for (i = base; i < base + KN02_IRQ_LINES; i++)
		irq_set_chip_and_handler(i, &kn02_irq_type, handle_level_irq);

	kn02_irq_base = base;
}
