
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003282                       # Number of seconds simulated
sim_ticks                                  3282096078                       # Number of ticks simulated
final_tick                               574785019197                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353919                       # Simulator instruction rate (inst/s)
host_op_rate                                   455239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270305                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931092                       # Number of bytes of host memory used
host_seconds                                 12142.21                       # Real time elapsed on the host
sim_insts                                  4297363333                       # Number of instructions simulated
sim_ops                                    5527609810                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       148992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       163328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        48512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        47232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               415616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.physmem.bytes_written::total            167168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          369                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3247                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1306                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1306                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       623991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45395380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49763321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       545993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14780798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       623991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14390804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126631272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       623991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       545993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       623991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2300969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50933305                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50933305                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50933305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       623991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45395380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49763321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       545993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14780798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       623991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14390804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177564576                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7870735                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870461                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2507145                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185242                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1413384                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372518                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207218                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5928                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15963003                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870461                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579736                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3286775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906659                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376724                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666781                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7764920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4478145     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164590      2.12%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297954      3.84%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280062      3.61%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          455657      5.87%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476170      6.13%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113681      1.46%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85959      1.11%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412702     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7764920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364701                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.028146                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3489738                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       364162                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3178476                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12867                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719667                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17862032                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719667                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3637888                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         121674                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42335                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041704                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201643                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17381224                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69088                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23093519                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79125685                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79125685                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8180469                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2057                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           543784                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2664570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9857                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       212874                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16433377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13833648                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18668                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5006654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13732868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7764920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781557                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839807                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2703551     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1440904     18.56%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1266009     16.30%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773737      9.96%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802443     10.33%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472730      6.09%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211055      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56165      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38326      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7764920                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54796     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17733     21.48%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10019     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10854739     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109549      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374412     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493948      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13833648                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757606                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005967                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35533431                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21442085                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13916196                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34653                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       779616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143005                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719667                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          64093                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5619                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16435380                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2664570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581946                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13568811                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279305                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264836                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761228                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2047764                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481923                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.723957                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13388039                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372262                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8216442                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20087803                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698985                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5063669                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185533                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7045253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.614105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.311030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3250250     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1492659     21.19%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833465     11.83%     79.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283912      4.03%     83.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272351      3.87%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114515      1.63%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298639      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89056      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410406      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7045253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410406                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23070294                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33591210                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.787073                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787073                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.270530                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.270530                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62742469                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17540888                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18387565                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7870735                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2845633                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2315464                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195948                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1191984                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1104503                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299570                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8351                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2854373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15783064                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2845633                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1404073                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3468198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047567                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        577615                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396763                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7747448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4279250     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304471      3.93%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246908      3.19%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595618      7.69%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160987      2.08%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208421      2.69%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152011      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83597      1.08%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716185     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7747448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361546                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.005285                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2986237                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       561675                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3333806                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22787                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842938                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       483707                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4373                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18860572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10124                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842938                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3205897                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         120067                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       119490                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3131785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327266                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18187307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2579                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134793                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25464533                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84890827                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84890827                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15565448                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9899080                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3798                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2174                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           903392                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1698862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       862154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13854                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       314058                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17187186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13630946                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27014                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5960541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18238938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          638                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7747448                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884274                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2692027     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1658838     21.41%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108776     14.31%     70.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806994     10.42%     80.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689805      8.90%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360359      4.65%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       307444      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57745      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65460      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7747448                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79827     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16326     14.55%     85.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16036     14.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11358346     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193475      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1508      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355307      9.94%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       722310      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13630946                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731852                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112189                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35148543                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23151446                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13282298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13743135                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51203                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674408                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221517                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842938                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17190841                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1698862                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       862154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2146                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226776                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13413876                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1270797                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217070                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1975080                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1892457                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704283                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704272                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13291344                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13282298                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8653438                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24429517                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687555                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354221                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9118543                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11198522                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5992307                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195960                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6904509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2686861     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1912356     27.70%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       776952     11.25%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437155      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358276      5.19%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       146783      2.13%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174239      2.52%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86752      1.26%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       325135      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6904509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9118543                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11198522                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1665091                       # Number of memory references committed
system.switch_cpus1.commit.loads              1024454                       # Number of loads committed
system.switch_cpus1.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1609024                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10090281                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227986                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       325135                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23770203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35225219                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 123287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9118543                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11198522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9118543                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863157                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863157                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158538                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60342252                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18363335                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17405357                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3016                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7870735                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2917766                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2379064                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196475                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1197329                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1133768                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          312418                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8657                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2913375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16019577                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2917766                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1446186                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3552036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1039671                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        481962                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1437363                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        94756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7788241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4236205     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          233956      3.00%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          435463      5.59%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          436933      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          271263      3.48%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218031      2.80%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134716      1.73%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126682      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1694992     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7788241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370711                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035334                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3039186                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       476576                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3411367                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21065                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        840046                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       493575                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          777                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19200888                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3365                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        840046                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3261723                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          94552                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        79520                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3205815                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       306581                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18508724                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127270                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26012293                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86315327                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86315327                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16031340                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9980908                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3304                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1578                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           859012                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1711287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       871181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10908                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       329227                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17442484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13876317                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27639                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5924039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18111885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7788241                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.781701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895146                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2662137     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1686987     21.66%     55.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1134917     14.57%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       732769      9.41%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770360      9.89%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370149      4.75%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       295516      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67340      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68066      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7788241                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86424     72.70%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16227     13.65%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16225     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11609049     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186349      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1578      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1342843      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       736498      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13876317                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763027                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118876                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008567                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35687389                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23369708                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13556690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13995193                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44166                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       666360                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209260                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        840046                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48957                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8545                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17445647                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        34710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1711287                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       871181                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1578                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231053                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13691122                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280763                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       185194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2000377                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1942389                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            719614                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739497                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13561005                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13556690                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8637125                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24773290                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722417                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348647                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9336351                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11495492                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5950174                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198081                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6948195                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2632660     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1948267     28.04%     65.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       808504     11.64%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       403981      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       402568      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164119      2.36%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       164912      2.37%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87537      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       335647      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6948195                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9336351                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11495492                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1706845                       # Number of memory references committed
system.switch_cpus2.commit.loads              1044927                       # Number of loads committed
system.switch_cpus2.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1659155                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10356579                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       237056                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       335647                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24058214                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35731988                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  82494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9336351                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11495492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9336351                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843020                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843020                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186211                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186211                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61494287                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18840937                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17648759                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3156                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7870735                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2971407                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2426473                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       199535                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1237488                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1169373                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305594                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8765                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3071812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16129545                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2971407                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1474967                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3495108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1037469                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        439026                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1495314                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7842263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.542626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4347155     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          284257      3.62%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          431820      5.51%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          297159      3.79%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          209131      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          202936      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          123234      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          262608      3.35%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1683963     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7842263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377526                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.049306                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3160815                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       460536                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3336124                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48675                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        836100                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       498042                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19305055                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        836100                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3338778                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       157648                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3203299                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       258887                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18724827                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        107705                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26275122                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87147283                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87147283                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16127948                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10147099                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3337                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1607                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           773048                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1714885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       874636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10254                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       206026                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17440103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13921181                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27823                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5836628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17837330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7842263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.775148                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.921840                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2807298     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1588596     20.26%     56.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1101590     14.05%     70.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       748962      9.55%     79.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       769716      9.81%     89.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       363421      4.63%     94.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       326270      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62350      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74060      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7842263                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75398     70.52%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15044     14.07%     84.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16468     15.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11642539     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       175625      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1602      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1367874      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       733541      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13921181                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.768727                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106910                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007680                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35819353                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23279975                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13533166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14028091                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        43806                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       666888                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          590                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       208099                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        836100                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25043                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4751                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17443314                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        63449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1714885                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       874636                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1607                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230014                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13663626                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1278673                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       257550                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1993555                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1942096                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            714882                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.736004                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13539089                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13533166                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8763889                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24893982                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.719428                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352048                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9376966                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11558519                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5884769                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200940                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7006163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.649765                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176739                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2678604     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2008693     28.67%     66.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       761121     10.86%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       425605      6.07%     83.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       355008      5.07%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       159494      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       151498      2.16%     93.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       104841      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361299      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7006163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9376966                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11558519                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1714531                       # Number of memory references committed
system.switch_cpus3.commit.loads              1047994                       # Number of loads committed
system.switch_cpus3.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1676929                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10405739                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       239077                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361299                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24088152                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35723289                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  28472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9376966                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11558519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9376966                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839369                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839369                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.191371                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.191371                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61366537                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18824722                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17753108                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3204                       # number of misc regfile writes
system.l2.replacements                           3247                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1395930                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68783                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.294695                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4332.619377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.896309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    601.333459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    644.119235                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958115                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    187.348088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.646121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    178.070313                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              2.719476                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21486.700613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16846.835060                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          11486.130449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           9710.655236                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.066111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009176                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000041                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.327861                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.257062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.148173                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3882                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5343                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3317                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2749                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15291                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5044                       # number of Writeback hits
system.l2.Writeback_hits::total                  5044                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2749                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15291                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3882                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5343                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3317                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2749                       # number of overall hits
system.l2.overall_hits::total                   15291                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1164                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          379                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          369                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3247                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          379                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          369                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3247                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1164                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1276                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          379                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          369                       # number of overall misses
system.l2.overall_misses::total                  3247                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       855521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     71577638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       751314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     75787565                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       751197                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     24342187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       841541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     22744943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       197651906                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       855521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     71577638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       751314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     75787565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       751197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     24342187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       841541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     22744943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        197651906                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       855521                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     71577638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       751314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     75787565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       751197                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     24342187                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       841541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     22744943                       # number of overall miss cycles
system.l2.overall_miss_latency::total       197651906                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18538                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5044                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5044                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5046                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6619                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5046                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6619                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.230678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.192778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.102543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.118345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175154                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.230678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.192778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.102543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.118345                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175154                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.230678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.192778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.102543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.118345                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175154                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61492.816151                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59394.643417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64227.406332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 52596.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61639.411924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60872.160764                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61492.816151                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59394.643417                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64227.406332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 52596.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61639.411924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60872.160764                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53470.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61492.816151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57793.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59394.643417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53656.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64227.406332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 52596.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61639.411924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60872.160764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1306                       # number of writebacks
system.l2.writebacks::total                      1306                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          379                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          369                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3247                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3247                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3247                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       764645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     64815259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     68378345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       670500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     22154685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       750817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     20615045                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    178826442                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       764645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     64815259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     68378345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     22154685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       750817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     20615045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    178826442                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       764645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     64815259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     68378345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     22154685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       750817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     20615045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    178826442                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.230678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.192778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.102543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.118345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175154                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.230678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.192778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.102543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.118345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.230678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.192778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.102543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.118345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175154                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55683.212199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53588.044671                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58455.633245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46926.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55867.330623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55074.358485                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55683.212199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53588.044671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58455.633245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 46926.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55867.330623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55074.358485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47790.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55683.212199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52088.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53588.044671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58455.633245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 46926.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55867.330623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55074.358485                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.896281                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698876                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844749.311234                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.896281                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025475                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870026                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666762                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666762                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666762                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1038001                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1038001                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1038001                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1038001                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1038001                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1038001                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666781                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666781                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666781                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666781                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54631.631579                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54631.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54631.631579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54631.631579                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       874389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       874389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       874389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       874389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       874389                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       874389                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54649.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54649.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5046                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935945                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5302                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42236.126933                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.084177                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.915823                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067589                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504529                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504529                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15162                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15162                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15162                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15162                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15162                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    624075085                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    624075085                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    624075085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    624075085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    624075085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    624075085                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519691                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519691                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519691                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007280                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006017                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006017                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41160.472563                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41160.472563                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41160.472563                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41160.472563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41160.472563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41160.472563                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1328                       # number of writebacks
system.cpu0.dcache.writebacks::total             1328                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10116                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10116                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10116                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10116                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5046                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    104049407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    104049407                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    104049407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    104049407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    104049407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    104049407                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002003                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20620.175783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20620.175783                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20620.175783                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20620.175783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20620.175783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20620.175783                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968126                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088370161                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194294.679435                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968126                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396747                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396747                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396747                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396747                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396747                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396747                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       917896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       917896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       917896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       917896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       917896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       917896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396763                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57368.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57368.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57368.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57368.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       764984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       764984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       764984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       764984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       764984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       764984                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58844.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58844.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6619                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177807259                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6875                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25862.874036                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.136522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.863478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867721                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132279                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       965415                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         965415                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       637621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        637621                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2031                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2031                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1508                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1508                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1603036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1603036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1603036                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1603036                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14381                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14381                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14381                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14381                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14381                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    464114475                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    464114475                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    464114475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    464114475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    464114475                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    464114475                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       979796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       979796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       637621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       637621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1617417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1617417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1617417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1617417                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014678                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008891                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008891                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008891                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008891                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32272.753981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32272.753981                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32272.753981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32272.753981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32272.753981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32272.753981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2026                       # number of writebacks
system.cpu1.dcache.writebacks::total             2026                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7762                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7762                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7762                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7762                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7762                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6619                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6619                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6619                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    124550859                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    124550859                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    124550859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    124550859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    124550859                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    124550859                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18817.171627                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18817.171627                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18817.171627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18817.171627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18817.171627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18817.171627                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958090                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086077031                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345738.727862                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958090                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1437347                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1437347                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1437347                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1437347                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1437347                       # number of overall hits
system.cpu2.icache.overall_hits::total        1437347                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       978722                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       978722                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       978722                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       978722                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       978722                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       978722                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1437363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1437363                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1437363                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1437363                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1437363                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1437363                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61170.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61170.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61170.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61170.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       767877                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       767877                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       767877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       767877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       767877                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       767877                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54848.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54848.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3696                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166194771                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3952                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42053.332743                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.963792                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.036208                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855327                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144673                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       658812                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        658812                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1635173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1635173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1635173                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1635173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9728                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9728                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9728                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9728                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9728                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9728                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    302283250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    302283250                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    302283250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    302283250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    302283250                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    302283250                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       986089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       986089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       658812                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       658812                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644901                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644901                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644901                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644901                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009865                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009865                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005914                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005914                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005914                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005914                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31073.524877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31073.524877                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31073.524877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31073.524877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31073.524877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31073.524877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu2.dcache.writebacks::total              883                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6032                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6032                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6032                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6032                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3696                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3696                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3696                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3696                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50211778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50211778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     50211778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     50211778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     50211778                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     50211778                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13585.437771                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13585.437771                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13585.437771                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13585.437771                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13585.437771                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13585.437771                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.646089                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089436582                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358087.839827                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.646089                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025074                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739817                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1495295                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1495295                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1495295                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1495295                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1495295                       # number of overall hits
system.cpu3.icache.overall_hits::total        1495295                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1102505                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1102505                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1102505                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1102505                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1102505                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1102505                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1495314                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1495314                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1495314                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1495314                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1495314                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1495314                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58026.578947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58026.578947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58026.578947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58026.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58026.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58026.578947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       871746                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       871746                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       871746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       871746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       871746                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       871746                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54484.125000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54484.125000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54484.125000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54484.125000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54484.125000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54484.125000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3118                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161225603                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3374                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              47784.707469                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   212.664102                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    43.335898                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.830719                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.169281                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       973393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         973393                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663333                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663333                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1606                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1606                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1602                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1602                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1636726                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1636726                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1636726                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1636726                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6391                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6391                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6391                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6391                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6391                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    170017195                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    170017195                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    170017195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    170017195                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    170017195                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    170017195                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       979784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       979784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663333                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663333                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643117                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643117                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643117                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643117                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003890                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003890                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003890                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003890                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26602.596620                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26602.596620                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26602.596620                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26602.596620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26602.596620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26602.596620                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          807                       # number of writebacks
system.cpu3.dcache.writebacks::total              807                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3273                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3273                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3273                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3273                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3118                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3118                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3118                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     47458394                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     47458394                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     47458394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     47458394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     47458394                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     47458394                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15220.780629                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15220.780629                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15220.780629                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15220.780629                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15220.780629                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15220.780629                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
