// Seed: 1675445930
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  final $clog2(81);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    input  tri1 id_0,
    output wand _id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
  localparam id_5 = id_4;
  logic [(  id_1  ) : -1] id_6 = !id_2 == id_6;
  integer id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  reg id_8;
  ;
  initial begin : LABEL_0
    id_8 <= -1 ? 1'b0 : 1;
    id_6 <= -1;
  end
  always_ff @(id_2 - -1'b0 or id_4 == -1) begin : LABEL_1
    $signed(38);
    ;
    if (id_4)
      if (id_4) disable id_9;
      else begin : LABEL_2
        id_6 <= 1'b0;
        assert (id_2);
      end
  end
endmodule
