# Unlike previous generations, Xilinx 7-series don't have dedicated clock pins
# use PART=xc7a100t-fgg676-2
# use PART=xc7a200t-fbg676-2
# or  PART=xc7k70t-fbg484-2
# or  PART=xc7z020-clg484-1

# 200-MHz system clock
# Maybe work our way down to 5 ns constraint
NET "clk1x" TNM_NET = "clk1x";
TIMESPEC "TS_clk1x" = PERIOD "SYSCLK_P"  12.0 ns HIGH 50% INPUT_JITTER 0.05 ns;
NET "clk2x" TNM_NET = "clk2x";
TIMESPEC "TS_clk2x" = PERIOD "SYSCLK_N"  6.0 ns HIGH 50% INPUT_JITTER 0.05 ns;
