// Seed: 2860001476
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2
);
  reg id_4;
  always @(negedge "") if (1) id_4 <= 1 == id_0 * id_1;
  tri1 id_6, id_7 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  tri  id_2
);
  id_4(
      .id_0(id_2 - 1), .id_1(1), .id_2(1), .id_3(id_1 + 1 - id_2), .id_4(id_1)
  );
  always @(1 or posedge id_2) begin : LABEL_0
    id_0 = id_2 - 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
