// Seed: 1381109786
module module_0;
  wire id_2;
  assign module_3.type_5 = 0;
  logic [7:0] id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    output supply0 id_6
);
  generate
    case (1)
      1: begin : LABEL_0
        assign id_2 = id_4;
      end
      default:
      assign id_2 = id_5;
    endcase
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wand id_2,
    output wand id_3,
    output tri1 id_4,
    output supply1 module_3,
    input uwire id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    output wor id_10,
    input uwire id_11,
    input wire id_12,
    output wire id_13,
    output tri0 id_14
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
