

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:33:07 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.218 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_8 to i14" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_8, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "%r_V_15 = add i14 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 9 'add' 'r_V_15' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_3 to i14" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_3, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 12 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %shl_ln1118_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%r_V_16 = add i14 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 14 'add' 'r_V_16' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %r_V_15 to i15" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %r_V_16 to i15" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%ret_V_12 = sub i15 %sext_ln703, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 17 'sub' 'ret_V_12' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_17 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i12 %r_V_17 to i13" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%add_ln1192 = add i13 %sext_ln703_2, -1320" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'add_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_2 to i16" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_7 = sext i11 %p_Val2_5 to i22" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i13 %add_ln1192 to i19" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %add_ln1192, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i18 %tmp_3 to i19" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%r_V_18 = sub i19 %sext_ln1118_5, %sext_ln1118_6" [firmware/myproject.cpp:50]   --->   Operation 28 'sub' 'r_V_18' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %r_V_18 to i21" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %ret_V_12, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %lhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i21 %sext_ln1118_7, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i21 %add_ln700, 30752" [firmware/myproject.cpp:50]   --->   Operation 33 'add' 'ret_V_13' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_13, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_14 = sub i12 -5, %r_V" [firmware/myproject.cpp:51]   --->   Operation 36 'sub' 'ret_V_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V = add i12 %ret_V_14, 103" [firmware/myproject.cpp:51]   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:51]   --->   Operation 38 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i11 %p_Val2_8 to i12" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 39 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 42 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %rhs_V_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 43 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700_1)   --->   "%mul_ln1192 = mul i21 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 44 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i22 %r_V_7, %r_V_7" [firmware/myproject.cpp:52]   --->   Operation 45 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %rhs_V_2 to i17" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i14 %r_V_16 to i17" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%ret_V_6 = add i17 %sext_ln703_6, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 48 'add' 'ret_V_6' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700_1 = sub i21 %sext_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:52]   --->   Operation 49 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_9 = sext i11 %p_Val2_11 to i22" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i22 %r_V_9, %r_V_9" [firmware/myproject.cpp:52]   --->   Operation 51 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V = sext i11 %p_Val2_3 to i12" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%ret_V_16 = sub i12 %lhs_V_1, %rhs_V" [firmware/myproject.cpp:52]   --->   Operation 53 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i12 %ret_V_16 to i13" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.74ns)   --->   "%ret_V_8 = add nsw i13 %lhs_V_3, 17" [firmware/myproject.cpp:52]   --->   Operation 55 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_11 = sext i13 %ret_V_8 to i26" [firmware/myproject.cpp:52]   --->   Operation 56 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i26 %r_V_11, %r_V_11" [firmware/myproject.cpp:52]   --->   Operation 57 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 %sext_ln728, -21" [firmware/myproject.cpp:53]   --->   Operation 58 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %ret_V to i14" [firmware/myproject.cpp:51]   --->   Operation 59 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %ret_V, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 60 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i14 %sext_ln703_4, %p_shl5" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i14 %add_ln703, 992" [firmware/myproject.cpp:51]   --->   Operation 62 'add' 'ret_V_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %ret_V_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 63 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i25 %sext_ln1118_8, 1017" [firmware/myproject.cpp:51]   --->   Operation 64 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i25 %r_V_5 to i36" [firmware/myproject.cpp:51]   --->   Operation 65 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i27 @_ssdm_op_BitConcatenate.i27.i25.i2(i25 %r_V_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i27 %tmp to i36" [firmware/myproject.cpp:51]   --->   Operation 67 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%add_ln1116 = add i36 %sext_ln1116, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 68 'add' 'add_ln1116' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i22 %r_V_8 to i31" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i17 %ret_V_6 to i31" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700)   --->   "%mul_ln700 = mul i31 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 71 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i21.i10(i21 %sub_ln700_1, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700 = sub i31 %shl_ln1, %mul_ln700" [firmware/myproject.cpp:52]   --->   Operation 73 'sub' 'sub_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i22 %r_V_10 to i41" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i26 %r_V_12 to i41" [firmware/myproject.cpp:52]   --->   Operation 75 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.73ns)   --->   "%mul_ln700_1 = mul i41 %sext_ln700_3, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 76 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 77 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.81ns)   --->   "%ret_V_10 = add i21 %lhs_V_4, 47468" [firmware/myproject.cpp:53]   --->   Operation 78 'add' 'ret_V_10' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i21 %ret_V_10 to i27" [firmware/myproject.cpp:53]   --->   Operation 79 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i27 %sext_ln1118_11, 25" [firmware/myproject.cpp:53]   --->   Operation 80 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !282"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !288"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !294"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !300"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !306"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !312"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.87ns)   --->   "%r_V_19 = mul i36 %add_ln1116, 961" [firmware/myproject.cpp:51]   --->   Operation 92 'mul' 'r_V_19' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i36 %r_V_19 to i37" [firmware/myproject.cpp:51]   --->   Operation 93 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.92ns)   --->   "%ret_V_15 = add i37 %sext_ln1192, -30064771072" [firmware/myproject.cpp:51]   --->   Operation 94 'add' 'ret_V_15' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i37.i32.i32(i37 %ret_V_15, i32 30, i32 36)" [firmware/myproject.cpp:51]   --->   Operation 95 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i7 %tmp_1 to i11" [firmware/myproject.cpp:51]   --->   Operation 96 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i41 @_ssdm_op_BitConcatenate.i41.i31.i10(i31 %sub_ln700, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 98 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.45ns)   --->   "%mul_ln700_2 = mul i41 %mul_ln700_1, -961" [firmware/myproject.cpp:52]   --->   Operation 99 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i41 %mul_ln700_2, %shl_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 100 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%ret_V_17 = add i41 %add_ln700_1, -33285996544" [firmware/myproject.cpp:52]   --->   Operation 101 'add' 'ret_V_17' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_17, i32 30, i32 40)" [firmware/myproject.cpp:52]   --->   Operation 102 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i27 %r_V_13 to i35" [firmware/myproject.cpp:53]   --->   Operation 104 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i35 %sext_ln1116_4, 625" [firmware/myproject.cpp:53]   --->   Operation 105 'mul' 'r_V_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i35 %r_V_20 to i46" [firmware/myproject.cpp:53]   --->   Operation 106 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.95ns)   --->   "%ret_V_18 = add i46 %sext_ln1192_2, -34084860461056" [firmware/myproject.cpp:53]   --->   Operation 107 'add' 'ret_V_18' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %ret_V_18, i32 40, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 108 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i6 %tmp_2 to i11" [firmware/myproject.cpp:53]   --->   Operation 109 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 110 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 -32)" [firmware/myproject.cpp:54]   --->   Operation 111 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.01ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'sub' operation ('ret.V', firmware/myproject.cpp:52) [88]  (0.735 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [90]  (0.745 ns)
	'mul' operation of DSP[92] ('r.V', firmware/myproject.cpp:52) [92]  (2.53 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln703', firmware/myproject.cpp:51) [54]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [55]  (0.716 ns)
	'mul' operation of DSP[58] ('r.V', firmware/myproject.cpp:51) [58]  (2.53 ns)
	'add' operation ('add_ln1116', firmware/myproject.cpp:51) [62]  (0.85 ns)

 <State 3>: 4.22ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_2', firmware/myproject.cpp:52) [97]  (3.46 ns)
	'add' operation ('add_ln700_1', firmware/myproject.cpp:52) [98]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [99]  (0.762 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
