@cmd_header sim@
<h1>sim - simulate the circuit</h1>
<pre>
    sim [options] [top-level]

This command simulates the circuit using the given top-level module.

    -vcd &lt;filename&gt;
        write the simulation results to the given VCD file

    -clock &lt;portname&gt;
        name of top-level clock input

    -clockn &lt;portname&gt;
        name of top-level clock input (inverse polarity)

    -reset &lt;portname&gt;
        name of top-level reset input (active high)

    -resetn &lt;portname&gt;
        name of top-level inverted reset input (active low)

    -rstlen &lt;integer&gt;
        number of cycles reset should stay active (default: 1)

    -zinit
        zero-initialize all uninitialized regs and memories

    -n &lt;integer&gt;
        number of cycles to simulate (default: 20)

    -a
        include all nets in VCD output, not just those with public names

    -w
        writeback mode: use final simulation state as new init state

    -d
        enable debug output

</pre>
@footer@
