#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 16 12:16:06 2025
# Process ID: 17308
# Current directory: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17132 C:\Users\dolub\Desktop\fpga\Proje_dosyalari\project_14\project_14.xpr
# Log file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/vivado.log
# Journal file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 899.879 ; gain = 223.785
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FLOW_METER_SYSTEM
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.047 ; gain = 225.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FLOW_METER_SYSTEM' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:22]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/clock_div2.vhd:32' bound to instance 'clockDiv' of component 'clk_div2' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:98]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/clock_div2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (1#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/clock_div2.vhd:37]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/.Xil/Vivado-17308-Burak/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'ADCimp' of component 'xadc_wiz_0' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:101]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/.Xil/Vivado-17308-Burak/realtime/xadc_wiz_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/.Xil/Vivado-17308-Burak/realtime/fir_compiler_0_stub.vhdl:5' bound to instance 'fir_filter' of component 'fir_compiler_0' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/.Xil/Vivado-17308-Burak/realtime/fir_compiler_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'SixteenBitDataPassDelay' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:9' bound to instance 'Delaytimer' of component 'SixteenBitDataPassDelay' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:133]
INFO: [Synth 8-638] synthesizing module 'SixteenBitDataPassDelay' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:15]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF1' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:27]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFF' (2#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF2' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:34]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF3' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:41]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF4' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:48]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF5' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:55]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF6' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:61]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF7' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:68]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF8' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:75]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF9' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:82]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF10' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:88]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF11' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:94]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF12' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF13' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:106]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF14' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:112]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF15' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:118]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF16' of component 'DFF' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'SixteenBitDataPassDelay' (3#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:15]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:30' bound to instance 'SSegDisp' of component 'sseg_dec' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (4#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:259' bound to instance 'my_clk' of component 'clk_div' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (5#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:264]
INFO: [Synth 8-226] default block is never used [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (6#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'EightBitBarMeter' declared at 'C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:6' bound to instance 'Barmeter' of component 'EightBitBarMeter' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:144]
INFO: [Synth 8-638] synthesizing module 'EightBitBarMeter' [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EightBitBarMeter' (7#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FLOW_METER_SYSTEM' (8#1) [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:22]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[15]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[14]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[13]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[12]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[11]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[10]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[9]
WARNING: [Synth 8-3331] design bin2bcdconv has unconnected port BIN_CNT_IN[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1483.875 ; gain = 281.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.875 ; gain = 281.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.875 ; gain = 281.668
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'ADCimp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_filter'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1498.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
Finished Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_filter/U0'
Finished Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_filter/U0'
Parsing XDC File [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc]
Finished Parsing XDC File [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1669.605 ; gain = 467.398
54 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1669.605 ; gain = 739.312
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 15:37:21 2025...
