# Contents:

 - Top folder includes different verilog modules and their verilog testbenches
 - RISCV implementation
 - SystemVerilog testbench for ALU
 - UVM testbench for FIFO
 - Vcd results folder (install VSCode extensions: "DsimStudio", "WaveTrace")
 - Synthesys results
