
board2_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014a6c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08014c50  08014c50  00015c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080150c4  080150c4  000171dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080150c4  080150c4  000160c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080150cc  080150cc  000171dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080150cc  080150cc  000160cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080150d0  080150d0  000160d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080150d4  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006a68  200001dc  080152b0  000171dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006c44  080152b0  00017c44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000171dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ee50  00000000  00000000  0001720c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000066fa  00000000  00000000  0004605c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002490  00000000  00000000  0004c758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c45  00000000  00000000  0004ebe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e27a  00000000  00000000  0005082d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ef4e  00000000  00000000  0007eaa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111063  00000000  00000000  000ad9f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bea58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a788  00000000  00000000  001bea9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001c9224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014c34 	.word	0x08014c34

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	08014c34 	.word	0x08014c34

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b988 	b.w	8000f60 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	468e      	mov	lr, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	4688      	mov	r8, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d962      	bls.n	8000d44 <__udivmoddi4+0xdc>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	b14e      	cbz	r6, 8000c98 <__udivmoddi4+0x30>
 8000c84:	f1c6 0320 	rsb	r3, r6, #32
 8000c88:	fa01 f806 	lsl.w	r8, r1, r6
 8000c8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c90:	40b7      	lsls	r7, r6
 8000c92:	ea43 0808 	orr.w	r8, r3, r8
 8000c96:	40b4      	lsls	r4, r6
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	fa1f fc87 	uxth.w	ip, r7
 8000ca0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ca4:	0c23      	lsrs	r3, r4, #16
 8000ca6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fb01 f20c 	mul.w	r2, r1, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cbc:	f080 80ea 	bcs.w	8000e94 <__udivmoddi4+0x22c>
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	f240 80e7 	bls.w	8000e94 <__udivmoddi4+0x22c>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	443b      	add	r3, r7
 8000cca:	1a9a      	subs	r2, r3, r2
 8000ccc:	b2a3      	uxth	r3, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cda:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cde:	459c      	cmp	ip, r3
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0x8e>
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce8:	f080 80d6 	bcs.w	8000e98 <__udivmoddi4+0x230>
 8000cec:	459c      	cmp	ip, r3
 8000cee:	f240 80d3 	bls.w	8000e98 <__udivmoddi4+0x230>
 8000cf2:	443b      	add	r3, r7
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfa:	eba3 030c 	sub.w	r3, r3, ip
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11d      	cbz	r5, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40f3      	lsrs	r3, r6
 8000d04:	2200      	movs	r2, #0
 8000d06:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d905      	bls.n	8000d1e <__udivmoddi4+0xb6>
 8000d12:	b10d      	cbz	r5, 8000d18 <__udivmoddi4+0xb0>
 8000d14:	e9c5 0100 	strd	r0, r1, [r5]
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4608      	mov	r0, r1
 8000d1c:	e7f5      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d1e:	fab3 f183 	clz	r1, r3
 8000d22:	2900      	cmp	r1, #0
 8000d24:	d146      	bne.n	8000db4 <__udivmoddi4+0x14c>
 8000d26:	4573      	cmp	r3, lr
 8000d28:	d302      	bcc.n	8000d30 <__udivmoddi4+0xc8>
 8000d2a:	4282      	cmp	r2, r0
 8000d2c:	f200 8105 	bhi.w	8000f3a <__udivmoddi4+0x2d2>
 8000d30:	1a84      	subs	r4, r0, r2
 8000d32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d36:	2001      	movs	r0, #1
 8000d38:	4690      	mov	r8, r2
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d0e5      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d42:	e7e2      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f000 8090 	beq.w	8000e6a <__udivmoddi4+0x202>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f040 80a4 	bne.w	8000e9c <__udivmoddi4+0x234>
 8000d54:	1a8a      	subs	r2, r1, r2
 8000d56:	0c03      	lsrs	r3, r0, #16
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	b280      	uxth	r0, r0
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	2101      	movs	r1, #1
 8000d62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x11e>
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x11c>
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	f200 80e0 	bhi.w	8000f44 <__udivmoddi4+0x2dc>
 8000d84:	46c4      	mov	ip, r8
 8000d86:	1a9b      	subs	r3, r3, r2
 8000d88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d94:	fb02 f404 	mul.w	r4, r2, r4
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x144>
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x142>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f200 80ca 	bhi.w	8000f3e <__udivmoddi4+0x2d6>
 8000daa:	4602      	mov	r2, r0
 8000dac:	1b1b      	subs	r3, r3, r4
 8000dae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000db2:	e7a5      	b.n	8000d00 <__udivmoddi4+0x98>
 8000db4:	f1c1 0620 	rsb	r6, r1, #32
 8000db8:	408b      	lsls	r3, r1
 8000dba:	fa22 f706 	lsr.w	r7, r2, r6
 8000dbe:	431f      	orrs	r7, r3
 8000dc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	fa1f fc87 	uxth.w	ip, r7
 8000dda:	fbbe f0f9 	udiv	r0, lr, r9
 8000dde:	0c1c      	lsrs	r4, r3, #16
 8000de0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000de4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000de8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	fa02 f201 	lsl.w	r2, r2, r1
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x1a0>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dfa:	f080 809c 	bcs.w	8000f36 <__udivmoddi4+0x2ce>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f240 8099 	bls.w	8000f36 <__udivmoddi4+0x2ce>
 8000e04:	3802      	subs	r0, #2
 8000e06:	443c      	add	r4, r7
 8000e08:	eba4 040e 	sub.w	r4, r4, lr
 8000e0c:	fa1f fe83 	uxth.w	lr, r3
 8000e10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e14:	fb09 4413 	mls	r4, r9, r3, r4
 8000e18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e20:	45a4      	cmp	ip, r4
 8000e22:	d908      	bls.n	8000e36 <__udivmoddi4+0x1ce>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e2a:	f080 8082 	bcs.w	8000f32 <__udivmoddi4+0x2ca>
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d97f      	bls.n	8000f32 <__udivmoddi4+0x2ca>
 8000e32:	3b02      	subs	r3, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e3a:	eba4 040c 	sub.w	r4, r4, ip
 8000e3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e42:	4564      	cmp	r4, ip
 8000e44:	4673      	mov	r3, lr
 8000e46:	46e1      	mov	r9, ip
 8000e48:	d362      	bcc.n	8000f10 <__udivmoddi4+0x2a8>
 8000e4a:	d05f      	beq.n	8000f0c <__udivmoddi4+0x2a4>
 8000e4c:	b15d      	cbz	r5, 8000e66 <__udivmoddi4+0x1fe>
 8000e4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e52:	eb64 0409 	sbc.w	r4, r4, r9
 8000e56:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e5e:	431e      	orrs	r6, r3
 8000e60:	40cc      	lsrs	r4, r1
 8000e62:	e9c5 6400 	strd	r6, r4, [r5]
 8000e66:	2100      	movs	r1, #0
 8000e68:	e74f      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000e6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e6e:	0c01      	lsrs	r1, r0, #16
 8000e70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	463c      	mov	r4, r7
 8000e80:	46b8      	mov	r8, r7
 8000e82:	46be      	mov	lr, r7
 8000e84:	2620      	movs	r6, #32
 8000e86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e8a:	eba2 0208 	sub.w	r2, r2, r8
 8000e8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e92:	e766      	b.n	8000d62 <__udivmoddi4+0xfa>
 8000e94:	4601      	mov	r1, r0
 8000e96:	e718      	b.n	8000cca <__udivmoddi4+0x62>
 8000e98:	4610      	mov	r0, r2
 8000e9a:	e72c      	b.n	8000cf6 <__udivmoddi4+0x8e>
 8000e9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ea0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ea4:	40b7      	lsls	r7, r6
 8000ea6:	40b1      	lsls	r1, r6
 8000ea8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eb6:	b2bc      	uxth	r4, r7
 8000eb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb08 f904 	mul.w	r9, r8, r4
 8000ec6:	40b0      	lsls	r0, r6
 8000ec8:	4589      	cmp	r9, r1
 8000eca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ece:	b280      	uxth	r0, r0
 8000ed0:	d93e      	bls.n	8000f50 <__udivmoddi4+0x2e8>
 8000ed2:	1879      	adds	r1, r7, r1
 8000ed4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ed8:	d201      	bcs.n	8000ede <__udivmoddi4+0x276>
 8000eda:	4589      	cmp	r9, r1
 8000edc:	d81f      	bhi.n	8000f1e <__udivmoddi4+0x2b6>
 8000ede:	eba1 0109 	sub.w	r1, r1, r9
 8000ee2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee6:	fb09 f804 	mul.w	r8, r9, r4
 8000eea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef4:	4542      	cmp	r2, r8
 8000ef6:	d229      	bcs.n	8000f4c <__udivmoddi4+0x2e4>
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000efe:	d2c4      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f00:	4542      	cmp	r2, r8
 8000f02:	d2c2      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f04:	f1a9 0102 	sub.w	r1, r9, #2
 8000f08:	443a      	add	r2, r7
 8000f0a:	e7be      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f0c:	45f0      	cmp	r8, lr
 8000f0e:	d29d      	bcs.n	8000e4c <__udivmoddi4+0x1e4>
 8000f10:	ebbe 0302 	subs.w	r3, lr, r2
 8000f14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f18:	3801      	subs	r0, #1
 8000f1a:	46e1      	mov	r9, ip
 8000f1c:	e796      	b.n	8000e4c <__udivmoddi4+0x1e4>
 8000f1e:	eba7 0909 	sub.w	r9, r7, r9
 8000f22:	4449      	add	r1, r9
 8000f24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2c:	fb09 f804 	mul.w	r8, r9, r4
 8000f30:	e7db      	b.n	8000eea <__udivmoddi4+0x282>
 8000f32:	4673      	mov	r3, lr
 8000f34:	e77f      	b.n	8000e36 <__udivmoddi4+0x1ce>
 8000f36:	4650      	mov	r0, sl
 8000f38:	e766      	b.n	8000e08 <__udivmoddi4+0x1a0>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e6fd      	b.n	8000d3a <__udivmoddi4+0xd2>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3a02      	subs	r2, #2
 8000f42:	e733      	b.n	8000dac <__udivmoddi4+0x144>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	443b      	add	r3, r7
 8000f4a:	e71c      	b.n	8000d86 <__udivmoddi4+0x11e>
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	e79c      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f50:	eba1 0109 	sub.w	r1, r1, r9
 8000f54:	46c4      	mov	ip, r8
 8000f56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5a:	fb09 f804 	mul.w	r8, r9, r4
 8000f5e:	e7c4      	b.n	8000eea <__udivmoddi4+0x282>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <Board2_Enable_MUX>:
static void Board2_Supervisor(void);
static void Board2_Init_Data_Structures(void);

/* Function for Chart: '<Root>/Board2' */
static void Board2_Enable_MUX(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  IO_Set_DriverControl();
 8000f68:	f004 ff16 	bl	8005d98 <IO_Set_DriverControl>
}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <Board2_Update_Local_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Local_State(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8000f74:	f004 ff6a 	bl	8005e4c <OS_Enter_Critical>

  /* Inport: '<Root>/acceleration_y' */
  Board2_DW.state.acceleration_y = Board2_U.acceleration_y;
 8000f78:	4b27      	ldr	r3, [pc, #156]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000f7a:	691b      	ldr	r3, [r3, #16]
 8000f7c:	4a27      	ldr	r2, [pc, #156]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000f7e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Inport: '<Root>/acceleration_x' */
  Board2_DW.state.acceleration_x = Board2_U.acceleration_x;
 8000f82:	4b25      	ldr	r3, [pc, #148]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a25      	ldr	r2, [pc, #148]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000f88:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Inport: '<Root>/gyroYaw' */
  Board2_DW.state.gyroYaw = Board2_U.gyroYaw;
 8000f8c:	4b22      	ldr	r3, [pc, #136]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	4a22      	ldr	r2, [pc, #136]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000f92:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

  /* Inport: '<Root>/sonar1' */
  Board2_DW.state.sonar1 = Board2_U.sonar1;
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000f98:	881a      	ldrh	r2, [r3, #0]
 8000f9a:	4b20      	ldr	r3, [pc, #128]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000f9c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

  /* Inport: '<Root>/sonar2' */
  Board2_DW.state.sonar2 = Board2_U.sonar2;
 8000fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fa2:	885a      	ldrh	r2, [r3, #2]
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fa6:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

  /* Inport: '<Root>/sonar3' */
  Board2_DW.state.sonar3 = Board2_U.sonar3;
 8000faa:	4b1b      	ldr	r3, [pc, #108]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fac:	889a      	ldrh	r2, [r3, #4]
 8000fae:	4b1b      	ldr	r3, [pc, #108]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fb0:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0

  /* Inport: '<Root>/controller_y' */
  Board2_DW.state.controller_y = Board2_U.controller_y;
 8000fb4:	4b18      	ldr	r3, [pc, #96]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fb6:	891a      	ldrh	r2, [r3, #8]
 8000fb8:	4b18      	ldr	r3, [pc, #96]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fba:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2

  /* Inport: '<Root>/controller_x' */
  Board2_DW.state.controller_x = Board2_U.controller_x;
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fc0:	88da      	ldrh	r2, [r3, #6]
 8000fc2:	4b16      	ldr	r3, [pc, #88]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fc4:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4

  /* Inport: '<Root>/B1' */
  Board2_DW.state.button1 = Board2_U.B1;
 8000fc8:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fca:	7d1a      	ldrb	r2, [r3, #20]
 8000fcc:	4b13      	ldr	r3, [pc, #76]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fce:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6

  /* Inport: '<Root>/B2' */
  Board2_DW.state.button2 = Board2_U.B2;
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fd4:	7d5a      	ldrb	r2, [r3, #21]
 8000fd6:	4b11      	ldr	r3, [pc, #68]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fd8:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7

  /* Inport: '<Root>/B3' */
  Board2_DW.state.button3 = Board2_U.B3;
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fde:	7f1a      	ldrb	r2, [r3, #28]
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fe2:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

  /* Inport: '<Root>/B4' */
  Board2_DW.state.button4 = Board2_U.B4;
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000fe8:	7f5a      	ldrb	r2, [r3, #29]
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000fec:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

  /* Inport: '<Root>/B_r_stick' */
  Board2_DW.state.r_stick_button = Board2_U.B_r_stick;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000ff2:	7f9a      	ldrb	r2, [r3, #30]
 8000ff4:	4b09      	ldr	r3, [pc, #36]	@ (800101c <Board2_Update_Local_State+0xac>)
 8000ff6:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

  /* Inport: '<Root>/B_l_stick' */
  Board2_DW.state.l_stick_button = Board2_U.B_l_stick;
 8000ffa:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8000ffc:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <Board2_Update_Local_State+0xac>)
 8001002:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb

  /* Inport: '<Root>/controller_battery' */
  Board2_DW.state.controller_battery = Board2_U.controller_battery;
 8001006:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <Board2_Update_Local_State+0xa8>)
 8001008:	7fda      	ldrb	r2, [r3, #31]
 800100a:	4b04      	ldr	r3, [pc, #16]	@ (800101c <Board2_Update_Local_State+0xac>)
 800100c:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
  OS_Exit_Critical();
 8001010:	f004 ff22 	bl	8005e58 <OS_Exit_Critical>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000328 	.word	0x20000328
 800101c:	200001f8 	.word	0x200001f8

08001020 <Board2_Open_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Open_Session(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  IO_Set_Session();
 8001024:	f004 fe76 	bl	8005d14 <IO_Set_Session>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}

0800102c <Board2_Raise_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Raise_MTalk(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  IO_Set_MasterTalk();
 8001030:	f004 fe88 	bl	8005d44 <IO_Set_MasterTalk>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}

08001038 <Board2_Get_Timestamp>:

/* Function for Chart: '<Root>/Board2' */
static uint32_T Board2_Get_Timestamp(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 800103c:	f004 fec0 	bl	8005dc0 <Time_Get_Tick>
 8001040:	4603      	mov	r3, r0
}
 8001042:	4618      	mov	r0, r3
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <Board2_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Rover_Lights_OFF(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  Board2_DW.decision.led_A = OFF;
 800104c:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <Board2_Rover_Lights_OFF+0x30>)
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board2_DW.decision.led_B = OFF;
 8001054:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <Board2_Rover_Lights_OFF+0x30>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board2_DW.decision.rear_led = IDLE;
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <Board2_Rover_Lights_OFF+0x30>)
 800105e:	2200      	movs	r2, #0
 8001060:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board2_DW.decision.rear_sign = OFF;
 8001064:	4b04      	ldr	r3, [pc, #16]	@ (8001078 <Board2_Rover_Lights_OFF+0x30>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	200001f8 	.word	0x200001f8

0800107c <Board2_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_enter_internal_Normal(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  Board2_DW.is_active_Supervisor = 1U;
 8001080:	4b55      	ldr	r3, [pc, #340]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001082:	2201      	movs	r2, #1
 8001084:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 8001088:	4b53      	ldr	r3, [pc, #332]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800108a:	220d      	movs	r2, #13
 800108c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board2_Update_Local_State();
 8001090:	f7ff ff6e 	bl	8000f70 <Board2_Update_Local_State>
  Board2_Open_Session();
 8001094:	f7ff ffc4 	bl	8001020 <Board2_Open_Session>
  Board2_Raise_MTalk();
 8001098:	f7ff ffc8 	bl	800102c <Board2_Raise_MTalk>
  Board2_DW.time_comm = Board2_Get_Timestamp();
 800109c:	f7ff ffcc 	bl	8001038 <Board2_Get_Timestamp>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a4d      	ldr	r2, [pc, #308]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  Board2_DW.is_active_Moving_obstacle = 1U;
 80010a8:	4b4b      	ldr	r3, [pc, #300]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board2_DW.is_active_No_obstacle = 1U;
 80010b0:	4b49      	ldr	r3, [pc, #292]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board2_DW.is_No_obstacle = Board2_IN_No_movements;
 80010b8:	4b47      	ldr	r3, [pc, #284]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board2_DW.moving_obstacle = NO_OBSTACLE;
 80010c0:	4b45      	ldr	r3, [pc, #276]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  Board2_DW.is_active_Obstacle_from_left = 1U;
 80010c8:	4b43      	ldr	r3, [pc, #268]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 80010d0:	4b41      	ldr	r3, [pc, #260]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010d2:	2203      	movs	r2, #3
 80010d4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board2_DW.is_active_Obstacle_from_right = 1U;
 80010d8:	4b3f      	ldr	r3, [pc, #252]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010da:	2201      	movs	r2, #1
 80010dc:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 80010e0:	4b3d      	ldr	r3, [pc, #244]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010e2:	2203      	movs	r2, #3
 80010e4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_active_Combo = 1U;
 80010e8:	4b3b      	ldr	r3, [pc, #236]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_active_Special_retro = 1U;
 80010f0:	4b39      	ldr	r3, [pc, #228]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.special_retro = false;
 80010f8:	4b37      	ldr	r3, [pc, #220]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
  Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 8001100:	4b35      	ldr	r3, [pc, #212]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001102:	2203      	movs	r2, #3
 8001104:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Obstacle_detection = 1U;
 8001108:	4b33      	ldr	r3, [pc, #204]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800110a:	2201      	movs	r2, #1
 800110c:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.obs_detection = true;
 8001110:	4b31      	ldr	r3, [pc, #196]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001112:	2201      	movs	r2, #1
 8001114:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
  Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 8001118:	4b2f      	ldr	r3, [pc, #188]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800111a:	2203      	movs	r2, #3
 800111c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_Battery_temperature_m = 1U;
 8001120:	4b2d      	ldr	r3, [pc, #180]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001122:	2201      	movs	r2, #1
 8001124:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_active_Normal_velocity = 1U;
 8001128:	4b2b      	ldr	r3, [pc, #172]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800112a:	2201      	movs	r2, #1
 800112c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_Normal_velocity = Board2_IN_No_limitation;
 8001130:	4b29      	ldr	r3, [pc, #164]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001132:	2201      	movs	r2, #1
 8001134:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.limit_velocity = false;
 8001138:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  Board2_DW.is_active_Battery_manager = 1U;
 8001140:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001142:	2201      	movs	r2, #1
 8001144:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_Battery_manager = Board2_IN_Normal;
 8001148:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800114a:	2202      	movs	r2, #2
 800114c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Temperature_manager = 1U;
 8001150:	4b21      	ldr	r3, [pc, #132]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001152:	2201      	movs	r2, #1
 8001154:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 8001158:	4b1f      	ldr	r3, [pc, #124]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800115a:	2203      	movs	r2, #3
 800115c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Actions = 1U;
 8001160:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001162:	2201      	movs	r2, #1
 8001164:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_active_Routine_manager = 1U;
 8001168:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800116a:	2201      	movs	r2, #1
 800116c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_Routine_manager = Board2_IN_Normal_voltage;
 8001170:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001172:	2202      	movs	r2, #2
 8001174:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001178:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800117a:	2208      	movs	r2, #8
 800117c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board2_DW.is_active_Lights_manager = 1U;
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001182:	2201      	movs	r2, #1
 8001184:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board2_DW.is_Lights_manager = Board2_IN_Normal_voltage;
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800118a:	2202      	movs	r2, #2
 800118c:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 8001192:	2202      	movs	r2, #2
 8001194:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board2_Rover_Lights_OFF();
 8001198:	f7ff ff56 	bl	8001048 <Board2_Rover_Lights_OFF>
  Board2_DW.is_active_Mode_manager = 1U;
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 800119e:	2201      	movs	r2, #1
 80011a0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board2_DW.is_Mode_manager = Board2_IN_Normal_voltage;
 80011a4:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011a6:	2202      	movs	r2, #2
 80011a8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board2_DW.decision.mode = DEFAULT;
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
  Board2_DW.is_active_Relay_manager = 1U;
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011be:	2201      	movs	r2, #1
 80011c0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board2_DW.is_Relay_manager = Board2_IN_Normal_voltage;
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board2_DW.decision.relay = true;
 80011cc:	4b02      	ldr	r3, [pc, #8]	@ (80011d8 <Board2_enter_internal_Normal+0x15c>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200001f8 	.word	0x200001f8

080011dc <Board2_Is_STalk_High>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_STalk_High(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  return IO_Read_SlaveTalk();
 80011e0:	f004 fdc8 	bl	8005d74 <IO_Read_SlaveTalk>
 80011e4:	4603      	mov	r3, r0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	bd80      	pop	{r7, pc}

080011ea <Board2_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 80011f4:	6839      	ldr	r1, [r7, #0]
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f004 fdee 	bl	8005dd8 <Time_Check_Elapsed_us>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <Board2_Abort_Communication>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Abort_Communication(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 800120a:	f004 fbe9 	bl	80059e0 <UART_Stop_DMA>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}

08001212 <Board2_Close_Session>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Close_Session(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
  IO_Reset_Session();
 8001216:	f004 fd89 	bl	8005d2c <IO_Reset_Session>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}

0800121e <Board2_Lower_MTalk>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Lower_MTalk(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  IO_Reset_MasterTalk();
 8001222:	f004 fd9b 	bl	8005d5c <IO_Reset_MasterTalk>
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}

0800122a <Board2_Send_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Ping(void)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 800122e:	f004 fc71 	bl	8005b14 <UART_Send_Ping>
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <Board2_Wait_Ping>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Ping(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board2_DW.receivedPing);
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <Board2_Wait_Ping+0x10>)
 800123e:	f004 fcaf 	bl	8005ba0 <UART_Wait_Ping>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200002ee 	.word	0x200002ee

0800124c <Board2_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rx_Finished(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001250:	f004 fbb2 	bl	80059b8 <UART_Is_Rx_Complete>
 8001254:	4603      	mov	r3, r0
}
 8001256:	4618      	mov	r0, r3
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <Board2_Verify_Ping>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Ping(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board2_DW.receivedPing);
 8001260:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <Board2_Verify_Ping+0x18>)
 8001262:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8001266:	4618      	mov	r0, r3
 8001268:	f004 fd42 	bl	8005cf0 <UART_Check_Ping>
 800126c:	4603      	mov	r3, r0
}
 800126e:	4618      	mov	r0, r3
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200001f8 	.word	0x200001f8

08001278 <Board2_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Tx_Finished(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 800127c:	f004 fb88 	bl	8005990 <UART_Is_Tx_Complete>
 8001280:	4603      	mov	r3, r0
}
 8001282:	4618      	mov	r0, r3
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <Board2_Compute_Degraded_Actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Compute_Degraded_Actions(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  OS_Enter_Critical();
 800128e:	f004 fddd 	bl	8005e4c <OS_Enter_Critical>
   *  Inport: '<Root>/controller_battery'
   *  Inport: '<Root>/controller_y'
   *  Inport: '<Root>/sonar2'
   *  Inport: '<Root>/sonar3'
   */
  if (((Board2_U.sonar1 < Board2_MIN_DISTANCE) || (Board2_U.sonar2 <
 8001292:	4bb1      	ldr	r3, [pc, #708]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	2b95      	cmp	r3, #149	@ 0x95
 8001298:	d908      	bls.n	80012ac <Board2_Compute_Degraded_Actions+0x24>
 800129a:	4baf      	ldr	r3, [pc, #700]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 800129c:	885b      	ldrh	r3, [r3, #2]
 800129e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80012a2:	d303      	bcc.n	80012ac <Board2_Compute_Degraded_Actions+0x24>
        Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 80012a4:	4bac      	ldr	r3, [pc, #688]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 80012a6:	889b      	ldrh	r3, [r3, #4]
 80012a8:	2b95      	cmp	r3, #149	@ 0x95
 80012aa:	d828      	bhi.n	80012fe <Board2_Compute_Degraded_Actions+0x76>
      (Board2_U.controller_y > Board2_CONTROLLER_ZERO)) {
 80012ac:	4baa      	ldr	r3, [pc, #680]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 80012ae:	891b      	ldrh	r3, [r3, #8]
        Board2_MAX_DISTANCE) || (Board2_U.sonar3 < Board2_MIN_DISTANCE)) &&
 80012b0:	2bff      	cmp	r3, #255	@ 0xff
 80012b2:	d924      	bls.n	80012fe <Board2_Compute_Degraded_Actions+0x76>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 80012b4:	4ba9      	ldr	r3, [pc, #676]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 80012bc:	4ba7      	ldr	r3, [pc, #668]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 80012c4:	4ba5      	ldr	r3, [pc, #660]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 80012cc:	4ba3      	ldr	r3, [pc, #652]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 80012d4:	4ba1      	ldr	r3, [pc, #644]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 80012da:	4ba0      	ldr	r3, [pc, #640]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012dc:	2200      	movs	r2, #0
 80012de:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 80012e0:	4b9e      	ldr	r3, [pc, #632]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 80012e6:	4b9d      	ldr	r3, [pc, #628]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 80012ec:	4b9b      	ldr	r3, [pc, #620]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 80012f2:	4b9a      	ldr	r3, [pc, #616]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80012f8:	f004 fdae 	bl	8005e58 <OS_Exit_Critical>
 80012fc:	e128      	b.n	8001550 <Board2_Compute_Degraded_Actions+0x2c8>
  } else if (Board2_U.B4) {
 80012fe:	4b96      	ldr	r3, [pc, #600]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 8001300:	7f5b      	ldrb	r3, [r3, #29]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d024      	beq.n	8001350 <Board2_Compute_Degraded_Actions+0xc8>
    /* Outport: '<Root>/output' */
    Board2_Y.output.rif_FA = 0.0F;
 8001306:	4b95      	ldr	r3, [pc, #596]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 800130e:	4b93      	ldr	r3, [pc, #588]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001316:	4b91      	ldr	r3, [pc, #580]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 800131e:	4b8f      	ldr	r3, [pc, #572]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001320:	f04f 0200 	mov.w	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = EMERGENCY;
 8001326:	4b8d      	ldr	r3, [pc, #564]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001328:	2202      	movs	r2, #2
 800132a:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 800132c:	4b8b      	ldr	r3, [pc, #556]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800132e:	2200      	movs	r2, #0
 8001330:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 8001332:	4b8a      	ldr	r3, [pc, #552]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001334:	2200      	movs	r2, #0
 8001336:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 8001338:	4b88      	ldr	r3, [pc, #544]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800133a:	2200      	movs	r2, #0
 800133c:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 800133e:	4b87      	ldr	r3, [pc, #540]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001340:	2200      	movs	r2, #0
 8001342:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 8001344:	4b85      	ldr	r3, [pc, #532]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001346:	2201      	movs	r2, #1
 8001348:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 800134a:	f004 fd85 	bl	8005e58 <OS_Exit_Critical>
    Board2_Y.output.relay = true;
    OS_Exit_Critical();
  }

  /* End of Inport: '<Root>/sonar1' */
}
 800134e:	e0ff      	b.n	8001550 <Board2_Compute_Degraded_Actions+0x2c8>
  } else if (Board2_U.B3 || (Board2_U.controller_battery <=
 8001350:	4b81      	ldr	r3, [pc, #516]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 8001352:	7f1b      	ldrb	r3, [r3, #28]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d103      	bne.n	8001360 <Board2_Compute_Degraded_Actions+0xd8>
 8001358:	4b7f      	ldr	r3, [pc, #508]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 800135a:	7fdb      	ldrb	r3, [r3, #31]
 800135c:	2b05      	cmp	r3, #5
 800135e:	d824      	bhi.n	80013aa <Board2_Compute_Degraded_Actions+0x122>
    Board2_Y.output.rif_FA = 0.0F;
 8001360:	4b7e      	ldr	r3, [pc, #504]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
    Board2_Y.output.rif_FB = 0.0F;
 8001368:	4b7c      	ldr	r3, [pc, #496]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
    Board2_Y.output.rif_BA = 0.0F;
 8001370:	4b7a      	ldr	r3, [pc, #488]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
    Board2_Y.output.rif_BB = 0.0F;
 8001378:	4b78      	ldr	r3, [pc, #480]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	60da      	str	r2, [r3, #12]
    Board2_Y.output.brk_mode = NORMAL;
 8001380:	4b76      	ldr	r3, [pc, #472]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001382:	2201      	movs	r2, #1
 8001384:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 8001386:	4b75      	ldr	r3, [pc, #468]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001388:	2200      	movs	r2, #0
 800138a:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 800138c:	4b73      	ldr	r3, [pc, #460]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800138e:	2200      	movs	r2, #0
 8001390:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 8001392:	4b72      	ldr	r3, [pc, #456]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001394:	2200      	movs	r2, #0
 8001396:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 8001398:	4b70      	ldr	r3, [pc, #448]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800139a:	2200      	movs	r2, #0
 800139c:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 800139e:	4b6f      	ldr	r3, [pc, #444]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 80013a4:	f004 fd58 	bl	8005e58 <OS_Exit_Critical>
 80013a8:	e0d2      	b.n	8001550 <Board2_Compute_Degraded_Actions+0x2c8>
    throttle = ((real32_T)Board2_U.controller_y - Board2_CENTER) / Board2_CENTER;
 80013aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 80013ac:	891b      	ldrh	r3, [r3, #8]
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013b6:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001560 <Board2_Compute_Degraded_Actions+0x2d8>
 80013ba:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013be:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8001560 <Board2_Compute_Degraded_Actions+0x2d8>
 80013c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c6:	edc7 7a01 	vstr	s15, [r7, #4]
    forward = throttle * Board2_LIMITED_RPM;
 80013ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ce:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001564 <Board2_Compute_Degraded_Actions+0x2dc>
 80013d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d6:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = ((real32_T)Board2_U.controller_x - Board2_CENTER) / Board2_CENTER *
 80013da:	4b5f      	ldr	r3, [pc, #380]	@ (8001558 <Board2_Compute_Degraded_Actions+0x2d0>)
 80013dc:	88db      	ldrh	r3, [r3, #6]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013e6:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001560 <Board2_Compute_Degraded_Actions+0x2d8>
 80013ea:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013ee:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001560 <Board2_Compute_Degraded_Actions+0x2d8>
 80013f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f6:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001564 <Board2_Compute_Degraded_Actions+0x2dc>
 80013fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013fe:	edc7 7a00 	vstr	s15, [r7]
    if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 8001402:	edd7 7a01 	vldr	s15, [r7, #4]
 8001406:	eef0 7ae7 	vabs.f32	s15, s15
 800140a:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001568 <Board2_Compute_Degraded_Actions+0x2e0>
 800140e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001416:	d503      	bpl.n	8001420 <Board2_Compute_Degraded_Actions+0x198>
      forward = 0.0F;
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	e035      	b.n	800148c <Board2_Compute_Degraded_Actions+0x204>
      throttle = fabsf(forward) * Board2_TURN_RATIO;
 8001420:	edd7 7a02 	vldr	s15, [r7, #8]
 8001424:	eef0 7ae7 	vabs.f32	s15, s15
 8001428:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800156c <Board2_Compute_Degraded_Actions+0x2e4>
 800142c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001430:	edc7 7a01 	vstr	s15, [r7, #4]
      if (fabsf(turn) > throttle) {
 8001434:	edd7 7a00 	vldr	s15, [r7]
 8001438:	eef0 7ae7 	vabs.f32	s15, s15
 800143c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001440:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001448:	d520      	bpl.n	800148c <Board2_Compute_Degraded_Actions+0x204>
        if (turn < 0.0F) {
 800144a:	edd7 7a00 	vldr	s15, [r7]
 800144e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	d503      	bpl.n	8001460 <Board2_Compute_Degraded_Actions+0x1d8>
          tmp = -1;
 8001458:	f04f 33ff 	mov.w	r3, #4294967295
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	e00a      	b.n	8001476 <Board2_Compute_Degraded_Actions+0x1ee>
          tmp = (turn > 0.0F);
 8001460:	edd7 7a00 	vldr	s15, [r7]
 8001464:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146c:	bfcc      	ite	gt
 800146e:	2301      	movgt	r3, #1
 8001470:	2300      	movle	r3, #0
 8001472:	b2db      	uxtb	r3, r3
 8001474:	60fb      	str	r3, [r7, #12]
        turn = (real32_T)tmp * throttle;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001480:	ed97 7a01 	vldr	s14, [r7, #4]
 8001484:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001488:	edc7 7a00 	vstr	s15, [r7]
    throttle = forward + turn;
 800148c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001490:	edd7 7a00 	vldr	s15, [r7]
 8001494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001498:	edc7 7a01 	vstr	s15, [r7, #4]
    forward -= turn;
 800149c:	ed97 7a02 	vldr	s14, [r7, #8]
 80014a0:	edd7 7a00 	vldr	s15, [r7]
 80014a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a8:	edc7 7a02 	vstr	s15, [r7, #8]
    turn = fmaxf(fabsf(throttle), fabsf(forward));
 80014ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80014b0:	eeb0 7ae7 	vabs.f32	s14, s15
 80014b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80014b8:	eef0 7ae7 	vabs.f32	s15, s15
 80014bc:	eef0 0a67 	vmov.f32	s1, s15
 80014c0:	eeb0 0a47 	vmov.f32	s0, s14
 80014c4:	f013 fb36 	bl	8014b34 <fmaxf>
 80014c8:	ed87 0a00 	vstr	s0, [r7]
    if (turn > Board2_LIMITED_RPM) {
 80014cc:	edd7 7a00 	vldr	s15, [r7]
 80014d0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001564 <Board2_Compute_Degraded_Actions+0x2dc>
 80014d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014dc:	dd17      	ble.n	800150e <Board2_Compute_Degraded_Actions+0x286>
      turn = Board2_LIMITED_RPM / turn;
 80014de:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001564 <Board2_Compute_Degraded_Actions+0x2dc>
 80014e2:	ed97 7a00 	vldr	s14, [r7]
 80014e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ea:	edc7 7a00 	vstr	s15, [r7]
      throttle *= turn;
 80014ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80014f2:	edd7 7a00 	vldr	s15, [r7]
 80014f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fa:	edc7 7a01 	vstr	s15, [r7, #4]
      forward *= turn;
 80014fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001502:	edd7 7a00 	vldr	s15, [r7]
 8001506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150a:	edc7 7a02 	vstr	s15, [r7, #8]
    Board2_Y.output.rif_FA = throttle;
 800150e:	4a13      	ldr	r2, [pc, #76]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6013      	str	r3, [r2, #0]
    Board2_Y.output.rif_FB = forward;
 8001514:	4a11      	ldr	r2, [pc, #68]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	6053      	str	r3, [r2, #4]
    Board2_Y.output.rif_BA = throttle;
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6093      	str	r3, [r2, #8]
    Board2_Y.output.rif_BB = forward;
 8001520:	4a0e      	ldr	r2, [pc, #56]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	60d3      	str	r3, [r2, #12]
    Board2_Y.output.brk_mode = NONE;
 8001526:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001528:	2200      	movs	r2, #0
 800152a:	741a      	strb	r2, [r3, #16]
    Board2_Y.output.led_A = OFF;
 800152c:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800152e:	2200      	movs	r2, #0
 8001530:	745a      	strb	r2, [r3, #17]
    Board2_Y.output.led_B = OFF;
 8001532:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001534:	2200      	movs	r2, #0
 8001536:	749a      	strb	r2, [r3, #18]
    Board2_Y.output.rear_led = IDLE;
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 800153a:	2200      	movs	r2, #0
 800153c:	74da      	strb	r2, [r3, #19]
    Board2_Y.output.rear_sign = OFF;
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001540:	2200      	movs	r2, #0
 8001542:	751a      	strb	r2, [r3, #20]
    Board2_Y.output.relay = true;
 8001544:	4b05      	ldr	r3, [pc, #20]	@ (800155c <Board2_Compute_Degraded_Actions+0x2d4>)
 8001546:	2201      	movs	r2, #1
 8001548:	759a      	strb	r2, [r3, #22]
    OS_Exit_Critical();
 800154a:	f004 fc85 	bl	8005e58 <OS_Exit_Critical>
}
 800154e:	e7ff      	b.n	8001550 <Board2_Compute_Degraded_Actions+0x2c8>
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000328 	.word	0x20000328
 800155c:	2000034c 	.word	0x2000034c
 8001560:	437f0000 	.word	0x437f0000
 8001564:	42a00000 	.word	0x42a00000
 8001568:	3c23d70a 	.word	0x3c23d70a
 800156c:	3eb33333 	.word	0x3eb33333

08001570 <Bo_exit_internal_Normal_voltage>:

/* Function for Chart: '<Root>/Board2' */
static void Bo_exit_internal_Normal_voltage(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001584:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001594:	4b0e      	ldr	r3, [pc, #56]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800159c:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board2_DW.is_Normal_voltage = Board2_IN_NO_ACTIVE_CHILD;
 80015bc:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <Bo_exit_internal_Normal_voltage+0x60>)
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	200001f8 	.word	0x200001f8

080015d4 <Board2_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_exit_internal_Normal(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  Board2_DW.is_Relay_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015d8:	4b41      	ldr	r3, [pc, #260]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board2_DW.is_active_Relay_manager = 0U;
 80015e0:	4b3f      	ldr	r3, [pc, #252]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board2_DW.is_Normal_voltage_b = Board2_IN_NO_ACTIVE_CHILD;
 80015e8:	4b3d      	ldr	r3, [pc, #244]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board2_DW.is_Mode_manager = Board2_IN_NO_ACTIVE_CHILD;
 80015f0:	4b3b      	ldr	r3, [pc, #236]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board2_DW.is_active_Mode_manager = 0U;
 80015f8:	4b39      	ldr	r3, [pc, #228]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board2_DW.is_Normal_voltage_n = Board2_IN_NO_ACTIVE_CHILD;
 8001600:	4b37      	ldr	r3, [pc, #220]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board2_DW.is_Lights_manager = Board2_IN_NO_ACTIVE_CHILD;
 8001608:	4b35      	ldr	r3, [pc, #212]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800160a:	2200      	movs	r2, #0
 800160c:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board2_DW.is_active_Lights_manager = 0U;
 8001610:	4b33      	ldr	r3, [pc, #204]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001612:	2200      	movs	r2, #0
 8001614:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Bo_exit_internal_Normal_voltage();
 8001618:	f7ff ffaa 	bl	8001570 <Bo_exit_internal_Normal_voltage>
  Board2_DW.is_Routine_manager = Board2_IN_NO_ACTIVE_CHILD;
 800161c:	4b30      	ldr	r3, [pc, #192]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board2_DW.is_active_Routine_manager = 0U;
 8001624:	4b2e      	ldr	r3, [pc, #184]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board2_DW.is_active_Actions = 0U;
 800162c:	4b2c      	ldr	r3, [pc, #176]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board2_DW.is_Temperature_manager = Board2_IN_NO_ACTIVE_CHILD;
 8001634:	4b2a      	ldr	r3, [pc, #168]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board2_DW.is_active_Temperature_manager = 0U;
 800163c:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800163e:	2200      	movs	r2, #0
 8001640:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board2_DW.is_Battery_manager = Board2_IN_NO_ACTIVE_CHILD;
 8001644:	4b26      	ldr	r3, [pc, #152]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001646:	2200      	movs	r2, #0
 8001648:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board2_DW.is_active_Battery_manager = 0U;
 800164c:	4b24      	ldr	r3, [pc, #144]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800164e:	2200      	movs	r2, #0
 8001650:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board2_DW.is_Normal_velocity = Board2_IN_NO_ACTIVE_CHILD;
 8001654:	4b22      	ldr	r3, [pc, #136]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001656:	2200      	movs	r2, #0
 8001658:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board2_DW.is_active_Normal_velocity = 0U;
 800165c:	4b20      	ldr	r3, [pc, #128]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800165e:	2200      	movs	r2, #0
 8001660:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board2_DW.is_active_Battery_temperature_m = 0U;
 8001664:	4b1e      	ldr	r3, [pc, #120]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001666:	2200      	movs	r2, #0
 8001668:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board2_DW.is_Obstacle_detection = Board2_IN_NO_ACTIVE_CHILD;
 800166c:	4b1c      	ldr	r3, [pc, #112]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board2_DW.is_active_Obstacle_detection = 0U;
 8001674:	4b1a      	ldr	r3, [pc, #104]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board2_DW.is_Special_retro = Board2_IN_NO_ACTIVE_CHILD;
 800167c:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board2_DW.is_active_Special_retro = 0U;
 8001684:	4b16      	ldr	r3, [pc, #88]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board2_DW.is_active_Combo = 0U;
 800168c:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board2_DW.is_Obstacle_from_right = Board2_IN_NO_ACTIVE_CHILD;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board2_DW.is_active_Obstacle_from_right = 0U;
 800169c:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board2_DW.is_Obstacle_from_left = Board2_IN_NO_ACTIVE_CHILD;
 80016a4:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board2_DW.is_active_Obstacle_from_left = 0U;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board2_DW.is_No_obstacle = Board2_IN_NO_ACTIVE_CHILD;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board2_DW.is_active_No_obstacle = 0U;
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board2_DW.is_active_Moving_obstacle = 0U;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board2_DW.is_Supervisor = Board2_IN_NO_ACTIVE_CHILD;
 80016cc:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board2_DW.is_active_Supervisor = 0U;
 80016d4:	4b02      	ldr	r3, [pc, #8]	@ (80016e0 <Board2_exit_internal_Normal+0x10c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	200001f8 	.word	0x200001f8

080016e4 <Board2_Disable_MUX>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Disable_MUX(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  IO_Reset_DriverControl();
 80016e8:	f004 fb60 	bl	8005dac <IO_Reset_DriverControl>
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <Board2_Send_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Decision(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board2_DW.decision);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <Board2_Send_Decision+0x10>)
 80016f6:	f004 f9dd 	bl	8005ab4 <UART_Send_Decision>
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000280 	.word	0x20000280

08001704 <Board2_Wait_Decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Decision(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board2_DW.receivedDecisionPacket);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <Board2_Wait_Decision+0x10>)
 800170a:	f004 fa37 	bl	8005b7c <UART_Wait_Decision>
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000264 	.word	0x20000264

08001718 <Board2_Send_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Global_State(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board2_DW.global_state);
 800171c:	4802      	ldr	r0, [pc, #8]	@ (8001728 <Board2_Send_Global_State+0x10>)
 800171e:	f004 f999 	bl	8005a54 <UART_Send_GlobalState>
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000230 	.word	0x20000230

0800172c <Board2_Wait_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_Global_State(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <Board2_Wait_Global_State+0x10>)
 8001732:	f004 fa11 	bl	8005b58 <UART_Wait_GlobalState>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	200001f8 	.word	0x200001f8

08001740 <Board2_Send_Local_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Send_Local_State(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board2_DW.state);
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <Board2_Send_Local_State+0x10>)
 8001746:	f004 f955 	bl	80059f4 <UART_Send_Local_State>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000298 	.word	0x20000298

08001754 <Board2_Wait_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Wait_State(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board2_DW.receivedStatePacket);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <Board2_Wait_State+0x10>)
 800175a:	f004 f9eb 	bl	8005b34 <UART_Wait_State>
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	200002b8 	.word	0x200002b8

08001768 <Board2_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Local_state_transmitted(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Is_STalk_High();
 800176e:	f7ff fd35 	bl	80011dc <Board2_Is_STalk_High>
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00e      	beq.n	800179a <Board2_Local_state_transmitted+0x32>
    Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 800177e:	2207      	movs	r2, #7
 8001780:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_Wait_State();
 8001784:	f7ff ffe6 	bl	8001754 <Board2_Wait_State>
    Board2_Lower_MTalk();
 8001788:	f7ff fd49 	bl	800121e <Board2_Lower_MTalk>
    Board2_DW.time_comm = Board2_Get_Timestamp();
 800178c:	f7ff fc54 	bl	8001038 <Board2_Get_Timestamp>
 8001790:	4603      	mov	r3, r0
 8001792:	4a1f      	ldr	r2, [pc, #124]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 8001794:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
  }
}
 8001798:	e036      	b.n	8001808 <Board2_Local_state_transmitted+0xa0>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 800179c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017a0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fd20 	bl	80011ea <Board2_Check_Timeout_Us>
 80017aa:	4603      	mov	r3, r0
 80017ac:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d029      	beq.n	8001808 <Board2_Local_state_transmitted+0xa0>
      if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 80017b4:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 80017b6:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d110      	bne.n	80017e0 <Board2_Local_state_transmitted+0x78>
        Board2_DW.retransmitted = 1U;
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 80017c8:	220c      	movs	r2, #12
 80017ca:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_Send_Local_State();
 80017ce:	f7ff ffb7 	bl	8001740 <Board2_Send_Local_State>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 80017d2:	f7ff fc31 	bl	8001038 <Board2_Get_Timestamp>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 80017da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 80017de:	e013      	b.n	8001808 <Board2_Local_state_transmitted+0xa0>
        Board2_Compute_Degraded_Actions();
 80017e0:	f7ff fd52 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 80017e4:	f7ff fef6 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 80017e8:	f7ff ff7c 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 80017ec:	f7ff fd11 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 80017f0:	f7ff fd15 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 80017f4:	f7ff fd07 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80017f8:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8001800:	4b03      	ldr	r3, [pc, #12]	@ (8001810 <Board2_Local_state_transmitted+0xa8>)
 8001802:	2202      	movs	r2, #2
 8001804:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200001f8 	.word	0x200001f8

08001814 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board2_DW.receivedDecisionPacket);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <Board_Verify_Decision_Integrity+0x10>)
 800181a:	f004 fa37 	bl	8005c8c <CRC_Check_Decision>
 800181e:	4603      	mov	r3, r0
}
 8001820:	4618      	mov	r0, r3
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000264 	.word	0x20000264

08001828 <Board2_Write_Output>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Write_Output(void)
{
 8001828:	b5b0      	push	{r4, r5, r7, lr}
 800182a:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 800182c:	f004 fb0e 	bl	8005e4c <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board2_Y.output = Board2_DW.decision;
 8001830:	4a07      	ldr	r2, [pc, #28]	@ (8001850 <Board2_Write_Output+0x28>)
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <Board2_Write_Output+0x2c>)
 8001834:	4615      	mov	r5, r2
 8001836:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 800183a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800183c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800183e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001842:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 8001846:	f004 fb07 	bl	8005e58 <OS_Exit_Critical>
}
 800184a:	bf00      	nop
 800184c:	bdb0      	pop	{r4, r5, r7, pc}
 800184e:	bf00      	nop
 8001850:	2000034c 	.word	0x2000034c
 8001854:	200001f8 	.word	0x200001f8

08001858 <Board2_Receive_decision>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_decision(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = Board2_Is_Rx_Finished();
 800185e:	f7ff fcf5 	bl	800124c <Board2_Is_Rx_Finished>
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80ee 	beq.w	8001a4a <Board2_Receive_decision+0x1f2>
    b = Board_Verify_Decision_Integrity();
 800186e:	f7ff ffd1 	bl	8001814 <Board_Verify_Decision_Integrity>
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80d7 	beq.w	8001a2c <Board2_Receive_decision+0x1d4>
      Board2_Close_Session();
 800187e:	f7ff fcc8 	bl	8001212 <Board2_Close_Session>
      b = false;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
      if (Board2_DW.decision.relay ==
 8001886:	4b83      	ldr	r3, [pc, #524]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001888:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
          Board2_DW.receivedDecisionPacket.decision.relay) {
 800188c:	4b81      	ldr	r3, [pc, #516]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800188e:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
      if (Board2_DW.decision.relay ==
 8001892:	429a      	cmp	r2, r3
 8001894:	f040 80a4 	bne.w	80019e0 <Board2_Receive_decision+0x188>
        d_p = false;
 8001898:	2300      	movs	r3, #0
 800189a:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board2_DW.decision.mode == (int32_T)
 800189c:	4b7d      	ldr	r3, [pc, #500]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800189e:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
            Board2_DW.receivedDecisionPacket.decision.mode) {
 80018a2:	4b7c      	ldr	r3, [pc, #496]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        if ((int32_T)Board2_DW.decision.mode == (int32_T)
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d101      	bne.n	80018b0 <Board2_Receive_decision+0x58>
          d_p = true;
 80018ac:	2301      	movs	r3, #1
 80018ae:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80018b0:	79bb      	ldrb	r3, [r7, #6]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f000 8091 	beq.w	80019da <Board2_Receive_decision+0x182>
          d_p = false;
 80018b8:	2300      	movs	r3, #0
 80018ba:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 80018bc:	4b75      	ldr	r3, [pc, #468]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018be:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
              Board2_DW.receivedDecisionPacket.decision.rear_sign) {
 80018c2:	4b74      	ldr	r3, [pc, #464]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018c4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
          if ((int32_T)Board2_DW.decision.rear_sign == (int32_T)
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d101      	bne.n	80018d0 <Board2_Receive_decision+0x78>
            d_p = true;
 80018cc:	2301      	movs	r3, #1
 80018ce:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d07e      	beq.n	80019d4 <Board2_Receive_decision+0x17c>
            d_p = false;
 80018d6:	2300      	movs	r3, #0
 80018d8:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 80018da:	4b6e      	ldr	r3, [pc, #440]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018dc:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                Board2_DW.receivedDecisionPacket.decision.rear_led) {
 80018e0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018e2:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
            if ((int32_T)Board2_DW.decision.rear_led == (int32_T)
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d101      	bne.n	80018ee <Board2_Receive_decision+0x96>
              d_p = true;
 80018ea:	2301      	movs	r3, #1
 80018ec:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d06c      	beq.n	80019ce <Board2_Receive_decision+0x176>
              d_p = false;
 80018f4:	2300      	movs	r3, #0
 80018f6:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 80018f8:	4b66      	ldr	r3, [pc, #408]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80018fa:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                  Board2_DW.receivedDecisionPacket.decision.led_B) {
 80018fe:	4b65      	ldr	r3, [pc, #404]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001900:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
              if ((int32_T)Board2_DW.decision.led_B == (int32_T)
 8001904:	429a      	cmp	r2, r3
 8001906:	d101      	bne.n	800190c <Board2_Receive_decision+0xb4>
                d_p = true;
 8001908:	2301      	movs	r3, #1
 800190a:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 800190c:	79bb      	ldrb	r3, [r7, #6]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d05a      	beq.n	80019c8 <Board2_Receive_decision+0x170>
                d_p = false;
 8001912:	2300      	movs	r3, #0
 8001914:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001916:	4b5f      	ldr	r3, [pc, #380]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001918:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                    Board2_DW.receivedDecisionPacket.decision.led_A) {
 800191c:	4b5d      	ldr	r3, [pc, #372]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800191e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                if ((int32_T)Board2_DW.decision.led_A == (int32_T)
 8001922:	429a      	cmp	r2, r3
 8001924:	d101      	bne.n	800192a <Board2_Receive_decision+0xd2>
                  d_p = true;
 8001926:	2301      	movs	r3, #1
 8001928:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 800192a:	79bb      	ldrb	r3, [r7, #6]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d048      	beq.n	80019c2 <Board2_Receive_decision+0x16a>
                  d_p = false;
 8001930:	2300      	movs	r3, #0
 8001932:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 8001934:	4b57      	ldr	r3, [pc, #348]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001936:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                      Board2_DW.receivedDecisionPacket.decision.brk_mode) {
 800193a:	4b56      	ldr	r3, [pc, #344]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800193c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                  if ((int32_T)Board2_DW.decision.brk_mode == (int32_T)
 8001940:	429a      	cmp	r2, r3
 8001942:	d101      	bne.n	8001948 <Board2_Receive_decision+0xf0>
                    d_p = true;
 8001944:	2301      	movs	r3, #1
 8001946:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 8001948:	79bb      	ldrb	r3, [r7, #6]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d036      	beq.n	80019bc <Board2_Receive_decision+0x164>
                    if (Board2_DW.decision.rif_BB ==
 800194e:	4b51      	ldr	r3, [pc, #324]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001950:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                        Board2_DW.receivedDecisionPacket.decision.rif_BB) {
 8001954:	4b4f      	ldr	r3, [pc, #316]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001956:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                    if (Board2_DW.decision.rif_BB ==
 800195a:	eeb4 7a67 	vcmp.f32	s14, s15
 800195e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001962:	d128      	bne.n	80019b6 <Board2_Receive_decision+0x15e>
                      if (Board2_DW.decision.rif_BA ==
 8001964:	4b4b      	ldr	r3, [pc, #300]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001966:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                          Board2_DW.receivedDecisionPacket.decision.rif_BA) {
 800196a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800196c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                      if (Board2_DW.decision.rif_BA ==
 8001970:	eeb4 7a67 	vcmp.f32	s14, s15
 8001974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001978:	d11a      	bne.n	80019b0 <Board2_Receive_decision+0x158>
                        d_p = ((Board2_DW.decision.rif_FB ==
 800197a:	4b46      	ldr	r3, [pc, #280]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 800197c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                Board2_DW.receivedDecisionPacket.decision.rif_FB)
 8001980:	4b44      	ldr	r3, [pc, #272]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001982:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                               && (Board2_DW.decision.rif_FA ==
 8001986:	eeb4 7a67 	vcmp.f32	s14, s15
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	d10c      	bne.n	80019aa <Board2_Receive_decision+0x152>
 8001990:	4b40      	ldr	r3, [pc, #256]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001992:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                   Board2_DW.receivedDecisionPacket.decision.rif_FA));
 8001996:	4b3f      	ldr	r3, [pc, #252]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001998:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                               && (Board2_DW.decision.rif_FA ==
 800199c:	eeb4 7a67 	vcmp.f32	s14, s15
 80019a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a4:	d101      	bne.n	80019aa <Board2_Receive_decision+0x152>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <Board2_Receive_decision+0x154>
 80019aa:	2300      	movs	r3, #0
                        d_p = ((Board2_DW.decision.rif_FB ==
 80019ac:	71bb      	strb	r3, [r7, #6]
 80019ae:	e019      	b.n	80019e4 <Board2_Receive_decision+0x18c>
                      } else {
                        d_p = false;
 80019b0:	2300      	movs	r3, #0
 80019b2:	71bb      	strb	r3, [r7, #6]
 80019b4:	e016      	b.n	80019e4 <Board2_Receive_decision+0x18c>
                      }
                    } else {
                      d_p = false;
 80019b6:	2300      	movs	r3, #0
 80019b8:	71bb      	strb	r3, [r7, #6]
 80019ba:	e013      	b.n	80019e4 <Board2_Receive_decision+0x18c>
                    }
                  } else {
                    d_p = false;
 80019bc:	2300      	movs	r3, #0
 80019be:	71bb      	strb	r3, [r7, #6]
 80019c0:	e010      	b.n	80019e4 <Board2_Receive_decision+0x18c>
                  }
                } else {
                  d_p = false;
 80019c2:	2300      	movs	r3, #0
 80019c4:	71bb      	strb	r3, [r7, #6]
 80019c6:	e00d      	b.n	80019e4 <Board2_Receive_decision+0x18c>
                }
              } else {
                d_p = false;
 80019c8:	2300      	movs	r3, #0
 80019ca:	71bb      	strb	r3, [r7, #6]
 80019cc:	e00a      	b.n	80019e4 <Board2_Receive_decision+0x18c>
              }
            } else {
              d_p = false;
 80019ce:	2300      	movs	r3, #0
 80019d0:	71bb      	strb	r3, [r7, #6]
 80019d2:	e007      	b.n	80019e4 <Board2_Receive_decision+0x18c>
            }
          } else {
            d_p = false;
 80019d4:	2300      	movs	r3, #0
 80019d6:	71bb      	strb	r3, [r7, #6]
 80019d8:	e004      	b.n	80019e4 <Board2_Receive_decision+0x18c>
          }
        } else {
          d_p = false;
 80019da:	2300      	movs	r3, #0
 80019dc:	71bb      	strb	r3, [r7, #6]
 80019de:	e001      	b.n	80019e4 <Board2_Receive_decision+0x18c>
        }
      } else {
        d_p = false;
 80019e0:	2300      	movs	r3, #0
 80019e2:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 80019e4:	79bb      	ldrb	r3, [r7, #6]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <Board2_Receive_decision+0x196>
        b = true;
 80019ea:	2301      	movs	r3, #1
 80019ec:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d006      	beq.n	8001a02 <Board2_Receive_decision+0x1aa>
        Board2_DW.is_Supervisor = Board2_IN_Same_decision;
 80019f4:	4b27      	ldr	r3, [pc, #156]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 80019f6:	2208      	movs	r2, #8
 80019f8:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_Write_Output();
 80019fc:	f7ff ff14 	bl	8001828 <Board2_Write_Output>
      Board2_Abort_Communication();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8001a00:	e044      	b.n	8001a8c <Board2_Receive_decision+0x234>
        Board2_exit_internal_Normal();
 8001a02:	f7ff fde7 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 8001a06:	f7ff fe6d 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 8001a0a:	f7ff fc02 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8001a0e:	f7ff fc06 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8001a12:	f7ff fbf8 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Single_Board;
 8001a16:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a18:	2203      	movs	r2, #3
 8001a1a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        Board2_Compute_Degraded_Actions();
 8001a26:	f7ff fc2f 	bl	8001288 <Board2_Compute_Degraded_Actions>
}
 8001a2a:	e02f      	b.n	8001a8c <Board2_Receive_decision+0x234>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a2e:	2205      	movs	r2, #5
 8001a30:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Wait_Decision();
 8001a34:	f7ff fe66 	bl	8001704 <Board2_Wait_Decision>
      Board2_Lower_MTalk();
 8001a38:	f7ff fbf1 	bl	800121e <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8001a3c:	f7ff fafc 	bl	8001038 <Board2_Get_Timestamp>
 8001a40:	4603      	mov	r3, r0
 8001a42:	4a14      	ldr	r2, [pc, #80]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 8001a48:	e020      	b.n	8001a8c <Board2_Receive_decision+0x234>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8001a4a:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a50:	f640 5148 	movw	r1, #3400	@ 0xd48
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fbc8 	bl	80011ea <Board2_Check_Timeout_Us>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d013      	beq.n	8001a8c <Board2_Receive_decision+0x234>
      Board2_Compute_Degraded_Actions();
 8001a64:	f7ff fc10 	bl	8001288 <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 8001a68:	f7ff fdb4 	bl	80015d4 <Board2_exit_internal_Normal>
      Board2_Disable_MUX();
 8001a6c:	f7ff fe3a 	bl	80016e4 <Board2_Disable_MUX>
      Board2_Close_Session();
 8001a70:	f7ff fbcf 	bl	8001212 <Board2_Close_Session>
      Board2_Lower_MTalk();
 8001a74:	f7ff fbd3 	bl	800121e <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 8001a78:	f7ff fbc5 	bl	8001206 <Board2_Abort_Communication>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 8001a84:	4b03      	ldr	r3, [pc, #12]	@ (8001a94 <Board2_Receive_decision+0x23c>)
 8001a86:	2202      	movs	r2, #2
 8001a88:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	200001f8 	.word	0x200001f8

08001a98 <Board2_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_Global_Integrity(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board2_DW.receivedGlobalStatePacket);
 8001a9c:	4802      	ldr	r0, [pc, #8]	@ (8001aa8 <Board2_Verify_Global_Integrity+0x10>)
 8001a9e:	f004 f8c3 	bl	8005c28 <CRC_Check_GlobalState>
 8001aa2:	4603      	mov	r3, r0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	200001f8 	.word	0x200001f8

08001aac <Board2_Critical_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Critical_Voltage(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return Board2_DW.global_state.stateB1.battery_voltage <=
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <Board2_Critical_Voltage+0x28>)
 8001ab2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ab6:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac2:	bf94      	ite	ls
 8001ac4:	2301      	movls	r3, #1
 8001ac6:	2300      	movhi	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
    Board2_CRITICAL_VOLTAGE;
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	200001f8 	.word	0x200001f8

08001ad8 <Board2_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Stationary(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA == 0);
 8001ade:	4b23      	ldr	r3, [pc, #140]	@ (8001b6c <Board2_Is_Rover_Stationary+0x94>)
 8001ae0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bf0c      	ite	eq
 8001ae8:	2301      	moveq	r3, #1
 8001aea:	2300      	movne	r3, #0
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB == 0);
 8001af0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <Board2_Is_Rover_Stationary+0x94>)
 8001af2:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	bf0c      	ite	eq
 8001afa:	2301      	moveq	r3, #1
 8001afc:	2300      	movne	r3, #0
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA == 0);
 8001b02:	4b1a      	ldr	r3, [pc, #104]	@ (8001b6c <Board2_Is_Rover_Stationary+0x94>)
 8001b04:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	bf0c      	ite	eq
 8001b0c:	2301      	moveq	r3, #1
 8001b0e:	2300      	movne	r3, #0
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB == 0);
 8001b14:	4b15      	ldr	r3, [pc, #84]	@ (8001b6c <Board2_Is_Rover_Stationary+0x94>)
 8001b16:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf0c      	ite	eq
 8001b1e:	2301      	moveq	r3, #1
 8001b20:	2300      	movne	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b26:	2301      	movs	r3, #1
 8001b28:	72bb      	strb	r3, [r7, #10]
  k = 0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8001b32:	e00d      	b.n	8001b50 <Board2_Is_Rover_Stationary+0x78>
    if (!x[k]) {
 8001b34:	1d3a      	adds	r2, r7, #4
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	4413      	add	r3, r2
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d104      	bne.n	8001b4a <Board2_Is_Rover_Stationary+0x72>
      y = false;
 8001b40:	2300      	movs	r3, #0
 8001b42:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8001b44:	2301      	movs	r3, #1
 8001b46:	72fb      	strb	r3, [r7, #11]
 8001b48:	e002      	b.n	8001b50 <Board2_Is_Rover_Stationary+0x78>
    } else {
      k++;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8001b50:	7afb      	ldrb	r3, [r7, #11]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <Board2_Is_Rover_Stationary+0x84>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	ddeb      	ble.n	8001b34 <Board2_Is_Rover_Stationary+0x5c>
    }
  }

  return y;
 8001b5c:	7abb      	ldrb	r3, [r7, #10]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	200001f8 	.word	0x200001f8

08001b70 <Board2_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_B_Pressed(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001b74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <Board2_Emergency_B_Pressed+0x38>)
 8001b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    Board2_DW.global_state.stateB2.button4 &&
 8001b7a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d10b      	bne.n	8001b9a <Board2_Emergency_B_Pressed+0x2a>
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <Board2_Emergency_B_Pressed+0x38>)
 8001b84:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <Board2_Emergency_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <Board2_Emergency_B_Pressed+0x38>)
 8001b8e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board2_DW.global_state.stateB2.button4 &&
 8001b92:	2b05      	cmp	r3, #5
 8001b94:	d901      	bls.n	8001b9a <Board2_Emergency_B_Pressed+0x2a>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <Board2_Emergency_B_Pressed+0x2c>
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	200001f8 	.word	0x200001f8

08001bac <Board2_Turn_Left>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Left(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = -20.0F;
 8001bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bdc <Board2_Turn_Left+0x30>)
 8001bb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001be0 <Board2_Turn_Left+0x34>)
 8001bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = Board2_TURN_RPM;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <Board2_Turn_Left+0x30>)
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <Board2_Turn_Left+0x38>)
 8001bbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = -20.0F;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <Board2_Turn_Left+0x30>)
 8001bc2:	4a07      	ldr	r2, [pc, #28]	@ (8001be0 <Board2_Turn_Left+0x34>)
 8001bc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = Board2_TURN_RPM;
 8001bc8:	4b04      	ldr	r3, [pc, #16]	@ (8001bdc <Board2_Turn_Left+0x30>)
 8001bca:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <Board2_Turn_Left+0x38>)
 8001bcc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	200001f8 	.word	0x200001f8
 8001be0:	c1a00000 	.word	0xc1a00000
 8001be4:	41a00000 	.word	0x41a00000

08001be8 <Board2_Turn_Right>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Right(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_RPM;
 8001bec:	4b0a      	ldr	r3, [pc, #40]	@ (8001c18 <Board2_Turn_Right+0x30>)
 8001bee:	4a0b      	ldr	r2, [pc, #44]	@ (8001c1c <Board2_Turn_Right+0x34>)
 8001bf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -20.0F;
 8001bf4:	4b08      	ldr	r3, [pc, #32]	@ (8001c18 <Board2_Turn_Right+0x30>)
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c20 <Board2_Turn_Right+0x38>)
 8001bf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_RPM;
 8001bfc:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <Board2_Turn_Right+0x30>)
 8001bfe:	4a07      	ldr	r2, [pc, #28]	@ (8001c1c <Board2_Turn_Right+0x34>)
 8001c00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -20.0F;
 8001c04:	4b04      	ldr	r3, [pc, #16]	@ (8001c18 <Board2_Turn_Right+0x30>)
 8001c06:	4a06      	ldr	r2, [pc, #24]	@ (8001c20 <Board2_Turn_Right+0x38>)
 8001c08:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	200001f8 	.word	0x200001f8
 8001c1c:	41a00000 	.word	0x41a00000
 8001c20:	c1a00000 	.word	0xc1a00000

08001c24 <Board2_Update_Angle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Angle(real32_T yaw)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	ed87 0a01 	vstr	s0, [r7, #4]
  Board2_DW.angle += (yaw + Board2_DW.prevYaw) * 0.5F * Board2_PERIOD;
 8001c2e:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <Board2_Update_Angle+0x4c>)
 8001c30:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001c34:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <Board2_Update_Angle+0x4c>)
 8001c36:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001c3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c42:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001c46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c4a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c74 <Board2_Update_Angle+0x50>
 8001c4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <Board2_Update_Angle+0x4c>)
 8001c58:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board2_DW.prevYaw = yaw;
 8001c5c:	4a04      	ldr	r2, [pc, #16]	@ (8001c70 <Board2_Update_Angle+0x4c>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	200001f8 	.word	0x200001f8
 8001c74:	3d75c28f 	.word	0x3d75c28f

08001c78 <Board2_Stop_Motors>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Stop_Motors(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = 0.0F;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <Board2_Stop_Motors+0x38>)
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = 0.0F;
 8001c86:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb0 <Board2_Stop_Motors+0x38>)
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = 0.0F;
 8001c90:	4b07      	ldr	r3, [pc, #28]	@ (8001cb0 <Board2_Stop_Motors+0x38>)
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = 0.0F;
 8001c9a:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <Board2_Stop_Motors+0x38>)
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	200001f8 	.word	0x200001f8

08001cb4 <Board2_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Emergency_sonar_routine(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8001cba:	f7ff ff59 	bl	8001b70 <Board2_Emergency_B_Pressed>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d012      	beq.n	8001cee <Board2_Emergency_sonar_routine+0x3a>
    Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001cc8:	4b78      	ldr	r3, [pc, #480]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001cd0:	4b76      	ldr	r3, [pc, #472]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001cd8:	4b74      	ldr	r3, [pc, #464]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_Stop_Motors();
 8001ce0:	f7ff ffca 	bl	8001c78 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001ce4:	4b71      	ldr	r3, [pc, #452]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001cec:	e0da      	b.n	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
    switch (Board2_DW.is_Emergency_sonar_routine) {
 8001cee:	4b6f      	ldr	r3, [pc, #444]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001cf0:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	f200 80d4 	bhi.w	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
 8001cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001d04 <Board2_Emergency_sonar_routine+0x50>)
 8001cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d02:	bf00      	nop
 8001d04:	08001d19 	.word	0x08001d19
 8001d08:	08001d8f 	.word	0x08001d8f
 8001d0c:	08001da1 	.word	0x08001da1
 8001d10:	08001db3 	.word	0x08001db3
 8001d14:	08001e27 	.word	0x08001e27
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001d18:	4b64      	ldr	r3, [pc, #400]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d104      	bne.n	8001d30 <Board2_Emergency_sonar_routine+0x7c>
        b = Board2_Is_Rover_Stationary();
 8001d26:	f7ff fed7 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
 8001d2e:	e001      	b.n	8001d34 <Board2_Emergency_sonar_routine+0x80>
        b = false;
 8001d30:	2300      	movs	r3, #0
 8001d32:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f000 80af 	beq.w	8001e9a <Board2_Emergency_sonar_routine+0x1e6>
        if (Board2_DW.global_state.stateB2.sonar3 > Board2_IMM_DISTANCE) {
 8001d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001d42:	2b46      	cmp	r3, #70	@ 0x46
 8001d44:	d90a      	bls.n	8001d5c <Board2_Emergency_sonar_routine+0xa8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right;
 8001d46:	4b59      	ldr	r3, [pc, #356]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d48:	2205      	movs	r2, #5
 8001d4a:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Turn_Right();
 8001d4e:	f7ff ff4b 	bl	8001be8 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8001d52:	4b56      	ldr	r3, [pc, #344]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d5a:	e09e      	b.n	8001e9a <Board2_Emergency_sonar_routine+0x1e6>
        } else if (Board2_DW.global_state.stateB2.sonar1 > Board2_IMM_DISTANCE)
 8001d5c:	4b53      	ldr	r3, [pc, #332]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d5e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001d62:	2b46      	cmp	r3, #70	@ 0x46
 8001d64:	d90a      	bls.n	8001d7c <Board2_Emergency_sonar_routine+0xc8>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001d66:	4b51      	ldr	r3, [pc, #324]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d68:	2204      	movs	r2, #4
 8001d6a:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Turn_Left();
 8001d6e:	f7ff ff1d 	bl	8001bac <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8001d72:	4b4e      	ldr	r3, [pc, #312]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d7a:	e08e      	b.n	8001e9a <Board2_Emergency_sonar_routine+0x1e6>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001d7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001d84:	4b49      	ldr	r3, [pc, #292]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d86:	2208      	movs	r2, #8
 8001d88:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001d8c:	e085      	b.n	8001e9a <Board2_Emergency_sonar_routine+0x1e6>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001d8e:	4b47      	ldr	r3, [pc, #284]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001d96:	4b45      	ldr	r3, [pc, #276]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001d98:	2208      	movs	r2, #8
 8001d9a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001d9e:	e081      	b.n	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_NO_ACTIVE_CHILD;
 8001da0:	4b42      	ldr	r3, [pc, #264]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001da8:	4b40      	ldr	r3, [pc, #256]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001daa:	2208      	movs	r2, #8
 8001dac:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8001db0:	e078      	b.n	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001db2:	4b3e      	ldr	r3, [pc, #248]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d16e      	bne.n	8001e9e <Board2_Emergency_sonar_routine+0x1ea>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001dc0:	4b3a      	ldr	r3, [pc, #232]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001dc2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dca:	f7ff ff2b 	bl	8001c24 <Board2_Update_Angle>
        if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8001dce:	4b37      	ldr	r3, [pc, #220]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001dd0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001dd4:	eef0 7ae7 	vabs.f32	s15, s15
 8001dd8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001eb0 <Board2_Emergency_sonar_routine+0x1fc>
 8001ddc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de4:	db14      	blt.n	8001e10 <Board2_Emergency_sonar_routine+0x15c>
          Board2_DW.angle = 0.0F;
 8001de6:	4b31      	ldr	r3, [pc, #196]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8001df0:	4b2e      	ldr	r3, [pc, #184]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_left_rotation;
 8001dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Stop_Motors();
 8001e02:	f7ff ff39 	bl	8001c78 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8001e06:	4b29      	ldr	r3, [pc, #164]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e0e:	e046      	b.n	8001e9e <Board2_Emergency_sonar_routine+0x1ea>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_left;
 8001e10:	4b26      	ldr	r3, [pc, #152]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e12:	2204      	movs	r2, #4
 8001e14:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Turn_Left();
 8001e18:	f7ff fec8 	bl	8001bac <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8001e1c:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e24:	e03b      	b.n	8001e9e <Board2_Emergency_sonar_routine+0x1ea>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001e26:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d136      	bne.n	8001ea2 <Board2_Emergency_sonar_routine+0x1ee>
        Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8001e34:	4b1d      	ldr	r3, [pc, #116]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e36:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3e:	f7ff fef1 	bl	8001c24 <Board2_Update_Angle>
        if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8001e42:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e44:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e48:	eef0 7ae7 	vabs.f32	s15, s15
 8001e4c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001eb0 <Board2_Emergency_sonar_routine+0x1fc>
 8001e50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e58:	db14      	blt.n	8001e84 <Board2_Emergency_sonar_routine+0x1d0>
          Board2_DW.angle = 0.0F;
 8001e5a:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8001e64:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Stop_right_rotation;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e70:	2203      	movs	r2, #3
 8001e72:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Stop_Motors();
 8001e76:	f7ff feff 	bl	8001c78 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NONE;
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e82:	e00e      	b.n	8001ea2 <Board2_Emergency_sonar_routine+0x1ee>
          Board2_DW.is_Emergency_sonar_routine = Board2_IN_Turn_right;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e86:	2205      	movs	r2, #5
 8001e88:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board2_Turn_Right();
 8001e8c:	f7ff feac 	bl	8001be8 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <Board2_Emergency_sonar_routine+0x1f8>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e98:	e003      	b.n	8001ea2 <Board2_Emergency_sonar_routine+0x1ee>
      break;
 8001e9a:	bf00      	nop
 8001e9c:	e002      	b.n	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
      break;
 8001e9e:	bf00      	nop
 8001ea0:	e000      	b.n	8001ea4 <Board2_Emergency_sonar_routine+0x1f0>
      break;
 8001ea2:	bf00      	nop
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200001f8 	.word	0x200001f8
 8001eb0:	42340000 	.word	0x42340000

08001eb4 <Board2_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_B_Pressed(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <Board2_Stop_B_Pressed+0x38>)
 8001eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    Board2_DW.global_state.stateB2.button3 &&
 8001ebe:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d10b      	bne.n	8001ede <Board2_Stop_B_Pressed+0x2a>
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <Board2_Stop_B_Pressed+0x38>)
 8001ec8:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <Board2_Stop_B_Pressed+0x2a>
    (Board2_DW.global_state.stateB2.controller_battery >
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <Board2_Stop_B_Pressed+0x38>)
 8001ed2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board2_DW.global_state.stateB2.button3 &&
 8001ed6:	2b05      	cmp	r3, #5
 8001ed8:	d901      	bls.n	8001ede <Board2_Stop_B_Pressed+0x2a>
 8001eda:	2301      	movs	r3, #1
 8001edc:	e000      	b.n	8001ee0 <Board2_Stop_B_Pressed+0x2c>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	200001f8 	.word	0x200001f8

08001ef0 <Board2_Near_Obstacle>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Near_Obstacle(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <Board2_Near_Obstacle+0x4c>)
 8001ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001efa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d115      	bne.n	8001f2e <Board2_Near_Obstacle+0x3e>
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8001f02:	4b0e      	ldr	r3, [pc, #56]	@ (8001f3c <Board2_Near_Obstacle+0x4c>)
 8001f04:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8001f08:	2b46      	cmp	r3, #70	@ 0x46
 8001f0a:	d909      	bls.n	8001f20 <Board2_Near_Obstacle+0x30>
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <Board2_Near_Obstacle+0x4c>)
 8001f0e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
    ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8001f12:	2b46      	cmp	r3, #70	@ 0x46
 8001f14:	d904      	bls.n	8001f20 <Board2_Near_Obstacle+0x30>
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001f16:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <Board2_Near_Obstacle+0x4c>)
 8001f18:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
     (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 8001f1c:	2b46      	cmp	r3, #70	@ 0x46
 8001f1e:	d806      	bhi.n	8001f2e <Board2_Near_Obstacle+0x3e>
    Board2_DW.global_state.obs_detection;
 8001f20:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <Board2_Near_Obstacle+0x4c>)
 8001f22:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
     (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE)) &&
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <Board2_Near_Obstacle+0x3e>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <Board2_Near_Obstacle+0x40>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	200001f8 	.word	0x200001f8

08001f40 <Moving_obstacle_from_left_routi>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_left_routi(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 8001f46:	f7ff fe13 	bl	8001b70 <Board2_Emergency_B_Pressed>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d012      	beq.n	8001f7a <Moving_obstacle_from_left_routi+0x3a>
    Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001f54:	4b61      	ldr	r3, [pc, #388]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001f5c:	4b5f      	ldr	r3, [pc, #380]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f5e:	2202      	movs	r2, #2
 8001f60:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8001f64:	4b5d      	ldr	r3, [pc, #372]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_Stop_Motors();
 8001f6c:	f7ff fe84 	bl	8001c78 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8001f70:	4b5a      	ldr	r3, [pc, #360]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8001f78:	e0ac      	b.n	80020d4 <Moving_obstacle_from_left_routi+0x194>
    b = Board2_Stop_B_Pressed();
 8001f7a:	f7ff ff9b 	bl	8001eb4 <Board2_Stop_B_Pressed>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d012      	beq.n	8001fae <Moving_obstacle_from_left_routi+0x6e>
      Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001f88:	4b54      	ldr	r3, [pc, #336]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8001f90:	4b52      	ldr	r3, [pc, #328]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f92:	220a      	movs	r2, #10
 8001f94:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8001f98:	4b50      	ldr	r3, [pc, #320]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      Board2_Stop_Motors();
 8001fa0:	f7ff fe6a 	bl	8001c78 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = NORMAL;
 8001fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001fac:	e092      	b.n	80020d4 <Moving_obstacle_from_left_routi+0x194>
      switch (Board2_DW.is_Moving_obstacle_from_left_ro) {
 8001fae:	4b4b      	ldr	r3, [pc, #300]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001fb0:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d050      	beq.n	800205a <Moving_obstacle_from_left_routi+0x11a>
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	f300 808b 	bgt.w	80020d4 <Moving_obstacle_from_left_routi+0x194>
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d002      	beq.n	8001fc8 <Moving_obstacle_from_left_routi+0x88>
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d009      	beq.n	8001fda <Moving_obstacle_from_left_routi+0x9a>
}
 8001fc6:	e085      	b.n	80020d4 <Moving_obstacle_from_left_routi+0x194>
        Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_NO_ACTIVE_CHILD;
 8001fc8:	4b44      	ldr	r3, [pc, #272]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8001fd0:	4b42      	ldr	r3, [pc, #264]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001fd2:	2208      	movs	r2, #8
 8001fd4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8001fd8:	e07c      	b.n	80020d4 <Moving_obstacle_from_left_routi+0x194>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 8001fda:	4b40      	ldr	r3, [pc, #256]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fe0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d104      	bne.n	8001ff2 <Moving_obstacle_from_left_routi+0xb2>
          b = Board2_Is_Rover_Stationary();
 8001fe8:	f7ff fd76 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8001fec:	4603      	mov	r3, r0
 8001fee:	71fb      	strb	r3, [r7, #7]
 8001ff0:	e001      	b.n	8001ff6 <Moving_obstacle_from_left_routi+0xb6>
          b = false;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00a      	beq.n	8002012 <Moving_obstacle_from_left_routi+0xd2>
          Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_left_k;
 8001ffc:	4b37      	ldr	r3, [pc, #220]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8001ffe:	2203      	movs	r2, #3
 8002000:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board2_Turn_Left();
 8002004:	f7ff fdd2 	bl	8001bac <Board2_Turn_Left>
          Board2_DW.decision.brk_mode = NONE;
 8002008:	4b34      	ldr	r3, [pc, #208]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002010:	e05d      	b.n	80020ce <Moving_obstacle_from_left_routi+0x18e>
          b = Board2_Near_Obstacle();
 8002012:	f7ff ff6d 	bl	8001ef0 <Board2_Near_Obstacle>
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d056      	beq.n	80020ce <Moving_obstacle_from_left_routi+0x18e>
            Board2_DW.is_Moving_obstacle_from_left_ro =
 8002020:	4b2e      	ldr	r3, [pc, #184]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002028:	4b2c      	ldr	r3, [pc, #176]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800202a:	2203      	movs	r2, #3
 800202c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 8002030:	4b2a      	ldr	r3, [pc, #168]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 800203a:	4b28      	ldr	r3, [pc, #160]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800203c:	f04f 0200 	mov.w	r2, #0
 8002040:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8002044:	4b25      	ldr	r3, [pc, #148]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_Stop_Motors();
 800204c:	f7ff fe14 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 8002050:	4b22      	ldr	r3, [pc, #136]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002052:	2202      	movs	r2, #2
 8002054:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002058:	e039      	b.n	80020ce <Moving_obstacle_from_left_routi+0x18e>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800205a:	4b20      	ldr	r3, [pc, #128]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800205c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002060:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002064:	4293      	cmp	r3, r2
 8002066:	d134      	bne.n	80020d2 <Moving_obstacle_from_left_routi+0x192>
          Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002068:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800206a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800206e:	eeb0 0a67 	vmov.f32	s0, s15
 8002072:	f7ff fdd7 	bl	8001c24 <Board2_Update_Angle>
          if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 8002076:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002078:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800207c:	eef0 7ae7 	vabs.f32	s15, s15
 8002080:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80020e0 <Moving_obstacle_from_left_routi+0x1a0>
 8002084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208c:	db14      	blt.n	80020b8 <Moving_obstacle_from_left_routi+0x178>
            Board2_DW.angle = 0.0F;
 800208e:	4b13      	ldr	r3, [pc, #76]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8002098:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 800209a:	f04f 0200 	mov.w	r2, #0
 800209e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Moving_obstacle_from_left_ro =
 80020a2:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_Stop_Motors();
 80020aa:	f7ff fde5 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020b6:	e00c      	b.n	80020d2 <Moving_obstacle_from_left_routi+0x192>
            Board2_DW.is_Moving_obstacle_from_left_ro = Board2_IN_Turn_left_k;
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 80020ba:	2203      	movs	r2, #3
 80020bc:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board2_Turn_Left();
 80020c0:	f7ff fd74 	bl	8001bac <Board2_Turn_Left>
            Board2_DW.decision.brk_mode = NONE;
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <Moving_obstacle_from_left_routi+0x19c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020cc:	e001      	b.n	80020d2 <Moving_obstacle_from_left_routi+0x192>
        break;
 80020ce:	bf00      	nop
 80020d0:	e000      	b.n	80020d4 <Moving_obstacle_from_left_routi+0x194>
        break;
 80020d2:	bf00      	nop
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200001f8 	.word	0x200001f8
 80020e0:	42340000 	.word	0x42340000

080020e4 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board2' */
static void Moving_obstacle_from_right_rout(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 80020ea:	f7ff fd41 	bl	8001b70 <Board2_Emergency_B_Pressed>
 80020ee:	4603      	mov	r3, r0
 80020f0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d012      	beq.n	800211e <Moving_obstacle_from_right_rout+0x3a>
    Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 80020f8:	4b61      	ldr	r3, [pc, #388]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002100:	4b5f      	ldr	r3, [pc, #380]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002102:	2202      	movs	r2, #2
 8002104:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002108:	4b5d      	ldr	r3, [pc, #372]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_Stop_Motors();
 8002110:	f7ff fdb2 	bl	8001c78 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 8002114:	4b5a      	ldr	r3, [pc, #360]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002116:	2202      	movs	r2, #2
 8002118:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 800211c:	e0ac      	b.n	8002278 <Moving_obstacle_from_right_rout+0x194>
    b = Board2_Stop_B_Pressed();
 800211e:	f7ff fec9 	bl	8001eb4 <Board2_Stop_B_Pressed>
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d012      	beq.n	8002152 <Moving_obstacle_from_right_rout+0x6e>
      Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800212c:	4b54      	ldr	r3, [pc, #336]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800212e:	2200      	movs	r2, #0
 8002130:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
      Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002134:	4b52      	ldr	r3, [pc, #328]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002136:	220a      	movs	r2, #10
 8002138:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 800213c:	4b50      	ldr	r3, [pc, #320]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800213e:	2201      	movs	r2, #1
 8002140:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      Board2_Stop_Motors();
 8002144:	f7ff fd98 	bl	8001c78 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = NORMAL;
 8002148:	4b4d      	ldr	r3, [pc, #308]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002150:	e092      	b.n	8002278 <Moving_obstacle_from_right_rout+0x194>
      switch (Board2_DW.is_Moving_obstacle_from_right_r) {
 8002152:	4b4b      	ldr	r3, [pc, #300]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002154:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8002158:	2b03      	cmp	r3, #3
 800215a:	d050      	beq.n	80021fe <Moving_obstacle_from_right_rout+0x11a>
 800215c:	2b03      	cmp	r3, #3
 800215e:	f300 808b 	bgt.w	8002278 <Moving_obstacle_from_right_rout+0x194>
 8002162:	2b01      	cmp	r3, #1
 8002164:	d002      	beq.n	800216c <Moving_obstacle_from_right_rout+0x88>
 8002166:	2b02      	cmp	r3, #2
 8002168:	d009      	beq.n	800217e <Moving_obstacle_from_right_rout+0x9a>
}
 800216a:	e085      	b.n	8002278 <Moving_obstacle_from_right_rout+0x194>
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_NO_ACTIVE_CHILD;
 800216c:	4b44      	ldr	r3, [pc, #272]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800216e:	2200      	movs	r2, #0
 8002170:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002174:	4b42      	ldr	r3, [pc, #264]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002176:	2208      	movs	r2, #8
 8002178:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 800217c:	e07c      	b.n	8002278 <Moving_obstacle_from_right_rout+0x194>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 800217e:	4b40      	ldr	r3, [pc, #256]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002184:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002188:	4293      	cmp	r3, r2
 800218a:	d104      	bne.n	8002196 <Moving_obstacle_from_right_rout+0xb2>
          b = Board2_Is_Rover_Stationary();
 800218c:	f7ff fca4 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8002190:	4603      	mov	r3, r0
 8002192:	71fb      	strb	r3, [r7, #7]
 8002194:	e001      	b.n	800219a <Moving_obstacle_from_right_rout+0xb6>
          b = false;
 8002196:	2300      	movs	r3, #0
 8002198:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00a      	beq.n	80021b6 <Moving_obstacle_from_right_rout+0xd2>
          Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Turn_right_j;
 80021a0:	4b37      	ldr	r3, [pc, #220]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021a2:	2203      	movs	r2, #3
 80021a4:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
          Board2_Turn_Right();
 80021a8:	f7ff fd1e 	bl	8001be8 <Board2_Turn_Right>
          Board2_DW.decision.brk_mode = NONE;
 80021ac:	4b34      	ldr	r3, [pc, #208]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80021b4:	e05d      	b.n	8002272 <Moving_obstacle_from_right_rout+0x18e>
          b = Board2_Near_Obstacle();
 80021b6:	f7ff fe9b 	bl	8001ef0 <Board2_Near_Obstacle>
 80021ba:	4603      	mov	r3, r0
 80021bc:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d056      	beq.n	8002272 <Moving_obstacle_from_right_rout+0x18e>
            Board2_DW.is_Moving_obstacle_from_right_r =
 80021c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80021cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021ce:	2203      	movs	r2, #3
 80021d0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 80021d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 80021de:	4b28      	ldr	r3, [pc, #160]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80021e8:	4b25      	ldr	r3, [pc, #148]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_Stop_Motors();
 80021f0:	f7ff fd42 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 80021f4:	4b22      	ldr	r3, [pc, #136]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 80021f6:	2202      	movs	r2, #2
 80021f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80021fc:	e039      	b.n	8002272 <Moving_obstacle_from_right_rout+0x18e>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 80021fe:	4b20      	ldr	r3, [pc, #128]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002204:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002208:	4293      	cmp	r3, r2
 800220a:	d134      	bne.n	8002276 <Moving_obstacle_from_right_rout+0x192>
          Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 800220c:	4b1c      	ldr	r3, [pc, #112]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800220e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002212:	eeb0 0a67 	vmov.f32	s0, s15
 8002216:	f7ff fd05 	bl	8001c24 <Board2_Update_Angle>
          if (fabsf(Board2_DW.angle) >= Board2_TURN_ANGLE) {
 800221a:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800221c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002220:	eef0 7ae7 	vabs.f32	s15, s15
 8002224:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002284 <Moving_obstacle_from_right_rout+0x1a0>
 8002228:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	db14      	blt.n	800225c <Moving_obstacle_from_right_rout+0x178>
            Board2_DW.angle = 0.0F;
 8002232:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 800223c:	4b10      	ldr	r3, [pc, #64]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Moving_obstacle_from_right_r =
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002248:	2201      	movs	r2, #1
 800224a:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_Stop_Motors();
 800224e:	f7ff fd13 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NONE;
 8002252:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800225a:	e00c      	b.n	8002276 <Moving_obstacle_from_right_rout+0x192>
            Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Turn_right_j;
 800225c:	4b08      	ldr	r3, [pc, #32]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800225e:	2203      	movs	r2, #3
 8002260:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            Board2_Turn_Right();
 8002264:	f7ff fcc0 	bl	8001be8 <Board2_Turn_Right>
            Board2_DW.decision.brk_mode = NONE;
 8002268:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <Moving_obstacle_from_right_rout+0x19c>)
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002270:	e001      	b.n	8002276 <Moving_obstacle_from_right_rout+0x192>
        break;
 8002272:	bf00      	nop
 8002274:	e000      	b.n	8002278 <Moving_obstacle_from_right_rout+0x194>
        break;
 8002276:	bf00      	nop
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	200001f8 	.word	0x200001f8
 8002284:	42340000 	.word	0x42340000

08002288 <Board2_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Is_Rover_Moving_Forward(void)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board2_DW.global_state.stateB1.velocity_FA > 0);
 800228e:	4b23      	ldr	r3, [pc, #140]	@ (800231c <Board2_Is_Rover_Moving_Forward+0x94>)
 8002290:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002294:	2b00      	cmp	r3, #0
 8002296:	bfcc      	ite	gt
 8002298:	2301      	movgt	r3, #1
 800229a:	2300      	movle	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board2_DW.global_state.stateB1.velocity_FB > 0);
 80022a0:	4b1e      	ldr	r3, [pc, #120]	@ (800231c <Board2_Is_Rover_Moving_Forward+0x94>)
 80022a2:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	bfcc      	ite	gt
 80022aa:	2301      	movgt	r3, #1
 80022ac:	2300      	movle	r3, #0
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	717b      	strb	r3, [r7, #5]
  x[2] = (Board2_DW.global_state.stateB1.velocity_BA > 0);
 80022b2:	4b1a      	ldr	r3, [pc, #104]	@ (800231c <Board2_Is_Rover_Moving_Forward+0x94>)
 80022b4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	bfcc      	ite	gt
 80022bc:	2301      	movgt	r3, #1
 80022be:	2300      	movle	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board2_DW.global_state.stateB1.velocity_BB > 0);
 80022c4:	4b15      	ldr	r3, [pc, #84]	@ (800231c <Board2_Is_Rover_Moving_Forward+0x94>)
 80022c6:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	bfcc      	ite	gt
 80022ce:	2301      	movgt	r3, #1
 80022d0:	2300      	movle	r3, #0
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	71fb      	strb	r3, [r7, #7]
  y = true;
 80022d6:	2301      	movs	r3, #1
 80022d8:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80022de:	2300      	movs	r3, #0
 80022e0:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80022e2:	e00d      	b.n	8002300 <Board2_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 80022e4:	1d3a      	adds	r2, r7, #4
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4413      	add	r3, r2
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d104      	bne.n	80022fa <Board2_Is_Rover_Moving_Forward+0x72>
      y = false;
 80022f0:	2300      	movs	r3, #0
 80022f2:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 80022f4:	2301      	movs	r3, #1
 80022f6:	72fb      	strb	r3, [r7, #11]
 80022f8:	e002      	b.n	8002300 <Board2_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3301      	adds	r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002300:	7afb      	ldrb	r3, [r7, #11]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d102      	bne.n	800230c <Board2_Is_Rover_Moving_Forward+0x84>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b03      	cmp	r3, #3
 800230a:	ddeb      	ble.n	80022e4 <Board2_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 800230c:	7abb      	ldrb	r3, [r7, #10]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	200001f8 	.word	0x200001f8

08002320 <Board2_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Emergency_S_Routine(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002326:	4b11      	ldr	r3, [pc, #68]	@ (800236c <Board2_Emergency_S_Routine+0x4c>)
 8002328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800232c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002330:	4293      	cmp	r3, r2
 8002332:	d113      	bne.n	800235c <Board2_Emergency_S_Routine+0x3c>
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8002334:	4b0d      	ldr	r3, [pc, #52]	@ (800236c <Board2_Emergency_S_Routine+0x4c>)
 8002336:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 800233a:	2b46      	cmp	r3, #70	@ 0x46
 800233c:	d909      	bls.n	8002352 <Board2_Emergency_S_Routine+0x32>
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 800233e:	4b0b      	ldr	r3, [pc, #44]	@ (800236c <Board2_Emergency_S_Routine+0x4c>)
 8002340:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
      ((Board2_DW.global_state.stateB2.sonar1 <= Board2_IMM_DISTANCE) ||
 8002344:	2b46      	cmp	r3, #70	@ 0x46
 8002346:	d904      	bls.n	8002352 <Board2_Emergency_S_Routine+0x32>
       (Board2_DW.global_state.stateB2.sonar3 <= Board2_IMM_DISTANCE))) {
 8002348:	4b08      	ldr	r3, [pc, #32]	@ (800236c <Board2_Emergency_S_Routine+0x4c>)
 800234a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
       (Board2_DW.global_state.stateB2.sonar2 <= Board2_IMM_DISTANCE) ||
 800234e:	2b46      	cmp	r3, #70	@ 0x46
 8002350:	d804      	bhi.n	800235c <Board2_Emergency_S_Routine+0x3c>
    y = Board2_Is_Rover_Moving_Forward();
 8002352:	f7ff ff99 	bl	8002288 <Board2_Is_Rover_Moving_Forward>
 8002356:	4603      	mov	r3, r0
 8002358:	71fb      	strb	r3, [r7, #7]
 800235a:	e001      	b.n	8002360 <Board2_Emergency_S_Routine+0x40>
  } else {
    y = false;
 800235c:	2300      	movs	r3, #0
 800235e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002360:	79fb      	ldrb	r3, [r7, #7]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	200001f8 	.word	0x200001f8

08002370 <Board2_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_R_Routine(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8002376:	4b11      	ldr	r3, [pc, #68]	@ (80023bc <Board2_Mov_Obs_R_Routine+0x4c>)
 8002378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800237c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002380:	4293      	cmp	r3, r2
 8002382:	d113      	bne.n	80023ac <Board2_Mov_Obs_R_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002384:	4b0d      	ldr	r3, [pc, #52]	@ (80023bc <Board2_Mov_Obs_R_Routine+0x4c>)
 8002386:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 800238a:	2b02      	cmp	r3, #2
 800238c:	d10e      	bne.n	80023ac <Board2_Mov_Obs_R_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 800238e:	f7ff ff7b 	bl	8002288 <Board2_Is_Rover_Moving_Forward>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d006      	beq.n	80023a6 <Board2_Mov_Obs_R_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 8002398:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <Board2_Mov_Obs_R_Routine+0x4c>)
 800239a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board2_Is_Rover_Moving_Forward() &&
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <Board2_Mov_Obs_R_Routine+0x36>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <Board2_Mov_Obs_R_Routine+0x38>
 80023a6:	2300      	movs	r3, #0
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	e001      	b.n	80023b0 <Board2_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 80023ac:	2300      	movs	r3, #0
 80023ae:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023b0:	79fb      	ldrb	r3, [r7, #7]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200001f8 	.word	0x200001f8

080023c0 <Board2_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_L_Routine(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80023c6:	4b11      	ldr	r3, [pc, #68]	@ (800240c <Board2_Mov_Obs_L_Routine+0x4c>)
 80023c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023cc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d113      	bne.n	80023fc <Board2_Mov_Obs_L_Routine+0x3c>
      (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80023d4:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <Board2_Mov_Obs_L_Routine+0x4c>)
 80023d6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d10e      	bne.n	80023fc <Board2_Mov_Obs_L_Routine+0x3c>
    y = (Board2_Is_Rover_Moving_Forward() &&
 80023de:	f7ff ff53 	bl	8002288 <Board2_Is_Rover_Moving_Forward>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <Board2_Mov_Obs_L_Routine+0x36>
         Board2_DW.global_state.obs_detection);
 80023e8:	4b08      	ldr	r3, [pc, #32]	@ (800240c <Board2_Mov_Obs_L_Routine+0x4c>)
 80023ea:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board2_Is_Rover_Moving_Forward() &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <Board2_Mov_Obs_L_Routine+0x36>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <Board2_Mov_Obs_L_Routine+0x38>
 80023f6:	2300      	movs	r3, #0
 80023f8:	71fb      	strb	r3, [r7, #7]
 80023fa:	e001      	b.n	8002400 <Board2_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80023fc:	2300      	movs	r3, #0
 80023fe:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002400:	79fb      	ldrb	r3, [r7, #7]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	200001f8 	.word	0x200001f8

08002410 <Board2_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stop_Slow_Routine(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002416:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <Board2_Stop_Slow_Routine+0x68>)
 8002418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800241c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002420:	4293      	cmp	r3, r2
 8002422:	d121      	bne.n	8002468 <Board2_Stop_Slow_Routine+0x58>
    if ((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) &&
 8002424:	4b14      	ldr	r3, [pc, #80]	@ (8002478 <Board2_Stop_Slow_Routine+0x68>)
 8002426:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800242a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800242e:	d80c      	bhi.n	800244a <Board2_Stop_Slow_Routine+0x3a>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 8002430:	f7ff ff2a 	bl	8002288 <Board2_Is_Rover_Moving_Forward>
 8002434:	4603      	mov	r3, r0
    if ((Board2_DW.global_state.stateB2.sonar2 <= Board2_MAX_DISTANCE) &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <Board2_Stop_Slow_Routine+0x3a>
        Board2_Is_Rover_Moving_Forward() && Board2_DW.global_state.obs_detection)
 800243a:	4b0f      	ldr	r3, [pc, #60]	@ (8002478 <Board2_Stop_Slow_Routine+0x68>)
 800243c:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002440:	2b00      	cmp	r3, #0
 8002442:	d002      	beq.n	800244a <Board2_Stop_Slow_Routine+0x3a>
    {
      y = true;
 8002444:	2301      	movs	r3, #1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	e010      	b.n	800246c <Board2_Stop_Slow_Routine+0x5c>
    } else {
      y = (Board2_DW.global_state.stateB2.button3 &&
 800244a:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <Board2_Stop_Slow_Routine+0x68>)
 800244c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002450:	2b00      	cmp	r3, #0
 8002452:	d006      	beq.n	8002462 <Board2_Stop_Slow_Routine+0x52>
           (Board2_DW.global_state.stateB2.controller_battery >
 8002454:	4b08      	ldr	r3, [pc, #32]	@ (8002478 <Board2_Stop_Slow_Routine+0x68>)
 8002456:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board2_DW.global_state.stateB2.button3 &&
 800245a:	2b05      	cmp	r3, #5
 800245c:	d901      	bls.n	8002462 <Board2_Stop_Slow_Routine+0x52>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <Board2_Stop_Slow_Routine+0x54>
 8002462:	2300      	movs	r3, #0
 8002464:	71fb      	strb	r3, [r7, #7]
 8002466:	e001      	b.n	800246c <Board2_Stop_Slow_Routine+0x5c>
            Board2_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002468:	2300      	movs	r3, #0
 800246a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800246c:	79fb      	ldrb	r3, [r7, #7]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200001f8 	.word	0x200001f8

0800247c <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002480:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <Low_Controller_Battery_Routine+0x30>)
 8002482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002486:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800248a:	4293      	cmp	r3, r2
 800248c:	d106      	bne.n	800249c <Low_Controller_Battery_Routine+0x20>
    (Board2_DW.global_state.stateB2.controller_battery <=
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <Low_Controller_Battery_Routine+0x30>)
 8002490:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002494:	2b05      	cmp	r3, #5
 8002496:	d801      	bhi.n	800249c <Low_Controller_Battery_Routine+0x20>
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <Low_Controller_Battery_Routine+0x22>
 800249c:	2300      	movs	r3, #0
 800249e:	b2db      	uxtb	r3, r3
     Board2_LOW_CONTROLLER_BATTERY);
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	200001f8 	.word	0x200001f8

080024b0 <Board2_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Spec_Retro_Routine(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 80024b6:	4b13      	ldr	r3, [pc, #76]	@ (8002504 <Board2_Spec_Retro_Routine+0x54>)
 80024b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024bc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d118      	bne.n	80024f6 <Board2_Spec_Retro_Routine+0x46>
    y = (Board2_Is_Rover_Stationary() &&
 80024c4:	f7ff fb08 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d010      	beq.n	80024f0 <Board2_Spec_Retro_Routine+0x40>
         ((Board2_DW.global_state.stateB2.controller_y < Board2_CONTROLLER_ZERO)
 80024ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <Board2_Spec_Retro_Routine+0x54>)
 80024d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
    y = (Board2_Is_Rover_Stationary() &&
 80024d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80024d6:	d80b      	bhi.n	80024f0 <Board2_Spec_Retro_Routine+0x40>
          && (Board2_DW.global_state.stateB2.controller_x ==
 80024d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002504 <Board2_Spec_Retro_Routine+0x54>)
 80024da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80024de:	2bff      	cmp	r3, #255	@ 0xff
 80024e0:	d106      	bne.n	80024f0 <Board2_Spec_Retro_Routine+0x40>
              Board2_CONTROLLER_ZERO) && Board2_DW.global_state.spc_retro));
 80024e2:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <Board2_Spec_Retro_Routine+0x54>)
 80024e4:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <Board2_Spec_Retro_Routine+0x40>
    y = (Board2_Is_Rover_Stationary() &&
 80024ec:	2301      	movs	r3, #1
 80024ee:	e000      	b.n	80024f2 <Board2_Spec_Retro_Routine+0x42>
 80024f0:	2300      	movs	r3, #0
 80024f2:	71fb      	strb	r3, [r7, #7]
 80024f4:	e001      	b.n	80024fa <Board2_Spec_Retro_Routine+0x4a>
  } else {
    y = false;
 80024f6:	2300      	movs	r3, #0
 80024f8:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80024fa:	79fb      	ldrb	r3, [r7, #7]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	200001f8 	.word	0x200001f8

08002508 <Board2_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Stationary_Obs_Routine(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent == Board2_event_STEP) {
 800250e:	4b14      	ldr	r3, [pc, #80]	@ (8002560 <Board2_Stationary_Obs_Routine+0x58>)
 8002510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002514:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002518:	4293      	cmp	r3, r2
 800251a:	d119      	bne.n	8002550 <Board2_Stationary_Obs_Routine+0x48>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 800251c:	f7ff fadc 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d011      	beq.n	800254a <Board2_Stationary_Obs_Routine+0x42>
 8002526:	4b0e      	ldr	r3, [pc, #56]	@ (8002560 <Board2_Stationary_Obs_Routine+0x58>)
 8002528:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800252c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002530:	d80b      	bhi.n	800254a <Board2_Stationary_Obs_Routine+0x42>
           <= Board2_MAX_DISTANCE) &&
          (Board2_DW.global_state.stateB2.controller_y > Board2_CONTROLLER_ZERO)
 8002532:	4b0b      	ldr	r3, [pc, #44]	@ (8002560 <Board2_Stationary_Obs_Routine+0x58>)
 8002534:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
           <= Board2_MAX_DISTANCE) &&
 8002538:	2bff      	cmp	r3, #255	@ 0xff
 800253a:	d906      	bls.n	800254a <Board2_Stationary_Obs_Routine+0x42>
          && Board2_DW.global_state.obs_detection));
 800253c:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <Board2_Stationary_Obs_Routine+0x58>)
 800253e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <Board2_Stationary_Obs_Routine+0x42>
    y = (Board2_Is_Rover_Stationary() && ((Board2_DW.global_state.stateB2.sonar2
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <Board2_Stationary_Obs_Routine+0x44>
 800254a:	2300      	movs	r3, #0
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e001      	b.n	8002554 <Board2_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002550:	2300      	movs	r3, #0
 8002552:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002554:	79fb      	ldrb	r3, [r7, #7]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	200001f8 	.word	0x200001f8

08002564 <Board2_Process_User_Commands>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Process_User_Commands(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (Board2_DW.global_state.limit_vel) {
 800256a:	4b6f      	ldr	r3, [pc, #444]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 800256c:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <Board2_Process_User_Commands+0x16>
    MAX_SPEED = (int32_T)Board2_LIMITED_RPM;
 8002574:	2350      	movs	r3, #80	@ 0x50
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	e001      	b.n	800257e <Board2_Process_User_Commands+0x1a>
  } else {
    MAX_SPEED = (int32_T)Board2_MAX_RPM;
 800257a:	2396      	movs	r3, #150	@ 0x96
 800257c:	617b      	str	r3, [r7, #20]
  }

  throttle = ((real32_T)Board2_DW.global_state.stateB2.controller_y -
 800257e:	4b6a      	ldr	r3, [pc, #424]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 8002580:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002584:	ee07 3a90 	vmov	s15, r3
 8002588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800258c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800272c <Board2_Process_User_Commands+0x1c8>
 8002590:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002594:	eddf 6a65 	vldr	s13, [pc, #404]	@ 800272c <Board2_Process_User_Commands+0x1c8>
 8002598:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800259c:	edc7 7a03 	vstr	s15, [r7, #12]
              Board2_CENTER) / Board2_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	ee07 3a90 	vmov	s15, r3
 80025a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80025ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b2:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80025b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 80025b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80025bc:	ee07 3a90 	vmov	s15, r3
 80025c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025c4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800272c <Board2_Process_User_Commands+0x1c8>
 80025c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board2_CENTER * (real32_T)MAX_SPEED;
 80025cc:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800272c <Board2_Process_User_Commands+0x1c8>
 80025d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	ee07 3a90 	vmov	s15, r3
 80025da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board2_DW.global_state.stateB2.controller_x - Board2_CENTER)
 80025de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e2:	edc7 7a02 	vstr	s15, [r7, #8]
  if (fabsf(throttle) < Board2_PURE_TURN_EPS) {
 80025e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80025ea:	eef0 7ae7 	vabs.f32	s15, s15
 80025ee:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002730 <Board2_Process_User_Commands+0x1cc>
 80025f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fa:	d503      	bpl.n	8002604 <Board2_Process_User_Commands+0xa0>
    forward = 0.0F;
 80025fc:	f04f 0300 	mov.w	r3, #0
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	e035      	b.n	8002670 <Board2_Process_User_Commands+0x10c>
  } else {
    throttle = fabsf(forward) * Board2_TURN_RATIO;
 8002604:	edd7 7a04 	vldr	s15, [r7, #16]
 8002608:	eef0 7ae7 	vabs.f32	s15, s15
 800260c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002734 <Board2_Process_User_Commands+0x1d0>
 8002610:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002614:	edc7 7a03 	vstr	s15, [r7, #12]
    if (fabsf(turn) > throttle) {
 8002618:	edd7 7a02 	vldr	s15, [r7, #8]
 800261c:	eef0 7ae7 	vabs.f32	s15, s15
 8002620:	ed97 7a03 	vldr	s14, [r7, #12]
 8002624:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262c:	d520      	bpl.n	8002670 <Board2_Process_User_Commands+0x10c>
      int32_T tmp;
      if (turn < 0.0F) {
 800262e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002632:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263a:	d503      	bpl.n	8002644 <Board2_Process_User_Commands+0xe0>
        tmp = -1;
 800263c:	f04f 33ff 	mov.w	r3, #4294967295
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	e00a      	b.n	800265a <Board2_Process_User_Commands+0xf6>
      } else {
        tmp = (turn > 0.0F);
 8002644:	edd7 7a02 	vldr	s15, [r7, #8]
 8002648:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	bfcc      	ite	gt
 8002652:	2301      	movgt	r3, #1
 8002654:	2300      	movle	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	607b      	str	r3, [r7, #4]
      }

      turn = (real32_T)tmp * throttle;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002664:	ed97 7a03 	vldr	s14, [r7, #12]
 8002668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266c:	edc7 7a02 	vstr	s15, [r7, #8]
    }
  }

  throttle = forward + turn;
 8002670:	ed97 7a04 	vldr	s14, [r7, #16]
 8002674:	edd7 7a02 	vldr	s15, [r7, #8]
 8002678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800267c:	edc7 7a03 	vstr	s15, [r7, #12]
  forward -= turn;
 8002680:	ed97 7a04 	vldr	s14, [r7, #16]
 8002684:	edd7 7a02 	vldr	s15, [r7, #8]
 8002688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800268c:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002690:	edd7 7a03 	vldr	s15, [r7, #12]
 8002694:	eeb0 7ae7 	vabs.f32	s14, s15
 8002698:	edd7 7a04 	vldr	s15, [r7, #16]
 800269c:	eef0 7ae7 	vabs.f32	s15, s15
 80026a0:	eef0 0a67 	vmov.f32	s1, s15
 80026a4:	eeb0 0a47 	vmov.f32	s0, s14
 80026a8:	f012 fa44 	bl	8014b34 <fmaxf>
 80026ac:	ed87 0a02 	vstr	s0, [r7, #8]
  if (turn > MAX_SPEED) {
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	ee07 3a90 	vmov	s15, r3
 80026b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80026be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c6:	dd1a      	ble.n	80026fe <Board2_Process_User_Commands+0x19a>
    turn = (real32_T)MAX_SPEED / turn;
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80026d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026da:	edc7 7a02 	vstr	s15, [r7, #8]
    throttle *= turn;
 80026de:	ed97 7a03 	vldr	s14, [r7, #12]
 80026e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	edc7 7a03 	vstr	s15, [r7, #12]
    forward *= turn;
 80026ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80026f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80026f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fa:	edc7 7a04 	vstr	s15, [r7, #16]
  }

  Board2_DW.decision.rif_FA = throttle;
 80026fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board2_DW.decision.rif_BA = throttle;
 8002706:	4a08      	ldr	r2, [pc, #32]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board2_DW.decision.rif_FB = forward;
 800270e:	4a06      	ldr	r2, [pc, #24]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board2_DW.decision.rif_BB = forward;
 8002716:	4a04      	ldr	r2, [pc, #16]	@ (8002728 <Board2_Process_User_Commands+0x1c4>)
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800271e:	bf00      	nop
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	200001f8 	.word	0x200001f8
 800272c:	437f0000 	.word	0x437f0000
 8002730:	3c23d70a 	.word	0x3c23d70a
 8002734:	3eb33333 	.word	0x3eb33333

08002738 <Board2_Turn_Back>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Turn_Back(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  Board2_DW.decision.rif_FA = Board2_TURN_BACK_RPM;
 800273c:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <Board2_Turn_Back+0x30>)
 800273e:	4a0b      	ldr	r2, [pc, #44]	@ (800276c <Board2_Turn_Back+0x34>)
 8002740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board2_DW.decision.rif_FB = -40.0F;
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <Board2_Turn_Back+0x30>)
 8002746:	4a0a      	ldr	r2, [pc, #40]	@ (8002770 <Board2_Turn_Back+0x38>)
 8002748:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board2_DW.decision.rif_BA = Board2_TURN_BACK_RPM;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <Board2_Turn_Back+0x30>)
 800274e:	4a07      	ldr	r2, [pc, #28]	@ (800276c <Board2_Turn_Back+0x34>)
 8002750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board2_DW.decision.rif_BB = -40.0F;
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <Board2_Turn_Back+0x30>)
 8002756:	4a06      	ldr	r2, [pc, #24]	@ (8002770 <Board2_Turn_Back+0x38>)
 8002758:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	200001f8 	.word	0x200001f8
 800276c:	42200000 	.word	0x42200000
 8002770:	c2200000 	.word	0xc2200000

08002774 <Board2_Select_routine>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Select_routine(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board2_Emergency_B_Pressed();
 800277a:	f7ff f9f9 	bl	8001b70 <Board2_Emergency_B_Pressed>
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00e      	beq.n	80027a6 <Board2_Select_routine+0x32>
    Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002788:	4b74      	ldr	r3, [pc, #464]	@ (800295c <Board2_Select_routine+0x1e8>)
 800278a:	2202      	movs	r2, #2
 800278c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002790:	4b72      	ldr	r3, [pc, #456]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board2_Stop_Motors();
 8002798:	f7ff fa6e 	bl	8001c78 <Board2_Stop_Motors>
    Board2_DW.decision.brk_mode = EMERGENCY;
 800279c:	4b6f      	ldr	r3, [pc, #444]	@ (800295c <Board2_Select_routine+0x1e8>)
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 80027a4:	e0d6      	b.n	8002954 <Board2_Select_routine+0x1e0>
    b = Board2_Emergency_S_Routine();
 80027a6:	f7ff fdbb 	bl	8002320 <Board2_Emergency_S_Routine>
 80027aa:	4603      	mov	r3, r0
 80027ac:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d018      	beq.n	80027e6 <Board2_Select_routine+0x72>
      Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80027b4:	4b69      	ldr	r3, [pc, #420]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027b6:	2203      	movs	r2, #3
 80027b8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board2_DW.angle = 0.0F;
 80027bc:	4b67      	ldr	r3, [pc, #412]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027be:	f04f 0200 	mov.w	r2, #0
 80027c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board2_DW.prevYaw = 0.0F;
 80027c6:	4b65      	ldr	r3, [pc, #404]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 80027d0:	4b62      	ldr	r3, [pc, #392]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      Board2_Stop_Motors();
 80027d8:	f7ff fa4e 	bl	8001c78 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 80027dc:	4b5f      	ldr	r3, [pc, #380]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027e4:	e0b6      	b.n	8002954 <Board2_Select_routine+0x1e0>
      b = Board2_Mov_Obs_R_Routine();
 80027e6:	f7ff fdc3 	bl	8002370 <Board2_Mov_Obs_R_Routine>
 80027ea:	4603      	mov	r3, r0
 80027ec:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d018      	beq.n	8002826 <Board2_Select_routine+0xb2>
        Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 80027f4:	4b59      	ldr	r3, [pc, #356]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027f6:	2206      	movs	r2, #6
 80027f8:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board2_DW.angle = 0.0F;
 80027fc:	4b57      	ldr	r3, [pc, #348]	@ (800295c <Board2_Select_routine+0x1e8>)
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board2_DW.prevYaw = 0.0F;
 8002806:	4b55      	ldr	r3, [pc, #340]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002808:	f04f 0200 	mov.w	r2, #0
 800280c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board2_DW.is_Moving_obstacle_from_right_r = Board2_IN_Stop_to_Turn_Right;
 8002810:	4b52      	ldr	r3, [pc, #328]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002812:	2202      	movs	r2, #2
 8002814:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
        Board2_Stop_Motors();
 8002818:	f7ff fa2e 	bl	8001c78 <Board2_Stop_Motors>
        Board2_DW.decision.brk_mode = NORMAL;
 800281c:	4b4f      	ldr	r3, [pc, #316]	@ (800295c <Board2_Select_routine+0x1e8>)
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002824:	e096      	b.n	8002954 <Board2_Select_routine+0x1e0>
        b = Board2_Mov_Obs_L_Routine();
 8002826:	f7ff fdcb 	bl	80023c0 <Board2_Mov_Obs_L_Routine>
 800282a:	4603      	mov	r3, r0
 800282c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d018      	beq.n	8002866 <Board2_Select_routine+0xf2>
          Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002834:	4b49      	ldr	r3, [pc, #292]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002836:	2205      	movs	r2, #5
 8002838:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.angle = 0.0F;
 800283c:	4b47      	ldr	r3, [pc, #284]	@ (800295c <Board2_Select_routine+0x1e8>)
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board2_DW.prevYaw = 0.0F;
 8002846:	4b45      	ldr	r3, [pc, #276]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board2_DW.is_Moving_obstacle_from_left_ro =
 8002850:	4b42      	ldr	r3, [pc, #264]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002852:	2202      	movs	r2, #2
 8002854:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board2_Stop_Motors();
 8002858:	f7ff fa0e 	bl	8001c78 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = NORMAL;
 800285c:	4b3f      	ldr	r3, [pc, #252]	@ (800295c <Board2_Select_routine+0x1e8>)
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002864:	e076      	b.n	8002954 <Board2_Select_routine+0x1e0>
          b = Board2_Stop_Slow_Routine();
 8002866:	f7ff fdd3 	bl	8002410 <Board2_Stop_Slow_Routine>
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00e      	beq.n	8002892 <Board2_Select_routine+0x11e>
            Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002874:	4b39      	ldr	r3, [pc, #228]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002876:	220a      	movs	r2, #10
 8002878:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 800287c:	4b37      	ldr	r3, [pc, #220]	@ (800295c <Board2_Select_routine+0x1e8>)
 800287e:	2201      	movs	r2, #1
 8002880:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_Stop_Motors();
 8002884:	f7ff f9f8 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002888:	4b34      	ldr	r3, [pc, #208]	@ (800295c <Board2_Select_routine+0x1e8>)
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002890:	e060      	b.n	8002954 <Board2_Select_routine+0x1e0>
            b = Low_Controller_Battery_Routine();
 8002892:	f7ff fdf3 	bl	800247c <Low_Controller_Battery_Routine>
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00e      	beq.n	80028be <Board2_Select_routine+0x14a>
              Board2_DW.is_Normal_voltage = IN_Low_controller_battery_routi;
 80028a0:	4b2e      	ldr	r3, [pc, #184]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028a2:	2204      	movs	r2, #4
 80028a4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board2_DW.is_Low_controller_battery_routi =
 80028a8:	4b2c      	ldr	r3, [pc, #176]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
              Board2_Stop_Motors();
 80028b0:	f7ff f9e2 	bl	8001c78 <Board2_Stop_Motors>
              Board2_DW.decision.brk_mode = NORMAL;
 80028b4:	4b29      	ldr	r3, [pc, #164]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028bc:	e04a      	b.n	8002954 <Board2_Select_routine+0x1e0>
              b = Board2_Spec_Retro_Routine();
 80028be:	f7ff fdf7 	bl	80024b0 <Board2_Spec_Retro_Routine>
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d018      	beq.n	80028fe <Board2_Select_routine+0x18a>
                Board2_DW.is_Normal_voltage = Board2_IN_Special_retro_routine;
 80028cc:	4b23      	ldr	r3, [pc, #140]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028ce:	2209      	movs	r2, #9
 80028d0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                Board2_DW.angle = 0.0F;
 80028d4:	4b21      	ldr	r3, [pc, #132]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board2_DW.prevYaw = 0.0F;
 80028de:	4b1f      	ldr	r3, [pc, #124]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back;
 80028e8:	4b1c      	ldr	r3, [pc, #112]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028ea:	2202      	movs	r2, #2
 80028ec:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                Board2_Turn_Back();
 80028f0:	f7ff ff22 	bl	8002738 <Board2_Turn_Back>
                Board2_DW.decision.brk_mode = NONE;
 80028f4:	4b19      	ldr	r3, [pc, #100]	@ (800295c <Board2_Select_routine+0x1e8>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028fc:	e02a      	b.n	8002954 <Board2_Select_routine+0x1e0>
                b = Board2_Stationary_Obs_Routine();
 80028fe:	f7ff fe03 	bl	8002508 <Board2_Stationary_Obs_Routine>
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00e      	beq.n	800292a <Board2_Select_routine+0x1b6>
                  Board2_DW.is_Normal_voltage = Board2_IN_Not_moving_routine;
 800290c:	4b13      	ldr	r3, [pc, #76]	@ (800295c <Board2_Select_routine+0x1e8>)
 800290e:	2207      	movs	r2, #7
 8002910:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                  Board2_DW.is_Not_moving_routine = Board2_IN_Not_moving;
 8002914:	4b11      	ldr	r3, [pc, #68]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002916:	2201      	movs	r2, #1
 8002918:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                  Board2_Stop_Motors();
 800291c:	f7ff f9ac 	bl	8001c78 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = NORMAL;
 8002920:	4b0e      	ldr	r3, [pc, #56]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002928:	e014      	b.n	8002954 <Board2_Select_routine+0x1e0>
                } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 800292a:	4b0c      	ldr	r3, [pc, #48]	@ (800295c <Board2_Select_routine+0x1e8>)
 800292c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002930:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002934:	4293      	cmp	r3, r2
 8002936:	d10d      	bne.n	8002954 <Board2_Select_routine+0x1e0>
                  Board2_DW.is_Normal_voltage = B_IN_Control_controller_routine;
 8002938:	4b08      	ldr	r3, [pc, #32]	@ (800295c <Board2_Select_routine+0x1e8>)
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                  Board2_DW.is_Control_controller_routine =
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <Board2_Select_routine+0x1e8>)
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
                  Board2_Process_User_Commands();
 8002948:	f7ff fe0c 	bl	8002564 <Board2_Process_User_Commands>
                  Board2_DW.decision.brk_mode = NONE;
 800294c:	4b03      	ldr	r3, [pc, #12]	@ (800295c <Board2_Select_routine+0x1e8>)
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	200001f8 	.word	0x200001f8

08002960 <Board2_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Right(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002964:	4b0a      	ldr	r3, [pc, #40]	@ (8002990 <Board2_Mov_Obs_Right+0x30>)
 8002966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800296a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800296e:	4293      	cmp	r3, r2
 8002970:	d106      	bne.n	8002980 <Board2_Mov_Obs_Right+0x20>
    (Board2_DW.global_state.mov_obs == MOVING_FROM_RIGHT);
 8002972:	4b07      	ldr	r3, [pc, #28]	@ (8002990 <Board2_Mov_Obs_Right+0x30>)
 8002974:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002978:	2b02      	cmp	r3, #2
 800297a:	d101      	bne.n	8002980 <Board2_Mov_Obs_Right+0x20>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <Board2_Mov_Obs_Right+0x22>
 8002980:	2300      	movs	r3, #0
 8002982:	b2db      	uxtb	r3, r3
}
 8002984:	4618      	mov	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	200001f8 	.word	0x200001f8

08002994 <Board2_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mov_Obs_Left(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 8002998:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <Board2_Mov_Obs_Left+0x30>)
 800299a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800299e:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d106      	bne.n	80029b4 <Board2_Mov_Obs_Left+0x20>
    (Board2_DW.global_state.mov_obs == MOVING_FROM_LEFT);
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <Board2_Mov_Obs_Left+0x30>)
 80029a8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board2_DW.sfEvent == Board2_event_STEP) &&
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <Board2_Mov_Obs_Left+0x20>
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <Board2_Mov_Obs_Left+0x22>
 80029b4:	2300      	movs	r3, #0
 80029b6:	b2db      	uxtb	r3, r3
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	200001f8 	.word	0x200001f8

080029c8 <Board2_Routine_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Routine_manager(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Routine_manager) {
 80029ce:	4bc0      	ldr	r3, [pc, #768]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 80029d0:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d002      	beq.n	80029de <Board2_Routine_manager+0x16>
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d020      	beq.n	8002a1e <Board2_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 80029dc:	e1e6      	b.n	8002dac <Board2_Routine_manager+0x3e4>
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 80029de:	4bbc      	ldr	r3, [pc, #752]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 80029e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029e4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d109      	bne.n	8002a00 <Board2_Routine_manager+0x38>
      b = !Board2_Critical_Voltage();
 80029ec:	f7ff f85e 	bl	8001aac <Board2_Critical_Voltage>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	bf0c      	ite	eq
 80029f6:	2301      	moveq	r3, #1
 80029f8:	2300      	movne	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	71fb      	strb	r3, [r7, #7]
 80029fe:	e001      	b.n	8002a04 <Board2_Routine_manager+0x3c>
      b = false;
 8002a00:	2300      	movs	r3, #0
 8002a02:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 81cd 	beq.w	8002da6 <Board2_Routine_manager+0x3de>
      Board2_DW.is_Routine_manager = Board2_IN_Normal_voltage;
 8002a0c:	4bb0      	ldr	r3, [pc, #704]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002a14:	4bae      	ldr	r3, [pc, #696]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a16:	2208      	movs	r2, #8
 8002a18:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    break;
 8002a1c:	e1c3      	b.n	8002da6 <Board2_Routine_manager+0x3de>
    if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002a1e:	4bac      	ldr	r3, [pc, #688]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a24:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d104      	bne.n	8002a36 <Board2_Routine_manager+0x6e>
      b = Board2_Critical_Voltage();
 8002a2c:	f7ff f83e 	bl	8001aac <Board2_Critical_Voltage>
 8002a30:	4603      	mov	r3, r0
 8002a32:	71fb      	strb	r3, [r7, #7]
 8002a34:	e001      	b.n	8002a3a <Board2_Routine_manager+0x72>
      b = false;
 8002a36:	2300      	movs	r3, #0
 8002a38:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00c      	beq.n	8002a5a <Board2_Routine_manager+0x92>
      Bo_exit_internal_Normal_voltage();
 8002a40:	f7fe fd96 	bl	8001570 <Bo_exit_internal_Normal_voltage>
      Board2_DW.is_Routine_manager = Board2_IN_Critical_voltage;
 8002a44:	4ba2      	ldr	r3, [pc, #648]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board2_Stop_Motors();
 8002a4c:	f7ff f914 	bl	8001c78 <Board2_Stop_Motors>
      Board2_DW.decision.brk_mode = EMERGENCY;
 8002a50:	4b9f      	ldr	r3, [pc, #636]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a52:	2202      	movs	r2, #2
 8002a54:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002a58:	e1a7      	b.n	8002daa <Board2_Routine_manager+0x3e2>
      switch (Board2_DW.is_Normal_voltage) {
 8002a5a:	4b9d      	ldr	r3, [pc, #628]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a5c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8002a60:	3b01      	subs	r3, #1
 8002a62:	2b09      	cmp	r3, #9
 8002a64:	f200 81a1 	bhi.w	8002daa <Board2_Routine_manager+0x3e2>
 8002a68:	a201      	add	r2, pc, #4	@ (adr r2, 8002a70 <Board2_Routine_manager+0xa8>)
 8002a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6e:	bf00      	nop
 8002a70:	08002a99 	.word	0x08002a99
 8002a74:	08002ab7 	.word	0x08002ab7
 8002a78:	08002ae5 	.word	0x08002ae5
 8002a7c:	08002aeb 	.word	0x08002aeb
 8002a80:	08002b09 	.word	0x08002b09
 8002a84:	08002b0f 	.word	0x08002b0f
 8002a88:	08002b15 	.word	0x08002b15
 8002a8c:	08002b33 	.word	0x08002b33
 8002a90:	08002b39 	.word	0x08002b39
 8002a94:	08002c53 	.word	0x08002c53
        if (Board2_DW.is_Control_controller_routine ==
 8002a98:	4b8d      	ldr	r3, [pc, #564]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002a9a:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	f040 8177 	bne.w	8002d92 <Board2_Routine_manager+0x3ca>
          Board2_DW.is_Control_controller_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002aa4:	4b8a      	ldr	r3, [pc, #552]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002aac:	4b88      	ldr	r3, [pc, #544]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002aae:	2208      	movs	r2, #8
 8002ab0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002ab4:	e16d      	b.n	8002d92 <Board2_Routine_manager+0x3ca>
        if (Board2_DW.is_Emergency_button_routine == Board2_IN_Emergency_button)
 8002ab6:	4b86      	ldr	r3, [pc, #536]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002ab8:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	f040 816a 	bne.w	8002d96 <Board2_Routine_manager+0x3ce>
          b = Board2_Is_Rover_Stationary();
 8002ac2:	f7ff f809 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 8162 	beq.w	8002d96 <Board2_Routine_manager+0x3ce>
            Board2_DW.is_Emergency_button_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002ad2:	4b7f      	ldr	r3, [pc, #508]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002ada:	4b7d      	ldr	r3, [pc, #500]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002adc:	2208      	movs	r2, #8
 8002ade:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002ae2:	e158      	b.n	8002d96 <Board2_Routine_manager+0x3ce>
        Board2_Emergency_sonar_routine();
 8002ae4:	f7ff f8e6 	bl	8001cb4 <Board2_Emergency_sonar_routine>
        break;
 8002ae8:	e15c      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
        if (Board2_DW.is_Low_controller_battery_routi ==
 8002aea:	4b79      	ldr	r3, [pc, #484]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002aec:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	f040 8152 	bne.w	8002d9a <Board2_Routine_manager+0x3d2>
          Board2_DW.is_Low_controller_battery_routi = Board2_IN_NO_ACTIVE_CHILD;
 8002af6:	4b76      	ldr	r3, [pc, #472]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002afe:	4b74      	ldr	r3, [pc, #464]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b00:	2208      	movs	r2, #8
 8002b02:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002b06:	e148      	b.n	8002d9a <Board2_Routine_manager+0x3d2>
        Moving_obstacle_from_left_routi();
 8002b08:	f7ff fa1a 	bl	8001f40 <Moving_obstacle_from_left_routi>
        break;
 8002b0c:	e14a      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
        Moving_obstacle_from_right_rout();
 8002b0e:	f7ff fae9 	bl	80020e4 <Moving_obstacle_from_right_rout>
        break;
 8002b12:	e147      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
        if (Board2_DW.is_Not_moving_routine == Board2_IN_Not_moving) {
 8002b14:	4b6e      	ldr	r3, [pc, #440]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b16:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	f040 813f 	bne.w	8002d9e <Board2_Routine_manager+0x3d6>
          Board2_DW.is_Not_moving_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002b20:	4b6b      	ldr	r3, [pc, #428]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
          Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002b28:	4b69      	ldr	r3, [pc, #420]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b2a:	2208      	movs	r2, #8
 8002b2c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002b30:	e135      	b.n	8002d9e <Board2_Routine_manager+0x3d6>
        Board2_Select_routine();
 8002b32:	f7ff fe1f 	bl	8002774 <Board2_Select_routine>
        break;
 8002b36:	e135      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
        b = Board2_Emergency_B_Pressed();
 8002b38:	f7ff f81a 	bl	8001b70 <Board2_Emergency_B_Pressed>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d012      	beq.n	8002b6c <Board2_Routine_manager+0x1a4>
          Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002b46:	4b62      	ldr	r3, [pc, #392]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002b4e:	4b60      	ldr	r3, [pc, #384]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b50:	2202      	movs	r2, #2
 8002b52:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002b56:	4b5e      	ldr	r3, [pc, #376]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_Stop_Motors();
 8002b5e:	f7ff f88b 	bl	8001c78 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 8002b62:	4b5b      	ldr	r3, [pc, #364]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b64:	2202      	movs	r2, #2
 8002b66:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b6a:	e11b      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
          b = Board2_Stop_B_Pressed();
 8002b6c:	f7ff f9a2 	bl	8001eb4 <Board2_Stop_B_Pressed>
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d012      	beq.n	8002ba0 <Board2_Routine_manager+0x1d8>
            Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002b7a:	4b55      	ldr	r3, [pc, #340]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board2_DW.is_Normal_voltage = Board2_IN_Stop_slow_routine;
 8002b82:	4b53      	ldr	r3, [pc, #332]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b84:	220a      	movs	r2, #10
 8002b86:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.is_Stop_slow_routine = Board2_IN_Stop_slow;
 8002b8a:	4b51      	ldr	r3, [pc, #324]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_Stop_Motors();
 8002b92:	f7ff f871 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = NORMAL;
 8002b96:	4b4e      	ldr	r3, [pc, #312]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b9e:	e101      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
            switch (Board2_DW.is_Special_retro_routine) {
 8002ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002ba2:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d002      	beq.n	8002bb0 <Board2_Routine_manager+0x1e8>
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d013      	beq.n	8002bd6 <Board2_Routine_manager+0x20e>
        break;
 8002bae:	e0f9      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
              if ((Board2_DW.global_state.stateB2.controller_y >=
 8002bb0:	4b47      	ldr	r3, [pc, #284]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002bb6:	2bfe      	cmp	r3, #254	@ 0xfe
 8002bb8:	d804      	bhi.n	8002bc4 <Board2_Routine_manager+0x1fc>
                  (Board2_DW.global_state.stateB2.controller_x !=
 8002bba:	4b45      	ldr	r3, [pc, #276]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
                   Board2_CONTROLLER_ZERO) ||
 8002bc0:	2bff      	cmp	r3, #255	@ 0xff
 8002bc2:	d042      	beq.n	8002c4a <Board2_Routine_manager+0x282>
                Board2_DW.is_Special_retro_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002bc4:	4b42      	ldr	r3, [pc, #264]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002bcc:	4b40      	ldr	r3, [pc, #256]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bce:	2208      	movs	r2, #8
 8002bd0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              break;
 8002bd4:	e039      	b.n	8002c4a <Board2_Routine_manager+0x282>
              if (Board2_DW.sfEvent == Board2_event_STEP) {
 8002bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bdc:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d134      	bne.n	8002c4e <Board2_Routine_manager+0x286>
                Board2_Update_Angle(Board2_DW.global_state.stateB2.gyroYaw);
 8002be4:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002be6:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002bea:	eeb0 0a67 	vmov.f32	s0, s15
 8002bee:	f7ff f819 	bl	8001c24 <Board2_Update_Angle>
                if (fabsf(Board2_DW.angle) >= Board2_TURN_BACK_ANGLE) {
 8002bf2:	4b37      	ldr	r3, [pc, #220]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002bf4:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002bf8:	eef0 7ae7 	vabs.f32	s15, s15
 8002bfc:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002cd4 <Board2_Routine_manager+0x30c>
 8002c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c08:	db14      	blt.n	8002c34 <Board2_Routine_manager+0x26c>
                  Board2_DW.angle = 0.0F;
 8002c0a:	4b31      	ldr	r3, [pc, #196]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c0c:	f04f 0200 	mov.w	r2, #0
 8002c10:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board2_DW.prevYaw = 0.0F;
 8002c14:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                  Board2_DW.is_Special_retro_routine =
 8002c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                  Board2_Stop_Motors();
 8002c26:	f7ff f827 	bl	8001c78 <Board2_Stop_Motors>
                  Board2_DW.decision.brk_mode = NONE;
 8002c2a:	4b29      	ldr	r3, [pc, #164]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c32:	e00c      	b.n	8002c4e <Board2_Routine_manager+0x286>
                  Board2_DW.is_Special_retro_routine = Board2_IN_Turn_back;
 8002c34:	4b26      	ldr	r3, [pc, #152]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                  Board2_Turn_Back();
 8002c3c:	f7ff fd7c 	bl	8002738 <Board2_Turn_Back>
                  Board2_DW.decision.brk_mode = NONE;
 8002c40:	4b23      	ldr	r3, [pc, #140]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c48:	e001      	b.n	8002c4e <Board2_Routine_manager+0x286>
              break;
 8002c4a:	bf00      	nop
 8002c4c:	e0aa      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
              break;
 8002c4e:	bf00      	nop
        break;
 8002c50:	e0a8      	b.n	8002da4 <Board2_Routine_manager+0x3dc>
        b = Board2_Emergency_B_Pressed();
 8002c52:	f7fe ff8d 	bl	8001b70 <Board2_Emergency_B_Pressed>
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d012      	beq.n	8002c86 <Board2_Routine_manager+0x2be>
          Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002c60:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
          Board2_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board2_DW.is_Emergency_button_routine = Board2_IN_Emergency_button;
 8002c70:	4b17      	ldr	r3, [pc, #92]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board2_Stop_Motors();
 8002c78:	f7fe fffe 	bl	8001c78 <Board2_Stop_Motors>
          Board2_DW.decision.brk_mode = EMERGENCY;
 8002c7c:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002c84:	e08d      	b.n	8002da2 <Board2_Routine_manager+0x3da>
          b = Board2_Near_Obstacle();
 8002c86:	f7ff f933 	bl	8001ef0 <Board2_Near_Obstacle>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d021      	beq.n	8002cd8 <Board2_Routine_manager+0x310>
            Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002c94:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
            Board2_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            Board2_DW.angle = 0.0F;
 8002ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board2_DW.prevYaw = 0.0F;
 8002cae:	4b08      	ldr	r3, [pc, #32]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board2_DW.is_Emergency_sonar_routine = Board2_IN_Emergency_sonar;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board2_Stop_Motors();
 8002cc0:	f7fe ffda 	bl	8001c78 <Board2_Stop_Motors>
            Board2_DW.decision.brk_mode = EMERGENCY;
 8002cc4:	4b02      	ldr	r3, [pc, #8]	@ (8002cd0 <Board2_Routine_manager+0x308>)
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002ccc:	e069      	b.n	8002da2 <Board2_Routine_manager+0x3da>
 8002cce:	bf00      	nop
 8002cd0:	200001f8 	.word	0x200001f8
 8002cd4:	43340000 	.word	0x43340000
            b = Board2_Mov_Obs_Right();
 8002cd8:	f7ff fe42 	bl	8002960 <Board2_Mov_Obs_Right>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d01c      	beq.n	8002d20 <Board2_Routine_manager+0x358>
              Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002ce6:	4b33      	ldr	r3, [pc, #204]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
              Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002cee:	4b31      	ldr	r3, [pc, #196]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002cf0:	2206      	movs	r2, #6
 8002cf2:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board2_DW.angle = 0.0F;
 8002cf6:	4b2f      	ldr	r3, [pc, #188]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board2_DW.prevYaw = 0.0F;
 8002d00:	4b2c      	ldr	r3, [pc, #176]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d02:	f04f 0200 	mov.w	r2, #0
 8002d06:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
              Board2_DW.is_Moving_obstacle_from_right_r =
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
              Board2_Stop_Motors();
 8002d12:	f7fe ffb1 	bl	8001c78 <Board2_Stop_Motors>
              Board2_DW.decision.brk_mode = NORMAL;
 8002d16:	4b27      	ldr	r3, [pc, #156]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d1e:	e040      	b.n	8002da2 <Board2_Routine_manager+0x3da>
              b = Board2_Mov_Obs_Left();
 8002d20:	f7ff fe38 	bl	8002994 <Board2_Mov_Obs_Left>
 8002d24:	4603      	mov	r3, r0
 8002d26:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d01c      	beq.n	8002d68 <Board2_Routine_manager+0x3a0>
                Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002d2e:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                Board2_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d38:	2205      	movs	r2, #5
 8002d3a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                Board2_DW.angle = 0.0F;
 8002d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board2_DW.prevYaw = 0.0F;
 8002d48:	4b1a      	ldr	r3, [pc, #104]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board2_DW.is_Moving_obstacle_from_left_ro =
 8002d52:	4b18      	ldr	r3, [pc, #96]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d54:	2202      	movs	r2, #2
 8002d56:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                Board2_Stop_Motors();
 8002d5a:	f7fe ff8d 	bl	8001c78 <Board2_Stop_Motors>
                Board2_DW.decision.brk_mode = NORMAL;
 8002d5e:	4b15      	ldr	r3, [pc, #84]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d66:	e01c      	b.n	8002da2 <Board2_Routine_manager+0x3da>
              } else if (Board2_DW.is_Stop_slow_routine == Board2_IN_Stop_slow)
 8002d68:	4b12      	ldr	r3, [pc, #72]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d6a:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d117      	bne.n	8002da2 <Board2_Routine_manager+0x3da>
                b = Board2_Is_Rover_Stationary();
 8002d72:	f7fe feb1 	bl	8001ad8 <Board2_Is_Rover_Stationary>
 8002d76:	4603      	mov	r3, r0
 8002d78:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d010      	beq.n	8002da2 <Board2_Routine_manager+0x3da>
                  Board2_DW.is_Stop_slow_routine = Board2_IN_NO_ACTIVE_CHILD;
 8002d80:	4b0c      	ldr	r3, [pc, #48]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                  Board2_DW.is_Normal_voltage = Board2_IN_Select_routine;
 8002d88:	4b0a      	ldr	r3, [pc, #40]	@ (8002db4 <Board2_Routine_manager+0x3ec>)
 8002d8a:	2208      	movs	r2, #8
 8002d8c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        break;
 8002d90:	e007      	b.n	8002da2 <Board2_Routine_manager+0x3da>
        break;
 8002d92:	bf00      	nop
 8002d94:	e009      	b.n	8002daa <Board2_Routine_manager+0x3e2>
        break;
 8002d96:	bf00      	nop
 8002d98:	e007      	b.n	8002daa <Board2_Routine_manager+0x3e2>
        break;
 8002d9a:	bf00      	nop
 8002d9c:	e005      	b.n	8002daa <Board2_Routine_manager+0x3e2>
        break;
 8002d9e:	bf00      	nop
 8002da0:	e003      	b.n	8002daa <Board2_Routine_manager+0x3e2>
        break;
 8002da2:	bf00      	nop
    break;
 8002da4:	e001      	b.n	8002daa <Board2_Routine_manager+0x3e2>
    break;
 8002da6:	bf00      	nop
 8002da8:	e000      	b.n	8002dac <Board2_Routine_manager+0x3e4>
    break;
 8002daa:	bf00      	nop
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	200001f8 	.word	0x200001f8

08002db8 <Board2_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Lights_B_Pressed(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8002dbe:	4b12      	ldr	r3, [pc, #72]	@ (8002e08 <Board2_Lights_B_Pressed+0x50>)
 8002dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dc4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d002      	beq.n	8002dd2 <Board2_Lights_B_Pressed+0x1a>
    y = false;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	71fb      	strb	r3, [r7, #7]
 8002dd0:	e013      	b.n	8002dfa <Board2_Lights_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e08 <Board2_Lights_B_Pressed+0x50>)
 8002dd4:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d006      	beq.n	8002dea <Board2_Lights_B_Pressed+0x32>
         (!Board2_DW.prev_r_stick_button));
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e08 <Board2_Lights_B_Pressed+0x50>)
 8002dde:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
    y = (Board2_DW.global_state.stateB2.r_stick_button &&
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <Board2_Lights_B_Pressed+0x32>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <Board2_Lights_B_Pressed+0x34>
 8002dea:	2300      	movs	r3, #0
 8002dec:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_r_stick_button =
      Board2_DW.global_state.stateB2.r_stick_button;
 8002dee:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <Board2_Lights_B_Pressed+0x50>)
 8002df0:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board2_DW.prev_r_stick_button =
 8002df4:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <Board2_Lights_B_Pressed+0x50>)
 8002df6:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
  }

  return y;
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	200001f8 	.word	0x200001f8

08002e0c <Board2_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b089      	sub	sp, #36	@ 0x24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board2_DW.decision.brk_mode != NONE) {
 8002e16:	4bb1      	ldr	r3, [pc, #708]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e18:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d010      	beq.n	8002e42 <Board2_Update_Rover_Lights+0x36>
    Board2_DW.decision.led_A = WHITE;
 8002e20:	4bae      	ldr	r3, [pc, #696]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8002e28:	4bac      	ldr	r3, [pc, #688]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = BRAKING_LIGHT;
 8002e30:	4baa      	ldr	r3, [pc, #680]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e32:	2202      	movs	r2, #2
 8002e34:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002e38:	4ba8      	ldr	r3, [pc, #672]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
          Board2_DW.decision.rear_sign = WHITE;
        }
      }
    }
  }
}
 8002e40:	e1ec      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F <
 8002e42:	4ba6      	ldr	r3, [pc, #664]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e44:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e48:	4ba4      	ldr	r3, [pc, #656]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e4a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e52:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e62:	d521      	bpl.n	8002ea8 <Board2_Update_Rover_Lights+0x9c>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8002e64:	4b9d      	ldr	r3, [pc, #628]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e66:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002e6a:	4b9c      	ldr	r3, [pc, #624]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e6c:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002e70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e74:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e84:	dd10      	ble.n	8002ea8 <Board2_Update_Rover_Lights+0x9c>
    Board2_DW.decision.led_A = BLINKING_RED;
 8002e86:	4b95      	ldr	r3, [pc, #596]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e88:	2203      	movs	r2, #3
 8002e8a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = WHITE;
 8002e8e:	4b93      	ldr	r3, [pc, #588]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_LEFT;
 8002e96:	4b91      	ldr	r3, [pc, #580]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002e98:	2204      	movs	r2, #4
 8002e9a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002e9e:	4b8f      	ldr	r3, [pc, #572]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002ea6:	e1b9      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
  } else if (((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F >
 8002ea8:	4b8c      	ldr	r3, [pc, #560]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002eaa:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002eae:	4b8b      	ldr	r3, [pc, #556]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002eb0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002eb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ebc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	dd21      	ble.n	8002f0e <Board2_Update_Rover_Lights+0x102>
              0.0F) && ((Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) /
 8002eca:	4b84      	ldr	r3, [pc, #528]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002ecc:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002ed0:	4b82      	ldr	r3, [pc, #520]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002ed2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002ed6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eda:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ede:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eea:	d510      	bpl.n	8002f0e <Board2_Update_Rover_Lights+0x102>
    Board2_DW.decision.led_A = WHITE;
 8002eec:	4b7b      	ldr	r3, [pc, #492]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board2_DW.decision.led_B = BLINKING_RED;
 8002ef4:	4b79      	ldr	r3, [pc, #484]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board2_DW.decision.rear_led = ARROW_RIGHT;
 8002efc:	4b77      	ldr	r3, [pc, #476]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002efe:	2205      	movs	r2, #5
 8002f00:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board2_DW.decision.rear_sign = WHITE;
 8002f04:	4b75      	ldr	r3, [pc, #468]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002f0c:	e186      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
    left_ref = (Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) / 2.0F;
 8002f0e:	4b73      	ldr	r3, [pc, #460]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f10:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002f14:	4b71      	ldr	r3, [pc, #452]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f16:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f26:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board2_DW.decision.rif_FB + Board2_DW.decision.rif_BB) / 2.0F;
 8002f2a:	4b6c      	ldr	r3, [pc, #432]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f2c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002f30:	4b6a      	ldr	r3, [pc, #424]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f32:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f3a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f42:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 0.0F) && (right_ref > 0.0F));
 8002f46:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f52:	dd08      	ble.n	8002f66 <Board2_Update_Rover_Lights+0x15a>
 8002f54:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f60:	dd01      	ble.n	8002f66 <Board2_Update_Rover_Lights+0x15a>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <Board2_Update_Rover_Lights+0x15c>
 8002f66:	2300      	movs	r3, #0
 8002f68:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board2_DW.TURN_THRESHOLD)) {
 8002f6a:	7ffb      	ldrb	r3, [r7, #31]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d01e      	beq.n	8002fae <Board2_Update_Rover_Lights+0x1a2>
 8002f70:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f74:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f7c:	4b57      	ldr	r3, [pc, #348]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f7e:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 8002f82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8a:	dd10      	ble.n	8002fae <Board2_Update_Rover_Lights+0x1a2>
      Board2_DW.decision.led_A = BLINKING_RED;
 8002f8c:	4b53      	ldr	r3, [pc, #332]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f8e:	2203      	movs	r2, #3
 8002f90:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = WHITE;
 8002f94:	4b51      	ldr	r3, [pc, #324]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_LEFT;
 8002f9c:	4b4f      	ldr	r3, [pc, #316]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board2_DW.decision.rear_sign = WHITE;
 8002fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002fac:	e136      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 8002fae:	7ffb      	ldrb	r3, [r7, #31]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d032      	beq.n	800301a <Board2_Update_Rover_Lights+0x20e>
 8002fb4:	4b49      	ldr	r3, [pc, #292]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fb6:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002fba:	4b48      	ldr	r3, [pc, #288]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fbc:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board2_DW.decision.rif_FB +
 8002fcc:	4b43      	ldr	r3, [pc, #268]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fce:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002fd2:	4b42      	ldr	r3, [pc, #264]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fd4:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board2_DW.decision.rif_FB +
 8002fd8:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002fdc:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8002fe0:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board2_DW.decision.rif_FB +
 8002fe4:	ee37 7a67 	vsub.f32	s14, s14, s15
                 Board2_DW.decision.rif_BB) / 2.0F > Board2_DW.TURN_THRESHOLD))
 8002fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002fea:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
    } else if (e_y && ((Board2_DW.decision.rif_FA + Board2_DW.decision.rif_BA) /
 8002fee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	dd10      	ble.n	800301a <Board2_Update_Rover_Lights+0x20e>
      Board2_DW.decision.led_A = WHITE;
 8002ff8:	4b38      	ldr	r3, [pc, #224]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board2_DW.decision.led_B = BLINKING_RED;
 8003000:	4b36      	ldr	r3, [pc, #216]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8003002:	2203      	movs	r2, #3
 8003004:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board2_DW.decision.rear_led = ARROW_RIGHT;
 8003008:	4b34      	ldr	r3, [pc, #208]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 800300a:	2205      	movs	r2, #5
 800300c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board2_DW.decision.rear_sign = WHITE;
 8003010:	4b32      	ldr	r3, [pc, #200]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8003012:	2201      	movs	r2, #1
 8003014:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8003018:	e100      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
      x[0] = (Board2_DW.decision.rif_FA < 0.0F);
 800301a:	4b30      	ldr	r3, [pc, #192]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 800301c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003028:	bf4c      	ite	mi
 800302a:	2301      	movmi	r3, #1
 800302c:	2300      	movpl	r3, #0
 800302e:	b2db      	uxtb	r3, r3
 8003030:	723b      	strb	r3, [r7, #8]
      x[1] = (Board2_DW.decision.rif_FB < 0.0F);
 8003032:	4b2a      	ldr	r3, [pc, #168]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8003034:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003038:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800303c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003040:	bf4c      	ite	mi
 8003042:	2301      	movmi	r3, #1
 8003044:	2300      	movpl	r3, #0
 8003046:	b2db      	uxtb	r3, r3
 8003048:	727b      	strb	r3, [r7, #9]
      x[2] = (Board2_DW.decision.rif_BA < 0.0F);
 800304a:	4b24      	ldr	r3, [pc, #144]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 800304c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003050:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003058:	bf4c      	ite	mi
 800305a:	2301      	movmi	r3, #1
 800305c:	2300      	movpl	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board2_DW.decision.rif_BB < 0.0F);
 8003062:	4b1e      	ldr	r3, [pc, #120]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 8003064:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003068:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800306c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003070:	bf4c      	ite	mi
 8003072:	2301      	movmi	r3, #1
 8003074:	2300      	movpl	r3, #0
 8003076:	b2db      	uxtb	r3, r3
 8003078:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 800307a:	2301      	movs	r3, #1
 800307c:	77fb      	strb	r3, [r7, #31]
      k = 0;
 800307e:	2300      	movs	r3, #0
 8003080:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8003082:	2300      	movs	r3, #0
 8003084:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 8003086:	e00e      	b.n	80030a6 <Board2_Update_Rover_Lights+0x29a>
        if (!x[k]) {
 8003088:	f107 0208 	add.w	r2, r7, #8
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	4413      	add	r3, r2
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d104      	bne.n	80030a0 <Board2_Update_Rover_Lights+0x294>
          e_y = false;
 8003096:	2300      	movs	r3, #0
 8003098:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 800309a:	2301      	movs	r3, #1
 800309c:	75fb      	strb	r3, [r7, #23]
 800309e:	e002      	b.n	80030a6 <Board2_Update_Rover_Lights+0x29a>
          k++;
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	3301      	adds	r3, #1
 80030a4:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80030a6:	7dfb      	ldrb	r3, [r7, #23]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d102      	bne.n	80030b2 <Board2_Update_Rover_Lights+0x2a6>
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	ddea      	ble.n	8003088 <Board2_Update_Rover_Lights+0x27c>
      if (e_y) {
 80030b2:	7ffb      	ldrb	r3, [r7, #31]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d013      	beq.n	80030e0 <Board2_Update_Rover_Lights+0x2d4>
        Board2_DW.decision.led_A = WHITE;
 80030b8:	4b08      	ldr	r3, [pc, #32]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board2_DW.decision.led_B = WHITE;
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board2_DW.decision.rear_led = BACKWARD_LIGHTS;
 80030c8:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 80030ca:	2203      	movs	r2, #3
 80030cc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        Board2_DW.decision.rear_sign = WHITE;
 80030d0:	4b02      	ldr	r3, [pc, #8]	@ (80030dc <Board2_Update_Rover_Lights+0x2d0>)
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 80030d8:	e0a0      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
 80030da:	bf00      	nop
 80030dc:	200001f8 	.word	0x200001f8
        x[0] = (Board2_DW.decision.rif_FA > 0.0F);
 80030e0:	4b51      	ldr	r3, [pc, #324]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80030e2:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80030e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ee:	bfcc      	ite	gt
 80030f0:	2301      	movgt	r3, #1
 80030f2:	2300      	movle	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	723b      	strb	r3, [r7, #8]
        x[1] = (Board2_DW.decision.rif_FB > 0.0F);
 80030f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80030fa:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80030fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	bfcc      	ite	gt
 8003108:	2301      	movgt	r3, #1
 800310a:	2300      	movle	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	727b      	strb	r3, [r7, #9]
        x[2] = (Board2_DW.decision.rif_BA > 0.0F);
 8003110:	4b45      	ldr	r3, [pc, #276]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003112:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003116:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800311a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311e:	bfcc      	ite	gt
 8003120:	2301      	movgt	r3, #1
 8003122:	2300      	movle	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board2_DW.decision.rif_BB > 0.0F);
 8003128:	4b3f      	ldr	r3, [pc, #252]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 800312a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800312e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003136:	bfcc      	ite	gt
 8003138:	2301      	movgt	r3, #1
 800313a:	2300      	movle	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003140:	2301      	movs	r3, #1
 8003142:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003148:	2300      	movs	r3, #0
 800314a:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 800314c:	e00e      	b.n	800316c <Board2_Update_Rover_Lights+0x360>
          if (!x[k]) {
 800314e:	f107 0208 	add.w	r2, r7, #8
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	4413      	add	r3, r2
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d104      	bne.n	8003166 <Board2_Update_Rover_Lights+0x35a>
            e_y = false;
 800315c:	2300      	movs	r3, #0
 800315e:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003160:	2301      	movs	r3, #1
 8003162:	75fb      	strb	r3, [r7, #23]
 8003164:	e002      	b.n	800316c <Board2_Update_Rover_Lights+0x360>
            k++;
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	3301      	adds	r3, #1
 800316a:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 800316c:	7dfb      	ldrb	r3, [r7, #23]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <Board2_Update_Rover_Lights+0x36c>
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	2b03      	cmp	r3, #3
 8003176:	ddea      	ble.n	800314e <Board2_Update_Rover_Lights+0x342>
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 8003178:	7ffb      	ldrb	r3, [r7, #31]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d031      	beq.n	80031e2 <Board2_Update_Rover_Lights+0x3d6>
 800317e:	4b2a      	ldr	r3, [pc, #168]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003180:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003184:	4b28      	ldr	r3, [pc, #160]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003186:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800318a:	eeb4 7a67 	vcmp.f32	s14, s15
 800318e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003192:	d126      	bne.n	80031e2 <Board2_Update_Rover_Lights+0x3d6>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 8003194:	4b24      	ldr	r3, [pc, #144]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003196:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800319a:	4b23      	ldr	r3, [pc, #140]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 800319c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_FB) &&
 80031a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80031a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a8:	d11b      	bne.n	80031e2 <Board2_Update_Rover_Lights+0x3d6>
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BB)) {
 80031aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031ac:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031b2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board2_DW.decision.rif_FA == Board2_DW.decision.rif_BA) &&
 80031b6:	eeb4 7a67 	vcmp.f32	s14, s15
 80031ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031be:	d110      	bne.n	80031e2 <Board2_Update_Rover_Lights+0x3d6>
          Board2_DW.decision.led_A = WHITE;
 80031c0:	4b19      	ldr	r3, [pc, #100]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board2_DW.decision.led_B = WHITE;
 80031c8:	4b17      	ldr	r3, [pc, #92]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 80031d0:	4b15      	ldr	r3, [pc, #84]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board2_DW.decision.rear_sign = WHITE;
 80031d8:	4b13      	ldr	r3, [pc, #76]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80031e0:	e01c      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
          if (white_led_when_stopped) {
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <Board2_Update_Rover_Lights+0x3ee>
            Board2_DW.decision.led_A = WHITE;
 80031e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = WHITE;
 80031f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 80031f8:	e007      	b.n	800320a <Board2_Update_Rover_Lights+0x3fe>
            Board2_DW.decision.led_A = OFF;
 80031fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board2_DW.decision.led_B = OFF;
 8003202:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003204:	2200      	movs	r2, #0
 8003206:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board2_DW.decision.rear_led = BACKLIGHTS;
 800320a:	4b07      	ldr	r3, [pc, #28]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 800320c:	2201      	movs	r2, #1
 800320e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board2_DW.decision.rear_sign = WHITE;
 8003212:	4b05      	ldr	r3, [pc, #20]	@ (8003228 <Board2_Update_Rover_Lights+0x41c>)
 8003214:	2201      	movs	r2, #1
 8003216:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 800321a:	e7ff      	b.n	800321c <Board2_Update_Rover_Lights+0x410>
 800321c:	bf00      	nop
 800321e:	3724      	adds	r7, #36	@ 0x24
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	200001f8 	.word	0x200001f8

0800322c <Board2_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Mode_B_Pressed(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003232:	4b12      	ldr	r3, [pc, #72]	@ (800327c <Board2_Mode_B_Pressed+0x50>)
 8003234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003238:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800323c:	4293      	cmp	r3, r2
 800323e:	d002      	beq.n	8003246 <Board2_Mode_B_Pressed+0x1a>
    y = false;
 8003240:	2300      	movs	r3, #0
 8003242:	71fb      	strb	r3, [r7, #7]
 8003244:	e013      	b.n	800326e <Board2_Mode_B_Pressed+0x42>
  } else {
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 8003246:	4b0d      	ldr	r3, [pc, #52]	@ (800327c <Board2_Mode_B_Pressed+0x50>)
 8003248:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 800324c:	2b00      	cmp	r3, #0
 800324e:	d006      	beq.n	800325e <Board2_Mode_B_Pressed+0x32>
         (!Board2_DW.prev_l_stick_button));
 8003250:	4b0a      	ldr	r3, [pc, #40]	@ (800327c <Board2_Mode_B_Pressed+0x50>)
 8003252:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
    y = (Board2_DW.global_state.stateB2.l_stick_button &&
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <Board2_Mode_B_Pressed+0x32>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <Board2_Mode_B_Pressed+0x34>
 800325e:	2300      	movs	r3, #0
 8003260:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_l_stick_button =
      Board2_DW.global_state.stateB2.l_stick_button;
 8003262:	4b06      	ldr	r3, [pc, #24]	@ (800327c <Board2_Mode_B_Pressed+0x50>)
 8003264:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board2_DW.prev_l_stick_button =
 8003268:	4b04      	ldr	r3, [pc, #16]	@ (800327c <Board2_Mode_B_Pressed+0x50>)
 800326a:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
  }

  return y;
 800326e:	79fb      	ldrb	r3, [r7, #7]
}
 8003270:	4618      	mov	r0, r3
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	200001f8 	.word	0x200001f8

08003280 <Board2_Actions>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Actions(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Routine_manager != 0) {
 8003286:	4ba9      	ldr	r3, [pc, #676]	@ (800352c <Board2_Actions+0x2ac>)
 8003288:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <Board2_Actions+0x14>
    Board2_Routine_manager();
 8003290:	f7ff fb9a 	bl	80029c8 <Board2_Routine_manager>
  }

  if (Board2_DW.is_active_Lights_manager != 0) {
 8003294:	4ba5      	ldr	r3, [pc, #660]	@ (800352c <Board2_Actions+0x2ac>)
 8003296:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 80a5 	beq.w	80033ea <Board2_Actions+0x16a>
    switch (Board2_DW.is_Lights_manager) {
 80032a0:	4ba2      	ldr	r3, [pc, #648]	@ (800352c <Board2_Actions+0x2ac>)
 80032a2:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d002      	beq.n	80032b0 <Board2_Actions+0x30>
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d022      	beq.n	80032f4 <Board2_Actions+0x74>
 80032ae:	e09c      	b.n	80033ea <Board2_Actions+0x16a>
     case Board2_IN_Critical_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80032b0:	4b9e      	ldr	r3, [pc, #632]	@ (800352c <Board2_Actions+0x2ac>)
 80032b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032b6:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d109      	bne.n	80032d2 <Board2_Actions+0x52>
        b = !Board2_Critical_Voltage();
 80032be:	f7fe fbf5 	bl	8001aac <Board2_Critical_Voltage>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	71fb      	strb	r3, [r7, #7]
 80032d0:	e001      	b.n	80032d6 <Board2_Actions+0x56>
      } else {
        b = false;
 80032d2:	2300      	movs	r3, #0
 80032d4:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 8083 	beq.w	80033e4 <Board2_Actions+0x164>
        Board2_DW.is_Lights_manager = Board2_IN_Normal_voltage;
 80032de:	4b93      	ldr	r3, [pc, #588]	@ (800352c <Board2_Actions+0x2ac>)
 80032e0:	2202      	movs	r2, #2
 80032e2:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 80032e6:	4b91      	ldr	r3, [pc, #580]	@ (800352c <Board2_Actions+0x2ac>)
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board2_Rover_Lights_OFF();
 80032ee:	f7fd feab 	bl	8001048 <Board2_Rover_Lights_OFF>
      }
      break;
 80032f2:	e077      	b.n	80033e4 <Board2_Actions+0x164>

     case Board2_IN_Normal_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 80032f4:	4b8d      	ldr	r3, [pc, #564]	@ (800352c <Board2_Actions+0x2ac>)
 80032f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032fa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80032fe:	4293      	cmp	r3, r2
 8003300:	d104      	bne.n	800330c <Board2_Actions+0x8c>
        b = Board2_Critical_Voltage();
 8003302:	f7fe fbd3 	bl	8001aac <Board2_Critical_Voltage>
 8003306:	4603      	mov	r3, r0
 8003308:	71fb      	strb	r3, [r7, #7]
 800330a:	e001      	b.n	8003310 <Board2_Actions+0x90>
      } else {
        b = false;
 800330c:	2300      	movs	r3, #0
 800330e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00a      	beq.n	800332c <Board2_Actions+0xac>
        Board2_DW.is_Normal_voltage_n = Board2_IN_NO_ACTIVE_CHILD;
 8003316:	4b85      	ldr	r3, [pc, #532]	@ (800352c <Board2_Actions+0x2ac>)
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board2_DW.is_Lights_manager = Board2_IN_Critical_voltage;
 800331e:	4b83      	ldr	r3, [pc, #524]	@ (800352c <Board2_Actions+0x2ac>)
 8003320:	2201      	movs	r2, #1
 8003322:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board2_Rover_Lights_OFF();
 8003326:	f7fd fe8f 	bl	8001048 <Board2_Rover_Lights_OFF>
            Board2_Update_Rover_Lights(true);
          }
          break;
        }
      }
      break;
 800332a:	e05d      	b.n	80033e8 <Board2_Actions+0x168>
        switch (Board2_DW.is_Normal_voltage_n) {
 800332c:	4b7f      	ldr	r3, [pc, #508]	@ (800352c <Board2_Actions+0x2ac>)
 800332e:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003332:	2b03      	cmp	r3, #3
 8003334:	d032      	beq.n	800339c <Board2_Actions+0x11c>
 8003336:	2b03      	cmp	r3, #3
 8003338:	dc56      	bgt.n	80033e8 <Board2_Actions+0x168>
 800333a:	2b01      	cmp	r3, #1
 800333c:	d002      	beq.n	8003344 <Board2_Actions+0xc4>
 800333e:	2b02      	cmp	r3, #2
 8003340:	d01d      	beq.n	800337e <Board2_Actions+0xfe>
      break;
 8003342:	e051      	b.n	80033e8 <Board2_Actions+0x168>
          b = Board2_Lights_B_Pressed();
 8003344:	f7ff fd38 	bl	8002db8 <Board2_Lights_B_Pressed>
 8003348:	4603      	mov	r3, r0
 800334a:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800334c:	79fb      	ldrb	r3, [r7, #7]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d006      	beq.n	8003360 <Board2_Actions+0xe0>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_OFF;
 8003352:	4b76      	ldr	r3, [pc, #472]	@ (800352c <Board2_Actions+0x2ac>)
 8003354:	2202      	movs	r2, #2
 8003356:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_Rover_Lights_OFF();
 800335a:	f7fd fe75 	bl	8001048 <Board2_Rover_Lights_OFF>
          break;
 800335e:	e03b      	b.n	80033d8 <Board2_Actions+0x158>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003360:	4b72      	ldr	r3, [pc, #456]	@ (800352c <Board2_Actions+0x2ac>)
 8003362:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003366:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800336a:	4293      	cmp	r3, r2
 800336c:	d134      	bne.n	80033d8 <Board2_Actions+0x158>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_AUTO;
 800336e:	4b6f      	ldr	r3, [pc, #444]	@ (800352c <Board2_Actions+0x2ac>)
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_Update_Rover_Lights(false);
 8003376:	2000      	movs	r0, #0
 8003378:	f7ff fd48 	bl	8002e0c <Board2_Update_Rover_Lights>
          break;
 800337c:	e02c      	b.n	80033d8 <Board2_Actions+0x158>
          b = Board2_Lights_B_Pressed();
 800337e:	f7ff fd1b 	bl	8002db8 <Board2_Lights_B_Pressed>
 8003382:	4603      	mov	r3, r0
 8003384:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d027      	beq.n	80033dc <Board2_Actions+0x15c>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_ON;
 800338c:	4b67      	ldr	r3, [pc, #412]	@ (800352c <Board2_Actions+0x2ac>)
 800338e:	2203      	movs	r2, #3
 8003390:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_Update_Rover_Lights(true);
 8003394:	2001      	movs	r0, #1
 8003396:	f7ff fd39 	bl	8002e0c <Board2_Update_Rover_Lights>
          break;
 800339a:	e01f      	b.n	80033dc <Board2_Actions+0x15c>
          b = Board2_Lights_B_Pressed();
 800339c:	f7ff fd0c 	bl	8002db8 <Board2_Lights_B_Pressed>
 80033a0:	4603      	mov	r3, r0
 80033a2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033a4:	79fb      	ldrb	r3, [r7, #7]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d007      	beq.n	80033ba <Board2_Actions+0x13a>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_AUTO;
 80033aa:	4b60      	ldr	r3, [pc, #384]	@ (800352c <Board2_Actions+0x2ac>)
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_Update_Rover_Lights(false);
 80033b2:	2000      	movs	r0, #0
 80033b4:	f7ff fd2a 	bl	8002e0c <Board2_Update_Rover_Lights>
          break;
 80033b8:	e012      	b.n	80033e0 <Board2_Actions+0x160>
          } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 80033ba:	4b5c      	ldr	r3, [pc, #368]	@ (800352c <Board2_Actions+0x2ac>)
 80033bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033c0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d10b      	bne.n	80033e0 <Board2_Actions+0x160>
            Board2_DW.is_Normal_voltage_n = Board2_IN_Lights_ON;
 80033c8:	4b58      	ldr	r3, [pc, #352]	@ (800352c <Board2_Actions+0x2ac>)
 80033ca:	2203      	movs	r2, #3
 80033cc:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
            Board2_Update_Rover_Lights(true);
 80033d0:	2001      	movs	r0, #1
 80033d2:	f7ff fd1b 	bl	8002e0c <Board2_Update_Rover_Lights>
          break;
 80033d6:	e003      	b.n	80033e0 <Board2_Actions+0x160>
          break;
 80033d8:	bf00      	nop
 80033da:	e005      	b.n	80033e8 <Board2_Actions+0x168>
          break;
 80033dc:	bf00      	nop
 80033de:	e003      	b.n	80033e8 <Board2_Actions+0x168>
          break;
 80033e0:	bf00      	nop
      break;
 80033e2:	e001      	b.n	80033e8 <Board2_Actions+0x168>
      break;
 80033e4:	bf00      	nop
 80033e6:	e000      	b.n	80033ea <Board2_Actions+0x16a>
      break;
 80033e8:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Mode_manager != 0) {
 80033ea:	4b50      	ldr	r3, [pc, #320]	@ (800352c <Board2_Actions+0x2ac>)
 80033ec:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 808e 	beq.w	8003512 <Board2_Actions+0x292>
    switch (Board2_DW.is_Mode_manager) {
 80033f6:	4b4d      	ldr	r3, [pc, #308]	@ (800352c <Board2_Actions+0x2ac>)
 80033f8:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d002      	beq.n	8003406 <Board2_Actions+0x186>
 8003400:	2b02      	cmp	r3, #2
 8003402:	d023      	beq.n	800344c <Board2_Actions+0x1cc>
 8003404:	e085      	b.n	8003512 <Board2_Actions+0x292>
     case Board2_IN_Critical_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003406:	4b49      	ldr	r3, [pc, #292]	@ (800352c <Board2_Actions+0x2ac>)
 8003408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800340c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003410:	4293      	cmp	r3, r2
 8003412:	d109      	bne.n	8003428 <Board2_Actions+0x1a8>
        b = !Board2_Critical_Voltage();
 8003414:	f7fe fb4a 	bl	8001aac <Board2_Critical_Voltage>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	bf0c      	ite	eq
 800341e:	2301      	moveq	r3, #1
 8003420:	2300      	movne	r3, #0
 8003422:	b2db      	uxtb	r3, r3
 8003424:	71fb      	strb	r3, [r7, #7]
 8003426:	e001      	b.n	800342c <Board2_Actions+0x1ac>
      } else {
        b = false;
 8003428:	2300      	movs	r3, #0
 800342a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d06c      	beq.n	800350c <Board2_Actions+0x28c>
        Board2_DW.is_Mode_manager = Board2_IN_Normal_voltage;
 8003432:	4b3e      	ldr	r3, [pc, #248]	@ (800352c <Board2_Actions+0x2ac>)
 8003434:	2202      	movs	r2, #2
 8003436:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 800343a:	4b3c      	ldr	r3, [pc, #240]	@ (800352c <Board2_Actions+0x2ac>)
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        Board2_DW.decision.mode = DEFAULT;
 8003442:	4b3a      	ldr	r3, [pc, #232]	@ (800352c <Board2_Actions+0x2ac>)
 8003444:	2200      	movs	r2, #0
 8003446:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 800344a:	e05f      	b.n	800350c <Board2_Actions+0x28c>

     case Board2_IN_Normal_voltage:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800344c:	4b37      	ldr	r3, [pc, #220]	@ (800352c <Board2_Actions+0x2ac>)
 800344e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003452:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003456:	4293      	cmp	r3, r2
 8003458:	d104      	bne.n	8003464 <Board2_Actions+0x1e4>
        b = Board2_Critical_Voltage();
 800345a:	f7fe fb27 	bl	8001aac <Board2_Critical_Voltage>
 800345e:	4603      	mov	r3, r0
 8003460:	71fb      	strb	r3, [r7, #7]
 8003462:	e001      	b.n	8003468 <Board2_Actions+0x1e8>
      } else {
        b = false;
 8003464:	2300      	movs	r3, #0
 8003466:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003468:	79fb      	ldrb	r3, [r7, #7]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00c      	beq.n	8003488 <Board2_Actions+0x208>
        Board2_DW.is_Normal_voltage_b = Board2_IN_NO_ACTIVE_CHILD;
 800346e:	4b2f      	ldr	r3, [pc, #188]	@ (800352c <Board2_Actions+0x2ac>)
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        Board2_DW.is_Mode_manager = Board2_IN_Critical_voltage;
 8003476:	4b2d      	ldr	r3, [pc, #180]	@ (800352c <Board2_Actions+0x2ac>)
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board2_DW.decision.mode = ECO;
 800347e:	4b2b      	ldr	r3, [pc, #172]	@ (800352c <Board2_Actions+0x2ac>)
 8003480:	2202      	movs	r2, #2
 8003482:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board2_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 8003486:	e043      	b.n	8003510 <Board2_Actions+0x290>
        switch (Board2_DW.is_Normal_voltage_b) {
 8003488:	4b28      	ldr	r3, [pc, #160]	@ (800352c <Board2_Actions+0x2ac>)
 800348a:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800348e:	2b03      	cmp	r3, #3
 8003490:	d026      	beq.n	80034e0 <Board2_Actions+0x260>
 8003492:	2b03      	cmp	r3, #3
 8003494:	dc3c      	bgt.n	8003510 <Board2_Actions+0x290>
 8003496:	2b01      	cmp	r3, #1
 8003498:	d002      	beq.n	80034a0 <Board2_Actions+0x220>
 800349a:	2b02      	cmp	r3, #2
 800349c:	d010      	beq.n	80034c0 <Board2_Actions+0x240>
      break;
 800349e:	e037      	b.n	8003510 <Board2_Actions+0x290>
          b = Board2_Mode_B_Pressed();
 80034a0:	f7ff fec4 	bl	800322c <Board2_Mode_B_Pressed>
 80034a4:	4603      	mov	r3, r0
 80034a6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034a8:	79fb      	ldrb	r3, [r7, #7]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d028      	beq.n	8003500 <Board2_Actions+0x280>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_SPORT;
 80034ae:	4b1f      	ldr	r3, [pc, #124]	@ (800352c <Board2_Actions+0x2ac>)
 80034b0:	2203      	movs	r2, #3
 80034b2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = SPORT;
 80034b6:	4b1d      	ldr	r3, [pc, #116]	@ (800352c <Board2_Actions+0x2ac>)
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034be:	e01f      	b.n	8003500 <Board2_Actions+0x280>
          b = Board2_Mode_B_Pressed();
 80034c0:	f7ff feb4 	bl	800322c <Board2_Mode_B_Pressed>
 80034c4:	4603      	mov	r3, r0
 80034c6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d01a      	beq.n	8003504 <Board2_Actions+0x284>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_DEFAULT;
 80034ce:	4b17      	ldr	r3, [pc, #92]	@ (800352c <Board2_Actions+0x2ac>)
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = DEFAULT;
 80034d6:	4b15      	ldr	r3, [pc, #84]	@ (800352c <Board2_Actions+0x2ac>)
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034de:	e011      	b.n	8003504 <Board2_Actions+0x284>
          b = Board2_Mode_B_Pressed();
 80034e0:	f7ff fea4 	bl	800322c <Board2_Mode_B_Pressed>
 80034e4:	4603      	mov	r3, r0
 80034e6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00c      	beq.n	8003508 <Board2_Actions+0x288>
            Board2_DW.is_Normal_voltage_b = Board2_IN_Mode_ECO;
 80034ee:	4b0f      	ldr	r3, [pc, #60]	@ (800352c <Board2_Actions+0x2ac>)
 80034f0:	2202      	movs	r2, #2
 80034f2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board2_DW.decision.mode = ECO;
 80034f6:	4b0d      	ldr	r3, [pc, #52]	@ (800352c <Board2_Actions+0x2ac>)
 80034f8:	2202      	movs	r2, #2
 80034fa:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034fe:	e003      	b.n	8003508 <Board2_Actions+0x288>
          break;
 8003500:	bf00      	nop
 8003502:	e005      	b.n	8003510 <Board2_Actions+0x290>
          break;
 8003504:	bf00      	nop
 8003506:	e003      	b.n	8003510 <Board2_Actions+0x290>
          break;
 8003508:	bf00      	nop
      break;
 800350a:	e001      	b.n	8003510 <Board2_Actions+0x290>
      break;
 800350c:	bf00      	nop
 800350e:	e000      	b.n	8003512 <Board2_Actions+0x292>
      break;
 8003510:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Relay_manager != 0) {
 8003512:	4b06      	ldr	r3, [pc, #24]	@ (800352c <Board2_Actions+0x2ac>)
 8003514:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8003518:	2b00      	cmp	r3, #0
 800351a:	d045      	beq.n	80035a8 <Board2_Actions+0x328>
    switch (Board2_DW.is_Relay_manager) {
 800351c:	4b03      	ldr	r3, [pc, #12]	@ (800352c <Board2_Actions+0x2ac>)
 800351e:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003522:	2b01      	cmp	r3, #1
 8003524:	d004      	beq.n	8003530 <Board2_Actions+0x2b0>
 8003526:	2b02      	cmp	r3, #2
 8003528:	d021      	beq.n	800356e <Board2_Actions+0x2ee>
        Board2_DW.decision.relay = false;
      }
      break;
    }
  }
}
 800352a:	e03d      	b.n	80035a8 <Board2_Actions+0x328>
 800352c:	200001f8 	.word	0x200001f8
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003530:	4b1f      	ldr	r3, [pc, #124]	@ (80035b0 <Board2_Actions+0x330>)
 8003532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003536:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800353a:	4293      	cmp	r3, r2
 800353c:	d109      	bne.n	8003552 <Board2_Actions+0x2d2>
        b = !Board2_Critical_Voltage();
 800353e:	f7fe fab5 	bl	8001aac <Board2_Critical_Voltage>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	bf0c      	ite	eq
 8003548:	2301      	moveq	r3, #1
 800354a:	2300      	movne	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	71fb      	strb	r3, [r7, #7]
 8003550:	e001      	b.n	8003556 <Board2_Actions+0x2d6>
        b = false;
 8003552:	2300      	movs	r3, #0
 8003554:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d022      	beq.n	80035a2 <Board2_Actions+0x322>
        Board2_DW.is_Relay_manager = Board2_IN_Normal_voltage;
 800355c:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <Board2_Actions+0x330>)
 800355e:	2202      	movs	r2, #2
 8003560:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.decision.relay = true;
 8003564:	4b12      	ldr	r3, [pc, #72]	@ (80035b0 <Board2_Actions+0x330>)
 8003566:	2201      	movs	r2, #1
 8003568:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 800356c:	e019      	b.n	80035a2 <Board2_Actions+0x322>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <Board2_Actions+0x330>)
 8003570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003574:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003578:	4293      	cmp	r3, r2
 800357a:	d104      	bne.n	8003586 <Board2_Actions+0x306>
        b = Board2_Critical_Voltage();
 800357c:	f7fe fa96 	bl	8001aac <Board2_Critical_Voltage>
 8003580:	4603      	mov	r3, r0
 8003582:	71fb      	strb	r3, [r7, #7]
 8003584:	e001      	b.n	800358a <Board2_Actions+0x30a>
        b = false;
 8003586:	2300      	movs	r3, #0
 8003588:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <Board2_Actions+0x326>
        Board2_DW.is_Relay_manager = Board2_IN_Critical_voltage;
 8003590:	4b07      	ldr	r3, [pc, #28]	@ (80035b0 <Board2_Actions+0x330>)
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.decision.relay = false;
 8003598:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <Board2_Actions+0x330>)
 800359a:	2200      	movs	r2, #0
 800359c:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 80035a0:	e001      	b.n	80035a6 <Board2_Actions+0x326>
      break;
 80035a2:	bf00      	nop
 80035a4:	e000      	b.n	80035a8 <Board2_Actions+0x328>
      break;
 80035a6:	bf00      	nop
}
 80035a8:	bf00      	nop
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	200001f8 	.word	0x200001f8

080035b4 <Board2_isequal_l>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_isequal_l(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	460a      	mov	r2, r1
 80035be:	71fb      	strb	r3, [r7, #7]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 80035c4:	2300      	movs	r3, #0
 80035c6:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 80035c8:	79fa      	ldrb	r2, [r7, #7]
 80035ca:	79bb      	ldrb	r3, [r7, #6]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d101      	bne.n	80035d4 <Board2_isequal_l+0x20>
    p = true;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <Board2_isequal>:
  boolean_T varargin_1_spc_retro, boolean_T varargin_1_limit_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, boolean_T
  varargin_2_obs_detection)
{
 80035e2:	b590      	push	{r4, r7, lr}
 80035e4:	b087      	sub	sp, #28
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	ed87 0a03 	vstr	s0, [r7, #12]
 80035ec:	edc7 0a02 	vstr	s1, [r7, #8]
 80035f0:	4604      	mov	r4, r0
 80035f2:	4608      	mov	r0, r1
 80035f4:	4611      	mov	r1, r2
 80035f6:	461a      	mov	r2, r3
 80035f8:	4623      	mov	r3, r4
 80035fa:	80fb      	strh	r3, [r7, #6]
 80035fc:	4603      	mov	r3, r0
 80035fe:	80bb      	strh	r3, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
 8003604:	4613      	mov	r3, r2
 8003606:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 8003608:	2300      	movs	r3, #0
 800360a:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 800360c:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8003610:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8003614:	429a      	cmp	r2, r3
 8003616:	f040 80ee 	bne.w	80037f6 <Board2_isequal+0x214>
    if (varargin_1_limit_vel == varargin_2_limit_vel) {
 800361a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800361e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8003622:	429a      	cmp	r2, r3
 8003624:	f040 80e4 	bne.w	80037f0 <Board2_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 8003628:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 800362c:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8003630:	429a      	cmp	r2, r3
 8003632:	f040 80da 	bne.w	80037ea <Board2_isequal+0x208>
        if (Board2_isequal_l(varargin_1_mov_obs, varargin_2_mov_obs)) {
 8003636:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 800363a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff ffb7 	bl	80035b4 <Board2_isequal_l>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 80cb 	beq.w	80037e4 <Board2_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 800364e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 8003652:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 8003656:	429a      	cmp	r2, r3
 8003658:	f040 8081 	bne.w	800375e <Board2_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 800365c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 8003660:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8003664:	429a      	cmp	r2, r3
 8003666:	d177      	bne.n	8003758 <Board2_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 8003668:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 800366c:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 8003670:	429a      	cmp	r2, r3
 8003672:	d16e      	bne.n	8003752 <Board2_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8003674:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8003678:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 800367c:	429a      	cmp	r2, r3
 800367e:	d165      	bne.n	800374c <Board2_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 8003680:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8003684:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8003688:	429a      	cmp	r2, r3
 800368a:	d15c      	bne.n	8003746 <Board2_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 800368c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003690:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003694:	429a      	cmp	r2, r3
 8003696:	d153      	bne.n	8003740 <Board2_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 8003698:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 800369c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d14a      	bne.n	800373a <Board2_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 80036a4:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 80036a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d142      	bne.n	8003734 <Board2_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 80036ae:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 80036b0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d13a      	bne.n	800372e <Board2_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 80036b8:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 80036ba:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 80036be:	429a      	cmp	r2, r3
 80036c0:	d132      	bne.n	8003728 <Board2_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 80036c2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 80036c4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d12a      	bne.n	8003722 <Board2_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 80036cc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 80036ce:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d122      	bne.n	800371c <Board2_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 80036d6:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80036da:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80036de:	eeb4 7a67 	vcmp.f32	s14, s15
 80036e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036e6:	d116      	bne.n	8003716 <Board2_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80036e8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 80036ec:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80036f0:	eeb4 7a67 	vcmp.f32	s14, s15
 80036f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f8:	d10a      	bne.n	8003710 <Board2_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 80036fa:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 80036fe:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 8003702:	eeb4 7a67 	vcmp.f32	s14, s15
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	d101      	bne.n	8003710 <Board2_isequal+0x12e>
 800370c:	2301      	movs	r3, #1
 800370e:	e000      	b.n	8003712 <Board2_isequal+0x130>
 8003710:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 8003712:	75fb      	strb	r3, [r7, #23]
 8003714:	e025      	b.n	8003762 <Board2_isequal+0x180>
                                  } else {
                                    e_p = false;
 8003716:	2300      	movs	r3, #0
 8003718:	75fb      	strb	r3, [r7, #23]
 800371a:	e022      	b.n	8003762 <Board2_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 800371c:	2300      	movs	r3, #0
 800371e:	75fb      	strb	r3, [r7, #23]
 8003720:	e01f      	b.n	8003762 <Board2_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 8003722:	2300      	movs	r3, #0
 8003724:	75fb      	strb	r3, [r7, #23]
 8003726:	e01c      	b.n	8003762 <Board2_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 8003728:	2300      	movs	r3, #0
 800372a:	75fb      	strb	r3, [r7, #23]
 800372c:	e019      	b.n	8003762 <Board2_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]
 8003732:	e016      	b.n	8003762 <Board2_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 8003734:	2300      	movs	r3, #0
 8003736:	75fb      	strb	r3, [r7, #23]
 8003738:	e013      	b.n	8003762 <Board2_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 800373a:	2300      	movs	r3, #0
 800373c:	75fb      	strb	r3, [r7, #23]
 800373e:	e010      	b.n	8003762 <Board2_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 8003740:	2300      	movs	r3, #0
 8003742:	75fb      	strb	r3, [r7, #23]
 8003744:	e00d      	b.n	8003762 <Board2_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 8003746:	2300      	movs	r3, #0
 8003748:	75fb      	strb	r3, [r7, #23]
 800374a:	e00a      	b.n	8003762 <Board2_isequal+0x180>
                  }
                } else {
                  e_p = false;
 800374c:	2300      	movs	r3, #0
 800374e:	75fb      	strb	r3, [r7, #23]
 8003750:	e007      	b.n	8003762 <Board2_isequal+0x180>
                }
              } else {
                e_p = false;
 8003752:	2300      	movs	r3, #0
 8003754:	75fb      	strb	r3, [r7, #23]
 8003756:	e004      	b.n	8003762 <Board2_isequal+0x180>
              }
            } else {
              e_p = false;
 8003758:	2300      	movs	r3, #0
 800375a:	75fb      	strb	r3, [r7, #23]
 800375c:	e001      	b.n	8003762 <Board2_isequal+0x180>
            }
          } else {
            e_p = false;
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 8003762:	7dfb      	ldrb	r3, [r7, #23]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d03a      	beq.n	80037de <Board2_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 8003768:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800376c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003770:	429a      	cmp	r2, r3
 8003772:	d131      	bne.n	80037d8 <Board2_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8003774:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 8003778:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800377c:	429a      	cmp	r2, r3
 800377e:	d128      	bne.n	80037d2 <Board2_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 8003780:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8003784:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003788:	429a      	cmp	r2, r3
 800378a:	d11f      	bne.n	80037cc <Board2_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 800378c:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 8003790:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003794:	429a      	cmp	r2, r3
 8003796:	d116      	bne.n	80037c6 <Board2_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 8003798:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800379c:	ed97 7a02 	vldr	s14, [r7, #8]
 80037a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80037a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a8:	d10a      	bne.n	80037c0 <Board2_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 80037aa:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 80037ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80037b2:	eeb4 7a67 	vcmp.f32	s14, s15
 80037b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ba:	d101      	bne.n	80037c0 <Board2_isequal+0x1de>
 80037bc:	2301      	movs	r3, #1
 80037be:	e000      	b.n	80037c2 <Board2_isequal+0x1e0>
 80037c0:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 80037c2:	75fb      	strb	r3, [r7, #23]
 80037c4:	e019      	b.n	80037fa <Board2_isequal+0x218>
                  } else {
                    e_p = false;
 80037c6:	2300      	movs	r3, #0
 80037c8:	75fb      	strb	r3, [r7, #23]
 80037ca:	e016      	b.n	80037fa <Board2_isequal+0x218>
                  }
                } else {
                  e_p = false;
 80037cc:	2300      	movs	r3, #0
 80037ce:	75fb      	strb	r3, [r7, #23]
 80037d0:	e013      	b.n	80037fa <Board2_isequal+0x218>
                }
              } else {
                e_p = false;
 80037d2:	2300      	movs	r3, #0
 80037d4:	75fb      	strb	r3, [r7, #23]
 80037d6:	e010      	b.n	80037fa <Board2_isequal+0x218>
              }
            } else {
              e_p = false;
 80037d8:	2300      	movs	r3, #0
 80037da:	75fb      	strb	r3, [r7, #23]
 80037dc:	e00d      	b.n	80037fa <Board2_isequal+0x218>
            }
          } else {
            e_p = false;
 80037de:	2300      	movs	r3, #0
 80037e0:	75fb      	strb	r3, [r7, #23]
 80037e2:	e00a      	b.n	80037fa <Board2_isequal+0x218>
          }
        } else {
          e_p = false;
 80037e4:	2300      	movs	r3, #0
 80037e6:	75fb      	strb	r3, [r7, #23]
 80037e8:	e007      	b.n	80037fa <Board2_isequal+0x218>
        }
      } else {
        e_p = false;
 80037ea:	2300      	movs	r3, #0
 80037ec:	75fb      	strb	r3, [r7, #23]
 80037ee:	e004      	b.n	80037fa <Board2_isequal+0x218>
      }
    } else {
      e_p = false;
 80037f0:	2300      	movs	r3, #0
 80037f2:	75fb      	strb	r3, [r7, #23]
 80037f4:	e001      	b.n	80037fa <Board2_isequal+0x218>
    }
  } else {
    e_p = false;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80037fa:	7dfb      	ldrb	r3, [r7, #23]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <Board2_isequal+0x222>
    p = true;
 8003800:	2301      	movs	r3, #1
 8003802:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 8003804:	7dbb      	ldrb	r3, [r7, #22]
}
 8003806:	4618      	mov	r0, r3
 8003808:	371c      	adds	r7, #28
 800380a:	46bd      	mov	sp, r7
 800380c:	bd90      	pop	{r4, r7, pc}
	...

08003810 <Board2_Receive_global_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_global_state(void)
{
 8003810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003814:	b0a3      	sub	sp, #140	@ 0x8c
 8003816:	af1c      	add	r7, sp, #112	@ 0x70
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8003818:	f7fd fd18 	bl	800124c <Board2_Is_Rx_Finished>
 800381c:	4603      	mov	r3, r0
 800381e:	75fb      	strb	r3, [r7, #23]
  if (b) {
 8003820:	7dfb      	ldrb	r3, [r7, #23]
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 80ab 	beq.w	800397e <Board2_Receive_global_state+0x16e>
    b = Board2_Verify_Global_Integrity();
 8003828:	f7fe f936 	bl	8001a98 <Board2_Verify_Global_Integrity>
 800382c:	4603      	mov	r3, r0
 800382e:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8003830:	7dfb      	ldrb	r3, [r7, #23]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8094 	beq.w	8003960 <Board2_Receive_global_state+0x150>
      b_previousEvent = Board2_DW.sfEvent;
 8003838:	4b64      	ldr	r3, [pc, #400]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800383a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800383e:	613b      	str	r3, [r7, #16]
      Board2_DW.sfEvent = Board2_event_STEP;
 8003840:	4b62      	ldr	r3, [pc, #392]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003842:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003846:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Actions != 0) {
 800384a:	4b60      	ldr	r3, [pc, #384]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800384c:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <Board2_Receive_global_state+0x48>
        Board2_Actions();
 8003854:	f7ff fd14 	bl	8003280 <Board2_Actions>
      }

      Board2_DW.sfEvent = b_previousEvent;
 8003858:	4a5c      	ldr	r2, [pc, #368]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      Board2_Raise_MTalk();
 8003860:	f7fd fbe4 	bl	800102c <Board2_Raise_MTalk>
      if (Board2_isequal(Board2_DW.global_state.stateB1.battery_voltage,
 8003864:	4b59      	ldr	r3, [pc, #356]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003866:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800386a:	4b58      	ldr	r3, [pc, #352]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800386c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003870:	4b56      	ldr	r3, [pc, #344]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003872:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8003876:	4b55      	ldr	r3, [pc, #340]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003878:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 800387c:	4b53      	ldr	r3, [pc, #332]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800387e:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 8003882:	4b52      	ldr	r3, [pc, #328]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003884:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8003888:	4b50      	ldr	r3, [pc, #320]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800388a:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 800388e:	4b4f      	ldr	r3, [pc, #316]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003890:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b4d      	ldr	r3, [pc, #308]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003898:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 800389c:	60ba      	str	r2, [r7, #8]
 800389e:	4b4b      	ldr	r3, [pc, #300]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038a0:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 80038a4:	6079      	str	r1, [r7, #4]
 80038a6:	4b49      	ldr	r3, [pc, #292]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80038ac:	4a47      	ldr	r2, [pc, #284]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038ae:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 80038b2:	4946      	ldr	r1, [pc, #280]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038b4:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 80038b8:	4844      	ldr	r0, [pc, #272]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038ba:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 80038be:	901b      	str	r0, [sp, #108]	@ 0x6c
 80038c0:	911a      	str	r1, [sp, #104]	@ 0x68
 80038c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80038c4:	9318      	str	r3, [sp, #96]	@ 0x60
 80038c6:	4b41      	ldr	r3, [pc, #260]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038c8:	ad10      	add	r5, sp, #64	@ 0x40
 80038ca:	f103 0410 	add.w	r4, r3, #16
 80038ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80038d6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80038da:	4b3c      	ldr	r3, [pc, #240]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038dc:	ac0c      	add	r4, sp, #48	@ 0x30
 80038de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	920a      	str	r2, [sp, #40]	@ 0x28
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80038f0:	9608      	str	r6, [sp, #32]
 80038f2:	4b36      	ldr	r3, [pc, #216]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80038f4:	466d      	mov	r5, sp
 80038f6:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 80038fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038fe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003902:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003906:	464b      	mov	r3, r9
 8003908:	4642      	mov	r2, r8
 800390a:	4671      	mov	r1, lr
 800390c:	4660      	mov	r0, ip
 800390e:	eef0 0a47 	vmov.f32	s1, s14
 8003912:	eeb0 0a67 	vmov.f32	s0, s15
 8003916:	f7ff fe64 	bl	80035e2 <Board2_isequal>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00a      	beq.n	8003936 <Board2_Receive_global_state+0x126>
                         Board2_DW.receivedGlobalStatePacket.global_state.mov_obs,
                         Board2_DW.receivedGlobalStatePacket.global_state.spc_retro,
                         Board2_DW.receivedGlobalStatePacket.global_state.limit_vel,
                         Board2_DW.receivedGlobalStatePacket.global_state.obs_detection))
      {
        Board2_DW.is_Supervisor = Board2_IN_Global_state_received;
 8003920:	4b2a      	ldr	r3, [pc, #168]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003922:	2203      	movs	r2, #3
 8003924:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8003928:	f7fd fb86 	bl	8001038 <Board2_Get_Timestamp>
 800392c:	4603      	mov	r3, r0
 800392e:	4a27      	ldr	r2, [pc, #156]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003930:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      Board2_Abort_Communication();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 8003934:	e044      	b.n	80039c0 <Board2_Receive_global_state+0x1b0>
        Board2_exit_internal_Normal();
 8003936:	f7fd fe4d 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 800393a:	f7fd fed3 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 800393e:	f7fd fc68 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8003942:	f7fd fc6c 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8003946:	f7fd fc5e 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Single_Board;
 800394a:	4b20      	ldr	r3, [pc, #128]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 800394c:	2203      	movs	r2, #3
 800394e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Single_Board = Board2_IN_Other_board_failure;
 8003952:	4b1e      	ldr	r3, [pc, #120]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        Board2_Compute_Degraded_Actions();
 800395a:	f7fd fc95 	bl	8001288 <Board2_Compute_Degraded_Actions>
}
 800395e:	e02f      	b.n	80039c0 <Board2_Receive_global_state+0x1b0>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 8003960:	4b1a      	ldr	r3, [pc, #104]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003962:	2206      	movs	r2, #6
 8003964:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Wait_Global_State();
 8003968:	f7fd fee0 	bl	800172c <Board2_Wait_Global_State>
      Board2_Lower_MTalk();
 800396c:	f7fd fc57 	bl	800121e <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8003970:	f7fd fb62 	bl	8001038 <Board2_Get_Timestamp>
 8003974:	4603      	mov	r3, r0
 8003976:	4a15      	ldr	r2, [pc, #84]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003978:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 800397c:	e020      	b.n	80039c0 <Board2_Receive_global_state+0x1b0>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 800397e:	4b13      	ldr	r3, [pc, #76]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 8003980:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003984:	f241 517c 	movw	r1, #5500	@ 0x157c
 8003988:	4618      	mov	r0, r3
 800398a:	f7fd fc2e 	bl	80011ea <Board2_Check_Timeout_Us>
 800398e:	4603      	mov	r3, r0
 8003990:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8003992:	7dfb      	ldrb	r3, [r7, #23]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d013      	beq.n	80039c0 <Board2_Receive_global_state+0x1b0>
      Board2_Compute_Degraded_Actions();
 8003998:	f7fd fc76 	bl	8001288 <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 800399c:	f7fd fe1a 	bl	80015d4 <Board2_exit_internal_Normal>
      Board2_Disable_MUX();
 80039a0:	f7fd fea0 	bl	80016e4 <Board2_Disable_MUX>
      Board2_Close_Session();
 80039a4:	f7fd fc35 	bl	8001212 <Board2_Close_Session>
      Board2_Lower_MTalk();
 80039a8:	f7fd fc39 	bl	800121e <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 80039ac:	f7fd fc2b 	bl	8001206 <Board2_Abort_Communication>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80039b0:	4b06      	ldr	r3, [pc, #24]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 80039b8:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <Board2_Receive_global_state+0x1bc>)
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 80039c0:	bf00      	nop
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80039ca:	bf00      	nop
 80039cc:	200001f8 	.word	0x200001f8

080039d0 <Board2_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Verify_State_Integrity(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board2_DW.receivedStatePacket);
 80039d4:	4802      	ldr	r0, [pc, #8]	@ (80039e0 <Board2_Verify_State_Integrity+0x10>)
 80039d6:	f002 f8f5 	bl	8005bc4 <CRC_Check_State>
 80039da:	4603      	mov	r3, r0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	200002b8 	.word	0x200002b8

080039e4 <Board2_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar2(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 80039e8:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <Board2_Obs_Sonar2+0x2c>)
 80039ea:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 80039ee:	2b95      	cmp	r3, #149	@ 0x95
 80039f0:	d907      	bls.n	8003a02 <Board2_Obs_Sonar2+0x1e>
    (Board2_DW.state.sonar2 <= Board2_MAX_DISTANCE);
 80039f2:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <Board2_Obs_Sonar2+0x2c>)
 80039f4:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board2_DW.state.sonar2 >= Board2_MIN_DISTANCE) &&
 80039f8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80039fc:	d801      	bhi.n	8003a02 <Board2_Obs_Sonar2+0x1e>
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <Board2_Obs_Sonar2+0x20>
 8003a02:	2300      	movs	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	200001f8 	.word	0x200001f8

08003a14 <Board2_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 8003a1e:	6839      	ldr	r1, [r7, #0]
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f002 f9f3 	bl	8005e0c <Time_Check_Elapsed_ms>
 8003a26:	4603      	mov	r3, r0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <Board2_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar1(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8003a34:	4b09      	ldr	r3, [pc, #36]	@ (8003a5c <Board2_Obs_Sonar1+0x2c>)
 8003a36:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003a3a:	2b95      	cmp	r3, #149	@ 0x95
 8003a3c:	d907      	bls.n	8003a4e <Board2_Obs_Sonar1+0x1e>
    (Board2_DW.state.sonar1 <= Board2_MAX_DISTANCE);
 8003a3e:	4b07      	ldr	r3, [pc, #28]	@ (8003a5c <Board2_Obs_Sonar1+0x2c>)
 8003a40:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board2_DW.state.sonar1 >= Board2_MIN_DISTANCE) &&
 8003a44:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003a48:	d801      	bhi.n	8003a4e <Board2_Obs_Sonar1+0x1e>
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e000      	b.n	8003a50 <Board2_Obs_Sonar1+0x20>
 8003a4e:	2300      	movs	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	200001f8 	.word	0x200001f8

08003a60 <Board2_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Obs_Sonar3(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 8003a64:	4b09      	ldr	r3, [pc, #36]	@ (8003a8c <Board2_Obs_Sonar3+0x2c>)
 8003a66:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8003a6a:	2b95      	cmp	r3, #149	@ 0x95
 8003a6c:	d907      	bls.n	8003a7e <Board2_Obs_Sonar3+0x1e>
    (Board2_DW.state.sonar3 <= Board2_MAX_DISTANCE);
 8003a6e:	4b07      	ldr	r3, [pc, #28]	@ (8003a8c <Board2_Obs_Sonar3+0x2c>)
 8003a70:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board2_DW.state.sonar3 >= Board2_MIN_DISTANCE) &&
 8003a74:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003a78:	d801      	bhi.n	8003a7e <Board2_Obs_Sonar3+0x1e>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <Board2_Obs_Sonar3+0x20>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr
 8003a8c:	200001f8 	.word	0x200001f8

08003a90 <Board2_Moving_obstacle>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Moving_obstacle(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_No_obstacle != 0) && (Board2_DW.is_No_obstacle ==
 8003a96:	4b7f      	ldr	r3, [pc, #508]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003a98:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00f      	beq.n	8003ac0 <Board2_Moving_obstacle+0x30>
 8003aa0:	4b7c      	ldr	r3, [pc, #496]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003aa2:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d10a      	bne.n	8003ac0 <Board2_Moving_obstacle+0x30>
       Board2_IN_No_movements) && (Board2_DW.sfEvent == Board2_event_STEP)) {
 8003aaa:	4b7a      	ldr	r3, [pc, #488]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ab0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d103      	bne.n	8003ac0 <Board2_Moving_obstacle+0x30>
    Board2_DW.moving_obstacle = NO_OBSTACLE;
 8003ab8:	4b76      	ldr	r3, [pc, #472]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  }

  if (Board2_DW.is_active_Obstacle_from_left != 0) {
 8003ac0:	4b74      	ldr	r3, [pc, #464]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003ac2:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d06d      	beq.n	8003ba6 <Board2_Moving_obstacle+0x116>
    switch (Board2_DW.is_Obstacle_from_left) {
 8003aca:	4b72      	ldr	r3, [pc, #456]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003acc:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	d03c      	beq.n	8003b4e <Board2_Moving_obstacle+0xbe>
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	dc66      	bgt.n	8003ba6 <Board2_Moving_obstacle+0x116>
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d002      	beq.n	8003ae2 <Board2_Moving_obstacle+0x52>
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d005      	beq.n	8003aec <Board2_Moving_obstacle+0x5c>
 8003ae0:	e061      	b.n	8003ba6 <Board2_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8003ae2:	4b6c      	ldr	r3, [pc, #432]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8003aea:	e05c      	b.n	8003ba6 <Board2_Moving_obstacle+0x116>

     case Board2_IN_Obstacle_left:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003aec:	4b69      	ldr	r3, [pc, #420]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003af2:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d104      	bne.n	8003b04 <Board2_Moving_obstacle+0x74>
        b = Board2_Obs_Sonar2();
 8003afa:	f7ff ff73 	bl	80039e4 <Board2_Obs_Sonar2>
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
 8003b02:	e001      	b.n	8003b08 <Board2_Moving_obstacle+0x78>
      } else {
        b = false;
 8003b04:	2300      	movs	r3, #0
 8003b06:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003b08:	79fb      	ldrb	r3, [r7, #7]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <Board2_Moving_obstacle+0x90>
        Board2_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8003b0e:	4b61      	ldr	r3, [pc, #388]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board2_DW.moving_obstacle = MOVING_FROM_LEFT;
 8003b16:	4b5f      	ldr	r3, [pc, #380]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                 Board2_Check_Timeout_Ms(Board2_DW.time_obs, Board2_OBS_TIMEOUT))
      {
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
      }
      break;
 8003b1e:	e03f      	b.n	8003ba0 <Board2_Moving_obstacle+0x110>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003b20:	4b5c      	ldr	r3, [pc, #368]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b26:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d138      	bne.n	8003ba0 <Board2_Moving_obstacle+0x110>
                 Board2_Check_Timeout_Ms(Board2_DW.time_obs, Board2_OBS_TIMEOUT))
 8003b2e:	4b59      	ldr	r3, [pc, #356]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b34:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff ff6b 	bl	8003a14 <Board2_Check_Timeout_Ms>
 8003b3e:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d02d      	beq.n	8003ba0 <Board2_Moving_obstacle+0x110>
        Board2_DW.is_Obstacle_from_left = Board2_IN_Waiting;
 8003b44:	4b53      	ldr	r3, [pc, #332]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b46:	2203      	movs	r2, #3
 8003b48:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8003b4c:	e028      	b.n	8003ba0 <Board2_Moving_obstacle+0x110>

     case Board2_IN_Waiting:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003b4e:	4b51      	ldr	r3, [pc, #324]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b54:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d111      	bne.n	8003b80 <Board2_Moving_obstacle+0xf0>
        if (Board2_Obs_Sonar1()) {
 8003b5c:	f7ff ff68 	bl	8003a30 <Board2_Obs_Sonar1>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d009      	beq.n	8003b7a <Board2_Moving_obstacle+0xea>
          b = !Board2_Obs_Sonar2();
 8003b66:	f7ff ff3d 	bl	80039e4 <Board2_Obs_Sonar2>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf0c      	ite	eq
 8003b70:	2301      	moveq	r3, #1
 8003b72:	2300      	movne	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	71fb      	strb	r3, [r7, #7]
 8003b78:	e004      	b.n	8003b84 <Board2_Moving_obstacle+0xf4>
        } else {
          b = false;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	71fb      	strb	r3, [r7, #7]
 8003b7e:	e001      	b.n	8003b84 <Board2_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003b80:	2300      	movs	r3, #0
 8003b82:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00c      	beq.n	8003ba4 <Board2_Moving_obstacle+0x114>
        Board2_DW.is_Obstacle_from_left = Board2_IN_Obstacle_left;
 8003b8a:	4b42      	ldr	r3, [pc, #264]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board2_DW.time_obs = Board2_Get_Timestamp();
 8003b92:	f7fd fa51 	bl	8001038 <Board2_Get_Timestamp>
 8003b96:	4603      	mov	r3, r0
 8003b98:	4a3e      	ldr	r2, [pc, #248]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003b9a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      }
      break;
 8003b9e:	e001      	b.n	8003ba4 <Board2_Moving_obstacle+0x114>
      break;
 8003ba0:	bf00      	nop
 8003ba2:	e000      	b.n	8003ba6 <Board2_Moving_obstacle+0x116>
      break;
 8003ba4:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Obstacle_from_right != 0) {
 8003ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003ba8:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d06d      	beq.n	8003c8c <Board2_Moving_obstacle+0x1fc>
    switch (Board2_DW.is_Obstacle_from_right) {
 8003bb0:	4b38      	ldr	r3, [pc, #224]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003bb2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d03c      	beq.n	8003c34 <Board2_Moving_obstacle+0x1a4>
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	dc66      	bgt.n	8003c8c <Board2_Moving_obstacle+0x1fc>
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d002      	beq.n	8003bc8 <Board2_Moving_obstacle+0x138>
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d005      	beq.n	8003bd2 <Board2_Moving_obstacle+0x142>
        Board2_DW.time_obs = Board2_Get_Timestamp();
      }
      break;
    }
  }
}
 8003bc6:	e061      	b.n	8003c8c <Board2_Moving_obstacle+0x1fc>
      Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8003bc8:	4b32      	ldr	r3, [pc, #200]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003bca:	2203      	movs	r2, #3
 8003bcc:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      break;
 8003bd0:	e05c      	b.n	8003c8c <Board2_Moving_obstacle+0x1fc>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003bd2:	4b30      	ldr	r3, [pc, #192]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bd8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d104      	bne.n	8003bea <Board2_Moving_obstacle+0x15a>
        b = Board2_Obs_Sonar2();
 8003be0:	f7ff ff00 	bl	80039e4 <Board2_Obs_Sonar2>
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
 8003be8:	e001      	b.n	8003bee <Board2_Moving_obstacle+0x15e>
        b = false;
 8003bea:	2300      	movs	r3, #0
 8003bec:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bee:	79fb      	ldrb	r3, [r7, #7]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d008      	beq.n	8003c06 <Board2_Moving_obstacle+0x176>
        Board2_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8003bf4:	4b27      	ldr	r3, [pc, #156]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        Board2_DW.moving_obstacle = MOVING_FROM_RIGHT;
 8003bfc:	4b25      	ldr	r3, [pc, #148]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8003c04:	e03f      	b.n	8003c86 <Board2_Moving_obstacle+0x1f6>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003c06:	4b23      	ldr	r3, [pc, #140]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c0c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d138      	bne.n	8003c86 <Board2_Moving_obstacle+0x1f6>
                 Board2_Check_Timeout_Ms(Board2_DW.time_obs, Board2_OBS_TIMEOUT))
 8003c14:	4b1f      	ldr	r3, [pc, #124]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c1a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff fef8 	bl	8003a14 <Board2_Check_Timeout_Ms>
 8003c24:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d02d      	beq.n	8003c86 <Board2_Moving_obstacle+0x1f6>
        Board2_DW.is_Obstacle_from_right = Board2_IN_Waiting;
 8003c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      break;
 8003c32:	e028      	b.n	8003c86 <Board2_Moving_obstacle+0x1f6>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8003c34:	4b17      	ldr	r3, [pc, #92]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c3a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d111      	bne.n	8003c66 <Board2_Moving_obstacle+0x1d6>
        if (Board2_Obs_Sonar3()) {
 8003c42:	f7ff ff0d 	bl	8003a60 <Board2_Obs_Sonar3>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d009      	beq.n	8003c60 <Board2_Moving_obstacle+0x1d0>
          b = !Board2_Obs_Sonar2();
 8003c4c:	f7ff feca 	bl	80039e4 <Board2_Obs_Sonar2>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bf0c      	ite	eq
 8003c56:	2301      	moveq	r3, #1
 8003c58:	2300      	movne	r3, #0
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	71fb      	strb	r3, [r7, #7]
 8003c5e:	e004      	b.n	8003c6a <Board2_Moving_obstacle+0x1da>
          b = false;
 8003c60:	2300      	movs	r3, #0
 8003c62:	71fb      	strb	r3, [r7, #7]
 8003c64:	e001      	b.n	8003c6a <Board2_Moving_obstacle+0x1da>
        b = false;
 8003c66:	2300      	movs	r3, #0
 8003c68:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00c      	beq.n	8003c8a <Board2_Moving_obstacle+0x1fa>
        Board2_DW.is_Obstacle_from_right = Board2_IN_Obstacle_right;
 8003c70:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
        Board2_DW.time_obs = Board2_Get_Timestamp();
 8003c78:	f7fd f9de 	bl	8001038 <Board2_Get_Timestamp>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	4a05      	ldr	r2, [pc, #20]	@ (8003c94 <Board2_Moving_obstacle+0x204>)
 8003c80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003c84:	e001      	b.n	8003c8a <Board2_Moving_obstacle+0x1fa>
      break;
 8003c86:	bf00      	nop
 8003c88:	e000      	b.n	8003c8c <Board2_Moving_obstacle+0x1fc>
      break;
 8003c8a:	bf00      	nop
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200001f8 	.word	0x200001f8

08003c98 <Board2_Button2_Pressed_Retro>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button2_Pressed_Retro(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003c9e:	4b12      	ldr	r3, [pc, #72]	@ (8003ce8 <Board2_Button2_Pressed_Retro+0x50>)
 8003ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ca4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d002      	beq.n	8003cb2 <Board2_Button2_Pressed_Retro+0x1a>
    y = false;
 8003cac:	2300      	movs	r3, #0
 8003cae:	71fb      	strb	r3, [r7, #7]
 8003cb0:	e013      	b.n	8003cda <Board2_Button2_Pressed_Retro+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button2_retro));
 8003cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce8 <Board2_Button2_Pressed_Retro+0x50>)
 8003cb4:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d006      	beq.n	8003cca <Board2_Button2_Pressed_Retro+0x32>
 8003cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce8 <Board2_Button2_Pressed_Retro+0x50>)
 8003cbe:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <Board2_Button2_Pressed_Retro+0x32>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <Board2_Button2_Pressed_Retro+0x34>
 8003cca:	2300      	movs	r3, #0
 8003ccc:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2_retro = Board2_DW.state.button2;
 8003cce:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <Board2_Button2_Pressed_Retro+0x50>)
 8003cd0:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003cd4:	4b04      	ldr	r3, [pc, #16]	@ (8003ce8 <Board2_Button2_Pressed_Retro+0x50>)
 8003cd6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
  }

  return y;
 8003cda:	79fb      	ldrb	r3, [r7, #7]
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	200001f8 	.word	0x200001f8

08003cec <Board2_Button1_Pressed_Retro>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button1_Pressed_Retro(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003cf2:	4b12      	ldr	r3, [pc, #72]	@ (8003d3c <Board2_Button1_Pressed_Retro+0x50>)
 8003cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cf8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d002      	beq.n	8003d06 <Board2_Button1_Pressed_Retro+0x1a>
    y = false;
 8003d00:	2300      	movs	r3, #0
 8003d02:	71fb      	strb	r3, [r7, #7]
 8003d04:	e013      	b.n	8003d2e <Board2_Button1_Pressed_Retro+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button1_retro));
 8003d06:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <Board2_Button1_Pressed_Retro+0x50>)
 8003d08:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d006      	beq.n	8003d1e <Board2_Button1_Pressed_Retro+0x32>
 8003d10:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <Board2_Button1_Pressed_Retro+0x50>)
 8003d12:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <Board2_Button1_Pressed_Retro+0x32>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e000      	b.n	8003d20 <Board2_Button1_Pressed_Retro+0x34>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1_retro = Board2_DW.state.button1;
 8003d22:	4b06      	ldr	r3, [pc, #24]	@ (8003d3c <Board2_Button1_Pressed_Retro+0x50>)
 8003d24:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003d28:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <Board2_Button1_Pressed_Retro+0x50>)
 8003d2a:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
  }

  return y;
 8003d2e:	79fb      	ldrb	r3, [r7, #7]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	200001f8 	.word	0x200001f8

08003d40 <Board2_Button2_Pressed_Obs>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button2_Pressed_Obs(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003d46:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <Board2_Button2_Pressed_Obs+0x50>)
 8003d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d4c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d002      	beq.n	8003d5a <Board2_Button2_Pressed_Obs+0x1a>
    y = false;
 8003d54:	2300      	movs	r3, #0
 8003d56:	71fb      	strb	r3, [r7, #7]
 8003d58:	e013      	b.n	8003d82 <Board2_Button2_Pressed_Obs+0x42>
  } else {
    y = (Board2_DW.state.button1 && (!Board2_DW.prev_button2_obs));
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d90 <Board2_Button2_Pressed_Obs+0x50>)
 8003d5c:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d006      	beq.n	8003d72 <Board2_Button2_Pressed_Obs+0x32>
 8003d64:	4b0a      	ldr	r3, [pc, #40]	@ (8003d90 <Board2_Button2_Pressed_Obs+0x50>)
 8003d66:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <Board2_Button2_Pressed_Obs+0x32>
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <Board2_Button2_Pressed_Obs+0x34>
 8003d72:	2300      	movs	r3, #0
 8003d74:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button2_obs = Board2_DW.state.button1;
 8003d76:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <Board2_Button2_Pressed_Obs+0x50>)
 8003d78:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003d7c:	4b04      	ldr	r3, [pc, #16]	@ (8003d90 <Board2_Button2_Pressed_Obs+0x50>)
 8003d7e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
  }

  return y;
 8003d82:	79fb      	ldrb	r3, [r7, #7]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	200001f8 	.word	0x200001f8

08003d94 <Board2_Button1_Pressed_Obs>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Button1_Pressed_Obs(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board2_DW.sfEvent != Board2_event_STEP) {
 8003d9a:	4b12      	ldr	r3, [pc, #72]	@ (8003de4 <Board2_Button1_Pressed_Obs+0x50>)
 8003d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003da0:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d002      	beq.n	8003dae <Board2_Button1_Pressed_Obs+0x1a>
    y = false;
 8003da8:	2300      	movs	r3, #0
 8003daa:	71fb      	strb	r3, [r7, #7]
 8003dac:	e013      	b.n	8003dd6 <Board2_Button1_Pressed_Obs+0x42>
  } else {
    y = (Board2_DW.state.button2 && (!Board2_DW.prev_button1_obs));
 8003dae:	4b0d      	ldr	r3, [pc, #52]	@ (8003de4 <Board2_Button1_Pressed_Obs+0x50>)
 8003db0:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d006      	beq.n	8003dc6 <Board2_Button1_Pressed_Obs+0x32>
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <Board2_Button1_Pressed_Obs+0x50>)
 8003dba:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <Board2_Button1_Pressed_Obs+0x32>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e000      	b.n	8003dc8 <Board2_Button1_Pressed_Obs+0x34>
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	71fb      	strb	r3, [r7, #7]
    Board2_DW.prev_button1_obs = Board2_DW.state.button2;
 8003dca:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <Board2_Button1_Pressed_Obs+0x50>)
 8003dcc:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003dd0:	4b04      	ldr	r3, [pc, #16]	@ (8003de4 <Board2_Button1_Pressed_Obs+0x50>)
 8003dd2:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
  }

  return y;
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	200001f8 	.word	0x200001f8

08003de8 <Board2_Combo>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Combo(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board2_DW.is_active_Special_retro != 0) {
 8003dee:	4b5c      	ldr	r3, [pc, #368]	@ (8003f60 <Board2_Combo+0x178>)
 8003df0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d054      	beq.n	8003ea2 <Board2_Combo+0xba>
    switch (Board2_DW.is_Special_retro) {
 8003df8:	4b59      	ldr	r3, [pc, #356]	@ (8003f60 <Board2_Combo+0x178>)
 8003dfa:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d03a      	beq.n	8003e78 <Board2_Combo+0x90>
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	dc4d      	bgt.n	8003ea2 <Board2_Combo+0xba>
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d002      	beq.n	8003e10 <Board2_Combo+0x28>
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d02f      	beq.n	8003e6e <Board2_Combo+0x86>
 8003e0e:	e048      	b.n	8003ea2 <Board2_Combo+0xba>
     case Board2_IN_First_button:
      b = Board2_Button2_Pressed_Retro();
 8003e10:	f7ff ff42 	bl	8003c98 <Board2_Button2_Pressed_Retro>
 8003e14:	4603      	mov	r3, r0
 8003e16:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d010      	beq.n	8003e40 <Board2_Combo+0x58>
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_change;
 8003e1e:	4b50      	ldr	r3, [pc, #320]	@ (8003f60 <Board2_Combo+0x178>)
 8003e20:	2202      	movs	r2, #2
 8003e22:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
        Board2_DW.special_retro = !Board2_DW.special_retro;
 8003e26:	4b4e      	ldr	r3, [pc, #312]	@ (8003f60 <Board2_Combo+0x178>)
 8003e28:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf0c      	ite	eq
 8003e30:	2301      	moveq	r3, #1
 8003e32:	2300      	movne	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	4b49      	ldr	r3, [pc, #292]	@ (8003f60 <Board2_Combo+0x178>)
 8003e3a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
                 Board2_Check_Timeout_Ms(Board2_DW.time_button,
                  Board2_BUTTON_TIMEOUT)) {
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
      }
      break;
 8003e3e:	e02d      	b.n	8003e9c <Board2_Combo+0xb4>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003e40:	4b47      	ldr	r3, [pc, #284]	@ (8003f60 <Board2_Combo+0x178>)
 8003e42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e46:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d126      	bne.n	8003e9c <Board2_Combo+0xb4>
                 Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8003e4e:	4b44      	ldr	r3, [pc, #272]	@ (8003f60 <Board2_Combo+0x178>)
 8003e50:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003e54:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7ff fddb 	bl	8003a14 <Board2_Check_Timeout_Ms>
 8003e5e:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d01b      	beq.n	8003e9c <Board2_Combo+0xb4>
        Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 8003e64:	4b3e      	ldr	r3, [pc, #248]	@ (8003f60 <Board2_Combo+0x178>)
 8003e66:	2203      	movs	r2, #3
 8003e68:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
      break;
 8003e6c:	e016      	b.n	8003e9c <Board2_Combo+0xb4>

     case Board2_IN_Special_retro_change:
      Board2_DW.is_Special_retro = Board2_IN_Special_retro_start;
 8003e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f60 <Board2_Combo+0x178>)
 8003e70:	2203      	movs	r2, #3
 8003e72:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
      break;
 8003e76:	e014      	b.n	8003ea2 <Board2_Combo+0xba>

     case Board2_IN_Special_retro_start:
      b = Board2_Button1_Pressed_Retro();
 8003e78:	f7ff ff38 	bl	8003cec <Board2_Button1_Pressed_Retro>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00c      	beq.n	8003ea0 <Board2_Combo+0xb8>
        Board2_DW.is_Special_retro = Board2_IN_First_button;
 8003e86:	4b36      	ldr	r3, [pc, #216]	@ (8003f60 <Board2_Combo+0x178>)
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
        Board2_DW.time_button = Board2_Get_Timestamp();
 8003e8e:	f7fd f8d3 	bl	8001038 <Board2_Get_Timestamp>
 8003e92:	4603      	mov	r3, r0
 8003e94:	4a32      	ldr	r2, [pc, #200]	@ (8003f60 <Board2_Combo+0x178>)
 8003e96:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      }
      break;
 8003e9a:	e001      	b.n	8003ea0 <Board2_Combo+0xb8>
      break;
 8003e9c:	bf00      	nop
 8003e9e:	e000      	b.n	8003ea2 <Board2_Combo+0xba>
      break;
 8003ea0:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Obstacle_detection != 0) {
 8003ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8003f60 <Board2_Combo+0x178>)
 8003ea4:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d054      	beq.n	8003f56 <Board2_Combo+0x16e>
    switch (Board2_DW.is_Obstacle_detection) {
 8003eac:	4b2c      	ldr	r3, [pc, #176]	@ (8003f60 <Board2_Combo+0x178>)
 8003eae:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d03a      	beq.n	8003f2c <Board2_Combo+0x144>
 8003eb6:	2b03      	cmp	r3, #3
 8003eb8:	dc4d      	bgt.n	8003f56 <Board2_Combo+0x16e>
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d002      	beq.n	8003ec4 <Board2_Combo+0xdc>
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d02f      	beq.n	8003f22 <Board2_Combo+0x13a>
        Board2_DW.time_button = Board2_Get_Timestamp();
      }
      break;
    }
  }
}
 8003ec2:	e048      	b.n	8003f56 <Board2_Combo+0x16e>
      b = Board2_Button2_Pressed_Obs();
 8003ec4:	f7ff ff3c 	bl	8003d40 <Board2_Button2_Pressed_Obs>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d010      	beq.n	8003ef4 <Board2_Combo+0x10c>
        Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_change;
 8003ed2:	4b23      	ldr	r3, [pc, #140]	@ (8003f60 <Board2_Combo+0x178>)
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board2_DW.obs_detection = !Board2_DW.obs_detection;
 8003eda:	4b21      	ldr	r3, [pc, #132]	@ (8003f60 <Board2_Combo+0x178>)
 8003edc:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	4b1c      	ldr	r3, [pc, #112]	@ (8003f60 <Board2_Combo+0x178>)
 8003eee:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      break;
 8003ef2:	e02d      	b.n	8003f50 <Board2_Combo+0x168>
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f60 <Board2_Combo+0x178>)
 8003ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003efa:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d126      	bne.n	8003f50 <Board2_Combo+0x168>
                 Board2_Check_Timeout_Ms(Board2_DW.time_button,
 8003f02:	4b17      	ldr	r3, [pc, #92]	@ (8003f60 <Board2_Combo+0x178>)
 8003f04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003f08:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7ff fd81 	bl	8003a14 <Board2_Check_Timeout_Ms>
 8003f12:	4603      	mov	r3, r0
      } else if ((Board2_DW.sfEvent == Board2_event_STEP) &&
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d01b      	beq.n	8003f50 <Board2_Combo+0x168>
        Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 8003f18:	4b11      	ldr	r3, [pc, #68]	@ (8003f60 <Board2_Combo+0x178>)
 8003f1a:	2203      	movs	r2, #3
 8003f1c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      break;
 8003f20:	e016      	b.n	8003f50 <Board2_Combo+0x168>
      Board2_DW.is_Obstacle_detection = Board2_IN_Special_retro_start;
 8003f22:	4b0f      	ldr	r3, [pc, #60]	@ (8003f60 <Board2_Combo+0x178>)
 8003f24:	2203      	movs	r2, #3
 8003f26:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      break;
 8003f2a:	e014      	b.n	8003f56 <Board2_Combo+0x16e>
      b = Board2_Button1_Pressed_Obs();
 8003f2c:	f7ff ff32 	bl	8003d94 <Board2_Button1_Pressed_Obs>
 8003f30:	4603      	mov	r3, r0
 8003f32:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00c      	beq.n	8003f54 <Board2_Combo+0x16c>
        Board2_DW.is_Obstacle_detection = Board2_IN_First_button;
 8003f3a:	4b09      	ldr	r3, [pc, #36]	@ (8003f60 <Board2_Combo+0x178>)
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board2_DW.time_button = Board2_Get_Timestamp();
 8003f42:	f7fd f879 	bl	8001038 <Board2_Get_Timestamp>
 8003f46:	4603      	mov	r3, r0
 8003f48:	4a05      	ldr	r2, [pc, #20]	@ (8003f60 <Board2_Combo+0x178>)
 8003f4a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8003f4e:	e001      	b.n	8003f54 <Board2_Combo+0x16c>
      break;
 8003f50:	bf00      	nop
 8003f52:	e000      	b.n	8003f56 <Board2_Combo+0x16e>
      break;
 8003f54:	bf00      	nop
}
 8003f56:	bf00      	nop
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	200001f8 	.word	0x200001f8

08003f64 <Board2_Low_Voltage>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_Low_Voltage(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.battery_voltage <=
 8003f68:	4b08      	ldr	r3, [pc, #32]	@ (8003f8c <Board2_Low_Voltage+0x28>)
 8003f6a:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003f6e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003f90 <Board2_Low_Voltage+0x2c>
 8003f72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f7a:	bf94      	ite	ls
 8003f7c:	2301      	movls	r3, #1
 8003f7e:	2300      	movhi	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
    Board2_LOW_VOLTAGE;
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	200001f8 	.word	0x200001f8
 8003f90:	411d47ae 	.word	0x411d47ae

08003f94 <Board2_High_Temp>:

/* Function for Chart: '<Root>/Board2' */
static boolean_T Board2_High_Temp(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return Board2_DW.receivedStatePacket.state.temperature >=
 8003f98:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <Board2_High_Temp+0x28>)
 8003f9a:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003f9e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003fc0 <Board2_High_Temp+0x2c>
 8003fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003faa:	bfac      	ite	ge
 8003fac:	2301      	movge	r3, #1
 8003fae:	2300      	movlt	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
    Board2_HIGH_TEMPERATURE;
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	200001f8 	.word	0x200001f8
 8003fc0:	42700000 	.word	0x42700000

08003fc4 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board2' */
static void Boa_Battery_temperature_manager(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8003fca:	4b81      	ldr	r3, [pc, #516]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fcc:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00f      	beq.n	8003ff4 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8003fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fd6:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
  if ((Board2_DW.is_active_Normal_velocity != 0) &&
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d10a      	bne.n	8003ff4 <Boa_Battery_temperature_manager+0x30>
      (Board2_DW.sfEvent == Board2_event_STEP)) {
 8003fde:	4b7c      	ldr	r3, [pc, #496]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
      (Board2_DW.is_Normal_velocity == Board2_IN_No_limitation) &&
 8003fe4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d103      	bne.n	8003ff4 <Boa_Battery_temperature_manager+0x30>
    Board2_DW.limit_velocity = false;
 8003fec:	4b78      	ldr	r3, [pc, #480]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  }

  if (Board2_DW.is_active_Battery_manager != 0) {
 8003ff4:	4b76      	ldr	r3, [pc, #472]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8003ff6:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d04f      	beq.n	800409e <Boa_Battery_temperature_manager+0xda>
    switch (Board2_DW.is_Battery_manager) {
 8003ffe:	4b74      	ldr	r3, [pc, #464]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004000:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004004:	2b01      	cmp	r3, #1
 8004006:	d002      	beq.n	800400e <Boa_Battery_temperature_manager+0x4a>
 8004008:	2b02      	cmp	r3, #2
 800400a:	d02b      	beq.n	8004064 <Boa_Battery_temperature_manager+0xa0>
 800400c:	e047      	b.n	800409e <Boa_Battery_temperature_manager+0xda>
     case Board2_IN_Limited:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 800400e:	4b70      	ldr	r3, [pc, #448]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004014:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004018:	4293      	cmp	r3, r2
 800401a:	d109      	bne.n	8004030 <Boa_Battery_temperature_manager+0x6c>
        b = !Board2_Low_Voltage();
 800401c:	f7ff ffa2 	bl	8003f64 <Board2_Low_Voltage>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	bf0c      	ite	eq
 8004026:	2301      	moveq	r3, #1
 8004028:	2300      	movne	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	71fb      	strb	r3, [r7, #7]
 800402e:	e001      	b.n	8004034 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8004030:	2300      	movs	r3, #0
 8004032:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8004034:	79fb      	ldrb	r3, [r7, #7]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d004      	beq.n	8004044 <Boa_Battery_temperature_manager+0x80>
        Board2_DW.is_Battery_manager = Board2_IN_Normal;
 800403a:	4b65      	ldr	r3, [pc, #404]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 800403c:	2202      	movs	r2, #2
 800403e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
        Board2_DW.limit_velocity = true;
      }
      break;
 8004042:	e029      	b.n	8004098 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004044:	4b62      	ldr	r3, [pc, #392]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800404a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800404e:	4293      	cmp	r3, r2
 8004050:	d122      	bne.n	8004098 <Boa_Battery_temperature_manager+0xd4>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 8004052:	4b5f      	ldr	r3, [pc, #380]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004054:	2201      	movs	r2, #1
 8004056:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        Board2_DW.limit_velocity = true;
 800405a:	4b5d      	ldr	r3, [pc, #372]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8004062:	e019      	b.n	8004098 <Boa_Battery_temperature_manager+0xd4>

     case Board2_IN_Normal:
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004064:	4b5a      	ldr	r3, [pc, #360]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800406a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800406e:	4293      	cmp	r3, r2
 8004070:	d104      	bne.n	800407c <Boa_Battery_temperature_manager+0xb8>
        b = Board2_Low_Voltage();
 8004072:	f7ff ff77 	bl	8003f64 <Board2_Low_Voltage>
 8004076:	4603      	mov	r3, r0
 8004078:	71fb      	strb	r3, [r7, #7]
 800407a:	e001      	b.n	8004080 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 800407c:	2300      	movs	r3, #0
 800407e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <Boa_Battery_temperature_manager+0xd8>
        Board2_DW.is_Battery_manager = Board2_IN_Limited;
 8004086:	4b52      	ldr	r3, [pc, #328]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004088:	2201      	movs	r2, #1
 800408a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        Board2_DW.limit_velocity = true;
 800408e:	4b50      	ldr	r3, [pc, #320]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      }
      break;
 8004096:	e001      	b.n	800409c <Boa_Battery_temperature_manager+0xd8>
      break;
 8004098:	bf00      	nop
 800409a:	e000      	b.n	800409e <Boa_Battery_temperature_manager+0xda>
      break;
 800409c:	bf00      	nop
    }
  }

  if (Board2_DW.is_active_Temperature_manager != 0) {
 800409e:	4b4c      	ldr	r3, [pc, #304]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040a0:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 808f 	beq.w	80041c8 <Boa_Battery_temperature_manager+0x204>
    switch (Board2_DW.is_Temperature_manager) {
 80040aa:	4b49      	ldr	r3, [pc, #292]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040ac:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80040b0:	2b03      	cmp	r3, #3
 80040b2:	d068      	beq.n	8004186 <Boa_Battery_temperature_manager+0x1c2>
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	f300 8087 	bgt.w	80041c8 <Boa_Battery_temperature_manager+0x204>
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d002      	beq.n	80040c4 <Boa_Battery_temperature_manager+0x100>
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d036      	beq.n	8004130 <Boa_Battery_temperature_manager+0x16c>
        Board2_DW.time_temp = Board2_Get_Timestamp();
      }
      break;
    }
  }
}
 80040c2:	e081      	b.n	80041c8 <Boa_Battery_temperature_manager+0x204>
      if ((Board2_DW.sfEvent == Board2_event_STEP) && Board2_Check_Timeout_Ms
 80040c4:	4b42      	ldr	r3, [pc, #264]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040ca:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d113      	bne.n	80040fa <Boa_Battery_temperature_manager+0x136>
 80040d2:	4b3f      	ldr	r3, [pc, #252]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040d8:	f643 2198 	movw	r1, #15000	@ 0x3a98
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff fc99 	bl	8003a14 <Board2_Check_Timeout_Ms>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d008      	beq.n	80040fa <Boa_Battery_temperature_manager+0x136>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_e;
 80040e8:	4b39      	ldr	r3, [pc, #228]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.limit_velocity = true;
 80040f0:	4b37      	ldr	r3, [pc, #220]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 80040f8:	e061      	b.n	80041be <Boa_Battery_temperature_manager+0x1fa>
        if (Board2_DW.sfEvent == Board2_event_STEP) {
 80040fa:	4b35      	ldr	r3, [pc, #212]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80040fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004100:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004104:	4293      	cmp	r3, r2
 8004106:	d109      	bne.n	800411c <Boa_Battery_temperature_manager+0x158>
          b = !Board2_High_Temp();
 8004108:	f7ff ff44 	bl	8003f94 <Board2_High_Temp>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	bf0c      	ite	eq
 8004112:	2301      	moveq	r3, #1
 8004114:	2300      	movne	r3, #0
 8004116:	b2db      	uxtb	r3, r3
 8004118:	71fb      	strb	r3, [r7, #7]
 800411a:	e001      	b.n	8004120 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 800411c:	2300      	movs	r3, #0
 800411e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004120:	79fb      	ldrb	r3, [r7, #7]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d04b      	beq.n	80041be <Boa_Battery_temperature_manager+0x1fa>
          Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 8004126:	4b2a      	ldr	r3, [pc, #168]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004128:	2203      	movs	r2, #3
 800412a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 800412e:	e046      	b.n	80041be <Boa_Battery_temperature_manager+0x1fa>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004130:	4b27      	ldr	r3, [pc, #156]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004136:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800413a:	4293      	cmp	r3, r2
 800413c:	d109      	bne.n	8004152 <Boa_Battery_temperature_manager+0x18e>
        b = !Board2_High_Temp();
 800413e:	f7ff ff29 	bl	8003f94 <Board2_High_Temp>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	bf0c      	ite	eq
 8004148:	2301      	moveq	r3, #1
 800414a:	2300      	movne	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	71fb      	strb	r3, [r7, #7]
 8004150:	e001      	b.n	8004156 <Boa_Battery_temperature_manager+0x192>
        b = false;
 8004152:	2300      	movs	r3, #0
 8004154:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <Boa_Battery_temperature_manager+0x1a2>
        Board2_DW.is_Temperature_manager = Board2_IN_Normal_p;
 800415c:	4b1c      	ldr	r3, [pc, #112]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 800415e:	2203      	movs	r2, #3
 8004160:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8004164:	e02d      	b.n	80041c2 <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004166:	4b1a      	ldr	r3, [pc, #104]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800416c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004170:	4293      	cmp	r3, r2
 8004172:	d126      	bne.n	80041c2 <Boa_Battery_temperature_manager+0x1fe>
        Board2_DW.is_Temperature_manager = Board2_IN_Limited_e;
 8004174:	4b16      	ldr	r3, [pc, #88]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004176:	2202      	movs	r2, #2
 8004178:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.limit_velocity = true;
 800417c:	4b14      	ldr	r3, [pc, #80]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8004184:	e01d      	b.n	80041c2 <Boa_Battery_temperature_manager+0x1fe>
      if (Board2_DW.sfEvent == Board2_event_STEP) {
 8004186:	4b12      	ldr	r3, [pc, #72]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 8004188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800418c:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004190:	4293      	cmp	r3, r2
 8004192:	d104      	bne.n	800419e <Boa_Battery_temperature_manager+0x1da>
        b = Board2_High_Temp();
 8004194:	f7ff fefe 	bl	8003f94 <Board2_High_Temp>
 8004198:	4603      	mov	r3, r0
 800419a:	71fb      	strb	r3, [r7, #7]
 800419c:	e001      	b.n	80041a2 <Boa_Battery_temperature_manager+0x1de>
        b = false;
 800419e:	2300      	movs	r3, #0
 80041a0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00e      	beq.n	80041c6 <Boa_Battery_temperature_manager+0x202>
        Board2_DW.is_Temperature_manager = Board2_IN_High_temperature;
 80041a8:	4b09      	ldr	r3, [pc, #36]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board2_DW.time_temp = Board2_Get_Timestamp();
 80041b0:	f7fc ff42 	bl	8001038 <Board2_Get_Timestamp>
 80041b4:	4603      	mov	r3, r0
 80041b6:	4a06      	ldr	r2, [pc, #24]	@ (80041d0 <Boa_Battery_temperature_manager+0x20c>)
 80041b8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80041bc:	e003      	b.n	80041c6 <Boa_Battery_temperature_manager+0x202>
      break;
 80041be:	bf00      	nop
 80041c0:	e002      	b.n	80041c8 <Boa_Battery_temperature_manager+0x204>
      break;
 80041c2:	bf00      	nop
 80041c4:	e000      	b.n	80041c8 <Boa_Battery_temperature_manager+0x204>
      break;
 80041c6:	bf00      	nop
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	200001f8 	.word	0x200001f8

080041d4 <Board2_Update_Global_State>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Update_Global_State(void)
{
 80041d4:	b4b0      	push	{r4, r5, r7}
 80041d6:	af00      	add	r7, sp, #0
  Board2_DW.global_state.stateB1 = Board2_DW.receivedStatePacket.state;
 80041d8:	4a17      	ldr	r2, [pc, #92]	@ (8004238 <Board2_Update_Global_State+0x64>)
 80041da:	4b17      	ldr	r3, [pc, #92]	@ (8004238 <Board2_Update_Global_State+0x64>)
 80041dc:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 80041e0:	33c0      	adds	r3, #192	@ 0xc0
 80041e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80041e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board2_DW.global_state.stateB2 = Board2_DW.state;
 80041e8:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <Board2_Update_Global_State+0x64>)
 80041ea:	4b13      	ldr	r3, [pc, #76]	@ (8004238 <Board2_Update_Global_State+0x64>)
 80041ec:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 80041f0:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 80041f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80041f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80041f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80041fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board2_DW.global_state.mov_obs = Board2_DW.moving_obstacle;
 8004200:	4b0d      	ldr	r3, [pc, #52]	@ (8004238 <Board2_Update_Global_State+0x64>)
 8004202:	f893 20f4 	ldrb.w	r2, [r3, #244]	@ 0xf4
 8004206:	4b0c      	ldr	r3, [pc, #48]	@ (8004238 <Board2_Update_Global_State+0x64>)
 8004208:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board2_DW.global_state.spc_retro = Board2_DW.special_retro;
 800420c:	4b0a      	ldr	r3, [pc, #40]	@ (8004238 <Board2_Update_Global_State+0x64>)
 800420e:	f893 2127 	ldrb.w	r2, [r3, #295]	@ 0x127
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <Board2_Update_Global_State+0x64>)
 8004214:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board2_DW.global_state.limit_vel = Board2_DW.limit_velocity;
 8004218:	4b07      	ldr	r3, [pc, #28]	@ (8004238 <Board2_Update_Global_State+0x64>)
 800421a:	f893 2128 	ldrb.w	r2, [r3, #296]	@ 0x128
 800421e:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <Board2_Update_Global_State+0x64>)
 8004220:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board2_DW.global_state.obs_detection = Board2_DW.obs_detection;
 8004224:	4b04      	ldr	r3, [pc, #16]	@ (8004238 <Board2_Update_Global_State+0x64>)
 8004226:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 800422a:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <Board2_Update_Global_State+0x64>)
 800422c:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8004230:	bf00      	nop
 8004232:	46bd      	mov	sp, r7
 8004234:	bcb0      	pop	{r4, r5, r7}
 8004236:	4770      	bx	lr
 8004238:	200001f8 	.word	0x200001f8

0800423c <Board2_Receive_state>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Receive_state(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board2_Is_Rx_Finished();
 8004242:	f7fd f803 	bl	800124c <Board2_Is_Rx_Finished>
 8004246:	4603      	mov	r3, r0
 8004248:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d050      	beq.n	80042f2 <Board2_Receive_state+0xb6>
    b = Board2_Verify_State_Integrity();
 8004250:	f7ff fbbe 	bl	80039d0 <Board2_Verify_State_Integrity>
 8004254:	4603      	mov	r3, r0
 8004256:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004258:	79fb      	ldrb	r3, [r7, #7]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d03a      	beq.n	80042d4 <Board2_Receive_state+0x98>
      b_previousEvent = Board2_DW.sfEvent;
 800425e:	4b37      	ldr	r3, [pc, #220]	@ (800433c <Board2_Receive_state+0x100>)
 8004260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004264:	603b      	str	r3, [r7, #0]
      Board2_DW.sfEvent = Board2_event_STEP;
 8004266:	4b35      	ldr	r3, [pc, #212]	@ (800433c <Board2_Receive_state+0x100>)
 8004268:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800426c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Moving_obstacle != 0) {
 8004270:	4b32      	ldr	r3, [pc, #200]	@ (800433c <Board2_Receive_state+0x100>)
 8004272:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <Board2_Receive_state+0x42>
        Board2_Moving_obstacle();
 800427a:	f7ff fc09 	bl	8003a90 <Board2_Moving_obstacle>
      }

      Board2_DW.sfEvent = Board2_event_STEP;
 800427e:	4b2f      	ldr	r3, [pc, #188]	@ (800433c <Board2_Receive_state+0x100>)
 8004280:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8004284:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Combo != 0) {
 8004288:	4b2c      	ldr	r3, [pc, #176]	@ (800433c <Board2_Receive_state+0x100>)
 800428a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <Board2_Receive_state+0x5a>
        Board2_Combo();
 8004292:	f7ff fda9 	bl	8003de8 <Board2_Combo>
      }

      Board2_DW.sfEvent = Board2_event_STEP;
 8004296:	4b29      	ldr	r3, [pc, #164]	@ (800433c <Board2_Receive_state+0x100>)
 8004298:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800429c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
      if (Board2_DW.is_active_Battery_temperature_m != 0) {
 80042a0:	4b26      	ldr	r3, [pc, #152]	@ (800433c <Board2_Receive_state+0x100>)
 80042a2:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <Board2_Receive_state+0x72>
        Boa_Battery_temperature_manager();
 80042aa:	f7ff fe8b 	bl	8003fc4 <Boa_Battery_temperature_manager>
      }

      Board2_DW.sfEvent = b_previousEvent;
 80042ae:	4a23      	ldr	r2, [pc, #140]	@ (800433c <Board2_Receive_state+0x100>)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      Board2_Update_Global_State();
 80042b6:	f7ff ff8d 	bl	80041d4 <Board2_Update_Global_State>
      Board2_DW.is_Supervisor = Board2_IN_State_received;
 80042ba:	4b20      	ldr	r3, [pc, #128]	@ (800433c <Board2_Receive_state+0x100>)
 80042bc:	2209      	movs	r2, #9
 80042be:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Raise_MTalk();
 80042c2:	f7fc feb3 	bl	800102c <Board2_Raise_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80042c6:	f7fc feb7 	bl	8001038 <Board2_Get_Timestamp>
 80042ca:	4603      	mov	r3, r0
 80042cc:	4a1b      	ldr	r2, [pc, #108]	@ (800433c <Board2_Receive_state+0x100>)
 80042ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      Board2_Abort_Communication();
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
      Board2_DW.is_Degraded = Board2_IN_Restarting;
    }
  }
}
 80042d2:	e02f      	b.n	8004334 <Board2_Receive_state+0xf8>
      Board2_DW.is_Supervisor = Board2_IN_Receive_state;
 80042d4:	4b19      	ldr	r3, [pc, #100]	@ (800433c <Board2_Receive_state+0x100>)
 80042d6:	2207      	movs	r2, #7
 80042d8:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Wait_State();
 80042dc:	f7fd fa3a 	bl	8001754 <Board2_Wait_State>
      Board2_Lower_MTalk();
 80042e0:	f7fc ff9d 	bl	800121e <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80042e4:	f7fc fea8 	bl	8001038 <Board2_Get_Timestamp>
 80042e8:	4603      	mov	r3, r0
 80042ea:	4a14      	ldr	r2, [pc, #80]	@ (800433c <Board2_Receive_state+0x100>)
 80042ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
}
 80042f0:	e020      	b.n	8004334 <Board2_Receive_state+0xf8>
    b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 80042f2:	4b12      	ldr	r3, [pc, #72]	@ (800433c <Board2_Receive_state+0x100>)
 80042f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042f8:	f640 218c 	movw	r1, #2700	@ 0xa8c
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fc ff74 	bl	80011ea <Board2_Check_Timeout_Us>
 8004302:	4603      	mov	r3, r0
 8004304:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d013      	beq.n	8004334 <Board2_Receive_state+0xf8>
      Board2_Compute_Degraded_Actions();
 800430c:	f7fc ffbc 	bl	8001288 <Board2_Compute_Degraded_Actions>
      Board2_exit_internal_Normal();
 8004310:	f7fd f960 	bl	80015d4 <Board2_exit_internal_Normal>
      Board2_Disable_MUX();
 8004314:	f7fd f9e6 	bl	80016e4 <Board2_Disable_MUX>
      Board2_Close_Session();
 8004318:	f7fc ff7b 	bl	8001212 <Board2_Close_Session>
      Board2_Lower_MTalk();
 800431c:	f7fc ff7f 	bl	800121e <Board2_Lower_MTalk>
      Board2_Abort_Communication();
 8004320:	f7fc ff71 	bl	8001206 <Board2_Abort_Communication>
      Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004324:	4b05      	ldr	r3, [pc, #20]	@ (800433c <Board2_Receive_state+0x100>)
 8004326:	2201      	movs	r2, #1
 8004328:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board2_DW.is_Degraded = Board2_IN_Restarting;
 800432c:	4b03      	ldr	r3, [pc, #12]	@ (800433c <Board2_Receive_state+0x100>)
 800432e:	2202      	movs	r2, #2
 8004330:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
}
 8004334:	bf00      	nop
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	200001f8 	.word	0x200001f8

08004340 <Board2_Supervisor>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Supervisor(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board2_DW.is_Supervisor) {
 8004346:	4bc6      	ldr	r3, [pc, #792]	@ (8004660 <Board2_Supervisor+0x320>)
 8004348:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800434c:	3b01      	subs	r3, #1
 800434e:	2b0c      	cmp	r3, #12
 8004350:	f200 823f 	bhi.w	80047d2 <Board2_Supervisor+0x492>
 8004354:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <Board2_Supervisor+0x1c>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	0800442f 	.word	0x0800442f
 8004364:	080044cd 	.word	0x080044cd
 8004368:	08004545 	.word	0x08004545
 800436c:	0800454b 	.word	0x0800454b
 8004370:	08004551 	.word	0x08004551
 8004374:	08004557 	.word	0x08004557
 8004378:	0800455d 	.word	0x0800455d
 800437c:	0800457f 	.word	0x0800457f
 8004380:	080045f7 	.word	0x080045f7
 8004384:	08004665 	.word	0x08004665
 8004388:	080046cf 	.word	0x080046cf
 800438c:	08004737 	.word	0x08004737
   case Board2_IN_Decision_transmitted:
    b = Board2_Is_STalk_High();
 8004390:	f7fc ff24 	bl	80011dc <Board2_Is_STalk_High>
 8004394:	4603      	mov	r3, r0
 8004396:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00e      	beq.n	80043bc <Board2_Supervisor+0x7c>
      Board2_DW.is_Supervisor = Board2_IN_Receive_decision;
 800439e:	4bb0      	ldr	r3, [pc, #704]	@ (8004660 <Board2_Supervisor+0x320>)
 80043a0:	2205      	movs	r2, #5
 80043a2:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Wait_Decision();
 80043a6:	f7fd f9ad 	bl	8001704 <Board2_Wait_Decision>
      Board2_Lower_MTalk();
 80043aa:	f7fc ff38 	bl	800121e <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80043ae:	f7fc fe43 	bl	8001038 <Board2_Get_Timestamp>
 80043b2:	4603      	mov	r3, r0
 80043b4:	4aaa      	ldr	r2, [pc, #680]	@ (8004660 <Board2_Supervisor+0x320>)
 80043b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
    }
    break;
 80043ba:	e1fb      	b.n	80047b4 <Board2_Supervisor+0x474>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80043bc:	4ba8      	ldr	r3, [pc, #672]	@ (8004660 <Board2_Supervisor+0x320>)
 80043be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043c2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7fc ff0f 	bl	80011ea <Board2_Check_Timeout_Us>
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 81ee 	beq.w	80047b4 <Board2_Supervisor+0x474>
        if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 80043d8:	4ba1      	ldr	r3, [pc, #644]	@ (8004660 <Board2_Supervisor+0x320>)
 80043da:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d110      	bne.n	8004404 <Board2_Supervisor+0xc4>
          Board2_DW.retransmitted = 1U;
 80043e2:	4b9f      	ldr	r3, [pc, #636]	@ (8004660 <Board2_Supervisor+0x320>)
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 80043ea:	4b9d      	ldr	r3, [pc, #628]	@ (8004660 <Board2_Supervisor+0x320>)
 80043ec:	220a      	movs	r2, #10
 80043ee:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
          Board2_Send_Decision();
 80043f2:	f7fd f97d 	bl	80016f0 <Board2_Send_Decision>
          Board2_DW.time_comm = Board2_Get_Timestamp();
 80043f6:	f7fc fe1f 	bl	8001038 <Board2_Get_Timestamp>
 80043fa:	4603      	mov	r3, r0
 80043fc:	4a98      	ldr	r2, [pc, #608]	@ (8004660 <Board2_Supervisor+0x320>)
 80043fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 8004402:	e1d7      	b.n	80047b4 <Board2_Supervisor+0x474>
          Board2_Compute_Degraded_Actions();
 8004404:	f7fc ff40 	bl	8001288 <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 8004408:	f7fd f8e4 	bl	80015d4 <Board2_exit_internal_Normal>
          Board2_Disable_MUX();
 800440c:	f7fd f96a 	bl	80016e4 <Board2_Disable_MUX>
          Board2_Close_Session();
 8004410:	f7fc feff 	bl	8001212 <Board2_Close_Session>
          Board2_Lower_MTalk();
 8004414:	f7fc ff03 	bl	800121e <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 8004418:	f7fc fef5 	bl	8001206 <Board2_Abort_Communication>
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 800441c:	4b90      	ldr	r3, [pc, #576]	@ (8004660 <Board2_Supervisor+0x320>)
 800441e:	2201      	movs	r2, #1
 8004420:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004424:	4b8e      	ldr	r3, [pc, #568]	@ (8004660 <Board2_Supervisor+0x320>)
 8004426:	2202      	movs	r2, #2
 8004428:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 800442c:	e1c2      	b.n	80047b4 <Board2_Supervisor+0x474>

   case IN_Global_Local_state_transmitt:
    b = Board2_Is_STalk_High();
 800442e:	f7fc fed5 	bl	80011dc <Board2_Is_STalk_High>
 8004432:	4603      	mov	r3, r0
 8004434:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004436:	79fb      	ldrb	r3, [r7, #7]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00e      	beq.n	800445a <Board2_Supervisor+0x11a>
      Board2_DW.is_Supervisor = Board2_IN_Receive_global_state;
 800443c:	4b88      	ldr	r3, [pc, #544]	@ (8004660 <Board2_Supervisor+0x320>)
 800443e:	2206      	movs	r2, #6
 8004440:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Wait_Global_State();
 8004444:	f7fd f972 	bl	800172c <Board2_Wait_Global_State>
      Board2_Lower_MTalk();
 8004448:	f7fc fee9 	bl	800121e <Board2_Lower_MTalk>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 800444c:	f7fc fdf4 	bl	8001038 <Board2_Get_Timestamp>
 8004450:	4603      	mov	r3, r0
 8004452:	4a83      	ldr	r2, [pc, #524]	@ (8004660 <Board2_Supervisor+0x320>)
 8004454:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
          Board2_DW.is_Degraded = Board2_IN_Restarting;
        }
      }
    }
    break;
 8004458:	e1ae      	b.n	80047b8 <Board2_Supervisor+0x478>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 800445a:	4b81      	ldr	r3, [pc, #516]	@ (8004660 <Board2_Supervisor+0x320>)
 800445c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004460:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004464:	4618      	mov	r0, r3
 8004466:	f7fc fec0 	bl	80011ea <Board2_Check_Timeout_Us>
 800446a:	4603      	mov	r3, r0
 800446c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 81a1 	beq.w	80047b8 <Board2_Supervisor+0x478>
        if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 8004476:	4b7a      	ldr	r3, [pc, #488]	@ (8004660 <Board2_Supervisor+0x320>)
 8004478:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800447c:	2b00      	cmp	r3, #0
 800447e:	d110      	bne.n	80044a2 <Board2_Supervisor+0x162>
          Board2_DW.retransmitted = 1U;
 8004480:	4b77      	ldr	r3, [pc, #476]	@ (8004660 <Board2_Supervisor+0x320>)
 8004482:	2201      	movs	r2, #1
 8004484:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 8004488:	4b75      	ldr	r3, [pc, #468]	@ (8004660 <Board2_Supervisor+0x320>)
 800448a:	220b      	movs	r2, #11
 800448c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
          Board2_Send_Global_State();
 8004490:	f7fd f942 	bl	8001718 <Board2_Send_Global_State>
          Board2_DW.time_comm = Board2_Get_Timestamp();
 8004494:	f7fc fdd0 	bl	8001038 <Board2_Get_Timestamp>
 8004498:	4603      	mov	r3, r0
 800449a:	4a71      	ldr	r2, [pc, #452]	@ (8004660 <Board2_Supervisor+0x320>)
 800449c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 80044a0:	e18a      	b.n	80047b8 <Board2_Supervisor+0x478>
          Board2_Compute_Degraded_Actions();
 80044a2:	f7fc fef1 	bl	8001288 <Board2_Compute_Degraded_Actions>
          Board2_exit_internal_Normal();
 80044a6:	f7fd f895 	bl	80015d4 <Board2_exit_internal_Normal>
          Board2_Disable_MUX();
 80044aa:	f7fd f91b 	bl	80016e4 <Board2_Disable_MUX>
          Board2_Close_Session();
 80044ae:	f7fc feb0 	bl	8001212 <Board2_Close_Session>
          Board2_Lower_MTalk();
 80044b2:	f7fc feb4 	bl	800121e <Board2_Lower_MTalk>
          Board2_Abort_Communication();
 80044b6:	f7fc fea6 	bl	8001206 <Board2_Abort_Communication>
          Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80044ba:	4b69      	ldr	r3, [pc, #420]	@ (8004660 <Board2_Supervisor+0x320>)
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_DW.is_Degraded = Board2_IN_Restarting;
 80044c2:	4b67      	ldr	r3, [pc, #412]	@ (8004660 <Board2_Supervisor+0x320>)
 80044c4:	2202      	movs	r2, #2
 80044c6:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80044ca:	e175      	b.n	80047b8 <Board2_Supervisor+0x478>

   case Board2_IN_Global_state_received:
    b = !Board2_Is_STalk_High();
 80044cc:	f7fc fe86 	bl	80011dc <Board2_Is_STalk_High>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	bf0c      	ite	eq
 80044d6:	2301      	moveq	r3, #1
 80044d8:	2300      	movne	r3, #0
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00c      	beq.n	80044fe <Board2_Supervisor+0x1be>
      Board2_DW.is_Supervisor = Board2_IN_Transmit_Decision;
 80044e4:	4b5e      	ldr	r3, [pc, #376]	@ (8004660 <Board2_Supervisor+0x320>)
 80044e6:	220a      	movs	r2, #10
 80044e8:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Send_Decision();
 80044ec:	f7fd f900 	bl	80016f0 <Board2_Send_Decision>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80044f0:	f7fc fda2 	bl	8001038 <Board2_Get_Timestamp>
 80044f4:	4603      	mov	r3, r0
 80044f6:	4a5a      	ldr	r2, [pc, #360]	@ (8004660 <Board2_Supervisor+0x320>)
 80044f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 80044fc:	e15e      	b.n	80047bc <Board2_Supervisor+0x47c>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80044fe:	4b58      	ldr	r3, [pc, #352]	@ (8004660 <Board2_Supervisor+0x320>)
 8004500:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004504:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004508:	4618      	mov	r0, r3
 800450a:	f7fc fe6e 	bl	80011ea <Board2_Check_Timeout_Us>
 800450e:	4603      	mov	r3, r0
 8004510:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 8151 	beq.w	80047bc <Board2_Supervisor+0x47c>
        Board2_Compute_Degraded_Actions();
 800451a:	f7fc feb5 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 800451e:	f7fd f859 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 8004522:	f7fd f8df 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 8004526:	f7fc fe74 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 800452a:	f7fc fe78 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 800452e:	f7fc fe6a 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004532:	4b4b      	ldr	r3, [pc, #300]	@ (8004660 <Board2_Supervisor+0x320>)
 8004534:	2201      	movs	r2, #1
 8004536:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 800453a:	4b49      	ldr	r3, [pc, #292]	@ (8004660 <Board2_Supervisor+0x320>)
 800453c:	2202      	movs	r2, #2
 800453e:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004542:	e13b      	b.n	80047bc <Board2_Supervisor+0x47c>

   case Boar_IN_Local_state_transmitted:
    Board2_Local_state_transmitted();
 8004544:	f7fd f910 	bl	8001768 <Board2_Local_state_transmitted>
    break;
 8004548:	e143      	b.n	80047d2 <Board2_Supervisor+0x492>

   case Board2_IN_Receive_decision:
    Board2_Receive_decision();
 800454a:	f7fd f985 	bl	8001858 <Board2_Receive_decision>
    break;
 800454e:	e140      	b.n	80047d2 <Board2_Supervisor+0x492>

   case Board2_IN_Receive_global_state:
    Board2_Receive_global_state();
 8004550:	f7ff f95e 	bl	8003810 <Board2_Receive_global_state>
    break;
 8004554:	e13d      	b.n	80047d2 <Board2_Supervisor+0x492>

   case Board2_IN_Receive_state:
    Board2_Receive_state();
 8004556:	f7ff fe71 	bl	800423c <Board2_Receive_state>
    break;
 800455a:	e13a      	b.n	80047d2 <Board2_Supervisor+0x492>

   case Board2_IN_Same_decision:
    Board2_DW.is_Supervisor = Board2_IN_Waiting_comunication;
 800455c:	4b40      	ldr	r3, [pc, #256]	@ (8004660 <Board2_Supervisor+0x320>)
 800455e:	220d      	movs	r2, #13
 8004560:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board2_Update_Local_State();
 8004564:	f7fc fd04 	bl	8000f70 <Board2_Update_Local_State>
    Board2_Open_Session();
 8004568:	f7fc fd5a 	bl	8001020 <Board2_Open_Session>
    Board2_Raise_MTalk();
 800456c:	f7fc fd5e 	bl	800102c <Board2_Raise_MTalk>
    Board2_DW.time_comm = Board2_Get_Timestamp();
 8004570:	f7fc fd62 	bl	8001038 <Board2_Get_Timestamp>
 8004574:	4603      	mov	r3, r0
 8004576:	4a3a      	ldr	r2, [pc, #232]	@ (8004660 <Board2_Supervisor+0x320>)
 8004578:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    break;
 800457c:	e129      	b.n	80047d2 <Board2_Supervisor+0x492>

   case Board2_IN_State_received:
    b = !Board2_Is_STalk_High();
 800457e:	f7fc fe2d 	bl	80011dc <Board2_Is_STalk_High>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00c      	beq.n	80045b0 <Board2_Supervisor+0x270>
      Board2_DW.is_Supervisor = Board2_IN_Transmit_Global_State;
 8004596:	4b32      	ldr	r3, [pc, #200]	@ (8004660 <Board2_Supervisor+0x320>)
 8004598:	220b      	movs	r2, #11
 800459a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Send_Global_State();
 800459e:	f7fd f8bb 	bl	8001718 <Board2_Send_Global_State>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80045a2:	f7fc fd49 	bl	8001038 <Board2_Get_Timestamp>
 80045a6:	4603      	mov	r3, r0
 80045a8:	4a2d      	ldr	r2, [pc, #180]	@ (8004660 <Board2_Supervisor+0x320>)
 80045aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 80045ae:	e107      	b.n	80047c0 <Board2_Supervisor+0x480>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 80045b0:	4b2b      	ldr	r3, [pc, #172]	@ (8004660 <Board2_Supervisor+0x320>)
 80045b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045b6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fc fe15 	bl	80011ea <Board2_Check_Timeout_Us>
 80045c0:	4603      	mov	r3, r0
 80045c2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 80fa 	beq.w	80047c0 <Board2_Supervisor+0x480>
        Board2_Compute_Degraded_Actions();
 80045cc:	f7fc fe5c 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 80045d0:	f7fd f800 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 80045d4:	f7fd f886 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 80045d8:	f7fc fe1b 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 80045dc:	f7fc fe1f 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 80045e0:	f7fc fe11 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80045e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004660 <Board2_Supervisor+0x320>)
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 80045ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004660 <Board2_Supervisor+0x320>)
 80045ee:	2202      	movs	r2, #2
 80045f0:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80045f4:	e0e4      	b.n	80047c0 <Board2_Supervisor+0x480>

   case Board2_IN_Transmit_Decision:
    b = Board2_Is_Tx_Finished();
 80045f6:	f7fc fe3f 	bl	8001278 <Board2_Is_Tx_Finished>
 80045fa:	4603      	mov	r3, r0
 80045fc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <Board2_Supervisor+0x2da>
      Board2_DW.is_Supervisor = Board2_IN_Decision_transmitted;
 8004604:	4b16      	ldr	r3, [pc, #88]	@ (8004660 <Board2_Supervisor+0x320>)
 8004606:	2201      	movs	r2, #1
 8004608:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_Get_Timestamp();
 800460c:	f7fc fd14 	bl	8001038 <Board2_Get_Timestamp>
 8004610:	4603      	mov	r3, r0
 8004612:	4a13      	ldr	r2, [pc, #76]	@ (8004660 <Board2_Supervisor+0x320>)
 8004614:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 8004618:	e0d4      	b.n	80047c4 <Board2_Supervisor+0x484>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 800461a:	4b11      	ldr	r3, [pc, #68]	@ (8004660 <Board2_Supervisor+0x320>)
 800461c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004620:	f640 3154 	movw	r1, #2900	@ 0xb54
 8004624:	4618      	mov	r0, r3
 8004626:	f7fc fde0 	bl	80011ea <Board2_Check_Timeout_Us>
 800462a:	4603      	mov	r3, r0
 800462c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 80c7 	beq.w	80047c4 <Board2_Supervisor+0x484>
        Board2_Compute_Degraded_Actions();
 8004636:	f7fc fe27 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 800463a:	f7fc ffcb 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 800463e:	f7fd f851 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 8004642:	f7fc fde6 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 8004646:	f7fc fdea 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 800464a:	f7fc fddc 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 800464e:	4b04      	ldr	r3, [pc, #16]	@ (8004660 <Board2_Supervisor+0x320>)
 8004650:	2201      	movs	r2, #1
 8004652:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004656:	4b02      	ldr	r3, [pc, #8]	@ (8004660 <Board2_Supervisor+0x320>)
 8004658:	2202      	movs	r2, #2
 800465a:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 800465e:	e0b1      	b.n	80047c4 <Board2_Supervisor+0x484>
 8004660:	200001f8 	.word	0x200001f8

   case Board2_IN_Transmit_Global_State:
    b = Board2_Is_Tx_Finished();
 8004664:	f7fc fe08 	bl	8001278 <Board2_Is_Tx_Finished>
 8004668:	4603      	mov	r3, r0
 800466a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800466c:	79fb      	ldrb	r3, [r7, #7]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00a      	beq.n	8004688 <Board2_Supervisor+0x348>
      Board2_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 8004672:	4b5a      	ldr	r3, [pc, #360]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004674:	2202      	movs	r2, #2
 8004676:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_Get_Timestamp();
 800467a:	f7fc fcdd 	bl	8001038 <Board2_Get_Timestamp>
 800467e:	4603      	mov	r3, r0
 8004680:	4a56      	ldr	r2, [pc, #344]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004682:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 8004686:	e09f      	b.n	80047c8 <Board2_Supervisor+0x488>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004688:	4b54      	ldr	r3, [pc, #336]	@ (80047dc <Board2_Supervisor+0x49c>)
 800468a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800468e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004692:	4618      	mov	r0, r3
 8004694:	f7fc fda9 	bl	80011ea <Board2_Check_Timeout_Us>
 8004698:	4603      	mov	r3, r0
 800469a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800469c:	79fb      	ldrb	r3, [r7, #7]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 8092 	beq.w	80047c8 <Board2_Supervisor+0x488>
        Board2_Compute_Degraded_Actions();
 80046a4:	f7fc fdf0 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 80046a8:	f7fc ff94 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 80046ac:	f7fd f81a 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 80046b0:	f7fc fdaf 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 80046b4:	f7fc fdb3 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 80046b8:	f7fc fda5 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80046bc:	4b47      	ldr	r3, [pc, #284]	@ (80047dc <Board2_Supervisor+0x49c>)
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 80046c4:	4b45      	ldr	r3, [pc, #276]	@ (80047dc <Board2_Supervisor+0x49c>)
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80046cc:	e07c      	b.n	80047c8 <Board2_Supervisor+0x488>

   case Board2_IN_Transmit_Local_State:
    b = Board2_Is_Tx_Finished();
 80046ce:	f7fc fdd3 	bl	8001278 <Board2_Is_Tx_Finished>
 80046d2:	4603      	mov	r3, r0
 80046d4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00a      	beq.n	80046f2 <Board2_Supervisor+0x3b2>
      Board2_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80046dc:	4b3f      	ldr	r3, [pc, #252]	@ (80047dc <Board2_Supervisor+0x49c>)
 80046de:	2204      	movs	r2, #4
 80046e0:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_DW.time_comm = Board2_Get_Timestamp();
 80046e4:	f7fc fca8 	bl	8001038 <Board2_Get_Timestamp>
 80046e8:	4603      	mov	r3, r0
 80046ea:	4a3c      	ldr	r2, [pc, #240]	@ (80047dc <Board2_Supervisor+0x49c>)
 80046ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 80046f0:	e06c      	b.n	80047cc <Board2_Supervisor+0x48c>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_STATE_SEND_TIMEOUT);
 80046f2:	4b3a      	ldr	r3, [pc, #232]	@ (80047dc <Board2_Supervisor+0x49c>)
 80046f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046f8:	f640 41e4 	movw	r1, #3300	@ 0xce4
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7fc fd74 	bl	80011ea <Board2_Check_Timeout_Us>
 8004702:	4603      	mov	r3, r0
 8004704:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004706:	79fb      	ldrb	r3, [r7, #7]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d05f      	beq.n	80047cc <Board2_Supervisor+0x48c>
        Board2_Compute_Degraded_Actions();
 800470c:	f7fc fdbc 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 8004710:	f7fc ff60 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 8004714:	f7fc ffe6 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 8004718:	f7fc fd7b 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 800471c:	f7fc fd7f 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 8004720:	f7fc fd71 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 8004724:	4b2d      	ldr	r3, [pc, #180]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004726:	2201      	movs	r2, #1
 8004728:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 800472c:	4b2b      	ldr	r3, [pc, #172]	@ (80047dc <Board2_Supervisor+0x49c>)
 800472e:	2202      	movs	r2, #2
 8004730:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 8004734:	e04a      	b.n	80047cc <Board2_Supervisor+0x48c>

   case Board2_IN_Waiting_comunication:
    b = !Board2_Is_STalk_High();
 8004736:	f7fc fd51 	bl	80011dc <Board2_Is_STalk_High>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf0c      	ite	eq
 8004740:	2301      	moveq	r3, #1
 8004742:	2300      	movne	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004748:	79fb      	ldrb	r3, [r7, #7]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d010      	beq.n	8004770 <Board2_Supervisor+0x430>
      Board2_DW.retransmitted = 0U;
 800474e:	4b23      	ldr	r3, [pc, #140]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004750:	2200      	movs	r2, #0
 8004752:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board2_DW.is_Supervisor = Board2_IN_Transmit_Local_State;
 8004756:	4b21      	ldr	r3, [pc, #132]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004758:	220c      	movs	r2, #12
 800475a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
      Board2_Send_Local_State();
 800475e:	f7fc ffef 	bl	8001740 <Board2_Send_Local_State>
      Board2_DW.time_comm = Board2_Get_Timestamp();
 8004762:	f7fc fc69 	bl	8001038 <Board2_Get_Timestamp>
 8004766:	4603      	mov	r3, r0
 8004768:	4a1c      	ldr	r2, [pc, #112]	@ (80047dc <Board2_Supervisor+0x49c>)
 800476a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        Board2_Abort_Communication();
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
        Board2_DW.is_Degraded = Board2_IN_Restarting;
      }
    }
    break;
 800476e:	e02f      	b.n	80047d0 <Board2_Supervisor+0x490>
      b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_INITIAL_TIMEOUT);
 8004770:	4b1a      	ldr	r3, [pc, #104]	@ (80047dc <Board2_Supervisor+0x49c>)
 8004772:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004776:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800477a:	4618      	mov	r0, r3
 800477c:	f7fc fd35 	bl	80011ea <Board2_Check_Timeout_Us>
 8004780:	4603      	mov	r3, r0
 8004782:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004784:	79fb      	ldrb	r3, [r7, #7]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d022      	beq.n	80047d0 <Board2_Supervisor+0x490>
        Board2_Compute_Degraded_Actions();
 800478a:	f7fc fd7d 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_exit_internal_Normal();
 800478e:	f7fc ff21 	bl	80015d4 <Board2_exit_internal_Normal>
        Board2_Disable_MUX();
 8004792:	f7fc ffa7 	bl	80016e4 <Board2_Disable_MUX>
        Board2_Close_Session();
 8004796:	f7fc fd3c 	bl	8001212 <Board2_Close_Session>
        Board2_Lower_MTalk();
 800479a:	f7fc fd40 	bl	800121e <Board2_Lower_MTalk>
        Board2_Abort_Communication();
 800479e:	f7fc fd32 	bl	8001206 <Board2_Abort_Communication>
        Board2_DW.is_Supervision_task = Board2_IN_Degraded;
 80047a2:	4b0e      	ldr	r3, [pc, #56]	@ (80047dc <Board2_Supervisor+0x49c>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board2_DW.is_Degraded = Board2_IN_Restarting;
 80047aa:	4b0c      	ldr	r3, [pc, #48]	@ (80047dc <Board2_Supervisor+0x49c>)
 80047ac:	2202      	movs	r2, #2
 80047ae:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    break;
 80047b2:	e00d      	b.n	80047d0 <Board2_Supervisor+0x490>
    break;
 80047b4:	bf00      	nop
 80047b6:	e00c      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047b8:	bf00      	nop
 80047ba:	e00a      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047bc:	bf00      	nop
 80047be:	e008      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047c0:	bf00      	nop
 80047c2:	e006      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047c4:	bf00      	nop
 80047c6:	e004      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047c8:	bf00      	nop
 80047ca:	e002      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047cc:	bf00      	nop
 80047ce:	e000      	b.n	80047d2 <Board2_Supervisor+0x492>
    break;
 80047d0:	bf00      	nop
  }
}
 80047d2:	bf00      	nop
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	200001f8 	.word	0x200001f8

080047e0 <Board2_Init_Data_Structures>:

/* Function for Chart: '<Root>/Board2' */
static void Board2_Init_Data_Structures(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board2_DW.state = tmp;
 80047e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 80047e6:	33a0      	adds	r3, #160	@ 0xa0
 80047e8:	2220      	movs	r2, #32
 80047ea:	2100      	movs	r1, #0
 80047ec:	4618      	mov	r0, r3
 80047ee:	f00e fa1e 	bl	8012c2e <memset>
  Board2_DW.global_state = tmp_0;
 80047f2:	4b19      	ldr	r3, [pc, #100]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 80047f4:	3338      	adds	r3, #56	@ 0x38
 80047f6:	2234      	movs	r2, #52	@ 0x34
 80047f8:	2100      	movs	r1, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	f00e fa17 	bl	8012c2e <memset>
 8004800:	4b15      	ldr	r3, [pc, #84]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 8004802:	2201      	movs	r2, #1
 8004804:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board2_DW.decision = tmp_1;
 8004808:	4b13      	ldr	r3, [pc, #76]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 800480a:	3388      	adds	r3, #136	@ 0x88
 800480c:	2200      	movs	r2, #0
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	605a      	str	r2, [r3, #4]
 8004812:	609a      	str	r2, [r3, #8]
 8004814:	60da      	str	r2, [r3, #12]
 8004816:	611a      	str	r2, [r3, #16]
 8004818:	615a      	str	r2, [r3, #20]
  Board2_DW.receivedStatePacket = tmp_2;
 800481a:	4b0f      	ldr	r3, [pc, #60]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 800481c:	33c0      	adds	r3, #192	@ 0xc0
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	609a      	str	r2, [r3, #8]
 8004826:	60da      	str	r2, [r3, #12]
 8004828:	611a      	str	r2, [r3, #16]
  Board2_DW.receivedGlobalStatePacket = tmp_3;
 800482a:	4b0b      	ldr	r3, [pc, #44]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 800482c:	4618      	mov	r0, r3
 800482e:	2338      	movs	r3, #56	@ 0x38
 8004830:	461a      	mov	r2, r3
 8004832:	2100      	movs	r1, #0
 8004834:	f00e f9fb 	bl	8012c2e <memset>
 8004838:	4b07      	ldr	r3, [pc, #28]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board2_DW.receivedDecisionPacket = tmp_4;
 8004840:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <Board2_Init_Data_Structures+0x78>)
 8004842:	336c      	adds	r3, #108	@ 0x6c
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	60da      	str	r2, [r3, #12]
 800484e:	611a      	str	r2, [r3, #16]
 8004850:	615a      	str	r2, [r3, #20]
 8004852:	619a      	str	r2, [r3, #24]
}
 8004854:	bf00      	nop
 8004856:	bd80      	pop	{r7, pc}
 8004858:	200001f8 	.word	0x200001f8

0800485c <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8004862:	4bb8      	ldr	r3, [pc, #736]	@ (8004b44 <Board2_step+0x2e8>)
 8004864:	f04f 32ff 	mov.w	r2, #4294967295
 8004868:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  if (Board2_DW.is_active_c1_Board2 == 0) {
 800486c:	4bb5      	ldr	r3, [pc, #724]	@ (8004b44 <Board2_step+0x2e8>)
 800486e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8004872:	2b00      	cmp	r3, #0
 8004874:	d114      	bne.n	80048a0 <Board2_step+0x44>
    Board2_DW.is_active_c1_Board2 = 1U;
 8004876:	4bb3      	ldr	r3, [pc, #716]	@ (8004b44 <Board2_step+0x2e8>)
 8004878:	2201      	movs	r2, #1
 800487a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    Board2_Init_Data_Structures();
 800487e:	f7ff ffaf 	bl	80047e0 <Board2_Init_Data_Structures>
    Board2_Lower_MTalk();
 8004882:	f7fc fccc 	bl	800121e <Board2_Lower_MTalk>
    Board2_DW.is_c1_Board2 = Board2_IN_Supervision_task;
 8004886:	4baf      	ldr	r3, [pc, #700]	@ (8004b44 <Board2_step+0x2e8>)
 8004888:	2201      	movs	r2, #1
 800488a:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    Board2_DW.is_Supervision_task = Board2_IN_Normal;
 800488e:	4bad      	ldr	r3, [pc, #692]	@ (8004b44 <Board2_step+0x2e8>)
 8004890:	2202      	movs	r2, #2
 8004892:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    Board2_Enable_MUX();
 8004896:	f7fc fb65 	bl	8000f64 <Board2_Enable_MUX>
    Board2_enter_internal_Normal();
 800489a:	f7fc fbef 	bl	800107c <Board2_enter_internal_Normal>
      break;
    }
  }

  /* End of Chart: '<Root>/Board2' */
}
 800489e:	e187      	b.n	8004bb0 <Board2_step+0x354>
  } else if (Board2_DW.is_c1_Board2 == Board2_IN_Supervision_task) {
 80048a0:	4ba8      	ldr	r3, [pc, #672]	@ (8004b44 <Board2_step+0x2e8>)
 80048a2:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	f040 8182 	bne.w	8004bb0 <Board2_step+0x354>
    switch (Board2_DW.is_Supervision_task) {
 80048ac:	4ba5      	ldr	r3, [pc, #660]	@ (8004b44 <Board2_step+0x2e8>)
 80048ae:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	f000 8171 	beq.w	8004b9a <Board2_step+0x33e>
 80048b8:	2b03      	cmp	r3, #3
 80048ba:	f300 8179 	bgt.w	8004bb0 <Board2_step+0x354>
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d003      	beq.n	80048ca <Board2_step+0x6e>
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	f000 8140 	beq.w	8004b48 <Board2_step+0x2ec>
}
 80048c8:	e172      	b.n	8004bb0 <Board2_step+0x354>
      switch (Board2_DW.is_Degraded) {
 80048ca:	4b9e      	ldr	r3, [pc, #632]	@ (8004b44 <Board2_step+0x2e8>)
 80048cc:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d003      	beq.n	80048dc <Board2_step+0x80>
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	f000 811e 	beq.w	8004b16 <Board2_step+0x2ba>
      break;
 80048da:	e169      	b.n	8004bb0 <Board2_step+0x354>
        switch (Board2_DW.is_Restablish) {
 80048dc:	4b99      	ldr	r3, [pc, #612]	@ (8004b44 <Board2_step+0x2e8>)
 80048de:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 80048e2:	3b01      	subs	r3, #1
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	f200 812b 	bhi.w	8004b40 <Board2_step+0x2e4>
 80048ea:	a201      	add	r2, pc, #4	@ (adr r2, 80048f0 <Board2_step+0x94>)
 80048ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f0:	08004905 	.word	0x08004905
 80048f4:	08004927 	.word	0x08004927
 80048f8:	080049b9 	.word	0x080049b9
 80048fc:	08004a39 	.word	0x08004a39
 8004900:	08004aab 	.word	0x08004aab
          Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004904:	4b8f      	ldr	r3, [pc, #572]	@ (8004b44 <Board2_step+0x2e8>)
 8004906:	2200      	movs	r2, #0
 8004908:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
          Board2_DW.is_Degraded = Board2_IN_NO_ACTIVE_CHILD;
 800490c:	4b8d      	ldr	r3, [pc, #564]	@ (8004b44 <Board2_step+0x2e8>)
 800490e:	2200      	movs	r2, #0
 8004910:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          Board2_DW.is_Supervision_task = Board2_IN_Normal;
 8004914:	4b8b      	ldr	r3, [pc, #556]	@ (8004b44 <Board2_step+0x2e8>)
 8004916:	2202      	movs	r2, #2
 8004918:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board2_Enable_MUX();
 800491c:	f7fc fb22 	bl	8000f64 <Board2_Enable_MUX>
          Board2_enter_internal_Normal();
 8004920:	f7fc fbac 	bl	800107c <Board2_enter_internal_Normal>
          break;
 8004924:	e0f6      	b.n	8004b14 <Board2_step+0x2b8>
          b = Board2_Is_STalk_High();
 8004926:	f7fc fc59 	bl	80011dc <Board2_Is_STalk_High>
 800492a:	4603      	mov	r3, r0
 800492c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00e      	beq.n	8004952 <Board2_step+0xf6>
            Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 8004934:	4b83      	ldr	r3, [pc, #524]	@ (8004b44 <Board2_step+0x2e8>)
 8004936:	2203      	movs	r2, #3
 8004938:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_Wait_Ping();
 800493c:	f7fc fc7c 	bl	8001238 <Board2_Wait_Ping>
            Board2_Lower_MTalk();
 8004940:	f7fc fc6d 	bl	800121e <Board2_Lower_MTalk>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 8004944:	f7fc fb78 	bl	8001038 <Board2_Get_Timestamp>
 8004948:	4603      	mov	r3, r0
 800494a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b44 <Board2_step+0x2e8>)
 800494c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004950:	e0d9      	b.n	8004b06 <Board2_step+0x2aa>
            b = Board2_Check_Timeout_Us(Board2_DW.time_comm, Board2_WAIT_TIMEOUT);
 8004952:	4b7c      	ldr	r3, [pc, #496]	@ (8004b44 <Board2_step+0x2e8>)
 8004954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004958:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800495c:	4618      	mov	r0, r3
 800495e:	f7fc fc44 	bl	80011ea <Board2_Check_Timeout_Us>
 8004962:	4603      	mov	r3, r0
 8004964:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 80cc 	beq.w	8004b06 <Board2_step+0x2aa>
              if (Board2_DW.retransmitted < Board2_MAX_RETRANSMIT) {
 800496e:	4b75      	ldr	r3, [pc, #468]	@ (8004b44 <Board2_step+0x2e8>)
 8004970:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8004974:	2b00      	cmp	r3, #0
 8004976:	d110      	bne.n	800499a <Board2_step+0x13e>
                Board2_DW.retransmitted = 1U;
 8004978:	4b72      	ldr	r3, [pc, #456]	@ (8004b44 <Board2_step+0x2e8>)
 800497a:	2201      	movs	r2, #1
 800497c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
                Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 8004980:	4b70      	ldr	r3, [pc, #448]	@ (8004b44 <Board2_step+0x2e8>)
 8004982:	2205      	movs	r2, #5
 8004984:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                Board2_Send_Ping();
 8004988:	f7fc fc4f 	bl	800122a <Board2_Send_Ping>
                Board2_DW.time_comm = Board2_Get_Timestamp();
 800498c:	f7fc fb54 	bl	8001038 <Board2_Get_Timestamp>
 8004990:	4603      	mov	r3, r0
 8004992:	4a6c      	ldr	r2, [pc, #432]	@ (8004b44 <Board2_step+0x2e8>)
 8004994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004998:	e0b5      	b.n	8004b06 <Board2_step+0x2aa>
                Board2_Abort_Communication();
 800499a:	f7fc fc34 	bl	8001206 <Board2_Abort_Communication>
                Board2_Close_Session();
 800499e:	f7fc fc38 	bl	8001212 <Board2_Close_Session>
                Board2_Lower_MTalk();
 80049a2:	f7fc fc3c 	bl	800121e <Board2_Lower_MTalk>
                Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 80049a6:	4b67      	ldr	r3, [pc, #412]	@ (8004b44 <Board2_step+0x2e8>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                Board2_DW.is_Degraded = Board2_IN_Restarting;
 80049ae:	4b65      	ldr	r3, [pc, #404]	@ (8004b44 <Board2_step+0x2e8>)
 80049b0:	2202      	movs	r2, #2
 80049b2:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 80049b6:	e0a6      	b.n	8004b06 <Board2_step+0x2aa>
          b = Board2_Is_Rx_Finished();
 80049b8:	f7fc fc48 	bl	800124c <Board2_Is_Rx_Finished>
 80049bc:	4603      	mov	r3, r0
 80049be:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d01c      	beq.n	8004a00 <Board2_step+0x1a4>
            b = Board2_Verify_Ping();
 80049c6:	f7fc fc49 	bl	800125c <Board2_Verify_Ping>
 80049ca:	4603      	mov	r3, r0
 80049cc:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d006      	beq.n	80049e2 <Board2_step+0x186>
              Board2_Close_Session();
 80049d4:	f7fc fc1d 	bl	8001212 <Board2_Close_Session>
              Board2_DW.is_Restablish = Boar_IN_Connection_restablished;
 80049d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004b44 <Board2_step+0x2e8>)
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
          break;
 80049e0:	e093      	b.n	8004b0a <Board2_step+0x2ae>
              Board2_DW.is_Restablish = Board2_IN_Receive_ping;
 80049e2:	4b58      	ldr	r3, [pc, #352]	@ (8004b44 <Board2_step+0x2e8>)
 80049e4:	2203      	movs	r2, #3
 80049e6:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_Wait_Ping();
 80049ea:	f7fc fc25 	bl	8001238 <Board2_Wait_Ping>
              Board2_Lower_MTalk();
 80049ee:	f7fc fc16 	bl	800121e <Board2_Lower_MTalk>
              Board2_DW.time_comm = Board2_Get_Timestamp();
 80049f2:	f7fc fb21 	bl	8001038 <Board2_Get_Timestamp>
 80049f6:	4603      	mov	r3, r0
 80049f8:	4a52      	ldr	r2, [pc, #328]	@ (8004b44 <Board2_step+0x2e8>)
 80049fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 80049fe:	e084      	b.n	8004b0a <Board2_step+0x2ae>
            b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004a00:	4b50      	ldr	r3, [pc, #320]	@ (8004b44 <Board2_step+0x2e8>)
 8004a02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fc fbed 	bl	80011ea <Board2_Check_Timeout_Us>
 8004a10:	4603      	mov	r3, r0
 8004a12:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d077      	beq.n	8004b0a <Board2_step+0x2ae>
              Board2_Abort_Communication();
 8004a1a:	f7fc fbf4 	bl	8001206 <Board2_Abort_Communication>
              Board2_Close_Session();
 8004a1e:	f7fc fbf8 	bl	8001212 <Board2_Close_Session>
              Board2_Lower_MTalk();
 8004a22:	f7fc fbfc 	bl	800121e <Board2_Lower_MTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004a26:	4b47      	ldr	r3, [pc, #284]	@ (8004b44 <Board2_step+0x2e8>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004a2e:	4b45      	ldr	r3, [pc, #276]	@ (8004b44 <Board2_step+0x2e8>)
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004a36:	e068      	b.n	8004b0a <Board2_step+0x2ae>
          b = !Board2_Is_STalk_High();
 8004a38:	f7fc fbd0 	bl	80011dc <Board2_Is_STalk_High>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bf0c      	ite	eq
 8004a42:	2301      	moveq	r3, #1
 8004a44:	2300      	movne	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004a4a:	79fb      	ldrb	r3, [r7, #7]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d010      	beq.n	8004a72 <Board2_step+0x216>
            Board2_DW.retransmitted = 0U;
 8004a50:	4b3c      	ldr	r3, [pc, #240]	@ (8004b44 <Board2_step+0x2e8>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
            Board2_DW.is_Restablish = Board2_IN_Transmit_ping;
 8004a58:	4b3a      	ldr	r3, [pc, #232]	@ (8004b44 <Board2_step+0x2e8>)
 8004a5a:	2205      	movs	r2, #5
 8004a5c:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_Send_Ping();
 8004a60:	f7fc fbe3 	bl	800122a <Board2_Send_Ping>
            Board2_DW.time_comm = Board2_Get_Timestamp();
 8004a64:	f7fc fae8 	bl	8001038 <Board2_Get_Timestamp>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	4a36      	ldr	r2, [pc, #216]	@ (8004b44 <Board2_step+0x2e8>)
 8004a6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004a70:	e04d      	b.n	8004b0e <Board2_step+0x2b2>
            b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004a72:	4b34      	ldr	r3, [pc, #208]	@ (8004b44 <Board2_step+0x2e8>)
 8004a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a78:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7fc fbb4 	bl	80011ea <Board2_Check_Timeout_Us>
 8004a82:	4603      	mov	r3, r0
 8004a84:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d040      	beq.n	8004b0e <Board2_step+0x2b2>
              Board2_Abort_Communication();
 8004a8c:	f7fc fbbb 	bl	8001206 <Board2_Abort_Communication>
              Board2_Close_Session();
 8004a90:	f7fc fbbf 	bl	8001212 <Board2_Close_Session>
              Board2_Lower_MTalk();
 8004a94:	f7fc fbc3 	bl	800121e <Board2_Lower_MTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004a98:	4b2a      	ldr	r3, [pc, #168]	@ (8004b44 <Board2_step+0x2e8>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004aa0:	4b28      	ldr	r3, [pc, #160]	@ (8004b44 <Board2_step+0x2e8>)
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004aa8:	e031      	b.n	8004b0e <Board2_step+0x2b2>
          b = Board2_Is_Tx_Finished();
 8004aaa:	f7fc fbe5 	bl	8001278 <Board2_Is_Tx_Finished>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <Board2_step+0x272>
            Board2_DW.is_Restablish = Board2_IN_Ping_transmitted;
 8004ab8:	4b22      	ldr	r3, [pc, #136]	@ (8004b44 <Board2_step+0x2e8>)
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
            Board2_DW.time_comm = Board2_Get_Timestamp();
 8004ac0:	f7fc faba 	bl	8001038 <Board2_Get_Timestamp>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8004b44 <Board2_step+0x2e8>)
 8004ac8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
          break;
 8004acc:	e021      	b.n	8004b12 <Board2_step+0x2b6>
            b = Board2_Check_Timeout_Us(Board2_DW.time_comm,
 8004ace:	4b1d      	ldr	r3, [pc, #116]	@ (8004b44 <Board2_step+0x2e8>)
 8004ad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ad4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f7fc fb86 	bl	80011ea <Board2_Check_Timeout_Us>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004ae2:	79fb      	ldrb	r3, [r7, #7]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d014      	beq.n	8004b12 <Board2_step+0x2b6>
              Board2_Abort_Communication();
 8004ae8:	f7fc fb8d 	bl	8001206 <Board2_Abort_Communication>
              Board2_Close_Session();
 8004aec:	f7fc fb91 	bl	8001212 <Board2_Close_Session>
              Board2_Lower_MTalk();
 8004af0:	f7fc fb95 	bl	800121e <Board2_Lower_MTalk>
              Board2_DW.is_Restablish = Board2_IN_NO_ACTIVE_CHILD;
 8004af4:	4b13      	ldr	r3, [pc, #76]	@ (8004b44 <Board2_step+0x2e8>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
              Board2_DW.is_Degraded = Board2_IN_Restarting;
 8004afc:	4b11      	ldr	r3, [pc, #68]	@ (8004b44 <Board2_step+0x2e8>)
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
          break;
 8004b04:	e005      	b.n	8004b12 <Board2_step+0x2b6>
          break;
 8004b06:	bf00      	nop
 8004b08:	e01a      	b.n	8004b40 <Board2_step+0x2e4>
          break;
 8004b0a:	bf00      	nop
 8004b0c:	e018      	b.n	8004b40 <Board2_step+0x2e4>
          break;
 8004b0e:	bf00      	nop
 8004b10:	e016      	b.n	8004b40 <Board2_step+0x2e4>
          break;
 8004b12:	bf00      	nop
        break;
 8004b14:	e014      	b.n	8004b40 <Board2_step+0x2e4>
        Board2_DW.is_Degraded = Board2_IN_Restablish;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <Board2_step+0x2e8>)
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
        Board2_Compute_Degraded_Actions();
 8004b1e:	f7fc fbb3 	bl	8001288 <Board2_Compute_Degraded_Actions>
        Board2_DW.is_Restablish = Board_IN_Starting_to_restablish;
 8004b22:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <Board2_step+0x2e8>)
 8004b24:	2204      	movs	r2, #4
 8004b26:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
        Board2_Open_Session();
 8004b2a:	f7fc fa79 	bl	8001020 <Board2_Open_Session>
        Board2_Raise_MTalk();
 8004b2e:	f7fc fa7d 	bl	800102c <Board2_Raise_MTalk>
        Board2_DW.time_comm = Board2_Get_Timestamp();
 8004b32:	f7fc fa81 	bl	8001038 <Board2_Get_Timestamp>
 8004b36:	4603      	mov	r3, r0
 8004b38:	4a02      	ldr	r2, [pc, #8]	@ (8004b44 <Board2_step+0x2e8>)
 8004b3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        break;
 8004b3e:	e000      	b.n	8004b42 <Board2_step+0x2e6>
        break;
 8004b40:	bf00      	nop
      break;
 8004b42:	e035      	b.n	8004bb0 <Board2_step+0x354>
 8004b44:	200001f8 	.word	0x200001f8
      if (Board2_DW.is_active_Supervisor != 0) {
 8004b48:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb8 <Board2_step+0x35c>)
 8004b4a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <Board2_step+0x2fa>
        Board2_Supervisor();
 8004b52:	f7ff fbf5 	bl	8004340 <Board2_Supervisor>
      if (Board2_DW.is_Supervision_task == Board2_IN_Normal) {
 8004b56:	4b18      	ldr	r3, [pc, #96]	@ (8004bb8 <Board2_step+0x35c>)
 8004b58:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d124      	bne.n	8004baa <Board2_step+0x34e>
        if (Board2_DW.is_active_Moving_obstacle != 0) {
 8004b60:	4b15      	ldr	r3, [pc, #84]	@ (8004bb8 <Board2_step+0x35c>)
 8004b62:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <Board2_step+0x312>
          Board2_Moving_obstacle();
 8004b6a:	f7fe ff91 	bl	8003a90 <Board2_Moving_obstacle>
        if (Board2_DW.is_active_Combo != 0) {
 8004b6e:	4b12      	ldr	r3, [pc, #72]	@ (8004bb8 <Board2_step+0x35c>)
 8004b70:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <Board2_step+0x320>
          Board2_Combo();
 8004b78:	f7ff f936 	bl	8003de8 <Board2_Combo>
        if (Board2_DW.is_active_Battery_temperature_m != 0) {
 8004b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8004bb8 <Board2_step+0x35c>)
 8004b7e:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <Board2_step+0x32e>
          Boa_Battery_temperature_manager();
 8004b86:	f7ff fa1d 	bl	8003fc4 <Boa_Battery_temperature_manager>
        if (Board2_DW.is_active_Actions != 0) {
 8004b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb8 <Board2_step+0x35c>)
 8004b8c:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00a      	beq.n	8004baa <Board2_step+0x34e>
          Board2_Actions();
 8004b94:	f7fe fb74 	bl	8003280 <Board2_Actions>
      break;
 8004b98:	e007      	b.n	8004baa <Board2_step+0x34e>
      if (Board2_DW.is_Single_Board == Board2_IN_Other_board_failure) {
 8004b9a:	4b07      	ldr	r3, [pc, #28]	@ (8004bb8 <Board2_step+0x35c>)
 8004b9c:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d104      	bne.n	8004bae <Board2_step+0x352>
        Board2_Compute_Degraded_Actions();
 8004ba4:	f7fc fb70 	bl	8001288 <Board2_Compute_Degraded_Actions>
      break;
 8004ba8:	e001      	b.n	8004bae <Board2_step+0x352>
      break;
 8004baa:	bf00      	nop
 8004bac:	e000      	b.n	8004bb0 <Board2_step+0x354>
      break;
 8004bae:	bf00      	nop
}
 8004bb0:	bf00      	nop
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	200001f8 	.word	0x200001f8

08004bbc <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board2' */
  Board2_DW.sfEvent = Board2_CALL_EVENT;
 8004bc0:	4b06      	ldr	r3, [pc, #24]	@ (8004bdc <Board2_initialize+0x20>)
 8004bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  Board2_DW.TURN_THRESHOLD = 5.0F;
 8004bca:	4b04      	ldr	r3, [pc, #16]	@ (8004bdc <Board2_initialize+0x20>)
 8004bcc:	4a04      	ldr	r2, [pc, #16]	@ (8004be0 <Board2_initialize+0x24>)
 8004bce:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 8004bd2:	bf00      	nop
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	200001f8 	.word	0x200001f8
 8004be0:	40a00000 	.word	0x40a00000

08004be4 <app_delay_us>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static void app_delay_us(uint32_t us)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
    (void)DWT_Delay_us(us);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f001 fb4b 	bl	8006288 <DWT_Delay_us>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <ramp>:
static volatile uint16_T g_sonar_distances[3];

static hcsr04_t us_left, us_center, us_right;

static inline real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b085      	sub	sp, #20
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	ed87 0a03 	vstr	s0, [r7, #12]
 8004c04:	edc7 0a02 	vstr	s1, [r7, #8]
 8004c08:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step)
 8004c0c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004c10:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c18:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c24:	d506      	bpl.n	8004c34 <ramp+0x3a>
        return current + step;
 8004c26:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c32:	e015      	b.n	8004c60 <ramp+0x66>
    else if (current > target + step)
 8004c34:	ed97 7a02 	vldr	s14, [r7, #8]
 8004c38:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c40:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c4c:	dd06      	ble.n	8004c5c <ramp+0x62>
        return current - step;
 8004c4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c52:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c5a:	e001      	b.n	8004c60 <ramp+0x66>
    else
        return target;
 8004c5c:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004c60:	eeb0 0a67 	vmov.f32	s0, s15
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
	...

08004c70 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004c70:	b5b0      	push	{r4, r5, r7, lr}
 8004c72:	b09e      	sub	sp, #120	@ 0x78
 8004c74:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8004c76:	4b5d      	ldr	r3, [pc, #372]	@ (8004dec <MX_FREERTOS_Init+0x17c>)
 8004c78:	2203      	movs	r2, #3
 8004c7a:	495d      	ldr	r1, [pc, #372]	@ (8004df0 <MX_FREERTOS_Init+0x180>)
 8004c7c:	485d      	ldr	r0, [pc, #372]	@ (8004df4 <MX_FREERTOS_Init+0x184>)
 8004c7e:	f001 f9fd 	bl	800607c <DWD_Init>
	(void)DWT_Delay_Init();
 8004c82:	f001 fa91 	bl	80061a8 <DWT_Delay_Init>

	hcsr04_cfg_t base = {
 8004c86:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
 8004c8e:	605a      	str	r2, [r3, #4]
 8004c90:	609a      	str	r2, [r3, #8]
 8004c92:	60da      	str	r2, [r3, #12]
 8004c94:	611a      	str	r2, [r3, #16]
 8004c96:	615a      	str	r2, [r3, #20]
 8004c98:	619a      	str	r2, [r3, #24]
 8004c9a:	4b57      	ldr	r3, [pc, #348]	@ (8004df8 <MX_FREERTOS_Init+0x188>)
 8004c9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c9e:	4b57      	ldr	r3, [pc, #348]	@ (8004dfc <MX_FREERTOS_Init+0x18c>)
 8004ca0:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ca2:	231e      	movs	r3, #30
 8004ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ca6:	4b56      	ldr	r3, [pc, #344]	@ (8004e00 <MX_FREERTOS_Init+0x190>)
 8004ca8:	66fb      	str	r3, [r7, #108]	@ 0x6c
	  .timeout_ms = 30,
	  .delay_us = app_delay_us
	};

	/* LEFT:  TIM2_CH1, TRIG PA0 */
	hcsr04_cfg_t cL = base;
 8004caa:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8004cae:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004cb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cb6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cL.channel = TIM_CHANNEL_1;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	cL.trig_port = TRIG_LEFT_GPIO_Port;
 8004cc2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004cc6:	643b      	str	r3, [r7, #64]	@ 0x40
	cL.trig_pin  = TRIG_LEFT_Pin;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

	/* CENTER: TIM2_CH2, TRIG PA1 */
	hcsr04_cfg_t cC = base;
 8004cce:	f107 041c 	add.w	r4, r7, #28
 8004cd2:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004cd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cC.channel = TIM_CHANNEL_2;
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	623b      	str	r3, [r7, #32]
	cC.trig_port = TRIG_CENTER_GPIO_Port;
 8004ce6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004cea:	627b      	str	r3, [r7, #36]	@ 0x24
	cC.trig_pin  = TRIG_CENTER_Pin;
 8004cec:	2302      	movs	r3, #2
 8004cee:	853b      	strh	r3, [r7, #40]	@ 0x28

	/* RIGHT: TIM2_CH3, TRIG PA2 */
	hcsr04_cfg_t cR = base;
 8004cf0:	463c      	mov	r4, r7
 8004cf2:	f107 0554 	add.w	r5, r7, #84	@ 0x54
 8004cf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cfa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004cfe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cR.channel = TIM_CHANNEL_3;
 8004d02:	2308      	movs	r3, #8
 8004d04:	607b      	str	r3, [r7, #4]
	cR.trig_port = TRIG_RIGHT_GPIO_Port;
 8004d06:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004d0a:	60bb      	str	r3, [r7, #8]
	cR.trig_pin  = TRIG_RIGHT_Pin;
 8004d0c:	2310      	movs	r3, #16
 8004d0e:	81bb      	strh	r3, [r7, #12]

	(void)HCSR04_Init(&us_left,   &cL);
 8004d10:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004d14:	4619      	mov	r1, r3
 8004d16:	483b      	ldr	r0, [pc, #236]	@ (8004e04 <MX_FREERTOS_Init+0x194>)
 8004d18:	f001 fc42 	bl	80065a0 <HCSR04_Init>
	(void)HCSR04_Init(&us_center, &cC);
 8004d1c:	f107 031c 	add.w	r3, r7, #28
 8004d20:	4619      	mov	r1, r3
 8004d22:	4839      	ldr	r0, [pc, #228]	@ (8004e08 <MX_FREERTOS_Init+0x198>)
 8004d24:	f001 fc3c 	bl	80065a0 <HCSR04_Init>
	(void)HCSR04_Init(&us_right,  &cR);
 8004d28:	463b      	mov	r3, r7
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4837      	ldr	r0, [pc, #220]	@ (8004e0c <MX_FREERTOS_Init+0x19c>)
 8004d2e:	f001 fc37 	bl	80065a0 <HCSR04_Init>

	telecontrol_init(&controller, &hi2c1);
 8004d32:	4937      	ldr	r1, [pc, #220]	@ (8004e10 <MX_FREERTOS_Init+0x1a0>)
 8004d34:	4837      	ldr	r0, [pc, #220]	@ (8004e14 <MX_FREERTOS_Init+0x1a4>)
 8004d36:	f001 f895 	bl	8005e64 <telecontrol_init>

	mpu6050_init(&mpu_device, &hi2c1, 0, NULL);
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	4934      	ldr	r1, [pc, #208]	@ (8004e10 <MX_FREERTOS_Init+0x1a0>)
 8004d40:	4835      	ldr	r0, [pc, #212]	@ (8004e18 <MX_FREERTOS_Init+0x1a8>)
 8004d42:	f002 fb17 	bl	8007374 <mpu6050_init>

	motor_init(&motor_FA_openLoop, &htim1, TIM_CHANNEL_1, PWM_STOP_FA, PWM_SCALE_FORWARD_FA, PWM_SCALE_BACKWARD_FA);
 8004d46:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8004d4a:	9301      	str	r3, [sp, #4]
 8004d4c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	f640 439e 	movw	r3, #3230	@ 0xc9e
 8004d56:	2200      	movs	r2, #0
 8004d58:	4930      	ldr	r1, [pc, #192]	@ (8004e1c <MX_FREERTOS_Init+0x1ac>)
 8004d5a:	4831      	ldr	r0, [pc, #196]	@ (8004e20 <MX_FREERTOS_Init+0x1b0>)
 8004d5c:	f002 f84e 	bl	8006dfc <motor_init>
	motor_init(&motor_FB_openLoop, &htim1, TIM_CHANNEL_2, PWM_STOP_FB, PWM_SCALE_FORWARD_FB, PWM_SCALE_BACKWARD_FB);
 8004d60:	f240 2376 	movw	r3, #630	@ 0x276
 8004d64:	9301      	str	r3, [sp, #4]
 8004d66:	f240 23c6 	movw	r3, #710	@ 0x2c6
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	f640 439e 	movw	r3, #3230	@ 0xc9e
 8004d70:	2204      	movs	r2, #4
 8004d72:	492a      	ldr	r1, [pc, #168]	@ (8004e1c <MX_FREERTOS_Init+0x1ac>)
 8004d74:	482b      	ldr	r0, [pc, #172]	@ (8004e24 <MX_FREERTOS_Init+0x1b4>)
 8004d76:	f002 f841 	bl	8006dfc <motor_init>
	motor_init(&motor_BA_openLoop, &htim1, TIM_CHANNEL_3, PWM_STOP_BA, PWM_SCALE_FORWARD_BA, PWM_SCALE_BACKWARD_BA);
 8004d7a:	f240 2376 	movw	r3, #630	@ 0x276
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	f640 438f 	movw	r3, #3215	@ 0xc8f
 8004d8a:	2208      	movs	r2, #8
 8004d8c:	4923      	ldr	r1, [pc, #140]	@ (8004e1c <MX_FREERTOS_Init+0x1ac>)
 8004d8e:	4826      	ldr	r0, [pc, #152]	@ (8004e28 <MX_FREERTOS_Init+0x1b8>)
 8004d90:	f002 f834 	bl	8006dfc <motor_init>
	motor_init(&motor_BB_openLoop, &htim1, TIM_CHANNEL_4, PWM_STOP_BB, PWM_SCALE_FORWARD_BB, PWM_SCALE_BACKWARD_BB);
 8004d94:	f44f 731b 	mov.w	r3, #620	@ 0x26c
 8004d98:	9301      	str	r3, [sp, #4]
 8004d9a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	f640 438f 	movw	r3, #3215	@ 0xc8f
 8004da4:	220c      	movs	r2, #12
 8004da6:	491d      	ldr	r1, [pc, #116]	@ (8004e1c <MX_FREERTOS_Init+0x1ac>)
 8004da8:	4820      	ldr	r0, [pc, #128]	@ (8004e2c <MX_FREERTOS_Init+0x1bc>)
 8004daa:	f002 f827 	bl	8006dfc <motor_init>

	Board2_initialize();
 8004dae:	f7ff ff05 	bl	8004bbc <Board2_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readSonar */
  readSonarHandle = osThreadNew(readSonarTask, NULL, &readSonar_attributes);
 8004db2:	4a1f      	ldr	r2, [pc, #124]	@ (8004e30 <MX_FREERTOS_Init+0x1c0>)
 8004db4:	2100      	movs	r1, #0
 8004db6:	481f      	ldr	r0, [pc, #124]	@ (8004e34 <MX_FREERTOS_Init+0x1c4>)
 8004db8:	f00a fc0e 	bl	800f5d8 <osThreadNew>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8004e38 <MX_FREERTOS_Init+0x1c8>)
 8004dc0:	6013      	str	r3, [r2, #0]

  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8004dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e3c <MX_FREERTOS_Init+0x1cc>)
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	481e      	ldr	r0, [pc, #120]	@ (8004e40 <MX_FREERTOS_Init+0x1d0>)
 8004dc8:	f00a fc06 	bl	800f5d8 <osThreadNew>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	4a1d      	ldr	r2, [pc, #116]	@ (8004e44 <MX_FREERTOS_Init+0x1d4>)
 8004dd0:	6013      	str	r3, [r2, #0]

  /* creation of telemetryLogger */
  telemetryLoggerHandle = osThreadNew(telemetryLoggerTask, NULL, &telemetryLogger_attributes);
 8004dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e48 <MX_FREERTOS_Init+0x1d8>)
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	481d      	ldr	r0, [pc, #116]	@ (8004e4c <MX_FREERTOS_Init+0x1dc>)
 8004dd8:	f00a fbfe 	bl	800f5d8 <osThreadNew>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	4a1c      	ldr	r2, [pc, #112]	@ (8004e50 <MX_FREERTOS_Init+0x1e0>)
 8004de0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004de2:	bf00      	nop
 8004de4:	3770      	adds	r7, #112	@ 0x70
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dea:	bf00      	nop
 8004dec:	080057a9 	.word	0x080057a9
 8004df0:	20001f20 	.word	0x20001f20
 8004df4:	200003fc 	.word	0x200003fc
 8004df8:	20001ed4 	.word	0x20001ed4
 8004dfc:	000f4240 	.word	0x000f4240
 8004e00:	08004be5 	.word	0x08004be5
 8004e04:	2000036c 	.word	0x2000036c
 8004e08:	2000039c 	.word	0x2000039c
 8004e0c:	200003cc 	.word	0x200003cc
 8004e10:	20001ddc 	.word	0x20001ddc
 8004e14:	20000424 	.word	0x20000424
 8004e18:	20000438 	.word	0x20000438
 8004e1c:	20001e88 	.word	0x20001e88
 8004e20:	20000474 	.word	0x20000474
 8004e24:	20000484 	.word	0x20000484
 8004e28:	20000494 	.word	0x20000494
 8004e2c:	200004a4 	.word	0x200004a4
 8004e30:	08014c9c 	.word	0x08014c9c
 8004e34:	08004e55 	.word	0x08004e55
 8004e38:	200004e4 	.word	0x200004e4
 8004e3c:	08014cc0 	.word	0x08014cc0
 8004e40:	08004f65 	.word	0x08004f65
 8004e44:	20000b90 	.word	0x20000b90
 8004e48:	08014ce4 	.word	0x08014ce4
 8004e4c:	08004fa1 	.word	0x08004fa1
 8004e50:	2000143c 	.word	0x2000143c

08004e54 <readSonarTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readSonarTask */
void readSonarTask(void *argument)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b08a      	sub	sp, #40	@ 0x28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSonarTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004e5c:	f00b fd8a 	bl	8010974 <xTaskGetTickCount>
 8004e60:	4603      	mov	r3, r0
 8004e62:	61bb      	str	r3, [r7, #24]
	const TickType_t xFrequency = pdMS_TO_TICKS(SONAR_SCAN_PERIOD);
 8004e64:	2328      	movs	r3, #40	@ 0x28
 8004e66:	623b      	str	r3, [r7, #32]

	hcsr04_t *dev[SONAR_NUMBER] = { &us_left, &us_center, &us_right };
 8004e68:	4a3a      	ldr	r2, [pc, #232]	@ (8004f54 <readSonarTask+0x100>)
 8004e6a:	f107 030c 	add.w	r3, r7, #12
 8004e6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e70:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// Variabili di stato per la gestione ciclica
	uint8_t curr_idx = 0;      // Indice del sonar da avviare (Start)
 8004e74:	2300      	movs	r3, #0
 8004e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	bool first_run = true;     // Flag per saltare la lettura al primo avvio assoluto
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26


	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004e80:	f107 0318 	add.w	r3, r7, #24
 8004e84:	6a39      	ldr	r1, [r7, #32]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f00b fbd8 	bl	801063c <vTaskDelayUntil>

		if (!first_run)
 8004e8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004e90:	f083 0301 	eor.w	r3, r3, #1
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d033      	beq.n	8004f02 <readSonarTask+0xae>
		{
			uint8_t prev_idx = (curr_idx == 0) ? (SONAR_NUMBER - 1) : (curr_idx - 1);
 8004e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d004      	beq.n	8004eac <readSonarTask+0x58>
 8004ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	e000      	b.n	8004eae <readSonarTask+0x5a>
 8004eac:	2302      	movs	r3, #2
 8004eae:	77fb      	strb	r3, [r7, #31]

			uint16_T cm = 0;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	817b      	strh	r3, [r7, #10]

			(void)HCSR04_GetDistanceCm(dev[prev_idx], &cm);
 8004eb4:	7ffb      	ldrb	r3, [r7, #31]
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	3328      	adds	r3, #40	@ 0x28
 8004eba:	443b      	add	r3, r7
 8004ebc:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004ec0:	f107 020a 	add.w	r2, r7, #10
 8004ec4:	4611      	mov	r1, r2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 fca9 	bl	800681e <HCSR04_GetDistanceCm>

			g_sonar_distances[prev_idx]=cm;
 8004ecc:	7ffb      	ldrb	r3, [r7, #31]
 8004ece:	8979      	ldrh	r1, [r7, #10]
 8004ed0:	4a21      	ldr	r2, [pc, #132]	@ (8004f58 <readSonarTask+0x104>)
 8004ed2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if (prev_idx == (SONAR_NUMBER - 1))
 8004ed6:	7ffb      	ldrb	r3, [r7, #31]
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d112      	bne.n	8004f02 <readSonarTask+0xae>
			{
				taskENTER_CRITICAL();
 8004edc:	f00c fe36 	bl	8011b4c <vPortEnterCritical>

				Board2_U.sonar1 = g_sonar_distances[S_LEFT];
 8004ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <readSonarTask+0x104>)
 8004ee2:	881b      	ldrh	r3, [r3, #0]
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8004f5c <readSonarTask+0x108>)
 8004ee8:	801a      	strh	r2, [r3, #0]
				Board2_U.sonar2 = g_sonar_distances[S_CENTER];
 8004eea:	4b1b      	ldr	r3, [pc, #108]	@ (8004f58 <readSonarTask+0x104>)
 8004eec:	885b      	ldrh	r3, [r3, #2]
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f5c <readSonarTask+0x108>)
 8004ef2:	805a      	strh	r2, [r3, #2]
				Board2_U.sonar3 = g_sonar_distances[S_RIGHT];
 8004ef4:	4b18      	ldr	r3, [pc, #96]	@ (8004f58 <readSonarTask+0x104>)
 8004ef6:	889b      	ldrh	r3, [r3, #4]
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	4b18      	ldr	r3, [pc, #96]	@ (8004f5c <readSonarTask+0x108>)
 8004efc:	809a      	strh	r2, [r3, #4]

				taskEXIT_CRITICAL();
 8004efe:	f00c fe57 	bl	8011bb0 <vPortExitCritical>
			}
		}

		hcsr04_status_t st_start = HCSR04_Start(dev[curr_idx]);
 8004f02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	3328      	adds	r3, #40	@ 0x28
 8004f0a:	443b      	add	r3, r7
 8004f0c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004f10:	4618      	mov	r0, r3
 8004f12:	f001 fbff 	bl	8006714 <HCSR04_Start>
 8004f16:	4603      	mov	r3, r0
 8004f18:	77bb      	strb	r3, [r7, #30]
		if (st_start != HCSR04_OK) {
 8004f1a:	7fbb      	ldrb	r3, [r7, #30]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <readSonarTask+0xd8>
			g_sonar_distances[curr_idx]=0;
 8004f20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f24:	4a0c      	ldr	r2, [pc, #48]	@ (8004f58 <readSonarTask+0x104>)
 8004f26:	2100      	movs	r1, #0
 8004f28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		curr_idx++;
 8004f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f30:	3301      	adds	r3, #1
 8004f32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		first_run=false;
 8004f36:	2300      	movs	r3, #0
 8004f38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

		if (curr_idx >= SONAR_NUMBER) {
 8004f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d902      	bls.n	8004f4a <readSonarTask+0xf6>
			curr_idx = 0;
 8004f44:	2300      	movs	r3, #0
 8004f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SONAR_SENSORS);
 8004f4a:	2102      	movs	r1, #2
 8004f4c:	4804      	ldr	r0, [pc, #16]	@ (8004f60 <readSonarTask+0x10c>)
 8004f4e:	f001 f8bc 	bl	80060ca <DWD_Notify>
	{
 8004f52:	e795      	b.n	8004e80 <readSonarTask+0x2c>
 8004f54:	08014c78 	.word	0x08014c78
 8004f58:	20000364 	.word	0x20000364
 8004f5c:	20000328 	.word	0x20000328
 8004f60:	200003fc 	.word	0x200003fc

08004f64 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f6c:	f00b fd02 	bl	8010974 <xTaskGetTickCount>
 8004f70:	4603      	mov	r3, r0
 8004f72:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8004f74:	233c      	movs	r3, #60	@ 0x3c
 8004f76:	60fb      	str	r3, [r7, #12]

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f78:	f107 0308 	add.w	r3, r7, #8
 8004f7c:	68f9      	ldr	r1, [r7, #12]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f00b fb5c 	bl	801063c <vTaskDelayUntil>

		supervision_read_inputs();
 8004f84:	f000 f96e 	bl	8005264 <supervision_read_inputs>

		executeSupervision();
 8004f88:	f000 f9d2 	bl	8005330 <executeSupervision>

		supervision_apply_actuation();
 8004f8c:	f000 fa5c 	bl	8005448 <supervision_apply_actuation>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8004f90:	2101      	movs	r1, #1
 8004f92:	4802      	ldr	r0, [pc, #8]	@ (8004f9c <supervisionTask+0x38>)
 8004f94:	f001 f899 	bl	80060ca <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f98:	bf00      	nop
 8004f9a:	e7ed      	b.n	8004f78 <supervisionTask+0x14>
 8004f9c:	200003fc 	.word	0x200003fc

08004fa0 <telemetryLoggerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_telemetryLoggerTask */
void telemetryLoggerTask(void *argument)
{
 8004fa0:	b5b0      	push	{r4, r5, r7, lr}
 8004fa2:	b09e      	sub	sp, #120	@ 0x78
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN telemetryLoggerTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004fa8:	f00b fce4 	bl	8010974 <xTaskGetTickCount>
 8004fac:	4603      	mov	r3, r0
 8004fae:	673b      	str	r3, [r7, #112]	@ 0x70
	const TickType_t xFrequency = pdMS_TO_TICKS(TELEMETRY_LOGGER_PERIOD);
 8004fb0:	2378      	movs	r3, #120	@ 0x78
 8004fb2:	677b      	str	r3, [r7, #116]	@ 0x74
	DecBus output;

  /* Infinite loop */
  for(;;)
  {
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004fb4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8004fb8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f00b fb3e 	bl	801063c <vTaskDelayUntil>

	taskENTER_CRITICAL();
 8004fc0:	f00c fdc4 	bl	8011b4c <vPortEnterCritical>

	output = Board2_Y.output;
 8004fc4:	4b9e      	ldr	r3, [pc, #632]	@ (8005240 <telemetryLoggerTask+0x2a0>)
 8004fc6:	f107 040c 	add.w	r4, r7, #12
 8004fca:	461d      	mov	r5, r3
 8004fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fd0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004fd4:	e884 0003 	stmia.w	r4, {r0, r1}
	stateB2 = Board2_DW.state;
 8004fd8:	4b9a      	ldr	r3, [pc, #616]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 8004fda:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8004fde:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004fe2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004fea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(Board2_DW.is_Supervision_task == Board2_IN_Normal){
 8004fee:	4b95      	ldr	r3, [pc, #596]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 8004ff0:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	f040 80c0 	bne.w	800517a <telemetryLoggerTask+0x1da>
		stateB1 = Board2_DW.global_state.stateB1;
 8004ffa:	4b92      	ldr	r3, [pc, #584]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 8004ffc:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8005000:	3338      	adds	r3, #56	@ 0x38
 8005002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		telemetry.backward_mode = (Board2_DW.special_retro) ? BW_SPECIAL : BW_NORMAL;
 8005008:	4b8e      	ldr	r3, [pc, #568]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 800500a:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800500e:	2b00      	cmp	r3, #0
 8005010:	bf14      	ite	ne
 8005012:	2301      	movne	r3, #1
 8005014:	2300      	moveq	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c

		if (stateB1.battery_voltage <= 9.0)
 800501c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8005020:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8005024:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800502c:	d803      	bhi.n	8005036 <telemetryLoggerTask+0x96>
		    telemetry.battery_percent = 0;
 800502e:	2300      	movs	r3, #0
 8005030:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8005034:	e03e      	b.n	80050b4 <telemetryLoggerTask+0x114>
		else if (stateB1.battery_voltage >= 12.6)
 8005036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005038:	4618      	mov	r0, r3
 800503a:	f7fb faad 	bl	8000598 <__aeabi_f2d>
 800503e:	a37c      	add	r3, pc, #496	@ (adr r3, 8005230 <telemetryLoggerTask+0x290>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f7fb fd86 	bl	8000b54 <__aeabi_dcmpge>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <telemetryLoggerTask+0xb6>
			telemetry.battery_percent = 100;
 800504e:	2364      	movs	r3, #100	@ 0x64
 8005050:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8005054:	e02e      	b.n	80050b4 <telemetryLoggerTask+0x114>
		else
			telemetry.battery_percent = (int8_t)(((stateB1.battery_voltage - 9.0) / 3.6) * 100.0 + 0.5);
 8005056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005058:	4618      	mov	r0, r3
 800505a:	f7fb fa9d 	bl	8000598 <__aeabi_f2d>
 800505e:	f04f 0200 	mov.w	r2, #0
 8005062:	4b79      	ldr	r3, [pc, #484]	@ (8005248 <telemetryLoggerTask+0x2a8>)
 8005064:	f7fb f938 	bl	80002d8 <__aeabi_dsub>
 8005068:	4602      	mov	r2, r0
 800506a:	460b      	mov	r3, r1
 800506c:	4610      	mov	r0, r2
 800506e:	4619      	mov	r1, r3
 8005070:	a371      	add	r3, pc, #452	@ (adr r3, 8005238 <telemetryLoggerTask+0x298>)
 8005072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005076:	f7fb fc11 	bl	800089c <__aeabi_ddiv>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	4610      	mov	r0, r2
 8005080:	4619      	mov	r1, r3
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	4b71      	ldr	r3, [pc, #452]	@ (800524c <telemetryLoggerTask+0x2ac>)
 8005088:	f7fb fade 	bl	8000648 <__aeabi_dmul>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4610      	mov	r0, r2
 8005092:	4619      	mov	r1, r3
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	4b6d      	ldr	r3, [pc, #436]	@ (8005250 <telemetryLoggerTask+0x2b0>)
 800509a:	f7fb f91f 	bl	80002dc <__adddf3>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4610      	mov	r0, r2
 80050a4:	4619      	mov	r1, r3
 80050a6:	f7fb fd7f 	bl	8000ba8 <__aeabi_d2iz>
 80050aa:	4603      	mov	r3, r0
 80050ac:	b25b      	sxtb	r3, r3
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

		if (stateB1.temperature > 127)
 80050b4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80050b8:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8005254 <telemetryLoggerTask+0x2b4>
 80050bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050c4:	dd03      	ble.n	80050ce <telemetryLoggerTask+0x12e>
		    telemetry.temperature = 127;
 80050c6:	237f      	movs	r3, #127	@ 0x7f
 80050c8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 80050cc:	e02c      	b.n	8005128 <telemetryLoggerTask+0x188>
		else if (stateB1.temperature < -128)
 80050ce:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80050d2:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005258 <telemetryLoggerTask+0x2b8>
 80050d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050de:	d503      	bpl.n	80050e8 <telemetryLoggerTask+0x148>
		    telemetry.temperature = -128;
 80050e0:	2380      	movs	r3, #128	@ 0x80
 80050e2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 80050e6:	e01f      	b.n	8005128 <telemetryLoggerTask+0x188>
		else
		    telemetry.temperature = (int8_t)(stateB1.temperature + (stateB1.temperature >= 0 ? 0.5 : -0.5));
 80050e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fb fa54 	bl	8000598 <__aeabi_f2d>
 80050f0:	4602      	mov	r2, r0
 80050f2:	460b      	mov	r3, r1
 80050f4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80050f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80050fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005100:	db03      	blt.n	800510a <telemetryLoggerTask+0x16a>
 8005102:	f04f 0000 	mov.w	r0, #0
 8005106:	4952      	ldr	r1, [pc, #328]	@ (8005250 <telemetryLoggerTask+0x2b0>)
 8005108:	e002      	b.n	8005110 <telemetryLoggerTask+0x170>
 800510a:	f04f 0000 	mov.w	r0, #0
 800510e:	4953      	ldr	r1, [pc, #332]	@ (800525c <telemetryLoggerTask+0x2bc>)
 8005110:	f7fb f8e4 	bl	80002dc <__adddf3>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	4610      	mov	r0, r2
 800511a:	4619      	mov	r1, r3
 800511c:	f7fb fd44 	bl	8000ba8 <__aeabi_d2iz>
 8005120:	4603      	mov	r3, r0
 8005122:	b25b      	sxtb	r3, r3
 8005124:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

		if(Board2_DW.is_Normal_voltage_n == Board2_IN_Lights_AUTO)
 8005128:	4b46      	ldr	r3, [pc, #280]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 800512a:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800512e:	2b01      	cmp	r3, #1
 8005130:	d103      	bne.n	800513a <telemetryLoggerTask+0x19a>
			telemetry.light_mode = LIGHT_AUTO;
 8005132:	2302      	movs	r3, #2
 8005134:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8005138:	e00b      	b.n	8005152 <telemetryLoggerTask+0x1b2>
		else if(Board2_DW.is_Normal_voltage_n == Board2_IN_Lights_ON)
 800513a:	4b42      	ldr	r3, [pc, #264]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 800513c:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8005140:	2b03      	cmp	r3, #3
 8005142:	d103      	bne.n	800514c <telemetryLoggerTask+0x1ac>
			telemetry.light_mode = LIGHT_ON;
 8005144:	2301      	movs	r3, #1
 8005146:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 800514a:	e002      	b.n	8005152 <telemetryLoggerTask+0x1b2>
		else
			telemetry.light_mode = LIGHT_OFF;
 800514c:	2300      	movs	r3, #0
 800514e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e

		telemetry.rpm_fl = stateB1.velocity_FA;
 8005152:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8005156:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		telemetry.rpm_fr = stateB1.velocity_FB;
 800515a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800515e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		telemetry.rpm_rl = stateB1.velocity_BA;
 8005162:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8005166:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
		telemetry.rpm_rr = stateB1.velocity_BB;
 800516a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800516e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

		telemetry.operating_mode=OM_NORMAL;
 8005172:	2300      	movs	r3, #0
 8005174:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8005178:	e021      	b.n	80051be <telemetryLoggerTask+0x21e>
	}
	else{
		telemetry.backward_mode = BW_NORMAL;
 800517a:	2300      	movs	r3, #0
 800517c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c

		telemetry.battery_percent = 0;
 8005180:	2300      	movs	r3, #0
 8005182:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
		telemetry.temperature = 0;
 8005186:	2300      	movs	r3, #0
 8005188:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

		telemetry.light_mode = LIGHT_OFF;
 800518c:	2300      	movs	r3, #0
 800518e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e

		telemetry.rpm_fl = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		telemetry.rpm_fr = 0;
 8005198:	2300      	movs	r3, #0
 800519a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		telemetry.rpm_rl = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
		telemetry.rpm_rr = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

		telemetry.operating_mode= (Board2_DW.is_Supervision_task == Board2_IN_Degraded)
 80051aa:	4b26      	ldr	r3, [pc, #152]	@ (8005244 <telemetryLoggerTask+0x2a4>)
 80051ac:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
										? OM_DEGRADED : OM_SINGLE_BOARD;
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d101      	bne.n	80051b8 <telemetryLoggerTask+0x218>
 80051b4:	2302      	movs	r3, #2
 80051b6:	e000      	b.n	80051ba <telemetryLoggerTask+0x21a>
 80051b8:	2301      	movs	r3, #1
		telemetry.operating_mode= (Board2_DW.is_Supervision_task == Board2_IN_Degraded)
 80051ba:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
	}

	telemetry.sonar_l = stateB2.sonar1;
 80051be:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80051c0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	telemetry.sonar_c = stateB2.sonar2;
 80051c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80051c6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	telemetry.sonar_r = stateB2.sonar3;
 80051ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80051cc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	telemetry.target_fl = output.rif_FA;
 80051d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80051d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051d8:	ee17 3a90 	vmov	r3, s15
 80051dc:	b21b      	sxth	r3, r3
 80051de:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	telemetry.target_fr = output.rif_FB;
 80051e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80051e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051ea:	ee17 3a90 	vmov	r3, s15
 80051ee:	b21b      	sxth	r3, r3
 80051f0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	telemetry.target_rl = output.rif_BA;
 80051f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80051f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051fc:	ee17 3a90 	vmov	r3, s15
 8005200:	b21b      	sxth	r3, r3
 8005202:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	telemetry.target_rr = output.rif_BB;
 8005206:	edd7 7a06 	vldr	s15, [r7, #24]
 800520a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800520e:	ee17 3a90 	vmov	r3, s15
 8005212:	b21b      	sxth	r3, r3
 8005214:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

	taskEXIT_CRITICAL();
 8005218:	f00c fcca 	bl	8011bb0 <vPortExitCritical>

	telecontrol_send_telemetry(&controller, &telemetry);
 800521c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005220:	4619      	mov	r1, r3
 8005222:	480f      	ldr	r0, [pc, #60]	@ (8005260 <telemetryLoggerTask+0x2c0>)
 8005224:	f000 fe66 	bl	8005ef4 <telecontrol_send_telemetry>
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005228:	e6c4      	b.n	8004fb4 <telemetryLoggerTask+0x14>
 800522a:	bf00      	nop
 800522c:	f3af 8000 	nop.w
 8005230:	33333333 	.word	0x33333333
 8005234:	40293333 	.word	0x40293333
 8005238:	cccccccd 	.word	0xcccccccd
 800523c:	400ccccc 	.word	0x400ccccc
 8005240:	2000034c 	.word	0x2000034c
 8005244:	200001f8 	.word	0x200001f8
 8005248:	40220000 	.word	0x40220000
 800524c:	40590000 	.word	0x40590000
 8005250:	3fe00000 	.word	0x3fe00000
 8005254:	42fe0000 	.word	0x42fe0000
 8005258:	c3000000 	.word	0xc3000000
 800525c:	bfe00000 	.word	0xbfe00000
 8005260:	20000424 	.word	0x20000424

08005264 <supervision_read_inputs>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static void supervision_read_inputs(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
    // Lettura hardware
    telecontrol_read(&controller);
 8005268:	482c      	ldr	r0, [pc, #176]	@ (800531c <supervision_read_inputs+0xb8>)
 800526a:	f000 fe30 	bl	8005ece <telecontrol_read>
    mpu6050_get_gyro_value(&mpu_device, &gyroyaw);
 800526e:	492c      	ldr	r1, [pc, #176]	@ (8005320 <supervision_read_inputs+0xbc>)
 8005270:	482c      	ldr	r0, [pc, #176]	@ (8005324 <supervision_read_inputs+0xc0>)
 8005272:	f002 f93f 	bl	80074f4 <mpu6050_get_gyro_value>
    mpu6050_get_accel_value(&mpu_device, &acceleration);
 8005276:	492c      	ldr	r1, [pc, #176]	@ (8005328 <supervision_read_inputs+0xc4>)
 8005278:	482a      	ldr	r0, [pc, #168]	@ (8005324 <supervision_read_inputs+0xc0>)
 800527a:	f002 f8cf 	bl	800741c <mpu6050_get_accel_value>

    Board2_U.controller_x = get_telecontrol_bx(&controller);
 800527e:	4827      	ldr	r0, [pc, #156]	@ (800531c <supervision_read_inputs+0xb8>)
 8005280:	f000 fe63 	bl	8005f4a <get_telecontrol_bx>
 8005284:	4603      	mov	r3, r0
 8005286:	461a      	mov	r2, r3
 8005288:	4b28      	ldr	r3, [pc, #160]	@ (800532c <supervision_read_inputs+0xc8>)
 800528a:	80da      	strh	r2, [r3, #6]
    Board2_U.controller_y = get_telecontrol_ay(&controller);
 800528c:	4823      	ldr	r0, [pc, #140]	@ (800531c <supervision_read_inputs+0xb8>)
 800528e:	f000 fe44 	bl	8005f1a <get_telecontrol_ay>
 8005292:	4603      	mov	r3, r0
 8005294:	461a      	mov	r2, r3
 8005296:	4b25      	ldr	r3, [pc, #148]	@ (800532c <supervision_read_inputs+0xc8>)
 8005298:	811a      	strh	r2, [r3, #8]
    Board2_U.B1 = get_telecontrol_button_btn1(&controller);
 800529a:	4820      	ldr	r0, [pc, #128]	@ (800531c <supervision_read_inputs+0xb8>)
 800529c:	f000 fe6f 	bl	8005f7e <get_telecontrol_button_btn1>
 80052a0:	4603      	mov	r3, r0
 80052a2:	461a      	mov	r2, r3
 80052a4:	4b21      	ldr	r3, [pc, #132]	@ (800532c <supervision_read_inputs+0xc8>)
 80052a6:	751a      	strb	r2, [r3, #20]
    Board2_U.B2 = get_telecontrol_button_btn2(&controller);
 80052a8:	481c      	ldr	r0, [pc, #112]	@ (800531c <supervision_read_inputs+0xb8>)
 80052aa:	f000 fe74 	bl	8005f96 <get_telecontrol_button_btn2>
 80052ae:	4603      	mov	r3, r0
 80052b0:	461a      	mov	r2, r3
 80052b2:	4b1e      	ldr	r3, [pc, #120]	@ (800532c <supervision_read_inputs+0xc8>)
 80052b4:	755a      	strb	r2, [r3, #21]
    Board2_U.B3 = get_telecontrol_button_btn3(&controller);
 80052b6:	4819      	ldr	r0, [pc, #100]	@ (800531c <supervision_read_inputs+0xb8>)
 80052b8:	f000 fe79 	bl	8005fae <get_telecontrol_button_btn3>
 80052bc:	4603      	mov	r3, r0
 80052be:	461a      	mov	r2, r3
 80052c0:	4b1a      	ldr	r3, [pc, #104]	@ (800532c <supervision_read_inputs+0xc8>)
 80052c2:	771a      	strb	r2, [r3, #28]
    Board2_U.B4 = get_telecontrol_button_btn4(&controller);
 80052c4:	4815      	ldr	r0, [pc, #84]	@ (800531c <supervision_read_inputs+0xb8>)
 80052c6:	f000 fe7e 	bl	8005fc6 <get_telecontrol_button_btn4>
 80052ca:	4603      	mov	r3, r0
 80052cc:	461a      	mov	r2, r3
 80052ce:	4b17      	ldr	r3, [pc, #92]	@ (800532c <supervision_read_inputs+0xc8>)
 80052d0:	775a      	strb	r2, [r3, #29]
    Board2_U.B_r_stick = get_telecontrol_b_btn(&controller);
 80052d2:	4812      	ldr	r0, [pc, #72]	@ (800531c <supervision_read_inputs+0xb8>)
 80052d4:	f000 fe47 	bl	8005f66 <get_telecontrol_b_btn>
 80052d8:	4603      	mov	r3, r0
 80052da:	461a      	mov	r2, r3
 80052dc:	4b13      	ldr	r3, [pc, #76]	@ (800532c <supervision_read_inputs+0xc8>)
 80052de:	779a      	strb	r2, [r3, #30]
    Board2_U.B_l_stick = get_telecontrol_a_btn(&controller);
 80052e0:	480e      	ldr	r0, [pc, #56]	@ (800531c <supervision_read_inputs+0xb8>)
 80052e2:	f000 fe26 	bl	8005f32 <get_telecontrol_a_btn>
 80052e6:	4603      	mov	r3, r0
 80052e8:	461a      	mov	r2, r3
 80052ea:	4b10      	ldr	r3, [pc, #64]	@ (800532c <supervision_read_inputs+0xc8>)
 80052ec:	f883 2020 	strb.w	r2, [r3, #32]
    Board2_U.controller_battery = get_telecontrol_percentage(&controller);
 80052f0:	480a      	ldr	r0, [pc, #40]	@ (800531c <supervision_read_inputs+0xb8>)
 80052f2:	f000 fe74 	bl	8005fde <get_telecontrol_percentage>
 80052f6:	4603      	mov	r3, r0
 80052f8:	461a      	mov	r2, r3
 80052fa:	4b0c      	ldr	r3, [pc, #48]	@ (800532c <supervision_read_inputs+0xc8>)
 80052fc:	77da      	strb	r2, [r3, #31]
    Board2_U.acceleration_x = acceleration.x;
 80052fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005328 <supervision_read_inputs+0xc4>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a0a      	ldr	r2, [pc, #40]	@ (800532c <supervision_read_inputs+0xc8>)
 8005304:	60d3      	str	r3, [r2, #12]
    Board2_U.acceleration_y = acceleration.y;
 8005306:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <supervision_read_inputs+0xc4>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	4a08      	ldr	r2, [pc, #32]	@ (800532c <supervision_read_inputs+0xc8>)
 800530c:	6113      	str	r3, [r2, #16]
    Board2_U.gyroYaw = gyroyaw.z;
 800530e:	4b04      	ldr	r3, [pc, #16]	@ (8005320 <supervision_read_inputs+0xbc>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	4a06      	ldr	r2, [pc, #24]	@ (800532c <supervision_read_inputs+0xc8>)
 8005314:	6193      	str	r3, [r2, #24]
}
 8005316:	bf00      	nop
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	20000424 	.word	0x20000424
 8005320:	20000468 	.word	0x20000468
 8005324:	20000438 	.word	0x20000438
 8005328:	2000045c 	.word	0x2000045c
 800532c:	20000328 	.word	0x20000328

08005330 <executeSupervision>:

void executeSupervision(){
 8005330:	b5b0      	push	{r4, r5, r7, lr}
 8005332:	af00      	add	r7, sp, #0
	do{
		debug_state = Board2_DW.is_Supervisor;
 8005334:	4b38      	ldr	r3, [pc, #224]	@ (8005418 <executeSupervision+0xe8>)
 8005336:	f893 20fd 	ldrb.w	r2, [r3, #253]	@ 0xfd
 800533a:	4b38      	ldr	r3, [pc, #224]	@ (800541c <executeSupervision+0xec>)
 800533c:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board2_DW.is_Restablish;
 800533e:	4b36      	ldr	r3, [pc, #216]	@ (8005418 <executeSupervision+0xe8>)
 8005340:	f893 20fb 	ldrb.w	r2, [r3, #251]	@ 0xfb
 8005344:	4b36      	ldr	r3, [pc, #216]	@ (8005420 <executeSupervision+0xf0>)
 8005346:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 8005348:	4b36      	ldr	r3, [pc, #216]	@ (8005424 <executeSupervision+0xf4>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d104      	bne.n	800535a <executeSupervision+0x2a>
			state_good = debug_state;
 8005350:	4b32      	ldr	r3, [pc, #200]	@ (800541c <executeSupervision+0xec>)
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	b2da      	uxtb	r2, r3
 8005356:	4b34      	ldr	r3, [pc, #208]	@ (8005428 <executeSupervision+0xf8>)
 8005358:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 800535a:	4b34      	ldr	r3, [pc, #208]	@ (800542c <executeSupervision+0xfc>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	3301      	adds	r3, #1
 8005360:	4a32      	ldr	r2, [pc, #200]	@ (800542c <executeSupervision+0xfc>)
 8005362:	6013      	str	r3, [r2, #0]
		Board2_step();
 8005364:	f7ff fa7a 	bl	800485c <Board2_step>
		if(Board2_DW.is_Supervision_task != Board2_IN_Normal)
 8005368:	4b2b      	ldr	r3, [pc, #172]	@ (8005418 <executeSupervision+0xe8>)
 800536a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800536e:	2b02      	cmp	r3, #2
 8005370:	d004      	beq.n	800537c <executeSupervision+0x4c>
			degraded=degraded+1;
 8005372:	4b2c      	ldr	r3, [pc, #176]	@ (8005424 <executeSupervision+0xf4>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3301      	adds	r3, #1
 8005378:	4a2a      	ldr	r2, [pc, #168]	@ (8005424 <executeSupervision+0xf4>)
 800537a:	6013      	str	r3, [r2, #0]

		if(Board2_DW.is_Supervision_task == Board2_IN_Single_Board)
 800537c:	4b26      	ldr	r3, [pc, #152]	@ (8005418 <executeSupervision+0xe8>)
 800537e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8005382:	2b03      	cmp	r3, #3
 8005384:	d10a      	bne.n	800539c <executeSupervision+0x6c>
			debug_decision = Board2_DW.decision;
 8005386:	4a2a      	ldr	r2, [pc, #168]	@ (8005430 <executeSupervision+0x100>)
 8005388:	4b23      	ldr	r3, [pc, #140]	@ (8005418 <executeSupervision+0xe8>)
 800538a:	4615      	mov	r5, r2
 800538c:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005390:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005394:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005398:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board2_DW.is_Supervision_task == Board2_IN_Normal && Board2_DW.retransmitted)
 800539c:	4b1e      	ldr	r3, [pc, #120]	@ (8005418 <executeSupervision+0xe8>)
 800539e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d107      	bne.n	80053b6 <executeSupervision+0x86>
 80053a6:	4b1c      	ldr	r3, [pc, #112]	@ (8005418 <executeSupervision+0xe8>)
 80053a8:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d002      	beq.n	80053b6 <executeSupervision+0x86>
			retransmit_seen_in_cycle = true;
 80053b0:	4b20      	ldr	r3, [pc, #128]	@ (8005434 <executeSupervision+0x104>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	701a      	strb	r2, [r3, #0]
	}
	while(Board2_DW.is_Supervisor != Board2_IN_Same_decision &&
 80053b6:	4b18      	ldr	r3, [pc, #96]	@ (8005418 <executeSupervision+0xe8>)
 80053b8:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d012      	beq.n	80053e6 <executeSupervision+0xb6>
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
 80053c0:	4b15      	ldr	r3, [pc, #84]	@ (8005418 <executeSupervision+0xe8>)
 80053c2:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
	while(Board2_DW.is_Supervisor != Board2_IN_Same_decision &&
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d00d      	beq.n	80053e6 <executeSupervision+0xb6>
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
 80053ca:	4b13      	ldr	r3, [pc, #76]	@ (8005418 <executeSupervision+0xe8>)
 80053cc:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
			Board2_DW.is_Single_Board != Board2_IN_Other_board_failure &&
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d008      	beq.n	80053e6 <executeSupervision+0xb6>
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80053d4:	4b10      	ldr	r3, [pc, #64]	@ (8005418 <executeSupervision+0xe8>)
 80053d6:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
				Board2_DW.is_Degraded != Board2_IN_Restarting &&
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d003      	beq.n	80053e6 <executeSupervision+0xb6>
					Board2_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80053de:	4b16      	ldr	r3, [pc, #88]	@ (8005438 <executeSupervision+0x108>)
 80053e0:	781b      	ldrb	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0a6      	beq.n	8005334 <executeSupervision+0x4>

	if (retransmit_seen_in_cycle){
 80053e6:	4b13      	ldr	r3, [pc, #76]	@ (8005434 <executeSupervision+0x104>)
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d007      	beq.n	80053fe <executeSupervision+0xce>
	      count_retransmit++;
 80053ee:	4b13      	ldr	r3, [pc, #76]	@ (800543c <executeSupervision+0x10c>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3301      	adds	r3, #1
 80053f4:	4a11      	ldr	r2, [pc, #68]	@ (800543c <executeSupervision+0x10c>)
 80053f6:	6013      	str	r3, [r2, #0]
	      retransmit_seen_in_cycle = false;
 80053f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005434 <executeSupervision+0x104>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	701a      	strb	r2, [r3, #0]
	}

	debug_output = Board2_Y.output;
 80053fe:	4a10      	ldr	r2, [pc, #64]	@ (8005440 <executeSupervision+0x110>)
 8005400:	4b10      	ldr	r3, [pc, #64]	@ (8005444 <executeSupervision+0x114>)
 8005402:	4614      	mov	r4, r2
 8005404:	461d      	mov	r5, r3
 8005406:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005408:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800540a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800540e:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8005412:	bf00      	nop
 8005414:	bdb0      	pop	{r4, r5, r7, pc}
 8005416:	bf00      	nop
 8005418:	200001f8 	.word	0x200001f8
 800541c:	200004d1 	.word	0x200004d1
 8005420:	200004d0 	.word	0x200004d0
 8005424:	200004d4 	.word	0x200004d4
 8005428:	200004d8 	.word	0x200004d8
 800542c:	200004cc 	.word	0x200004cc
 8005430:	2000040c 	.word	0x2000040c
 8005434:	200004d9 	.word	0x200004d9
 8005438:	200004e0 	.word	0x200004e0
 800543c:	200004dc 	.word	0x200004dc
 8005440:	200004b4 	.word	0x200004b4
 8005444:	2000034c 	.word	0x2000034c

08005448 <supervision_apply_actuation>:

static void supervision_apply_actuation(void)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
    BRAKING_TYPE braking_mode;
    uint8_T duty_FA, duty_FB, duty_BA, duty_BB;

    // Gestione Rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
                      Board2_Y.output.relay ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800544e:	4bbc      	ldr	r3, [pc, #752]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 8005450:	7d9b      	ldrb	r3, [r3, #22]
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin,
 8005452:	2b00      	cmp	r3, #0
 8005454:	bf14      	ite	ne
 8005456:	2301      	movne	r3, #1
 8005458:	2300      	moveq	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	2180      	movs	r1, #128	@ 0x80
 8005460:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005464:	f003 ffa4 	bl	80093b0 <HAL_GPIO_WritePin>

    // Lettura output modello
    rif_FA = Board2_Y.output.rif_FA;
 8005468:	4bb5      	ldr	r3, [pc, #724]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	613b      	str	r3, [r7, #16]
    rif_FB = Board2_Y.output.rif_FB;
 800546e:	4bb4      	ldr	r3, [pc, #720]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	60fb      	str	r3, [r7, #12]
    rif_BA = Board2_Y.output.rif_BA;
 8005474:	4bb2      	ldr	r3, [pc, #712]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	60bb      	str	r3, [r7, #8]
    rif_BB = Board2_Y.output.rif_BB;
 800547a:	4bb1      	ldr	r3, [pc, #708]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	607b      	str	r3, [r7, #4]
    braking_mode = Board2_Y.output.brk_mode;
 8005480:	4baf      	ldr	r3, [pc, #700]	@ (8005740 <supervision_apply_actuation+0x2f8>)
 8005482:	7c1b      	ldrb	r3, [r3, #16]
 8005484:	70fb      	strb	r3, [r7, #3]

    // Logica Ramping
    if (braking_mode == EMERGENCY &&
 8005486:	78fb      	ldrb	r3, [r7, #3]
 8005488:	2b02      	cmp	r3, #2
 800548a:	d128      	bne.n	80054de <supervision_apply_actuation+0x96>
 800548c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005490:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005498:	d121      	bne.n	80054de <supervision_apply_actuation+0x96>
        rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0) {
 800549a:	edd7 7a03 	vldr	s15, [r7, #12]
 800549e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a6:	d11a      	bne.n	80054de <supervision_apply_actuation+0x96>
 80054a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80054ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b4:	d113      	bne.n	80054de <supervision_apply_actuation+0x96>
 80054b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80054ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c2:	d10c      	bne.n	80054de <supervision_apply_actuation+0x96>
        // Reset immediato rampe in emergenza
        rif_FA_r = rif_FA;
 80054c4:	4a9f      	ldr	r2, [pc, #636]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	6013      	str	r3, [r2, #0]
        rif_FB_r = rif_FB;
 80054ca:	4a9f      	ldr	r2, [pc, #636]	@ (8005748 <supervision_apply_actuation+0x300>)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6013      	str	r3, [r2, #0]
        rif_BA_r = rif_BA;
 80054d0:	4a9e      	ldr	r2, [pc, #632]	@ (800574c <supervision_apply_actuation+0x304>)
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	6013      	str	r3, [r2, #0]
        rif_BB_r = rif_BB;
 80054d6:	4a9e      	ldr	r2, [pc, #632]	@ (8005750 <supervision_apply_actuation+0x308>)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	e09f      	b.n	800561e <supervision_apply_actuation+0x1d6>
    }
    else if (braking_mode == NORMAL &&
 80054de:	78fb      	ldrb	r3, [r7, #3]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d15c      	bne.n	800559e <supervision_apply_actuation+0x156>
 80054e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80054e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f0:	d155      	bne.n	800559e <supervision_apply_actuation+0x156>
             rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0) {
 80054f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80054f6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054fe:	d14e      	bne.n	800559e <supervision_apply_actuation+0x156>
 8005500:	edd7 7a02 	vldr	s15, [r7, #8]
 8005504:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550c:	d147      	bne.n	800559e <supervision_apply_actuation+0x156>
 800550e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005512:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800551a:	d140      	bne.n	800559e <supervision_apply_actuation+0x156>
        // Frenata dolce
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800551c:	4b89      	ldr	r3, [pc, #548]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 800551e:	edd3 7a00 	vldr	s15, [r3]
 8005522:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8005526:	edd7 0a04 	vldr	s1, [r7, #16]
 800552a:	eeb0 0a67 	vmov.f32	s0, s15
 800552e:	f7ff fb64 	bl	8004bfa <ramp>
 8005532:	eef0 7a40 	vmov.f32	s15, s0
 8005536:	4b83      	ldr	r3, [pc, #524]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 8005538:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800553c:	4b82      	ldr	r3, [pc, #520]	@ (8005748 <supervision_apply_actuation+0x300>)
 800553e:	edd3 7a00 	vldr	s15, [r3]
 8005542:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8005546:	edd7 0a03 	vldr	s1, [r7, #12]
 800554a:	eeb0 0a67 	vmov.f32	s0, s15
 800554e:	f7ff fb54 	bl	8004bfa <ramp>
 8005552:	eef0 7a40 	vmov.f32	s15, s0
 8005556:	4b7c      	ldr	r3, [pc, #496]	@ (8005748 <supervision_apply_actuation+0x300>)
 8005558:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800555c:	4b7b      	ldr	r3, [pc, #492]	@ (800574c <supervision_apply_actuation+0x304>)
 800555e:	edd3 7a00 	vldr	s15, [r3]
 8005562:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8005566:	edd7 0a02 	vldr	s1, [r7, #8]
 800556a:	eeb0 0a67 	vmov.f32	s0, s15
 800556e:	f7ff fb44 	bl	8004bfa <ramp>
 8005572:	eef0 7a40 	vmov.f32	s15, s0
 8005576:	4b75      	ldr	r3, [pc, #468]	@ (800574c <supervision_apply_actuation+0x304>)
 8005578:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP * NORMAL_BRK_COEFF);
 800557c:	4b74      	ldr	r3, [pc, #464]	@ (8005750 <supervision_apply_actuation+0x308>)
 800557e:	edd3 7a00 	vldr	s15, [r3]
 8005582:	eeb3 1a02 	vmov.f32	s2, #50	@ 0x41900000  18.0
 8005586:	edd7 0a01 	vldr	s1, [r7, #4]
 800558a:	eeb0 0a67 	vmov.f32	s0, s15
 800558e:	f7ff fb34 	bl	8004bfa <ramp>
 8005592:	eef0 7a40 	vmov.f32	s15, s0
 8005596:	4b6e      	ldr	r3, [pc, #440]	@ (8005750 <supervision_apply_actuation+0x308>)
 8005598:	edc3 7a00 	vstr	s15, [r3]
 800559c:	e03f      	b.n	800561e <supervision_apply_actuation+0x1d6>
    }
    else {
        // Funzionamento normale
        rif_FA_r = ramp(rif_FA_r, rif_FA, OPENLOOP_STEP);
 800559e:	4b69      	ldr	r3, [pc, #420]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 80055a0:	edd3 7a00 	vldr	s15, [r3]
 80055a4:	ed9f 1a6b 	vldr	s2, [pc, #428]	@ 8005754 <supervision_apply_actuation+0x30c>
 80055a8:	edd7 0a04 	vldr	s1, [r7, #16]
 80055ac:	eeb0 0a67 	vmov.f32	s0, s15
 80055b0:	f7ff fb23 	bl	8004bfa <ramp>
 80055b4:	eef0 7a40 	vmov.f32	s15, s0
 80055b8:	4b62      	ldr	r3, [pc, #392]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 80055ba:	edc3 7a00 	vstr	s15, [r3]
        rif_FB_r = ramp(rif_FB_r, rif_FB, OPENLOOP_STEP);
 80055be:	4b62      	ldr	r3, [pc, #392]	@ (8005748 <supervision_apply_actuation+0x300>)
 80055c0:	edd3 7a00 	vldr	s15, [r3]
 80055c4:	ed9f 1a63 	vldr	s2, [pc, #396]	@ 8005754 <supervision_apply_actuation+0x30c>
 80055c8:	edd7 0a03 	vldr	s1, [r7, #12]
 80055cc:	eeb0 0a67 	vmov.f32	s0, s15
 80055d0:	f7ff fb13 	bl	8004bfa <ramp>
 80055d4:	eef0 7a40 	vmov.f32	s15, s0
 80055d8:	4b5b      	ldr	r3, [pc, #364]	@ (8005748 <supervision_apply_actuation+0x300>)
 80055da:	edc3 7a00 	vstr	s15, [r3]
        rif_BA_r = ramp(rif_BA_r, rif_BA, OPENLOOP_STEP);
 80055de:	4b5b      	ldr	r3, [pc, #364]	@ (800574c <supervision_apply_actuation+0x304>)
 80055e0:	edd3 7a00 	vldr	s15, [r3]
 80055e4:	ed9f 1a5b 	vldr	s2, [pc, #364]	@ 8005754 <supervision_apply_actuation+0x30c>
 80055e8:	edd7 0a02 	vldr	s1, [r7, #8]
 80055ec:	eeb0 0a67 	vmov.f32	s0, s15
 80055f0:	f7ff fb03 	bl	8004bfa <ramp>
 80055f4:	eef0 7a40 	vmov.f32	s15, s0
 80055f8:	4b54      	ldr	r3, [pc, #336]	@ (800574c <supervision_apply_actuation+0x304>)
 80055fa:	edc3 7a00 	vstr	s15, [r3]
        rif_BB_r = ramp(rif_BB_r, rif_BB, OPENLOOP_STEP);
 80055fe:	4b54      	ldr	r3, [pc, #336]	@ (8005750 <supervision_apply_actuation+0x308>)
 8005600:	edd3 7a00 	vldr	s15, [r3]
 8005604:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 8005754 <supervision_apply_actuation+0x30c>
 8005608:	edd7 0a01 	vldr	s1, [r7, #4]
 800560c:	eeb0 0a67 	vmov.f32	s0, s15
 8005610:	f7ff faf3 	bl	8004bfa <ramp>
 8005614:	eef0 7a40 	vmov.f32	s15, s0
 8005618:	4b4d      	ldr	r3, [pc, #308]	@ (8005750 <supervision_apply_actuation+0x308>)
 800561a:	edc3 7a00 	vstr	s15, [r3]
    }

    /* ====== RPM -> duty % (0-100) ====== */
    duty_FA = (uint8_T)(abs(rif_FA_r) * MAX_DUTY / MAX_RPM);
 800561e:	4b49      	ldr	r3, [pc, #292]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 8005620:	edd3 7a00 	vldr	s15, [r3]
 8005624:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005628:	ee17 3a90 	vmov	r3, s15
 800562c:	2b00      	cmp	r3, #0
 800562e:	bfb8      	it	lt
 8005630:	425b      	neglt	r3, r3
 8005632:	2264      	movs	r2, #100	@ 0x64
 8005634:	fb02 f303 	mul.w	r3, r2, r3
 8005638:	4a47      	ldr	r2, [pc, #284]	@ (8005758 <supervision_apply_actuation+0x310>)
 800563a:	fb82 1203 	smull	r1, r2, r2, r3
 800563e:	1112      	asrs	r2, r2, #4
 8005640:	17db      	asrs	r3, r3, #31
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	75fb      	strb	r3, [r7, #23]
    duty_FB = (uint8_T)(abs(rif_FB_r) * MAX_DUTY / MAX_RPM);
 8005646:	4b40      	ldr	r3, [pc, #256]	@ (8005748 <supervision_apply_actuation+0x300>)
 8005648:	edd3 7a00 	vldr	s15, [r3]
 800564c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005650:	ee17 3a90 	vmov	r3, s15
 8005654:	2b00      	cmp	r3, #0
 8005656:	bfb8      	it	lt
 8005658:	425b      	neglt	r3, r3
 800565a:	2264      	movs	r2, #100	@ 0x64
 800565c:	fb02 f303 	mul.w	r3, r2, r3
 8005660:	4a3d      	ldr	r2, [pc, #244]	@ (8005758 <supervision_apply_actuation+0x310>)
 8005662:	fb82 1203 	smull	r1, r2, r2, r3
 8005666:	1112      	asrs	r2, r2, #4
 8005668:	17db      	asrs	r3, r3, #31
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	75bb      	strb	r3, [r7, #22]
    duty_BA = (uint8_T)(abs(rif_BA_r) * MAX_DUTY / MAX_RPM);
 800566e:	4b37      	ldr	r3, [pc, #220]	@ (800574c <supervision_apply_actuation+0x304>)
 8005670:	edd3 7a00 	vldr	s15, [r3]
 8005674:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005678:	ee17 3a90 	vmov	r3, s15
 800567c:	2b00      	cmp	r3, #0
 800567e:	bfb8      	it	lt
 8005680:	425b      	neglt	r3, r3
 8005682:	2264      	movs	r2, #100	@ 0x64
 8005684:	fb02 f303 	mul.w	r3, r2, r3
 8005688:	4a33      	ldr	r2, [pc, #204]	@ (8005758 <supervision_apply_actuation+0x310>)
 800568a:	fb82 1203 	smull	r1, r2, r2, r3
 800568e:	1112      	asrs	r2, r2, #4
 8005690:	17db      	asrs	r3, r3, #31
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	757b      	strb	r3, [r7, #21]
    duty_BB = (uint8_T)(abs(rif_BB_r) * MAX_DUTY / MAX_RPM);
 8005696:	4b2e      	ldr	r3, [pc, #184]	@ (8005750 <supervision_apply_actuation+0x308>)
 8005698:	edd3 7a00 	vldr	s15, [r3]
 800569c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056a0:	ee17 3a90 	vmov	r3, s15
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	bfb8      	it	lt
 80056a8:	425b      	neglt	r3, r3
 80056aa:	2264      	movs	r2, #100	@ 0x64
 80056ac:	fb02 f303 	mul.w	r3, r2, r3
 80056b0:	4a29      	ldr	r2, [pc, #164]	@ (8005758 <supervision_apply_actuation+0x310>)
 80056b2:	fb82 1203 	smull	r1, r2, r2, r3
 80056b6:	1112      	asrs	r2, r2, #4
 80056b8:	17db      	asrs	r3, r3, #31
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	753b      	strb	r3, [r7, #20]

    /* ====== SATURAZIONE ====== */
    if (duty_FA > MAX_DUTY) duty_FA = MAX_DUTY;
 80056be:	7dfb      	ldrb	r3, [r7, #23]
 80056c0:	2b64      	cmp	r3, #100	@ 0x64
 80056c2:	d901      	bls.n	80056c8 <supervision_apply_actuation+0x280>
 80056c4:	2364      	movs	r3, #100	@ 0x64
 80056c6:	75fb      	strb	r3, [r7, #23]
    if (duty_FB > MAX_DUTY) duty_FB = MAX_DUTY;
 80056c8:	7dbb      	ldrb	r3, [r7, #22]
 80056ca:	2b64      	cmp	r3, #100	@ 0x64
 80056cc:	d901      	bls.n	80056d2 <supervision_apply_actuation+0x28a>
 80056ce:	2364      	movs	r3, #100	@ 0x64
 80056d0:	75bb      	strb	r3, [r7, #22]
    if (duty_BA > MAX_DUTY) duty_BA = MAX_DUTY;
 80056d2:	7d7b      	ldrb	r3, [r7, #21]
 80056d4:	2b64      	cmp	r3, #100	@ 0x64
 80056d6:	d901      	bls.n	80056dc <supervision_apply_actuation+0x294>
 80056d8:	2364      	movs	r3, #100	@ 0x64
 80056da:	757b      	strb	r3, [r7, #21]
    if (duty_BB > MAX_DUTY) duty_BB = MAX_DUTY;
 80056dc:	7d3b      	ldrb	r3, [r7, #20]
 80056de:	2b64      	cmp	r3, #100	@ 0x64
 80056e0:	d901      	bls.n	80056e6 <supervision_apply_actuation+0x29e>
 80056e2:	2364      	movs	r3, #100	@ 0x64
 80056e4:	753b      	strb	r3, [r7, #20]

    /* ====== COMANDO MOTORI ====== */
    motor_set(&motor_FA_openLoop, duty_FA, (rif_FA_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80056e6:	4b17      	ldr	r3, [pc, #92]	@ (8005744 <supervision_apply_actuation+0x2fc>)
 80056e8:	edd3 7a00 	vldr	s15, [r3]
 80056ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056f4:	db01      	blt.n	80056fa <supervision_apply_actuation+0x2b2>
 80056f6:	2201      	movs	r2, #1
 80056f8:	e001      	b.n	80056fe <supervision_apply_actuation+0x2b6>
 80056fa:	f04f 32ff 	mov.w	r2, #4294967295
 80056fe:	7dfb      	ldrb	r3, [r7, #23]
 8005700:	4619      	mov	r1, r3
 8005702:	4816      	ldr	r0, [pc, #88]	@ (800575c <supervision_apply_actuation+0x314>)
 8005704:	f001 fbd4 	bl	8006eb0 <motor_set>
    motor_set(&motor_FB_openLoop, duty_FB, (rif_FB_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 8005708:	4b0f      	ldr	r3, [pc, #60]	@ (8005748 <supervision_apply_actuation+0x300>)
 800570a:	edd3 7a00 	vldr	s15, [r3]
 800570e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005716:	db01      	blt.n	800571c <supervision_apply_actuation+0x2d4>
 8005718:	2201      	movs	r2, #1
 800571a:	e001      	b.n	8005720 <supervision_apply_actuation+0x2d8>
 800571c:	f04f 32ff 	mov.w	r2, #4294967295
 8005720:	7dbb      	ldrb	r3, [r7, #22]
 8005722:	4619      	mov	r1, r3
 8005724:	480e      	ldr	r0, [pc, #56]	@ (8005760 <supervision_apply_actuation+0x318>)
 8005726:	f001 fbc3 	bl	8006eb0 <motor_set>
    motor_set(&motor_BA_openLoop, duty_BA, (rif_BA_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 800572a:	4b08      	ldr	r3, [pc, #32]	@ (800574c <supervision_apply_actuation+0x304>)
 800572c:	edd3 7a00 	vldr	s15, [r3]
 8005730:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005738:	db14      	blt.n	8005764 <supervision_apply_actuation+0x31c>
 800573a:	2201      	movs	r2, #1
 800573c:	e014      	b.n	8005768 <supervision_apply_actuation+0x320>
 800573e:	bf00      	nop
 8005740:	2000034c 	.word	0x2000034c
 8005744:	20001ce8 	.word	0x20001ce8
 8005748:	20001cec 	.word	0x20001cec
 800574c:	20001cf0 	.word	0x20001cf0
 8005750:	20001cf4 	.word	0x20001cf4
 8005754:	42100000 	.word	0x42100000
 8005758:	1b4e81b5 	.word	0x1b4e81b5
 800575c:	20000474 	.word	0x20000474
 8005760:	20000484 	.word	0x20000484
 8005764:	f04f 32ff 	mov.w	r2, #4294967295
 8005768:	7d7b      	ldrb	r3, [r7, #21]
 800576a:	4619      	mov	r1, r3
 800576c:	480b      	ldr	r0, [pc, #44]	@ (800579c <supervision_apply_actuation+0x354>)
 800576e:	f001 fb9f 	bl	8006eb0 <motor_set>
    motor_set(&motor_BB_openLoop, duty_BB, (rif_BB_r >= 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 8005772:	4b0b      	ldr	r3, [pc, #44]	@ (80057a0 <supervision_apply_actuation+0x358>)
 8005774:	edd3 7a00 	vldr	s15, [r3]
 8005778:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800577c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005780:	db01      	blt.n	8005786 <supervision_apply_actuation+0x33e>
 8005782:	2201      	movs	r2, #1
 8005784:	e001      	b.n	800578a <supervision_apply_actuation+0x342>
 8005786:	f04f 32ff 	mov.w	r2, #4294967295
 800578a:	7d3b      	ldrb	r3, [r7, #20]
 800578c:	4619      	mov	r1, r3
 800578e:	4805      	ldr	r0, [pc, #20]	@ (80057a4 <supervision_apply_actuation+0x35c>)
 8005790:	f001 fb8e 	bl	8006eb0 <motor_set>
}
 8005794:	bf00      	nop
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	20000494 	.word	0x20000494
 80057a0:	20001cf4 	.word	0x20001cf4
 80057a4:	200004a4 	.word	0x200004a4

080057a8 <deadlineProcedure>:

void deadlineProcedure(){
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80057ac:	b672      	cpsid	i
}
 80057ae:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// ARRESTO DEL ROVER IN CONDIZIONI DI SICUREZZA

    // Disabilita il rel
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80057b0:	2200      	movs	r2, #0
 80057b2:	2180      	movs	r1, #128	@ 0x80
 80057b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80057b8:	f003 fdfa 	bl	80093b0 <HAL_GPIO_WritePin>

    // Ferma tutti i PWM dei motori
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80057bc:	2100      	movs	r1, #0
 80057be:	4808      	ldr	r0, [pc, #32]	@ (80057e0 <deadlineProcedure+0x38>)
 80057c0:	f006 fa06 	bl	800bbd0 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80057c4:	2104      	movs	r1, #4
 80057c6:	4806      	ldr	r0, [pc, #24]	@ (80057e0 <deadlineProcedure+0x38>)
 80057c8:	f006 fa02 	bl	800bbd0 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80057cc:	2108      	movs	r1, #8
 80057ce:	4804      	ldr	r0, [pc, #16]	@ (80057e0 <deadlineProcedure+0x38>)
 80057d0:	f006 f9fe 	bl	800bbd0 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 80057d4:	210c      	movs	r1, #12
 80057d6:	4802      	ldr	r0, [pc, #8]	@ (80057e0 <deadlineProcedure+0x38>)
 80057d8:	f006 f9fa 	bl	800bbd0 <HAL_TIM_PWM_Stop>

    while(1) {
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <deadlineProcedure+0x34>
 80057e0:	20001e88 	.word	0x20001e88

080057e4 <Copy_StateBusB1>:

/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Utilizzata quando si riceve lo stato dallo Slave.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	81da      	strh	r2, [r3, #14]
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 * @details Necessaria per serializzare lo stato del Master prima dell'invio.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
    dest->acceleration_y = src->acceleration_y;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	601a      	str	r2, [r3, #0]
    dest->acceleration_x = src->acceleration_x;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	605a      	str	r2, [r3, #4]
    dest->gyroYaw = src->gyroYaw;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	609a      	str	r2, [r3, #8]
    dest->sonar1 = src->sonar1;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	899a      	ldrh	r2, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	819a      	strh	r2, [r3, #12]
    dest->sonar2 = src->sonar2;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	89da      	ldrh	r2, [r3, #14]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	81da      	strh	r2, [r3, #14]
    dest->sonar3 = src->sonar3;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	8a1a      	ldrh	r2, [r3, #16]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	821a      	strh	r2, [r3, #16]
    dest->controller_y = src->controller_y;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	8a5a      	ldrh	r2, [r3, #18]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	8a9a      	ldrh	r2, [r3, #20]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	7d9a      	ldrb	r2, [r3, #22]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	7dda      	ldrb	r2, [r3, #23]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	7e1a      	ldrb	r2, [r3, #24]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	7e5a      	ldrb	r2, [r3, #25]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	7e9a      	ldrb	r2, [r3, #26]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	7eda      	ldrb	r2, [r3, #27]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	7f1a      	ldrb	r2, [r3, #28]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	771a      	strb	r2, [r3, #28]
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	4611      	mov	r1, r2
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff ff87 	bl	80057e4 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f103 0210 	add.w	r2, r3, #16
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	3310      	adds	r3, #16
 80058e0:	4619      	mov	r1, r3
 80058e2:	4610      	mov	r0, r2
 80058e4:	f7ff ffa5 	bl	8005832 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->limit_vel = src->limit_vel;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8005918:	bf00      	nop
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	7c1a      	ldrb	r2, [r3, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	7c5a      	ldrb	r2, [r3, #17]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	7c9a      	ldrb	r2, [r3, #18]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	7cda      	ldrb	r2, [r3, #19]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	7d1a      	ldrb	r2, [r3, #20]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	7d5a      	ldrb	r2, [r3, #21]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	7d9a      	ldrb	r2, [r3, #22]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	759a      	strb	r2, [r3, #22]
}
 8005982:	bf00      	nop
 8005984:	370c      	adds	r7, #12
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
	...

08005990 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8005990:	b480      	push	{r7}
 8005992:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8005994:	4b07      	ldr	r3, [pc, #28]	@ (80059b4 <UART_Is_Tx_Complete+0x24>)
 8005996:	781b      	ldrb	r3, [r3, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d004      	beq.n	80059a6 <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 800599c:	4b05      	ldr	r3, [pc, #20]	@ (80059b4 <UART_Is_Tx_Complete+0x24>)
 800599e:	2200      	movs	r2, #0
 80059a0:	701a      	strb	r2, [r3, #0]
        return 1;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	20001cf8 	.word	0x20001cf8

080059b8 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 80059b8:	b480      	push	{r7}
 80059ba:	af00      	add	r7, sp, #0
    if (rx_complete) {
 80059bc:	4b07      	ldr	r3, [pc, #28]	@ (80059dc <UART_Is_Rx_Complete+0x24>)
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d004      	beq.n	80059ce <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 80059c4:	4b05      	ldr	r3, [pc, #20]	@ (80059dc <UART_Is_Rx_Complete+0x24>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	701a      	strb	r2, [r3, #0]
        return 1;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e000      	b.n	80059d0 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20001cf9 	.word	0x20001cf9

080059e0 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 80059e4:	4802      	ldr	r0, [pc, #8]	@ (80059f0 <UART_Stop_DMA+0x10>)
 80059e6:	f008 f80d 	bl	800da04 <HAL_UART_DMAStop>
}
 80059ea:	bf00      	nop
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20001fb8 	.word	0x20001fb8

080059f4 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
    /* * NOTA: 'packet' deve essere static per persistenza DMA. */
    static PacketStateB2 packet;

    /* 1. Pulizia memoria */
    memset(&packet, 0, sizeof(packet));
 80059fc:	2224      	movs	r2, #36	@ 0x24
 80059fe:	2100      	movs	r1, #0
 8005a00:	4811      	ldr	r0, [pc, #68]	@ (8005a48 <UART_Send_Local_State+0x54>)
 8005a02:	f00d f914 	bl	8012c2e <memset>

    /* 2. Copia dati (Invia stato Board 2) */
    Copy_StateBusB2(&packet.state, (const StateBusB2*)s);
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	480f      	ldr	r0, [pc, #60]	@ (8005a48 <UART_Send_Local_State+0x54>)
 8005a0a:	f7ff ff12 	bl	8005832 <Copy_StateBusB2>

    /* 3. Calcolo CRC */
    __HAL_CRC_DR_RESET(&hcrc);
 8005a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a4c <UART_Send_Local_State+0x58>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <UART_Send_Local_State+0x58>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0201 	orr.w	r2, r2, #1
 8005a1c:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005a1e:	2220      	movs	r2, #32
 8005a20:	4909      	ldr	r1, [pc, #36]	@ (8005a48 <UART_Send_Local_State+0x54>)
 8005a22:	480a      	ldr	r0, [pc, #40]	@ (8005a4c <UART_Send_Local_State+0x58>)
 8005a24:	f002 fe48 	bl	80086b8 <HAL_CRC_Calculate>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	4a07      	ldr	r2, [pc, #28]	@ (8005a48 <UART_Send_Local_State+0x54>)
 8005a2c:	6213      	str	r3, [r2, #32]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Trasmissione DMA */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005a2e:	4808      	ldr	r0, [pc, #32]	@ (8005a50 <UART_Send_Local_State+0x5c>)
 8005a30:	f008 fbea 	bl	800e208 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005a34:	2224      	movs	r2, #36	@ 0x24
 8005a36:	4904      	ldr	r1, [pc, #16]	@ (8005a48 <UART_Send_Local_State+0x54>)
 8005a38:	4805      	ldr	r0, [pc, #20]	@ (8005a50 <UART_Send_Local_State+0x5c>)
 8005a3a:	f007 ff17 	bl	800d86c <HAL_UART_Transmit_DMA>
}
 8005a3e:	bf00      	nop
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20001cfc 	.word	0x20001cfc
 8005a4c:	20001d74 	.word	0x20001d74
 8005a50:	20001fb8 	.word	0x20001fb8

08005a54 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005a5c:	2238      	movs	r2, #56	@ 0x38
 8005a5e:	2100      	movs	r1, #0
 8005a60:	4811      	ldr	r0, [pc, #68]	@ (8005aa8 <UART_Send_GlobalState+0x54>)
 8005a62:	f00d f8e4 	bl	8012c2e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8005a66:	6879      	ldr	r1, [r7, #4]
 8005a68:	480f      	ldr	r0, [pc, #60]	@ (8005aa8 <UART_Send_GlobalState+0x54>)
 8005a6a:	f7ff ff29 	bl	80058c0 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8005aac <UART_Send_GlobalState+0x58>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	4b0d      	ldr	r3, [pc, #52]	@ (8005aac <UART_Send_GlobalState+0x58>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f042 0201 	orr.w	r2, r2, #1
 8005a7c:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005a7e:	2234      	movs	r2, #52	@ 0x34
 8005a80:	4909      	ldr	r1, [pc, #36]	@ (8005aa8 <UART_Send_GlobalState+0x54>)
 8005a82:	480a      	ldr	r0, [pc, #40]	@ (8005aac <UART_Send_GlobalState+0x58>)
 8005a84:	f002 fe18 	bl	80086b8 <HAL_CRC_Calculate>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	4a07      	ldr	r2, [pc, #28]	@ (8005aa8 <UART_Send_GlobalState+0x54>)
 8005a8c:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005a8e:	4808      	ldr	r0, [pc, #32]	@ (8005ab0 <UART_Send_GlobalState+0x5c>)
 8005a90:	f008 fbba 	bl	800e208 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005a94:	2238      	movs	r2, #56	@ 0x38
 8005a96:	4904      	ldr	r1, [pc, #16]	@ (8005aa8 <UART_Send_GlobalState+0x54>)
 8005a98:	4805      	ldr	r0, [pc, #20]	@ (8005ab0 <UART_Send_GlobalState+0x5c>)
 8005a9a:	f007 fee7 	bl	800d86c <HAL_UART_Transmit_DMA>
}
 8005a9e:	bf00      	nop
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	20001d20 	.word	0x20001d20
 8005aac:	20001d74 	.word	0x20001d74
 8005ab0:	20001fb8 	.word	0x20001fb8

08005ab4 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b082      	sub	sp, #8
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005abc:	221c      	movs	r2, #28
 8005abe:	2100      	movs	r1, #0
 8005ac0:	4811      	ldr	r0, [pc, #68]	@ (8005b08 <UART_Send_Decision+0x54>)
 8005ac2:	f00d f8b4 	bl	8012c2e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8005ac6:	6879      	ldr	r1, [r7, #4]
 8005ac8:	480f      	ldr	r0, [pc, #60]	@ (8005b08 <UART_Send_Decision+0x54>)
 8005aca:	f7ff ff29 	bl	8005920 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005ace:	4b0f      	ldr	r3, [pc, #60]	@ (8005b0c <UART_Send_Decision+0x58>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8005b0c <UART_Send_Decision+0x58>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f042 0201 	orr.w	r2, r2, #1
 8005adc:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005ade:	2218      	movs	r2, #24
 8005ae0:	4909      	ldr	r1, [pc, #36]	@ (8005b08 <UART_Send_Decision+0x54>)
 8005ae2:	480a      	ldr	r0, [pc, #40]	@ (8005b0c <UART_Send_Decision+0x58>)
 8005ae4:	f002 fde8 	bl	80086b8 <HAL_CRC_Calculate>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	4a07      	ldr	r2, [pc, #28]	@ (8005b08 <UART_Send_Decision+0x54>)
 8005aec:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005aee:	4808      	ldr	r0, [pc, #32]	@ (8005b10 <UART_Send_Decision+0x5c>)
 8005af0:	f008 fb8a 	bl	800e208 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005af4:	221c      	movs	r2, #28
 8005af6:	4904      	ldr	r1, [pc, #16]	@ (8005b08 <UART_Send_Decision+0x54>)
 8005af8:	4805      	ldr	r0, [pc, #20]	@ (8005b10 <UART_Send_Decision+0x5c>)
 8005afa:	f007 feb7 	bl	800d86c <HAL_UART_Transmit_DMA>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	20001d58 	.word	0x20001d58
 8005b0c:	20001d74 	.word	0x20001d74
 8005b10:	20001fb8 	.word	0x20001fb8

08005b14 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005b18:	4804      	ldr	r0, [pc, #16]	@ (8005b2c <UART_Send_Ping+0x18>)
 8005b1a:	f008 fb75 	bl	800e208 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8005b1e:	2201      	movs	r2, #1
 8005b20:	4903      	ldr	r1, [pc, #12]	@ (8005b30 <UART_Send_Ping+0x1c>)
 8005b22:	4802      	ldr	r0, [pc, #8]	@ (8005b2c <UART_Send_Ping+0x18>)
 8005b24:	f007 fea2 	bl	800d86c <HAL_UART_Transmit_DMA>
}
 8005b28:	bf00      	nop
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	20001fb8 	.word	0x20001fb8
 8005b30:	20000000 	.word	0x20000000

08005b34 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
    /* Master attende lo stato della Board 1 (Slave) */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005b3c:	4805      	ldr	r0, [pc, #20]	@ (8005b54 <UART_Wait_State+0x20>)
 8005b3e:	f008 fbb7 	bl	800e2b0 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)s, sizeof(PacketStateB1));
 8005b42:	2214      	movs	r2, #20
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	4803      	ldr	r0, [pc, #12]	@ (8005b54 <UART_Wait_State+0x20>)
 8005b48:	f007 ff10 	bl	800d96c <HAL_UART_Receive_DMA>
}
 8005b4c:	bf00      	nop
 8005b4e:	3708      	adds	r7, #8
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	20001fb8 	.word	0x20001fb8

08005b58 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005b60:	4805      	ldr	r0, [pc, #20]	@ (8005b78 <UART_Wait_GlobalState+0x20>)
 8005b62:	f008 fba5 	bl	800e2b0 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)gs, sizeof(PacketGstate));
 8005b66:	2238      	movs	r2, #56	@ 0x38
 8005b68:	6879      	ldr	r1, [r7, #4]
 8005b6a:	4803      	ldr	r0, [pc, #12]	@ (8005b78 <UART_Wait_GlobalState+0x20>)
 8005b6c:	f007 fefe 	bl	800d96c <HAL_UART_Receive_DMA>
}
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	20001fb8 	.word	0x20001fb8

08005b7c <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005b84:	4805      	ldr	r0, [pc, #20]	@ (8005b9c <UART_Wait_Decision+0x20>)
 8005b86:	f008 fb93 	bl	800e2b0 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)dec, sizeof(PacketDecision));
 8005b8a:	221c      	movs	r2, #28
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	4803      	ldr	r0, [pc, #12]	@ (8005b9c <UART_Wait_Decision+0x20>)
 8005b90:	f007 feec 	bl	800d96c <HAL_UART_Receive_DMA>
}
 8005b94:	bf00      	nop
 8005b96:	3708      	adds	r7, #8
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20001fb8 	.word	0x20001fb8

08005ba0 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005ba8:	4805      	ldr	r0, [pc, #20]	@ (8005bc0 <UART_Wait_Ping+0x20>)
 8005baa:	f008 fb81 	bl	800e2b0 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3, (uint8_t*)ping, sizeof(uint8_t));
 8005bae:	2201      	movs	r2, #1
 8005bb0:	6879      	ldr	r1, [r7, #4]
 8005bb2:	4803      	ldr	r0, [pc, #12]	@ (8005bc0 <UART_Wait_Ping+0x20>)
 8005bb4:	f007 feda 	bl	800d96c <HAL_UART_Receive_DMA>
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20001fb8 	.word	0x20001fb8

08005bc4 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC & VALIDATION                               */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b088      	sub	sp, #32
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
    /* Verifica CRC su pacchetto Board 1 ricevuto */
    const PacketStateB1* packet = (const PacketStateB1*)s_packet;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	61fb      	str	r3, [r7, #28]

    StateBusB1 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005bd0:	f107 0308 	add.w	r3, r7, #8
 8005bd4:	2210      	movs	r2, #16
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f00d f828 	bl	8012c2e <memset>
    Copy_StateBusB1(&clean_state, &packet->state);
 8005bde:	69fa      	ldr	r2, [r7, #28]
 8005be0:	f107 0308 	add.w	r3, r7, #8
 8005be4:	4611      	mov	r1, r2
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff fdfc 	bl	80057e4 <Copy_StateBusB1>

    __HAL_CRC_DR_RESET(&hcrc);
 8005bec:	4b0d      	ldr	r3, [pc, #52]	@ (8005c24 <CRC_Check_State+0x60>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689a      	ldr	r2, [r3, #8]
 8005bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8005c24 <CRC_Check_State+0x60>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8005bfc:	f107 0308 	add.w	r3, r7, #8
 8005c00:	2210      	movs	r2, #16
 8005c02:	4619      	mov	r1, r3
 8005c04:	4807      	ldr	r0, [pc, #28]	@ (8005c24 <CRC_Check_State+0x60>)
 8005c06:	f002 fd57 	bl	80086b8 <HAL_CRC_Calculate>
 8005c0a:	61b8      	str	r0, [r7, #24]

    return (crc_calc == packet->crc);
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	bf0c      	ite	eq
 8005c16:	2301      	moveq	r3, #1
 8005c18:	2300      	movne	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3720      	adds	r7, #32
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	20001d74 	.word	0x20001d74

08005c28 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b092      	sub	sp, #72	@ 0x48
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005c34:	f107 030c 	add.w	r3, r7, #12
 8005c38:	2234      	movs	r2, #52	@ 0x34
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f00c fff6 	bl	8012c2e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8005c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c44:	f107 030c 	add.w	r3, r7, #12
 8005c48:	4611      	mov	r1, r2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff fe38 	bl	80058c0 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005c50:	4b0d      	ldr	r3, [pc, #52]	@ (8005c88 <CRC_Check_GlobalState+0x60>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	4b0c      	ldr	r3, [pc, #48]	@ (8005c88 <CRC_Check_GlobalState+0x60>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0201 	orr.w	r2, r2, #1
 8005c5e:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_state, sizeof(clean_state));
 8005c60:	f107 030c 	add.w	r3, r7, #12
 8005c64:	2234      	movs	r2, #52	@ 0x34
 8005c66:	4619      	mov	r1, r3
 8005c68:	4807      	ldr	r0, [pc, #28]	@ (8005c88 <CRC_Check_GlobalState+0x60>)
 8005c6a:	f002 fd25 	bl	80086b8 <HAL_CRC_Calculate>
 8005c6e:	6438      	str	r0, [r7, #64]	@ 0x40

    return (crc_calc == packet->crc);
 8005c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c76:	429a      	cmp	r2, r3
 8005c78:	bf0c      	ite	eq
 8005c7a:	2301      	moveq	r3, #1
 8005c7c:	2300      	movne	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3748      	adds	r7, #72	@ 0x48
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	20001d74 	.word	0x20001d74

08005c8c <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	@ 0x28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8005c98:	f107 0308 	add.w	r3, r7, #8
 8005c9c:	2218      	movs	r2, #24
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f00c ffc4 	bl	8012c2e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8005ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca8:	f107 0308 	add.w	r3, r7, #8
 8005cac:	4611      	mov	r1, r2
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7ff fe36 	bl	8005920 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <CRC_Check_Decision+0x60>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689a      	ldr	r2, [r3, #8]
 8005cba:	4b0c      	ldr	r3, [pc, #48]	@ (8005cec <CRC_Check_Decision+0x60>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0201 	orr.w	r2, r2, #1
 8005cc2:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc, (uint32_t*)&clean_decision,
 8005cc4:	f107 0308 	add.w	r3, r7, #8
 8005cc8:	2218      	movs	r2, #24
 8005cca:	4619      	mov	r1, r3
 8005ccc:	4807      	ldr	r0, [pc, #28]	@ (8005cec <CRC_Check_Decision+0x60>)
 8005cce:	f002 fcf3 	bl	80086b8 <HAL_CRC_Calculate>
 8005cd2:	6238      	str	r0, [r7, #32]
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	bf0c      	ite	eq
 8005cde:	2301      	moveq	r3, #1
 8005ce0:	2300      	movne	r3, #0
 8005ce2:	b2db      	uxtb	r3, r3
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3728      	adds	r7, #40	@ 0x28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	20001d74 	.word	0x20001d74

08005cf0 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	2baa      	cmp	r3, #170	@ 0xaa
 8005cfe:	bf0c      	ite	eq
 8005d00:	2301      	moveq	r3, #1
 8005d02:	2300      	movne	r3, #0
 8005d04:	b2db      	uxtb	r3, r3
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	370c      	adds	r7, #12
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
	...

08005d14 <IO_Set_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

void IO_Set_Session(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
    /* Output: Master attiva la sessione */
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_SET);
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005d1e:	4802      	ldr	r0, [pc, #8]	@ (8005d28 <IO_Set_Session+0x14>)
 8005d20:	f003 fb46 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005d24:	bf00      	nop
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	48000800 	.word	0x48000800

08005d2c <IO_Reset_Session>:

void IO_Reset_Session(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SESSION_GPIO_Port, SESSION_Pin, GPIO_PIN_RESET);
 8005d30:	2200      	movs	r2, #0
 8005d32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005d36:	4802      	ldr	r0, [pc, #8]	@ (8005d40 <IO_Reset_Session+0x14>)
 8005d38:	f003 fb3a 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005d3c:	bf00      	nop
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	48000800 	.word	0x48000800

08005d44 <IO_Set_MasterTalk>:

void IO_Set_MasterTalk(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
    /* Output: Master richiede la linea */
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_SET);
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005d4e:	4802      	ldr	r0, [pc, #8]	@ (8005d58 <IO_Set_MasterTalk+0x14>)
 8005d50:	f003 fb2e 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005d54:	bf00      	nop
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	48000800 	.word	0x48000800

08005d5c <IO_Reset_MasterTalk>:

void IO_Reset_MasterTalk(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MTALK_GPIO_Port, MTALK_Pin, GPIO_PIN_RESET);
 8005d60:	2200      	movs	r2, #0
 8005d62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005d66:	4802      	ldr	r0, [pc, #8]	@ (8005d70 <IO_Reset_MasterTalk+0x14>)
 8005d68:	f003 fb22 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005d6c:	bf00      	nop
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	48000800 	.word	0x48000800

08005d74 <IO_Read_SlaveTalk>:

boolean_T IO_Read_SlaveTalk(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
    /* Input: Legge lo stato dello Slave */
    return (HAL_GPIO_ReadPin(STALK_GPIO_Port, STALK_Pin) == GPIO_PIN_SET);
 8005d78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005d7c:	4805      	ldr	r0, [pc, #20]	@ (8005d94 <IO_Read_SlaveTalk+0x20>)
 8005d7e:	f003 faff 	bl	8009380 <HAL_GPIO_ReadPin>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	bf0c      	ite	eq
 8005d88:	2301      	moveq	r3, #1
 8005d8a:	2300      	movne	r3, #0
 8005d8c:	b2db      	uxtb	r3, r3
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	48000800 	.word	0x48000800

08005d98 <IO_Set_DriverControl>:

void IO_Set_DriverControl(void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	af00      	add	r7, sp, #0
    /* Abilita driver motori */
    HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin, GPIO_PIN_SET);
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	2140      	movs	r1, #64	@ 0x40
 8005da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005da4:	f003 fb04 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005da8:	bf00      	nop
 8005daa:	bd80      	pop	{r7, pc}

08005dac <IO_Reset_DriverControl>:

void IO_Reset_DriverControl(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	af00      	add	r7, sp, #0
    /* Disabilita driver */
    HAL_GPIO_WritePin(SELECT_GPIO_Port, SELECT_Pin, GPIO_PIN_RESET);
 8005db0:	2200      	movs	r2, #0
 8005db2:	2140      	movs	r1, #64	@ 0x40
 8005db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005db8:	f003 fafa 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8005dbc:	bf00      	nop
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer 5 */
    return __HAL_TIM_GET_COUNTER(&htim5);
 8005dc4:	4b03      	ldr	r3, [pc, #12]	@ (8005dd4 <Time_Get_Tick+0x14>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	20001f6c 	.word	0x20001f6c

08005dd8 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8005de2:	4b09      	ldr	r3, [pc, #36]	@ (8005e08 <Time_Check_Elapsed_us+0x30>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	60fb      	str	r3, [r7, #12]
    return ((current_us - start_time_us) >= min_elapsed_us);
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	bf94      	ite	ls
 8005df6:	2301      	movls	r3, #1
 8005df8:	2300      	movhi	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr
 8005e08:	20001f6c 	.word	0x20001f6c

08005e0c <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
    /* Conversione ms -> us per confronto con Timer 5 */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim5);
 8005e16:	4b0c      	ldr	r3, [pc, #48]	@ (8005e48 <Time_Check_Elapsed_ms+0x3c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e2c:	fb02 f303 	mul.w	r3, r2, r3
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	bf2c      	ite	cs
 8005e36:	2301      	movcs	r3, #1
 8005e38:	2300      	movcc	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3714      	adds	r7, #20
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr
 8005e48:	20001f6c 	.word	0x20001f6c

08005e4c <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
    /* Disabilita interrupt/context switch */
    taskENTER_CRITICAL();
 8005e50:	f00b fe7c 	bl	8011b4c <vPortEnterCritical>
}
 8005e54:	bf00      	nop
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
    /* Riabilita interrupt */
    taskEXIT_CRITICAL();
 8005e5c:	f00b fea8 	bl	8011bb0 <vPortExitCritical>
}
 8005e60:	bf00      	nop
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <telecontrol_init>:
#include "controller.h"

void telecontrol_init(Controller_t *telecontrol, I2C_HandleTypeDef* i2c){
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
	telecontrol->i2c = i2c;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	683a      	ldr	r2, [r7, #0]
 8005e72:	601a      	str	r2, [r3, #0]

	telecontrol->controller_information.alive = 0;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	711a      	strb	r2, [r3, #4]

	telecontrol->controller_information.controller_data.a_btn = 0;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	729a      	strb	r2, [r3, #10]
	telecontrol->controller_information.controller_data.ax = CONTROLLERZERO;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	22ff      	movs	r2, #255	@ 0xff
 8005e84:	80da      	strh	r2, [r3, #6]
	telecontrol->controller_information.controller_data.ay = CONTROLLERZERO;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	22ff      	movs	r2, #255	@ 0xff
 8005e8a:	811a      	strh	r2, [r3, #8]

	telecontrol->controller_information.controller_data.b_btn = 0;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	73da      	strb	r2, [r3, #15]
	telecontrol->controller_information.controller_data.bx = CONTROLLERZERO;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f04f 32ff 	mov.w	r2, #4294967295
 8005e98:	72da      	strb	r2, [r3, #11]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	731a      	strb	r2, [r3, #12]
	telecontrol->controller_information.controller_data.by = CONTROLLERZERO;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea4:	735a      	strb	r2, [r3, #13]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	739a      	strb	r2, [r3, #14]

	telecontrol->controller_information.controller_data.btn1 = 0;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	741a      	strb	r2, [r3, #16]
	telecontrol->controller_information.controller_data.btn2 = 0;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	745a      	strb	r2, [r3, #17]
	telecontrol->controller_information.controller_data.btn3 = 0;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	749a      	strb	r2, [r3, #18]
	telecontrol->controller_information.controller_data.btn4 = 0;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	74da      	strb	r2, [r3, #19]
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <telecontrol_read>:

HAL_StatusTypeDef telecontrol_read(Controller_t *telecontrol){
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b084      	sub	sp, #16
 8005ed2:	af02      	add	r7, sp, #8
 8005ed4:	6078      	str	r0, [r7, #4]
	return HAL_I2C_Master_Receive(telecontrol->i2c, 0x55 << 1, (uint8_t *)&(telecontrol->controller_information), sizeof(controller_information_t), 20u);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6818      	ldr	r0, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	1d1a      	adds	r2, r3, #4
 8005ede:	2314      	movs	r3, #20
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	2310      	movs	r3, #16
 8005ee4:	21aa      	movs	r1, #170	@ 0xaa
 8005ee6:	f003 fc2f 	bl	8009748 <HAL_I2C_Master_Receive>
 8005eea:	4603      	mov	r3, r0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3708      	adds	r7, #8
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <telecontrol_send_telemetry>:

HAL_StatusTypeDef telecontrol_send_telemetry(Controller_t *telecontrol,Telemetry_t *telemetry){
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af02      	add	r7, sp, #8
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
	return HAL_I2C_Master_Transmit(telecontrol->i2c, 0x55 << 1, (uint8_t *)(telemetry), sizeof(Telemetry_t), 20u);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6818      	ldr	r0, [r3, #0]
 8005f02:	2314      	movs	r3, #20
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	231b      	movs	r3, #27
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	21aa      	movs	r1, #170	@ 0xaa
 8005f0c:	f003 fb04 	bl	8009518 <HAL_I2C_Master_Transmit>
 8005f10:	4603      	mov	r3, r0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <get_telecontrol_ay>:

uint8_t telecontrol_is_alive(Controller_t *telecontrol) {
    return telecontrol->controller_information.alive;
}

uint16_t get_telecontrol_ay(Controller_t *telecontrol) {
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
    return (uint16_t)(telecontrol->controller_information.controller_data.ay);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	891b      	ldrh	r3, [r3, #8]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <get_telecontrol_a_btn>:


uint8_t get_telecontrol_a_btn(Controller_t *telecontrol) {
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.a_btn;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	7a9b      	ldrb	r3, [r3, #10]
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <get_telecontrol_bx>:

uint16_t get_telecontrol_bx(Controller_t *telecontrol) {
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
    return (uint16_t)(telecontrol->controller_information.controller_data.bx);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8005f58:	b29b      	uxth	r3, r3
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <get_telecontrol_b_btn>:

uint8_t get_telecontrol_b_btn(Controller_t *telecontrol) {
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.b_btn;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	7bdb      	ldrb	r3, [r3, #15]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <get_telecontrol_button_btn1>:

uint8_t get_telecontrol_button_btn1(Controller_t *telecontrol) {
 8005f7e:	b480      	push	{r7}
 8005f80:	b083      	sub	sp, #12
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn1;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	7c1b      	ldrb	r3, [r3, #16]
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <get_telecontrol_button_btn2>:

uint8_t get_telecontrol_button_btn2(Controller_t *telecontrol) {
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn2;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	7c5b      	ldrb	r3, [r3, #17]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	370c      	adds	r7, #12
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <get_telecontrol_button_btn3>:

uint8_t get_telecontrol_button_btn3(Controller_t *telecontrol) {
 8005fae:	b480      	push	{r7}
 8005fb0:	b083      	sub	sp, #12
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn3;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	7c9b      	ldrb	r3, [r3, #18]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr

08005fc6 <get_telecontrol_button_btn4>:

uint8_t get_telecontrol_button_btn4(Controller_t *telecontrol) {
 8005fc6:	b480      	push	{r7}
 8005fc8:	b083      	sub	sp, #12
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_data.btn4;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	7cdb      	ldrb	r3, [r3, #19]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <get_telecontrol_percentage>:

uint8_t get_telecontrol_percentage(Controller_t *telecontrol) {
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
    return telecontrol->controller_information.controller_percentage;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	795b      	ldrb	r3, [r3, #5]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	370c      	adds	r7, #12
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
	...

08005ff8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8006034 <MX_CRC_Init+0x3c>)
 8005ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8006038 <MX_CRC_Init+0x40>)
 8006000:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8006002:	4b0c      	ldr	r3, [pc, #48]	@ (8006034 <MX_CRC_Init+0x3c>)
 8006004:	2200      	movs	r2, #0
 8006006:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8006008:	4b0a      	ldr	r3, [pc, #40]	@ (8006034 <MX_CRC_Init+0x3c>)
 800600a:	2200      	movs	r2, #0
 800600c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800600e:	4b09      	ldr	r3, [pc, #36]	@ (8006034 <MX_CRC_Init+0x3c>)
 8006010:	2200      	movs	r2, #0
 8006012:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8006014:	4b07      	ldr	r3, [pc, #28]	@ (8006034 <MX_CRC_Init+0x3c>)
 8006016:	2200      	movs	r2, #0
 8006018:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800601a:	4b06      	ldr	r3, [pc, #24]	@ (8006034 <MX_CRC_Init+0x3c>)
 800601c:	2201      	movs	r2, #1
 800601e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006020:	4804      	ldr	r0, [pc, #16]	@ (8006034 <MX_CRC_Init+0x3c>)
 8006022:	f002 fae5 	bl	80085f0 <HAL_CRC_Init>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800602c:	f000 fee0 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8006030:	bf00      	nop
 8006032:	bd80      	pop	{r7, pc}
 8006034:	20001d74 	.word	0x20001d74
 8006038:	40023000 	.word	0x40023000

0800603c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a0a      	ldr	r2, [pc, #40]	@ (8006074 <HAL_CRC_MspInit+0x38>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d10b      	bne.n	8006066 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800604e:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <HAL_CRC_MspInit+0x3c>)
 8006050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006052:	4a09      	ldr	r2, [pc, #36]	@ (8006078 <HAL_CRC_MspInit+0x3c>)
 8006054:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006058:	6493      	str	r3, [r2, #72]	@ 0x48
 800605a:	4b07      	ldr	r3, [pc, #28]	@ (8006078 <HAL_CRC_MspInit+0x3c>)
 800605c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800605e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	40023000 	.word	0x40023000
 8006078:	40021000 	.word	0x40021000

0800607c <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
 8006088:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2200      	movs	r2, #0
 80060aa:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f06f 0201 	mvn.w	r2, #1
 80060b6:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f005 fb77 	bl	800b7b0 <HAL_TIM_Base_Start_IT>
}
 80060c2:	bf00      	nop
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b082      	sub	sp, #8
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 80060d4:	f00b fd3a 	bl	8011b4c <vPortEnterCritical>
    hwd->current_mask |= flag;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689a      	ldr	r2, [r3, #8]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	431a      	orrs	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d107      	bne.n	8006100 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2200      	movs	r2, #0
 80060fe:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8006100:	f00b fd56 	bl	8011bb0 <vPortExitCritical>
}
 8006104:	bf00      	nop
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	429a      	cmp	r2, r3
 8006122:	d10b      	bne.n	800613c <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4618      	mov	r0, r3
 800612a:	f005 fbb9 	bl	800b8a0 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	4798      	blx	r3
        }
    }
}
 800613c:	bf00      	nop
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800614a:	4b16      	ldr	r3, [pc, #88]	@ (80061a4 <MX_DMA_Init+0x60>)
 800614c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800614e:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <MX_DMA_Init+0x60>)
 8006150:	f043 0304 	orr.w	r3, r3, #4
 8006154:	6493      	str	r3, [r2, #72]	@ 0x48
 8006156:	4b13      	ldr	r3, [pc, #76]	@ (80061a4 <MX_DMA_Init+0x60>)
 8006158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	607b      	str	r3, [r7, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006162:	4b10      	ldr	r3, [pc, #64]	@ (80061a4 <MX_DMA_Init+0x60>)
 8006164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006166:	4a0f      	ldr	r2, [pc, #60]	@ (80061a4 <MX_DMA_Init+0x60>)
 8006168:	f043 0301 	orr.w	r3, r3, #1
 800616c:	6493      	str	r3, [r2, #72]	@ 0x48
 800616e:	4b0d      	ldr	r3, [pc, #52]	@ (80061a4 <MX_DMA_Init+0x60>)
 8006170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800617a:	2200      	movs	r2, #0
 800617c:	2105      	movs	r1, #5
 800617e:	200b      	movs	r0, #11
 8006180:	f002 fa0e 	bl	80085a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006184:	200b      	movs	r0, #11
 8006186:	f002 fa25 	bl	80085d4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800618a:	2200      	movs	r2, #0
 800618c:	2105      	movs	r1, #5
 800618e:	200c      	movs	r0, #12
 8006190:	f002 fa06 	bl	80085a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006194:	200c      	movs	r0, #12
 8006196:	f002 fa1d 	bl	80085d4 <HAL_NVIC_EnableIRQ>

}
 800619a:	bf00      	nop
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	40021000 	.word	0x40021000

080061a8 <DWT_Delay_Init>:
#include "dwt_delay.h"

static uint8_t s_ready = 0;

dwt_status_t DWT_Delay_Init(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
#if defined(DWT) && defined(CoreDebug) && defined(CoreDebug_DEMCR_TRCENA_Msk) && defined(DWT_CTRL_CYCCNTENA_Msk)
    /* abilita trace */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80061ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006218 <DWT_Delay_Init+0x70>)
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	4a19      	ldr	r2, [pc, #100]	@ (8006218 <DWT_Delay_Init+0x70>)
 80061b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061b8:	60d3      	str	r3, [r2, #12]

    /* reset + enable cycle counter */
    DWT->CYCCNT = 0;
 80061ba:	4b18      	ldr	r3, [pc, #96]	@ (800621c <DWT_Delay_Init+0x74>)
 80061bc:	2200      	movs	r2, #0
 80061be:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80061c0:	4b16      	ldr	r3, [pc, #88]	@ (800621c <DWT_Delay_Init+0x74>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a15      	ldr	r2, [pc, #84]	@ (800621c <DWT_Delay_Init+0x74>)
 80061c6:	f043 0301 	orr.w	r3, r3, #1
 80061ca:	6013      	str	r3, [r2, #0]

    /* verifica: su alcuni target potrebbe essere bloccato */
    uint32_t before = DWT->CYCCNT;
 80061cc:	4b13      	ldr	r3, [pc, #76]	@ (800621c <DWT_Delay_Init+0x74>)
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
    for (volatile int i = 0; i < 64; i++) { __NOP(); }
 80061d2:	2300      	movs	r3, #0
 80061d4:	607b      	str	r3, [r7, #4]
 80061d6:	e003      	b.n	80061e0 <DWT_Delay_Init+0x38>
 80061d8:	bf00      	nop
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	3301      	adds	r3, #1
 80061de:	607b      	str	r3, [r7, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80061e4:	ddf8      	ble.n	80061d8 <DWT_Delay_Init+0x30>
    uint32_t after = DWT->CYCCNT;
 80061e6:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <DWT_Delay_Init+0x74>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	60bb      	str	r3, [r7, #8]

    s_ready = (after != before) ? 1U : 0U;
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d001      	beq.n	80061f8 <DWT_Delay_Init+0x50>
 80061f4:	2201      	movs	r2, #1
 80061f6:	e000      	b.n	80061fa <DWT_Delay_Init+0x52>
 80061f8:	2200      	movs	r2, #0
 80061fa:	4b09      	ldr	r3, [pc, #36]	@ (8006220 <DWT_Delay_Init+0x78>)
 80061fc:	701a      	strb	r2, [r3, #0]
    return s_ready ? DWT_OK : DWT_ERR_UNSUPPORTED;
 80061fe:	4b08      	ldr	r3, [pc, #32]	@ (8006220 <DWT_Delay_Init+0x78>)
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	bf0c      	ite	eq
 8006206:	2301      	moveq	r3, #1
 8006208:	2300      	movne	r3, #0
 800620a:	b2db      	uxtb	r3, r3
#else
    (void)0;
    return DWT_ERR_UNSUPPORTED;
#endif
}
 800620c:	4618      	mov	r0, r3
 800620e:	3714      	adds	r7, #20
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr
 8006218:	e000edf0 	.word	0xe000edf0
 800621c:	e0001000 	.word	0xe0001000
 8006220:	20001d98 	.word	0x20001d98

08006224 <DWT_Delay_IsReady>:

uint8_t DWT_Delay_IsReady(void)
{
 8006224:	b480      	push	{r7}
 8006226:	af00      	add	r7, sp, #0
#if defined(DWT) && defined(DWT_CTRL_CYCCNTENA_Msk)
    return (uint8_t)(s_ready && (DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk));
 8006228:	4b09      	ldr	r3, [pc, #36]	@ (8006250 <DWT_Delay_IsReady+0x2c>)
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d007      	beq.n	8006240 <DWT_Delay_IsReady+0x1c>
 8006230:	4b08      	ldr	r3, [pc, #32]	@ (8006254 <DWT_Delay_IsReady+0x30>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d001      	beq.n	8006240 <DWT_Delay_IsReady+0x1c>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <DWT_Delay_IsReady+0x1e>
 8006240:	2300      	movs	r3, #0
 8006242:	b2db      	uxtb	r3, r3
#else
    return 0;
#endif
}
 8006244:	4618      	mov	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20001d98 	.word	0x20001d98
 8006254:	e0001000 	.word	0xe0001000

08006258 <dwt_delay_cycles>:

static inline void dwt_delay_cycles(uint32_t cycles)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <dwt_delay_cycles+0x2c>)
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	60fb      	str	r3, [r7, #12]
    while ((uint32_t)(DWT->CYCCNT - start) < cycles) { }
 8006266:	bf00      	nop
 8006268:	4b06      	ldr	r3, [pc, #24]	@ (8006284 <dwt_delay_cycles+0x2c>)
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	429a      	cmp	r2, r3
 8006274:	d8f8      	bhi.n	8006268 <dwt_delay_cycles+0x10>
}
 8006276:	bf00      	nop
 8006278:	bf00      	nop
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	e0001000 	.word	0xe0001000

08006288 <DWT_Delay_us>:

dwt_status_t DWT_Delay_us(uint32_t us)
{
 8006288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
    if (!DWT_Delay_IsReady()) return DWT_ERR_NOT_READY;
 8006292:	f7ff ffc7 	bl	8006224 <DWT_Delay_IsReady>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <DWT_Delay_us+0x18>
 800629c:	2302      	movs	r3, #2
 800629e:	e02b      	b.n	80062f8 <DWT_Delay_us+0x70>

    /* evita overflow in moltiplicazione: usa 64-bit */
    uint64_t cycles = ((uint64_t)SystemCoreClock * (uint64_t)us) / 1000000ULL;
 80062a0:	4b18      	ldr	r3, [pc, #96]	@ (8006304 <DWT_Delay_us+0x7c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2200      	movs	r2, #0
 80062a6:	469a      	mov	sl, r3
 80062a8:	4693      	mov	fp, r2
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	4698      	mov	r8, r3
 80062b0:	4691      	mov	r9, r2
 80062b2:	fb08 f20b 	mul.w	r2, r8, fp
 80062b6:	fb0a f309 	mul.w	r3, sl, r9
 80062ba:	4413      	add	r3, r2
 80062bc:	fbaa 4508 	umull	r4, r5, sl, r8
 80062c0:	442b      	add	r3, r5
 80062c2:	461d      	mov	r5, r3
 80062c4:	4a10      	ldr	r2, [pc, #64]	@ (8006308 <DWT_Delay_us+0x80>)
 80062c6:	f04f 0300 	mov.w	r3, #0
 80062ca:	4620      	mov	r0, r4
 80062cc:	4629      	mov	r1, r5
 80062ce:	f7fa fcb3 	bl	8000c38 <__aeabi_uldivmod>
 80062d2:	4602      	mov	r2, r0
 80062d4:	460b      	mov	r3, r1
 80062d6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if (cycles == 0) cycles = 1;
 80062da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062de:	4313      	orrs	r3, r2
 80062e0:	d105      	bne.n	80062ee <DWT_Delay_us+0x66>
 80062e2:	f04f 0201 	mov.w	r2, #1
 80062e6:	f04f 0300 	mov.w	r3, #0
 80062ea:	e9c7 2302 	strd	r2, r3, [r7, #8]

    dwt_delay_cycles((uint32_t)cycles);
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff ffb1 	bl	8006258 <dwt_delay_cycles>
    return DWT_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3710      	adds	r7, #16
 80062fc:	46bd      	mov	sp, r7
 80062fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006302:	bf00      	nop
 8006304:	20000004 	.word	0x20000004
 8006308:	000f4240 	.word	0x000f4240

0800630c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006312:	f107 030c 	add.w	r3, r7, #12
 8006316:	2200      	movs	r2, #0
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	605a      	str	r2, [r3, #4]
 800631c:	609a      	str	r2, [r3, #8]
 800631e:	60da      	str	r2, [r3, #12]
 8006320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006322:	4b2f      	ldr	r3, [pc, #188]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006326:	4a2e      	ldr	r2, [pc, #184]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006328:	f043 0304 	orr.w	r3, r3, #4
 800632c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800632e:	4b2c      	ldr	r3, [pc, #176]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006332:	f003 0304 	and.w	r3, r3, #4
 8006336:	60bb      	str	r3, [r7, #8]
 8006338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800633a:	4b29      	ldr	r3, [pc, #164]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 800633c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800633e:	4a28      	ldr	r2, [pc, #160]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006340:	f043 0301 	orr.w	r3, r3, #1
 8006344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006346:	4b26      	ldr	r3, [pc, #152]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	607b      	str	r3, [r7, #4]
 8006350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006352:	4b23      	ldr	r3, [pc, #140]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006356:	4a22      	ldr	r2, [pc, #136]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006358:	f043 0302 	orr.w	r3, r3, #2
 800635c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800635e:	4b20      	ldr	r3, [pc, #128]	@ (80063e0 <MX_GPIO_Init+0xd4>)
 8006360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006362:	f003 0302 	and.w	r3, r3, #2
 8006366:	603b      	str	r3, [r7, #0]
 8006368:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 800636a:	2200      	movs	r2, #0
 800636c:	21d3      	movs	r1, #211	@ 0xd3
 800636e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006372:	f003 f81d 	bl	80093b0 <HAL_GPIO_WritePin>
                          |RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTALK_Pin|SESSION_Pin, GPIO_PIN_RESET);
 8006376:	2200      	movs	r2, #0
 8006378:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 800637c:	4819      	ldr	r0, [pc, #100]	@ (80063e4 <MX_GPIO_Init+0xd8>)
 800637e:	f003 f817 	bl	80093b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_LEFT_Pin TRIG_CENTER_Pin TRIG_RIGHT_Pin SELECT_Pin
                           RELAY_Pin */
  GPIO_InitStruct.Pin = TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin|SELECT_Pin
 8006382:	23d3      	movs	r3, #211	@ 0xd3
 8006384:	60fb      	str	r3, [r7, #12]
                          |RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006386:	2301      	movs	r3, #1
 8006388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800638a:	2300      	movs	r3, #0
 800638c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800638e:	2300      	movs	r3, #0
 8006390:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006392:	f107 030c 	add.w	r3, r7, #12
 8006396:	4619      	mov	r1, r3
 8006398:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800639c:	f002 fe6e 	bl	800907c <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80063a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80063a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80063a6:	2300      	movs	r3, #0
 80063a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80063aa:	2302      	movs	r3, #2
 80063ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80063ae:	f107 030c 	add.w	r3, r7, #12
 80063b2:	4619      	mov	r1, r3
 80063b4:	480b      	ldr	r0, [pc, #44]	@ (80063e4 <MX_GPIO_Init+0xd8>)
 80063b6:	f002 fe61 	bl	800907c <HAL_GPIO_Init>

  /*Configure GPIO pins : MTALK_Pin SESSION_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin|SESSION_Pin;
 80063ba:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80063be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80063c0:	2301      	movs	r3, #1
 80063c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063c4:	2300      	movs	r3, #0
 80063c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063c8:	2300      	movs	r3, #0
 80063ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80063cc:	f107 030c 	add.w	r3, r7, #12
 80063d0:	4619      	mov	r1, r3
 80063d2:	4804      	ldr	r0, [pc, #16]	@ (80063e4 <MX_GPIO_Init+0xd8>)
 80063d4:	f002 fe52 	bl	800907c <HAL_GPIO_Init>

}
 80063d8:	bf00      	nop
 80063da:	3720      	adds	r7, #32
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40021000 	.word	0x40021000
 80063e4:	48000800 	.word	0x48000800

080063e8 <tim_to_active>:
static hcsr04_t *ic_map[16];



static uint32_t tim_to_active(uint32_t ch)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
    switch (ch) {
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b0c      	cmp	r3, #12
 80063f4:	d824      	bhi.n	8006440 <tim_to_active+0x58>
 80063f6:	a201      	add	r2, pc, #4	@ (adr r2, 80063fc <tim_to_active+0x14>)
 80063f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fc:	08006431 	.word	0x08006431
 8006400:	08006441 	.word	0x08006441
 8006404:	08006441 	.word	0x08006441
 8006408:	08006441 	.word	0x08006441
 800640c:	08006435 	.word	0x08006435
 8006410:	08006441 	.word	0x08006441
 8006414:	08006441 	.word	0x08006441
 8006418:	08006441 	.word	0x08006441
 800641c:	08006439 	.word	0x08006439
 8006420:	08006441 	.word	0x08006441
 8006424:	08006441 	.word	0x08006441
 8006428:	08006441 	.word	0x08006441
 800642c:	0800643d 	.word	0x0800643d
        case TIM_CHANNEL_1: return HAL_TIM_ACTIVE_CHANNEL_1;
 8006430:	2301      	movs	r3, #1
 8006432:	e006      	b.n	8006442 <tim_to_active+0x5a>
        case TIM_CHANNEL_2: return HAL_TIM_ACTIVE_CHANNEL_2;
 8006434:	2302      	movs	r3, #2
 8006436:	e004      	b.n	8006442 <tim_to_active+0x5a>
        case TIM_CHANNEL_3: return HAL_TIM_ACTIVE_CHANNEL_3;
 8006438:	2304      	movs	r3, #4
 800643a:	e002      	b.n	8006442 <tim_to_active+0x5a>
        case TIM_CHANNEL_4: return HAL_TIM_ACTIVE_CHANNEL_4;
 800643c:	2308      	movs	r3, #8
 800643e:	e000      	b.n	8006442 <tim_to_active+0x5a>
        default: return 0;
 8006440:	2300      	movs	r3, #0
    }
}
 8006442:	4618      	mov	r0, r3
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop

08006450 <pulse_ticks>:

static inline uint32_t pulse_ticks(const hcsr04_t *s)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(s->cfg.htim);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	60fb      	str	r3, [r7, #12]
    if (s->t_fall >= s->t_rise) return s->t_fall - s->t_rise;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	429a      	cmp	r2, r3
 800646c:	d305      	bcc.n	800647a <pulse_ticks+0x2a>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	e007      	b.n	800648a <pulse_ticks+0x3a>

    return (arr + 1U - s->t_rise) + s->t_fall;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	1ad2      	subs	r2, r2, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006486:	4413      	add	r3, r2
 8006488:	3301      	adds	r3, #1
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <ticks_to_us>:

static inline uint32_t ticks_to_us(const hcsr04_t *s, uint32_t ticks)
{
 8006496:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af00      	add	r7, sp, #0
 800649e:	61f8      	str	r0, [r7, #28]
 80064a0:	61b9      	str	r1, [r7, #24]

    return (uint32_t)((uint64_t)ticks * 1000000ULL / (uint64_t)s->cfg.timer_hz);
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	2200      	movs	r2, #0
 80064a6:	469a      	mov	sl, r3
 80064a8:	4693      	mov	fp, r2
 80064aa:	4652      	mov	r2, sl
 80064ac:	465b      	mov	r3, fp
 80064ae:	f04f 0000 	mov.w	r0, #0
 80064b2:	f04f 0100 	mov.w	r1, #0
 80064b6:	0159      	lsls	r1, r3, #5
 80064b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064bc:	0150      	lsls	r0, r2, #5
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	ebb2 040a 	subs.w	r4, r2, sl
 80064c6:	eb63 050b 	sbc.w	r5, r3, fp
 80064ca:	f04f 0200 	mov.w	r2, #0
 80064ce:	f04f 0300 	mov.w	r3, #0
 80064d2:	026b      	lsls	r3, r5, #9
 80064d4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80064d8:	0262      	lsls	r2, r4, #9
 80064da:	4614      	mov	r4, r2
 80064dc:	461d      	mov	r5, r3
 80064de:	eb14 080a 	adds.w	r8, r4, sl
 80064e2:	eb45 090b 	adc.w	r9, r5, fp
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064fa:	ebb2 0108 	subs.w	r1, r2, r8
 80064fe:	6039      	str	r1, [r7, #0]
 8006500:	eb63 0309 	sbc.w	r3, r3, r9
 8006504:	607b      	str	r3, [r7, #4]
 8006506:	e9d7 1200 	ldrd	r1, r2, [r7]
 800650a:	460b      	mov	r3, r1
 800650c:	eb13 030a 	adds.w	r3, r3, sl
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	4613      	mov	r3, r2
 8006514:	eb43 030b 	adc.w	r3, r3, fp
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	2200      	movs	r2, #0
 8006520:	60bb      	str	r3, [r7, #8]
 8006522:	60fa      	str	r2, [r7, #12]
 8006524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006528:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800652c:	f7fa fb84 	bl	8000c38 <__aeabi_uldivmod>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4613      	mov	r3, r2
}
 8006536:	4618      	mov	r0, r3
 8006538:	3720      	adds	r7, #32
 800653a:	46bd      	mov	sp, r7
 800653c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006540 <us_to_cm>:

static inline uint16_t us_to_cm(uint32_t us)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]

    return (uint16_t)((us + 29U) / 58U);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	331d      	adds	r3, #29
 800654c:	4a05      	ldr	r2, [pc, #20]	@ (8006564 <us_to_cm+0x24>)
 800654e:	fba2 2303 	umull	r2, r3, r2, r3
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	b29b      	uxth	r3, r3
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	8d3dcb09 	.word	0x8d3dcb09

08006568 <trigger_pulse_10us>:

static inline void trigger_pulse_10us(const hcsr04_t *s)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_SET);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6898      	ldr	r0, [r3, #8]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	899b      	ldrh	r3, [r3, #12]
 8006578:	2201      	movs	r2, #1
 800657a:	4619      	mov	r1, r3
 800657c:	f002 ff18 	bl	80093b0 <HAL_GPIO_WritePin>
    s->cfg.delay_us(10);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	200a      	movs	r0, #10
 8006586:	4798      	blx	r3
    HAL_GPIO_WritePin(s->cfg.trig_port, s->cfg.trig_pin, GPIO_PIN_RESET);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6898      	ldr	r0, [r3, #8]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	899b      	ldrh	r3, [r3, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	4619      	mov	r1, r3
 8006594:	f002 ff0c 	bl	80093b0 <HAL_GPIO_WritePin>
}
 8006598:	bf00      	nop
 800659a:	3708      	adds	r7, #8
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HCSR04_Init>:



hcsr04_status_t HCSR04_Init(hcsr04_t *s, const hcsr04_cfg_t *cfg)
{
 80065a0:	b5b0      	push	{r4, r5, r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
    if (!s || !cfg || !cfg->htim || !cfg->trig_port || !cfg->delay_us || cfg->timer_hz == 0)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d012      	beq.n	80065d6 <HCSR04_Init+0x36>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00f      	beq.n	80065d6 <HCSR04_Init+0x36>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00b      	beq.n	80065d6 <HCSR04_Init+0x36>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d007      	beq.n	80065d6 <HCSR04_Init+0x36>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <HCSR04_Init+0x36>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HCSR04_Init+0x3a>
        return HCSR04_ERR_BAD_PARAM;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e095      	b.n	8006706 <HCSR04_Init+0x166>

    s->cfg = *cfg;
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	4614      	mov	r4, r2
 80065e0:	461d      	mov	r5, r3
 80065e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80065ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s->state = HCSR04_IDLE;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	771a      	strb	r2, [r3, #28]
    s->t_rise = 0;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	621a      	str	r2, [r3, #32]
    s->t_fall = 0;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	625a      	str	r2, [r3, #36]	@ 0x24
    s->last_status = HCSR04_ERR_NOT_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2204      	movs	r2, #4
 8006604:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    uint32_t active = tim_to_active(cfg->channel);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	4618      	mov	r0, r3
 800660e:	f7ff feeb 	bl	80063e8 <tim_to_active>
 8006612:	60f8      	str	r0, [r7, #12]
    if (active == 0) return HCSR04_ERR_BAD_PARAM;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <HCSR04_Init+0x7e>
 800661a:	2301      	movs	r3, #1
 800661c:	e073      	b.n	8006706 <HCSR04_Init+0x166>
    ic_map[active] = s;
 800661e:	493c      	ldr	r1, [pc, #240]	@ (8006710 <HCSR04_Init+0x170>)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    HAL_TIM_IC_Start_IT(cfg->htim, cfg->channel);
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	f005 fbc0 	bl	800bdb8 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_SET_CAPTUREPOLARITY(cfg->htim, cfg->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10a      	bne.n	8006656 <HCSR04_Init+0xb6>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6a1a      	ldr	r2, [r3, #32]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 020a 	bic.w	r2, r2, #10
 8006652:	621a      	str	r2, [r3, #32]
 8006654:	e027      	b.n	80066a6 <HCSR04_Init+0x106>
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	2b04      	cmp	r3, #4
 800665c:	d10a      	bne.n	8006674 <HCSR04_Init+0xd4>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	683a      	ldr	r2, [r7, #0]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	6812      	ldr	r2, [r2, #0]
 800666c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006670:	6213      	str	r3, [r2, #32]
 8006672:	e018      	b.n	80066a6 <HCSR04_Init+0x106>
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2b08      	cmp	r3, #8
 800667a:	d10a      	bne.n	8006692 <HCSR04_Init+0xf2>
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	6812      	ldr	r2, [r2, #0]
 8006688:	6812      	ldr	r2, [r2, #0]
 800668a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800668e:	6213      	str	r3, [r2, #32]
 8006690:	e009      	b.n	80066a6 <HCSR04_Init+0x106>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	683a      	ldr	r2, [r7, #0]
 800669c:	6812      	ldr	r2, [r2, #0]
 800669e:	6812      	ldr	r2, [r2, #0]
 80066a0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80066a4:	6213      	str	r3, [r2, #32]
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d108      	bne.n	80066c0 <HCSR04_Init+0x120>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	6a12      	ldr	r2, [r2, #32]
 80066bc:	621a      	str	r2, [r3, #32]
 80066be:	e021      	b.n	8006704 <HCSR04_Init+0x164>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b04      	cmp	r3, #4
 80066c6:	d108      	bne.n	80066da <HCSR04_Init+0x13a>
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	6812      	ldr	r2, [r2, #0]
 80066d2:	6812      	ldr	r2, [r2, #0]
 80066d4:	6a1b      	ldr	r3, [r3, #32]
 80066d6:	6213      	str	r3, [r2, #32]
 80066d8:	e014      	b.n	8006704 <HCSR04_Init+0x164>
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d108      	bne.n	80066f4 <HCSR04_Init+0x154>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	683a      	ldr	r2, [r7, #0]
 80066ea:	6812      	ldr	r2, [r2, #0]
 80066ec:	6812      	ldr	r2, [r2, #0]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	6213      	str	r3, [r2, #32]
 80066f2:	e007      	b.n	8006704 <HCSR04_Init+0x164>
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	683a      	ldr	r2, [r7, #0]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	6812      	ldr	r2, [r2, #0]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	6213      	str	r3, [r2, #32]

    return HCSR04_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bdb0      	pop	{r4, r5, r7, pc}
 800670e:	bf00      	nop
 8006710:	20001d9c 	.word	0x20001d9c

08006714 <HCSR04_Start>:

hcsr04_status_t HCSR04_Start(hcsr04_t *s)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
    if (!s) return HCSR04_ERR_BAD_PARAM;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HCSR04_Start+0x12>
 8006722:	2301      	movs	r3, #1
 8006724:	e077      	b.n	8006816 <HCSR04_Start+0x102>
    if (s->state != HCSR04_IDLE) return HCSR04_ERR_BUSY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	7f1b      	ldrb	r3, [r3, #28]
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <HCSR04_Start+0x20>
 8006730:	2302      	movs	r3, #2
 8006732:	e070      	b.n	8006816 <HCSR04_Start+0x102>

    s->last_status = HCSR04_ERR_NOT_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2204      	movs	r2, #4
 8006738:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->state = HCSR04_WAIT_RISE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	771a      	strb	r2, [r3, #28]


    __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10a      	bne.n	8006760 <HCSR04_Start+0x4c>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	6a1a      	ldr	r2, [r3, #32]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 020a 	bic.w	r2, r2, #10
 800675c:	621a      	str	r2, [r3, #32]
 800675e:	e027      	b.n	80067b0 <HCSR04_Start+0x9c>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2b04      	cmp	r3, #4
 8006766:	d10a      	bne.n	800677e <HCSR04_Start+0x6a>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	6812      	ldr	r2, [r2, #0]
 8006774:	6812      	ldr	r2, [r2, #0]
 8006776:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800677a:	6213      	str	r3, [r2, #32]
 800677c:	e018      	b.n	80067b0 <HCSR04_Start+0x9c>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	2b08      	cmp	r3, #8
 8006784:	d10a      	bne.n	800679c <HCSR04_Start+0x88>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6812      	ldr	r2, [r2, #0]
 8006792:	6812      	ldr	r2, [r2, #0]
 8006794:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006798:	6213      	str	r3, [r2, #32]
 800679a:	e009      	b.n	80067b0 <HCSR04_Start+0x9c>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6a1b      	ldr	r3, [r3, #32]
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6812      	ldr	r2, [r2, #0]
 80067a8:	6812      	ldr	r2, [r2, #0]
 80067aa:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80067ae:	6213      	str	r3, [r2, #32]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d108      	bne.n	80067ca <HCSR04_Start+0xb6>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6a12      	ldr	r2, [r2, #32]
 80067c6:	621a      	str	r2, [r3, #32]
 80067c8:	e021      	b.n	800680e <HCSR04_Start+0xfa>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	d108      	bne.n	80067e4 <HCSR04_Start+0xd0>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	6812      	ldr	r2, [r2, #0]
 80067dc:	6812      	ldr	r2, [r2, #0]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	6213      	str	r3, [r2, #32]
 80067e2:	e014      	b.n	800680e <HCSR04_Start+0xfa>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	2b08      	cmp	r3, #8
 80067ea:	d108      	bne.n	80067fe <HCSR04_Start+0xea>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6812      	ldr	r2, [r2, #0]
 80067f6:	6812      	ldr	r2, [r2, #0]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	6213      	str	r3, [r2, #32]
 80067fc:	e007      	b.n	800680e <HCSR04_Start+0xfa>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6812      	ldr	r2, [r2, #0]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	6a1b      	ldr	r3, [r3, #32]
 800680c:	6213      	str	r3, [r2, #32]

    trigger_pulse_10us(s);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7ff feaa 	bl	8006568 <trigger_pulse_10us>
    return HCSR04_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3708      	adds	r7, #8
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <HCSR04_GetDistanceCm>:

hcsr04_status_t HCSR04_GetDistanceCm(hcsr04_t *s, uint16_t *cm)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
 8006826:	6039      	str	r1, [r7, #0]
    if (!s || !cm) return HCSR04_ERR_BAD_PARAM;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <HCSR04_GetDistanceCm+0x16>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <HCSR04_GetDistanceCm+0x1a>
 8006834:	2301      	movs	r3, #1
 8006836:	e0a1      	b.n	800697c <HCSR04_GetDistanceCm+0x15e>


    if (s->state != HCSR04_IDLE) {
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	7f1b      	ldrb	r3, [r3, #28]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d072      	beq.n	8006928 <HCSR04_GetDistanceCm+0x10a>

        s->state = HCSR04_IDLE;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	771a      	strb	r2, [r3, #28]
        __HAL_TIM_SET_CAPTUREPOLARITY(s->cfg.htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10a      	bne.n	8006866 <HCSR04_GetDistanceCm+0x48>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6a1a      	ldr	r2, [r3, #32]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 020a 	bic.w	r2, r2, #10
 8006862:	621a      	str	r2, [r3, #32]
 8006864:	e027      	b.n	80068b6 <HCSR04_GetDistanceCm+0x98>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	2b04      	cmp	r3, #4
 800686c:	d10a      	bne.n	8006884 <HCSR04_GetDistanceCm+0x66>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	6812      	ldr	r2, [r2, #0]
 800687c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006880:	6213      	str	r3, [r2, #32]
 8006882:	e018      	b.n	80068b6 <HCSR04_GetDistanceCm+0x98>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	2b08      	cmp	r3, #8
 800688a:	d10a      	bne.n	80068a2 <HCSR04_GetDistanceCm+0x84>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	6812      	ldr	r2, [r2, #0]
 800689a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800689e:	6213      	str	r3, [r2, #32]
 80068a0:	e009      	b.n	80068b6 <HCSR04_GetDistanceCm+0x98>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6812      	ldr	r2, [r2, #0]
 80068ae:	6812      	ldr	r2, [r2, #0]
 80068b0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80068b4:	6213      	str	r3, [r2, #32]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d108      	bne.n	80068d0 <HCSR04_GetDistanceCm+0xb2>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	6a12      	ldr	r2, [r2, #32]
 80068cc:	621a      	str	r2, [r3, #32]
 80068ce:	e021      	b.n	8006914 <HCSR04_GetDistanceCm+0xf6>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d108      	bne.n	80068ea <HCSR04_GetDistanceCm+0xcc>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	6812      	ldr	r2, [r2, #0]
 80068e2:	6812      	ldr	r2, [r2, #0]
 80068e4:	6a1b      	ldr	r3, [r3, #32]
 80068e6:	6213      	str	r3, [r2, #32]
 80068e8:	e014      	b.n	8006914 <HCSR04_GetDistanceCm+0xf6>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	2b08      	cmp	r3, #8
 80068f0:	d108      	bne.n	8006904 <HCSR04_GetDistanceCm+0xe6>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6812      	ldr	r2, [r2, #0]
 80068fc:	6812      	ldr	r2, [r2, #0]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	6213      	str	r3, [r2, #32]
 8006902:	e007      	b.n	8006914 <HCSR04_GetDistanceCm+0xf6>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6812      	ldr	r2, [r2, #0]
 800690e:	6812      	ldr	r2, [r2, #0]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	6213      	str	r3, [r2, #32]

        s->last_status = HCSR04_ERR_TIMEOUT;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2203      	movs	r2, #3
 8006918:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        *cm = HCSR04_MAX_DISTANCE;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006922:	801a      	strh	r2, [r3, #0]
        return HCSR04_ERR_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e029      	b.n	800697c <HCSR04_GetDistanceCm+0x15e>
    }


    if (s->last_status == HCSR04_OK) {
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800692e:	b2db      	uxtb	r3, r3
 8006930:	2b00      	cmp	r3, #0
 8006932:	d11c      	bne.n	800696e <HCSR04_GetDistanceCm+0x150>
        uint32_t ticks = pulse_ticks(s);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7ff fd8b 	bl	8006450 <pulse_ticks>
 800693a:	60f8      	str	r0, [r7, #12]
        uint32_t us = ticks_to_us(s, ticks);
 800693c:	68f9      	ldr	r1, [r7, #12]
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff fda9 	bl	8006496 <ticks_to_us>
 8006944:	60b8      	str	r0, [r7, #8]


        if (us > MAX_ECHO_US) {
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 800694c:	4293      	cmp	r3, r2
 800694e:	d905      	bls.n	800695c <HCSR04_GetDistanceCm+0x13e>
            *cm = HCSR04_MAX_DISTANCE;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006956:	801a      	strh	r2, [r3, #0]

            return HCSR04_OK;
 8006958:	2300      	movs	r3, #0
 800695a:	e00f      	b.n	800697c <HCSR04_GetDistanceCm+0x15e>
        }

        *cm = us_to_cm(us);
 800695c:	68b8      	ldr	r0, [r7, #8]
 800695e:	f7ff fdef 	bl	8006540 <us_to_cm>
 8006962:	4603      	mov	r3, r0
 8006964:	461a      	mov	r2, r3
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	801a      	strh	r2, [r3, #0]
        return HCSR04_OK;
 800696a:	2300      	movs	r3, #0
 800696c:	e006      	b.n	800697c <HCSR04_GetDistanceCm+0x15e>
    }


    *cm = 0;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2200      	movs	r2, #0
 8006972:	801a      	strh	r2, [r3, #0]
    return s->last_status;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800697a:	b2db      	uxtb	r3, r3
}
 800697c:	4618      	mov	r0, r3
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HCSR04_IC_Callback>:



void HCSR04_IC_Callback(TIM_HandleTypeDef *htim)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
    hcsr04_t *s = ic_map[htim->Channel];
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	7f1b      	ldrb	r3, [r3, #28]
 8006990:	461a      	mov	r2, r3
 8006992:	4b74      	ldr	r3, [pc, #464]	@ (8006b64 <HCSR04_IC_Callback+0x1e0>)
 8006994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006998:	60fb      	str	r3, [r7, #12]
    if (!s) return;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 80dc 	beq.w	8006b5a <HCSR04_IC_Callback+0x1d6>


    if (s->state == HCSR04_WAIT_RISE) {
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	7f1b      	ldrb	r3, [r3, #28]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d16a      	bne.n	8006a82 <HCSR04_IC_Callback+0xfe>
        s->t_rise = HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	4619      	mov	r1, r3
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f005 ff66 	bl	800c884 <HAL_TIM_ReadCapturedValue>
 80069b8:	4602      	mov	r2, r0
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	621a      	str	r2, [r3, #32]
        s->state = HCSR04_WAIT_FALL;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2202      	movs	r2, #2
 80069c2:	771a      	strb	r2, [r3, #28]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d108      	bne.n	80069de <HCSR04_IC_Callback+0x5a>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6a1a      	ldr	r2, [r3, #32]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 020a 	bic.w	r2, r2, #10
 80069da:	621a      	str	r2, [r3, #32]
 80069dc:	e021      	b.n	8006a22 <HCSR04_IC_Callback+0x9e>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	d108      	bne.n	80069f8 <HCSR04_IC_Callback+0x74>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	6812      	ldr	r2, [r2, #0]
 80069f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069f4:	6213      	str	r3, [r2, #32]
 80069f6:	e014      	b.n	8006a22 <HCSR04_IC_Callback+0x9e>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d108      	bne.n	8006a12 <HCSR04_IC_Callback+0x8e>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	6812      	ldr	r2, [r2, #0]
 8006a0a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006a0e:	6213      	str	r3, [r2, #32]
 8006a10:	e007      	b.n	8006a22 <HCSR04_IC_Callback+0x9e>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	687a      	ldr	r2, [r7, #4]
 8006a1a:	6812      	ldr	r2, [r2, #0]
 8006a1c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006a20:	6213      	str	r3, [r2, #32]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d108      	bne.n	8006a3c <HCSR04_IC_Callback+0xb8>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6a1a      	ldr	r2, [r3, #32]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 0202 	orr.w	r2, r2, #2
 8006a38:	621a      	str	r2, [r3, #32]
        return;
 8006a3a:	e08f      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	2b04      	cmp	r3, #4
 8006a42:	d108      	bne.n	8006a56 <HCSR04_IC_Callback+0xd2>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	6812      	ldr	r2, [r2, #0]
 8006a4e:	f043 0320 	orr.w	r3, r3, #32
 8006a52:	6213      	str	r3, [r2, #32]
        return;
 8006a54:	e082      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2b08      	cmp	r3, #8
 8006a5c:	d108      	bne.n	8006a70 <HCSR04_IC_Callback+0xec>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	6812      	ldr	r2, [r2, #0]
 8006a68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a6c:	6213      	str	r3, [r2, #32]
        return;
 8006a6e:	e075      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	6a1b      	ldr	r3, [r3, #32]
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	6812      	ldr	r2, [r2, #0]
 8006a7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006a7e:	6213      	str	r3, [r2, #32]
        return;
 8006a80:	e06c      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
    }


    if (s->state == HCSR04_WAIT_FALL) {
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	7f1b      	ldrb	r3, [r3, #28]
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d167      	bne.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        s->t_fall = HAL_TIM_ReadCapturedValue(htim, s->cfg.channel);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f005 fef6 	bl	800c884 <HAL_TIM_ReadCapturedValue>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	625a      	str	r2, [r3, #36]	@ 0x24

        s->state = HCSR04_IDLE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	771a      	strb	r2, [r3, #28]
        s->last_status = HCSR04_OK;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e


        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d108      	bne.n	8006ac6 <HCSR04_IC_Callback+0x142>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 020a 	bic.w	r2, r2, #10
 8006ac2:	621a      	str	r2, [r3, #32]
 8006ac4:	e021      	b.n	8006b0a <HCSR04_IC_Callback+0x186>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d108      	bne.n	8006ae0 <HCSR04_IC_Callback+0x15c>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	6812      	ldr	r2, [r2, #0]
 8006ad8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006adc:	6213      	str	r3, [r2, #32]
 8006ade:	e014      	b.n	8006b0a <HCSR04_IC_Callback+0x186>
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d108      	bne.n	8006afa <HCSR04_IC_Callback+0x176>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	6812      	ldr	r2, [r2, #0]
 8006af2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006af6:	6213      	str	r3, [r2, #32]
 8006af8:	e007      	b.n	8006b0a <HCSR04_IC_Callback+0x186>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6812      	ldr	r2, [r2, #0]
 8006b04:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006b08:	6213      	str	r3, [r2, #32]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d106      	bne.n	8006b20 <HCSR04_IC_Callback+0x19c>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6a12      	ldr	r2, [r2, #32]
 8006b1c:	621a      	str	r2, [r3, #32]
        return;
 8006b1e:	e01d      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	d106      	bne.n	8006b36 <HCSR04_IC_Callback+0x1b2>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6812      	ldr	r2, [r2, #0]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	6213      	str	r3, [r2, #32]
        return;
 8006b34:	e012      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	2b08      	cmp	r3, #8
 8006b3c:	d106      	bne.n	8006b4c <HCSR04_IC_Callback+0x1c8>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6812      	ldr	r2, [r2, #0]
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	6213      	str	r3, [r2, #32]
        return;
 8006b4a:	e007      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->cfg.channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6812      	ldr	r2, [r2, #0]
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	6213      	str	r3, [r2, #32]
        return;
 8006b58:	e000      	b.n	8006b5c <HCSR04_IC_Callback+0x1d8>
    if (!s) return;
 8006b5a:	bf00      	nop
    }
}
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20001d9c 	.word	0x20001d9c

08006b68 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006be0 <MX_I2C1_Init+0x78>)
 8006b70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8006b72:	4b1a      	ldr	r3, [pc, #104]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b74:	4a1b      	ldr	r2, [pc, #108]	@ (8006be4 <MX_I2C1_Init+0x7c>)
 8006b76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006b78:	4b18      	ldr	r3, [pc, #96]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006b7e:	4b17      	ldr	r3, [pc, #92]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b80:	2201      	movs	r2, #1
 8006b82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006b84:	4b15      	ldr	r3, [pc, #84]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b86:	2200      	movs	r2, #0
 8006b88:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006b8a:	4b14      	ldr	r3, [pc, #80]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006b90:	4b12      	ldr	r3, [pc, #72]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b92:	2200      	movs	r2, #0
 8006b94:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006b96:	4b11      	ldr	r3, [pc, #68]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b98:	2200      	movs	r2, #0
 8006b9a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006ba2:	480e      	ldr	r0, [pc, #56]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006ba4:	f002 fc1c 	bl	80093e0 <HAL_I2C_Init>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8006bae:	f000 f91f 	bl	8006df0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	4809      	ldr	r0, [pc, #36]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006bb6:	f003 fc39 	bl	800a42c <HAL_I2CEx_ConfigAnalogFilter>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8006bc0:	f000 f916 	bl	8006df0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	4805      	ldr	r0, [pc, #20]	@ (8006bdc <MX_I2C1_Init+0x74>)
 8006bc8:	f003 fc7b 	bl	800a4c2 <HAL_I2CEx_ConfigDigitalFilter>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8006bd2:	f000 f90d 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006bd6:	bf00      	nop
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	20001ddc 	.word	0x20001ddc
 8006be0:	40005400 	.word	0x40005400
 8006be4:	40b285c2 	.word	0x40b285c2

08006be8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b09e      	sub	sp, #120	@ 0x78
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bf0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	605a      	str	r2, [r3, #4]
 8006bfa:	609a      	str	r2, [r3, #8]
 8006bfc:	60da      	str	r2, [r3, #12]
 8006bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006c00:	f107 0310 	add.w	r3, r7, #16
 8006c04:	2254      	movs	r2, #84	@ 0x54
 8006c06:	2100      	movs	r1, #0
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f00c f810 	bl	8012c2e <memset>
  if(i2cHandle->Instance==I2C1)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a1f      	ldr	r2, [pc, #124]	@ (8006c90 <HAL_I2C_MspInit+0xa8>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d136      	bne.n	8006c86 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006c18:	2340      	movs	r3, #64	@ 0x40
 8006c1a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006c20:	f107 0310 	add.w	r3, r7, #16
 8006c24:	4618      	mov	r0, r3
 8006c26:	f004 faad 	bl	800b184 <HAL_RCCEx_PeriphCLKConfig>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d001      	beq.n	8006c34 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8006c30:	f000 f8de 	bl	8006df0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c34:	4b17      	ldr	r3, [pc, #92]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c38:	4a16      	ldr	r2, [pc, #88]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c3a:	f043 0302 	orr.w	r3, r3, #2
 8006c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006c40:	4b14      	ldr	r3, [pc, #80]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c44:	f003 0302 	and.w	r3, r3, #2
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006c4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006c50:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006c52:	2312      	movs	r3, #18
 8006c54:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c56:	2301      	movs	r3, #1
 8006c58:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006c5e:	2304      	movs	r3, #4
 8006c60:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c62:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006c66:	4619      	mov	r1, r3
 8006c68:	480b      	ldr	r0, [pc, #44]	@ (8006c98 <HAL_I2C_MspInit+0xb0>)
 8006c6a:	f002 fa07 	bl	800907c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006c6e:	4b09      	ldr	r3, [pc, #36]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c72:	4a08      	ldr	r2, [pc, #32]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c78:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c7a:	4b06      	ldr	r3, [pc, #24]	@ (8006c94 <HAL_I2C_MspInit+0xac>)
 8006c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c82:	60bb      	str	r3, [r7, #8]
 8006c84:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8006c86:	bf00      	nop
 8006c88:	3778      	adds	r7, #120	@ 0x78
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	40005400 	.word	0x40005400
 8006c94:	40021000 	.word	0x40021000
 8006c98:	48000400 	.word	0x48000400

08006c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006ca0:	f001 fb6d 	bl	800837e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006ca4:	f000 f820 	bl	8006ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006ca8:	f7ff fb30 	bl	800630c <MX_GPIO_Init>
  MX_DMA_Init();
 8006cac:	f7ff fa4a 	bl	8006144 <MX_DMA_Init>
  MX_CRC_Init();
 8006cb0:	f7ff f9a2 	bl	8005ff8 <MX_CRC_Init>
  MX_TIM2_Init();
 8006cb4:	f001 f810 	bl	8007cd8 <MX_TIM2_Init>
  MX_I2C1_Init();
 8006cb8:	f7ff ff56 	bl	8006b68 <MX_I2C1_Init>
  MX_TIM1_Init();
 8006cbc:	f000 ff54 	bl	8007b68 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8006cc0:	f001 fa2a 	bl	8008118 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8006cc4:	f001 f872 	bl	8007dac <MX_TIM4_Init>
  MX_TIM5_Init();
 8006cc8:	f001 f8c0 	bl	8007e4c <MX_TIM5_Init>
      for (int i = 0; i < 9; i++)
      {
          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
      }
  }*/
  HAL_TIM_Base_Start(&htim5);
 8006ccc:	4805      	ldr	r0, [pc, #20]	@ (8006ce4 <main+0x48>)
 8006cce:	f004 fcff 	bl	800b6d0 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8006cd2:	f008 fc37 	bl	800f544 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8006cd6:	f7fd ffcb 	bl	8004c70 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8006cda:	f008 fc57 	bl	800f58c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006cde:	bf00      	nop
 8006ce0:	e7fd      	b.n	8006cde <main+0x42>
 8006ce2:	bf00      	nop
 8006ce4:	20001f6c 	.word	0x20001f6c

08006ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b094      	sub	sp, #80	@ 0x50
 8006cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006cee:	f107 0318 	add.w	r3, r7, #24
 8006cf2:	2238      	movs	r2, #56	@ 0x38
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f00b ff99 	bl	8012c2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006cfc:	1d3b      	adds	r3, r7, #4
 8006cfe:	2200      	movs	r2, #0
 8006d00:	601a      	str	r2, [r3, #0]
 8006d02:	605a      	str	r2, [r3, #4]
 8006d04:	609a      	str	r2, [r3, #8]
 8006d06:	60da      	str	r2, [r3, #12]
 8006d08:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f003 fc26 	bl	800a55c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006d10:	2302      	movs	r3, #2
 8006d12:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006d14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006d1a:	2340      	movs	r3, #64	@ 0x40
 8006d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006d1e:	2302      	movs	r3, #2
 8006d20:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006d22:	2302      	movs	r3, #2
 8006d24:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8006d26:	2304      	movs	r3, #4
 8006d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8006d2a:	2355      	movs	r3, #85	@ 0x55
 8006d2c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006d2e:	2302      	movs	r3, #2
 8006d30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006d32:	2302      	movs	r3, #2
 8006d34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006d36:	2302      	movs	r3, #2
 8006d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006d3a:	f107 0318 	add.w	r3, r7, #24
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f003 fcc0 	bl	800a6c4 <HAL_RCC_OscConfig>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006d4a:	f000 f851 	bl	8006df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d4e:	230f      	movs	r3, #15
 8006d50:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006d52:	2303      	movs	r3, #3
 8006d54:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006d62:	1d3b      	adds	r3, r7, #4
 8006d64:	2104      	movs	r1, #4
 8006d66:	4618      	mov	r0, r3
 8006d68:	f003 ffbe 	bl	800ace8 <HAL_RCC_ClockConfig>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8006d72:	f000 f83d 	bl	8006df0 <Error_Handler>
  }
}
 8006d76:	bf00      	nop
 8006d78:	3750      	adds	r7, #80	@ 0x50
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b082      	sub	sp, #8
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d8e:	d102      	bne.n	8006d96 <HAL_TIM_IC_CaptureCallback+0x18>
    {
    	HCSR04_IC_Callback(htim);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff fdf7 	bl	8006984 <HCSR04_IC_Callback>
    }
}
 8006d96:	bf00      	nop
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b085      	sub	sp, #20
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
 8006da6:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dac:	f383 8811 	msr	BASEPRI, r3
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006dba:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 8006dbc:	bf00      	nop
 8006dbe:	e7fd      	b.n	8006dbc <vApplicationStackOverflowHook+0x1e>

08006dc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a06      	ldr	r2, [pc, #24]	@ (8006de8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d101      	bne.n	8006dd6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8006dd2:	f001 faed 	bl	80083b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 8006dd6:	6879      	ldr	r1, [r7, #4]
 8006dd8:	4804      	ldr	r0, [pc, #16]	@ (8006dec <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8006dda:	f7ff f997 	bl	800610c <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8006dde:	bf00      	nop
 8006de0:	3708      	adds	r7, #8
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	40001000 	.word	0x40001000
 8006dec:	200003fc 	.word	0x200003fc

08006df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006df4:	b672      	cpsid	i
}
 8006df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006df8:	bf00      	nop
 8006dfa:	e7fd      	b.n	8006df8 <Error_Handler+0x8>

08006dfc <motor_init>:
#include "motor.h"
#include "tim.h"
#include "math.h"


void motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, uint16_t pwm_stop, uint16_t pwm_scale_forward, uint16_t pwm_scale_backward){
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	807b      	strh	r3, [r7, #2]
	motor->htim = htim;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	68ba      	ldr	r2, [r7, #8]
 8006e0e:	601a      	str	r2, [r3, #0]
	motor->channel = channel;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	605a      	str	r2, [r3, #4]
	motor->pwm_stop = pwm_stop;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	887a      	ldrh	r2, [r7, #2]
 8006e1a:	819a      	strh	r2, [r3, #12]
	motor->pwm_scale_forward = pwm_scale_forward;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8b3a      	ldrh	r2, [r7, #24]
 8006e20:	811a      	strh	r2, [r3, #8]
	motor->pwm_scale_backward = pwm_scale_backward;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8bba      	ldrh	r2, [r7, #28]
 8006e26:	815a      	strh	r2, [r3, #10]
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, 0);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d105      	bne.n	8006e3c <motor_init+0x40>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2200      	movs	r2, #0
 8006e38:	635a      	str	r2, [r3, #52]	@ 0x34
 8006e3a:	e02c      	b.n	8006e96 <motor_init+0x9a>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	2b04      	cmp	r3, #4
 8006e42:	d105      	bne.n	8006e50 <motor_init+0x54>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	6393      	str	r3, [r2, #56]	@ 0x38
 8006e4e:	e022      	b.n	8006e96 <motor_init+0x9a>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	2b08      	cmp	r3, #8
 8006e56:	d105      	bne.n	8006e64 <motor_init+0x68>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	2300      	movs	r3, #0
 8006e60:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006e62:	e018      	b.n	8006e96 <motor_init+0x9a>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	2b0c      	cmp	r3, #12
 8006e6a:	d105      	bne.n	8006e78 <motor_init+0x7c>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	2300      	movs	r3, #0
 8006e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8006e76:	e00e      	b.n	8006e96 <motor_init+0x9a>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	2b10      	cmp	r3, #16
 8006e7e:	d105      	bne.n	8006e8c <motor_init+0x90>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	2300      	movs	r3, #0
 8006e88:	6493      	str	r3, [r2, #72]	@ 0x48
 8006e8a:	e004      	b.n	8006e96 <motor_init+0x9a>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	2300      	movs	r3, #0
 8006e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
	HAL_TIM_PWM_Start(motor->htim, motor->channel);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	f004 fd83 	bl	800b9ac <HAL_TIM_PWM_Start>
}
 8006ea6:	bf00      	nop
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
	...

08006eb0 <motor_set>:


void motor_set(Motor_t* motor, uint8_t duty, wise_t dir) {
 8006eb0:	b5b0      	push	{r4, r5, r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	70fb      	strb	r3, [r7, #3]
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	70bb      	strb	r3, [r7, #2]

	uint16_t value = 0;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	81fb      	strh	r3, [r7, #14]

	if(duty > MAX_DUTY){
 8006ec4:	78fb      	ldrb	r3, [r7, #3]
 8006ec6:	2b64      	cmp	r3, #100	@ 0x64
 8006ec8:	d901      	bls.n	8006ece <motor_set+0x1e>
		duty = MAX_DUTY;
 8006eca:	2364      	movs	r3, #100	@ 0x64
 8006ecc:	70fb      	strb	r3, [r7, #3]
	}

	if(duty == MIN_DUTY){
 8006ece:	78fb      	ldrb	r3, [r7, #3]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d103      	bne.n	8006edc <motor_set+0x2c>
		value = motor->pwm_stop;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	899b      	ldrh	r3, [r3, #12]
 8006ed8:	81fb      	strh	r3, [r7, #14]
 8006eda:	e06d      	b.n	8006fb8 <motor_set+0x108>
	}
	else if(dir == CLOCKWISE){
 8006edc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d130      	bne.n	8006f46 <motor_set+0x96>
		value = motor->pwm_stop + round((float)duty*motor->pwm_scale_forward/MAX_DUTY);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	899b      	ldrh	r3, [r3, #12]
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7f9 fb43 	bl	8000574 <__aeabi_i2d>
 8006eee:	4604      	mov	r4, r0
 8006ef0:	460d      	mov	r5, r1
 8006ef2:	78fb      	ldrb	r3, [r7, #3]
 8006ef4:	ee07 3a90 	vmov	s15, r3
 8006ef8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	891b      	ldrh	r3, [r3, #8]
 8006f00:	ee07 3a90 	vmov	s15, r3
 8006f04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f0c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007030 <motor_set+0x180>
 8006f10:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006f14:	ee16 0a90 	vmov	r0, s13
 8006f18:	f7f9 fb3e 	bl	8000598 <__aeabi_f2d>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	ec43 2b10 	vmov	d0, r2, r3
 8006f24:	f00d fe40 	bl	8014ba8 <round>
 8006f28:	ec53 2b10 	vmov	r2, r3, d0
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	4629      	mov	r1, r5
 8006f30:	f7f9 f9d4 	bl	80002dc <__adddf3>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4610      	mov	r0, r2
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	f7f9 fe5c 	bl	8000bf8 <__aeabi_d2uiz>
 8006f40:	4603      	mov	r3, r0
 8006f42:	81fb      	strh	r3, [r7, #14]
 8006f44:	e038      	b.n	8006fb8 <motor_set+0x108>
	}
	else if(dir == COUNTERCLOCKWISE){
 8006f46:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4e:	d130      	bne.n	8006fb2 <motor_set+0x102>
		value = motor->pwm_stop - round((float)duty*motor->pwm_scale_backward/MAX_DUTY);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	899b      	ldrh	r3, [r3, #12]
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7f9 fb0d 	bl	8000574 <__aeabi_i2d>
 8006f5a:	4604      	mov	r4, r0
 8006f5c:	460d      	mov	r5, r1
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	ee07 3a90 	vmov	s15, r3
 8006f64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	895b      	ldrh	r3, [r3, #10]
 8006f6c:	ee07 3a90 	vmov	s15, r3
 8006f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f78:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007030 <motor_set+0x180>
 8006f7c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006f80:	ee16 0a90 	vmov	r0, s13
 8006f84:	f7f9 fb08 	bl	8000598 <__aeabi_f2d>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	ec43 2b10 	vmov	d0, r2, r3
 8006f90:	f00d fe0a 	bl	8014ba8 <round>
 8006f94:	ec53 2b10 	vmov	r2, r3, d0
 8006f98:	4620      	mov	r0, r4
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	f7f9 f99c 	bl	80002d8 <__aeabi_dsub>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4610      	mov	r0, r2
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	f7f9 fe26 	bl	8000bf8 <__aeabi_d2uiz>
 8006fac:	4603      	mov	r3, r0
 8006fae:	81fb      	strh	r3, [r7, #14]
 8006fb0:	e002      	b.n	8006fb8 <motor_set+0x108>
	}else{
		value = motor->pwm_stop;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	899b      	ldrh	r3, [r3, #12]
 8006fb6:	81fb      	strh	r3, [r7, #14]
	}
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d105      	bne.n	8006fcc <motor_set+0x11c>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	89fa      	ldrh	r2, [r7, #14]
 8006fc8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8006fca:	e02c      	b.n	8007026 <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	2b04      	cmp	r3, #4
 8006fd2:	d105      	bne.n	8006fe0 <motor_set+0x130>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	89fb      	ldrh	r3, [r7, #14]
 8006fdc:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8006fde:	e022      	b.n	8007026 <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	2b08      	cmp	r3, #8
 8006fe6:	d105      	bne.n	8006ff4 <motor_set+0x144>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	89fb      	ldrh	r3, [r7, #14]
 8006ff0:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8006ff2:	e018      	b.n	8007026 <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	2b0c      	cmp	r3, #12
 8006ffa:	d105      	bne.n	8007008 <motor_set+0x158>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	89fb      	ldrh	r3, [r7, #14]
 8007004:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8007006:	e00e      	b.n	8007026 <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	2b10      	cmp	r3, #16
 800700e:	d105      	bne.n	800701c <motor_set+0x16c>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	89fb      	ldrh	r3, [r7, #14]
 8007018:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800701a:	e004      	b.n	8007026 <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	89fb      	ldrh	r3, [r7, #14]
 8007024:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8007026:	bf00      	nop
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bdb0      	pop	{r4, r5, r7, pc}
 800702e:	bf00      	nop
 8007030:	42c80000 	.word	0x42c80000

08007034 <mpu6050_write_reg>:
};

/* -------------------- Low-level helpers (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_write_reg(mpu6050_t* dev, uint8_t reg, uint8_t val)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b086      	sub	sp, #24
 8007038:	af04      	add	r7, sp, #16
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	460b      	mov	r3, r1
 800703e:	70fb      	strb	r3, [r7, #3]
 8007040:	4613      	mov	r3, r2
 8007042:	70bb      	strb	r3, [r7, #2]
    if (HAL_I2C_Mem_Write(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	8899      	ldrh	r1, [r3, #4]
 800704c:	78fb      	ldrb	r3, [r7, #3]
 800704e:	b29a      	uxth	r2, r3
 8007050:	2364      	movs	r3, #100	@ 0x64
 8007052:	9302      	str	r3, [sp, #8]
 8007054:	2301      	movs	r3, #1
 8007056:	9301      	str	r3, [sp, #4]
 8007058:	1cbb      	adds	r3, r7, #2
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	2301      	movs	r3, #1
 800705e:	f002 fc69 	bl	8009934 <HAL_I2C_Mem_Write>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d002      	beq.n	800706e <mpu6050_write_reg+0x3a>
    {
        return MPU6050_ERR;
 8007068:	f04f 33ff 	mov.w	r3, #4294967295
 800706c:	e000      	b.n	8007070 <mpu6050_write_reg+0x3c>
    }
    return MPU6050_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3708      	adds	r7, #8
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <mpu6050_read_reg>:

static MPU60X0_StatusTypeDef mpu6050_read_reg(mpu6050_t* dev, uint8_t reg, uint8_t* val)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b088      	sub	sp, #32
 800707c:	af04      	add	r7, sp, #16
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	460b      	mov	r3, r1
 8007082:	607a      	str	r2, [r7, #4]
 8007084:	72fb      	strb	r3, [r7, #11]
    if (HAL_I2C_Mem_Read(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, val, 1, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8899      	ldrh	r1, [r3, #4]
 800708e:	7afb      	ldrb	r3, [r7, #11]
 8007090:	b29a      	uxth	r2, r3
 8007092:	2364      	movs	r3, #100	@ 0x64
 8007094:	9302      	str	r3, [sp, #8]
 8007096:	2301      	movs	r3, #1
 8007098:	9301      	str	r3, [sp, #4]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	2301      	movs	r3, #1
 80070a0:	f002 fd5c 	bl	8009b5c <HAL_I2C_Mem_Read>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <mpu6050_read_reg+0x38>
    {
        return MPU6050_ERR;
 80070aa:	f04f 33ff 	mov.w	r3, #4294967295
 80070ae:	e000      	b.n	80070b2 <mpu6050_read_reg+0x3a>
    }
    return MPU6050_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <mpu6050_read_bytes>:

static MPU60X0_StatusTypeDef mpu6050_read_bytes(mpu6050_t* dev, uint8_t reg, uint8_t* buf, uint16_t len)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b088      	sub	sp, #32
 80070be:	af04      	add	r7, sp, #16
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	607a      	str	r2, [r7, #4]
 80070c4:	461a      	mov	r2, r3
 80070c6:	460b      	mov	r3, r1
 80070c8:	72fb      	strb	r3, [r7, #11]
 80070ca:	4613      	mov	r3, r2
 80070cc:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Mem_Read(dev->i2c, dev->address, reg, I2C_MEMADD_SIZE_8BIT, buf, len, MPU6050_I2C_TIMEOUT_MS) != HAL_OK)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6818      	ldr	r0, [r3, #0]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8899      	ldrh	r1, [r3, #4]
 80070d6:	7afb      	ldrb	r3, [r7, #11]
 80070d8:	b29a      	uxth	r2, r3
 80070da:	2364      	movs	r3, #100	@ 0x64
 80070dc:	9302      	str	r3, [sp, #8]
 80070de:	893b      	ldrh	r3, [r7, #8]
 80070e0:	9301      	str	r3, [sp, #4]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	2301      	movs	r3, #1
 80070e8:	f002 fd38 	bl	8009b5c <HAL_I2C_Mem_Read>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <mpu6050_read_bytes+0x3e>
    {
        return MPU6050_ERR;
 80070f2:	f04f 33ff 	mov.w	r3, #4294967295
 80070f6:	e000      	b.n	80070fa <mpu6050_read_bytes+0x40>
    }
    return MPU6050_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
	...

08007104 <mpu6050_accel_sensitivity>:

/* -------------------- Sensibilit (g, /s) -------------------- */

static float mpu6050_accel_sensitivity(mpu6050_accel_fs_t range)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	4603      	mov	r3, r0
 800710c:	71fb      	strb	r3, [r7, #7]
    switch (range) {
 800710e:	79fb      	ldrb	r3, [r7, #7]
 8007110:	2b03      	cmp	r3, #3
 8007112:	d817      	bhi.n	8007144 <mpu6050_accel_sensitivity+0x40>
 8007114:	a201      	add	r2, pc, #4	@ (adr r2, 800711c <mpu6050_accel_sensitivity+0x18>)
 8007116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711a:	bf00      	nop
 800711c:	0800712d 	.word	0x0800712d
 8007120:	08007133 	.word	0x08007133
 8007124:	08007139 	.word	0x08007139
 8007128:	0800713f 	.word	0x0800713f
        case MPU6050_ACCEL_FS_2G:  return 16384.0f;
 800712c:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8007130:	e00a      	b.n	8007148 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_4G:  return 8192.0f;
 8007132:	f04f 438c 	mov.w	r3, #1174405120	@ 0x46000000
 8007136:	e007      	b.n	8007148 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_8G:  return 4096.0f;
 8007138:	f04f 438b 	mov.w	r3, #1166016512	@ 0x45800000
 800713c:	e004      	b.n	8007148 <mpu6050_accel_sensitivity+0x44>
        case MPU6050_ACCEL_FS_16G: return 2048.0f;
 800713e:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
 8007142:	e001      	b.n	8007148 <mpu6050_accel_sensitivity+0x44>
        default:                   return 16384.0f;
 8007144:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
    }
}
 8007148:	ee07 3a90 	vmov	s15, r3
 800714c:	eeb0 0a67 	vmov.f32	s0, s15
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop

0800715c <mpu6050_gyro_sensitivity>:

static float mpu6050_gyro_sensitivity(mpu6050_gyro_fs_t range)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	4603      	mov	r3, r0
 8007164:	71fb      	strb	r3, [r7, #7]
    switch (range) {
 8007166:	79fb      	ldrb	r3, [r7, #7]
 8007168:	2b03      	cmp	r3, #3
 800716a:	d813      	bhi.n	8007194 <mpu6050_gyro_sensitivity+0x38>
 800716c:	a201      	add	r2, pc, #4	@ (adr r2, 8007174 <mpu6050_gyro_sensitivity+0x18>)
 800716e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007172:	bf00      	nop
 8007174:	08007185 	.word	0x08007185
 8007178:	08007189 	.word	0x08007189
 800717c:	0800718d 	.word	0x0800718d
 8007180:	08007191 	.word	0x08007191
        case MPU6050_GYRO_FS_250DPS:  return 131.0f;
 8007184:	4b08      	ldr	r3, [pc, #32]	@ (80071a8 <mpu6050_gyro_sensitivity+0x4c>)
 8007186:	e006      	b.n	8007196 <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_500DPS:  return 65.5f;
 8007188:	4b08      	ldr	r3, [pc, #32]	@ (80071ac <mpu6050_gyro_sensitivity+0x50>)
 800718a:	e004      	b.n	8007196 <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_1000DPS: return 32.8f;
 800718c:	4b08      	ldr	r3, [pc, #32]	@ (80071b0 <mpu6050_gyro_sensitivity+0x54>)
 800718e:	e002      	b.n	8007196 <mpu6050_gyro_sensitivity+0x3a>
        case MPU6050_GYRO_FS_2000DPS: return 16.4f;
 8007190:	4b08      	ldr	r3, [pc, #32]	@ (80071b4 <mpu6050_gyro_sensitivity+0x58>)
 8007192:	e000      	b.n	8007196 <mpu6050_gyro_sensitivity+0x3a>
        default:                      return 131.0f;
 8007194:	4b04      	ldr	r3, [pc, #16]	@ (80071a8 <mpu6050_gyro_sensitivity+0x4c>)
    }
}
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eeb0 0a67 	vmov.f32	s0, s15
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr
 80071a8:	43030000 	.word	0x43030000
 80071ac:	42830000 	.word	0x42830000
 80071b0:	42033333 	.word	0x42033333
 80071b4:	41833333 	.word	0x41833333

080071b8 <mpu6050_reset>:

/* -------------------- Helper configurazione (static) -------------------- */

static MPU60X0_StatusTypeDef mpu6050_reset(mpu6050_t* dev)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
    if (mpu6050_write_reg(dev, PWR_MGMT_1, DEVICE_RESET) != MPU6050_OK)
 80071c0:	2280      	movs	r2, #128	@ 0x80
 80071c2:	216b      	movs	r1, #107	@ 0x6b
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f7ff ff35 	bl	8007034 <mpu6050_write_reg>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <mpu6050_reset+0x1e>
        return MPU6050_ERR;
 80071d0:	f04f 33ff 	mov.w	r3, #4294967295
 80071d4:	e003      	b.n	80071de <mpu6050_reset+0x26>

    HAL_Delay(100);
 80071d6:	2064      	movs	r0, #100	@ 0x64
 80071d8:	f001 f908 	bl	80083ec <HAL_Delay>
    return MPU6050_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <mpu6050_wake>:

static MPU60X0_StatusTypeDef mpu6050_wake(mpu6050_t* dev)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b082      	sub	sp, #8
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
    if (mpu6050_write_reg(dev, PWR_MGMT_1, PWR_MGMT_WAKE) != MPU6050_OK)
 80071ee:	2200      	movs	r2, #0
 80071f0:	216b      	movs	r1, #107	@ 0x6b
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7ff ff1e 	bl	8007034 <mpu6050_write_reg>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <mpu6050_wake+0x1e>
        return MPU6050_ERR;
 80071fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007202:	e003      	b.n	800720c <mpu6050_wake+0x26>

    HAL_Delay(10);
 8007204:	200a      	movs	r0, #10
 8007206:	f001 f8f1 	bl	80083ec <HAL_Delay>
    return MPU6050_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3708      	adds	r7, #8
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <mpu6050_set_accel_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_accel_range_lowlevel(mpu6050_t* dev, mpu6050_accel_fs_t range)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	460b      	mov	r3, r1
 800721e:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0u;
 8007220:	2300      	movs	r3, #0
 8007222:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_read_reg(dev, ACCEL_CONFIG, &reg) != MPU6050_OK)
 8007224:	f107 030f 	add.w	r3, r7, #15
 8007228:	461a      	mov	r2, r3
 800722a:	211c      	movs	r1, #28
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff ff23 	bl	8007078 <mpu6050_read_reg>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d002      	beq.n	800723e <mpu6050_set_accel_range_lowlevel+0x2a>
        return MPU6050_ERR;
 8007238:	f04f 33ff 	mov.w	r3, #4294967295
 800723c:	e01b      	b.n	8007276 <mpu6050_set_accel_range_lowlevel+0x62>

    reg &= ~(0x18u);                 /* clear AFS_SEL[4:3] */
 800723e:	7bfb      	ldrb	r3, [r7, #15]
 8007240:	f023 0318 	bic.w	r3, r3, #24
 8007244:	b2db      	uxtb	r3, r3
 8007246:	73fb      	strb	r3, [r7, #15]
    reg |= ((uint8_t)range << 3);
 8007248:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800724c:	00db      	lsls	r3, r3, #3
 800724e:	b25a      	sxtb	r2, r3
 8007250:	7bfb      	ldrb	r3, [r7, #15]
 8007252:	b25b      	sxtb	r3, r3
 8007254:	4313      	orrs	r3, r2
 8007256:	b25b      	sxtb	r3, r3
 8007258:	b2db      	uxtb	r3, r3
 800725a:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, ACCEL_CONFIG, reg) != MPU6050_OK)
 800725c:	7bfb      	ldrb	r3, [r7, #15]
 800725e:	461a      	mov	r2, r3
 8007260:	211c      	movs	r1, #28
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff fee6 	bl	8007034 <mpu6050_write_reg>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d002      	beq.n	8007274 <mpu6050_set_accel_range_lowlevel+0x60>
        return MPU6050_ERR;
 800726e:	f04f 33ff 	mov.w	r3, #4294967295
 8007272:	e000      	b.n	8007276 <mpu6050_set_accel_range_lowlevel+0x62>

    return MPU6050_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <mpu6050_set_gyro_range_lowlevel>:

static MPU60X0_StatusTypeDef mpu6050_set_gyro_range_lowlevel(mpu6050_t* dev, mpu6050_gyro_fs_t range)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b084      	sub	sp, #16
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
 8007286:	460b      	mov	r3, r1
 8007288:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0u;
 800728a:	2300      	movs	r3, #0
 800728c:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_read_reg(dev, GYRO_CONFIG, &reg) != MPU6050_OK)
 800728e:	f107 030f 	add.w	r3, r7, #15
 8007292:	461a      	mov	r2, r3
 8007294:	211b      	movs	r1, #27
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7ff feee 	bl	8007078 <mpu6050_read_reg>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <mpu6050_set_gyro_range_lowlevel+0x2a>
        return MPU6050_ERR;
 80072a2:	f04f 33ff 	mov.w	r3, #4294967295
 80072a6:	e01b      	b.n	80072e0 <mpu6050_set_gyro_range_lowlevel+0x62>

    reg &= ~(0x18u);                 /* clear FS_SEL[4:3] */
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
 80072aa:	f023 0318 	bic.w	r3, r3, #24
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	73fb      	strb	r3, [r7, #15]
    reg |= ((uint8_t)range << 3);
 80072b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072b6:	00db      	lsls	r3, r3, #3
 80072b8:	b25a      	sxtb	r2, r3
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
 80072bc:	b25b      	sxtb	r3, r3
 80072be:	4313      	orrs	r3, r2
 80072c0:	b25b      	sxtb	r3, r3
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, GYRO_CONFIG, reg) != MPU6050_OK)
 80072c6:	7bfb      	ldrb	r3, [r7, #15]
 80072c8:	461a      	mov	r2, r3
 80072ca:	211b      	movs	r1, #27
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f7ff feb1 	bl	8007034 <mpu6050_write_reg>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <mpu6050_set_gyro_range_lowlevel+0x60>
        return MPU6050_ERR;
 80072d8:	f04f 33ff 	mov.w	r3, #4294967295
 80072dc:	e000      	b.n	80072e0 <mpu6050_set_gyro_range_lowlevel+0x62>

    return MPU6050_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <mpu6050_apply_config>:

/* Applica tutta la config corrente (usata in init o se vuoi un reset completo) */
static MPU60X0_StatusTypeDef mpu6050_apply_config(mpu6050_t* dev, const mpu6050_config_t* cfg)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
    if (mpu6050_set_dlpf(dev, cfg->dlpf_cfg) != MPU6050_OK)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	4619      	mov	r1, r3
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f967 	bl	80075cc <mpu6050_set_dlpf>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <mpu6050_apply_config+0x22>
        return MPU6050_ERR;
 8007304:	f04f 33ff 	mov.w	r3, #4294967295
 8007308:	e030      	b.n	800736c <mpu6050_apply_config+0x84>

    if (mpu6050_set_sample_div(dev, cfg->smplrt_div) != MPU6050_OK)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	785b      	ldrb	r3, [r3, #1]
 800730e:	4619      	mov	r1, r3
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f998 	bl	8007646 <mpu6050_set_sample_div>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <mpu6050_apply_config+0x3a>
        return MPU6050_ERR;
 800731c:	f04f 33ff 	mov.w	r3, #4294967295
 8007320:	e024      	b.n	800736c <mpu6050_apply_config+0x84>

    if (mpu6050_set_accel_fs(dev, cfg->accel_range) != MPU6050_OK)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	789b      	ldrb	r3, [r3, #2]
 8007326:	4619      	mov	r1, r3
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f9ac 	bl	8007686 <mpu6050_set_accel_fs>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d002      	beq.n	800733a <mpu6050_apply_config+0x52>
        return MPU6050_ERR;
 8007334:	f04f 33ff 	mov.w	r3, #4294967295
 8007338:	e018      	b.n	800736c <mpu6050_apply_config+0x84>

    if (mpu6050_set_gyro_fs(dev, cfg->gyro_range) != MPU6050_OK)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	78db      	ldrb	r3, [r3, #3]
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 f9c5 	bl	80076d0 <mpu6050_set_gyro_fs>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d002      	beq.n	8007352 <mpu6050_apply_config+0x6a>
        return MPU6050_ERR;
 800734c:	f04f 33ff 	mov.w	r3, #4294967295
 8007350:	e00c      	b.n	800736c <mpu6050_apply_config+0x84>

    if (mpu6050_set_interrupt_mask(dev, cfg->int_enable) != MPU6050_OK)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	791b      	ldrb	r3, [r3, #4]
 8007356:	4619      	mov	r1, r3
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f9de 	bl	800771a <mpu6050_set_interrupt_mask>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	d002      	beq.n	800736a <mpu6050_apply_config+0x82>
        return MPU6050_ERR;
 8007364:	f04f 33ff 	mov.w	r3, #4294967295
 8007368:	e000      	b.n	800736c <mpu6050_apply_config+0x84>

    return MPU6050_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3708      	adds	r7, #8
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <mpu6050_init>:

/* -------------------- API di base -------------------- */

MPU60X0_StatusTypeDef mpu6050_init(mpu6050_t* dev, I2C_HandleTypeDef* i2c, uint16_t address, mpu6050_config_t* mpu_cfg)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	603b      	str	r3, [r7, #0]
 8007380:	4613      	mov	r3, r2
 8007382:	80fb      	strh	r3, [r7, #6]
    if (dev == NULL || i2c == NULL)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d002      	beq.n	8007390 <mpu6050_init+0x1c>
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d102      	bne.n	8007396 <mpu6050_init+0x22>
        return MPU6050_ERR;
 8007390:	f04f 33ff 	mov.w	r3, #4294967295
 8007394:	e03b      	b.n	800740e <mpu6050_init+0x9a>

    dev->i2c     = i2c;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	601a      	str	r2, [r3, #0]
    dev->address = (address != 0u) ? address : MPU60X0_ADDRESS;
 800739c:	88fb      	ldrh	r3, [r7, #6]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d001      	beq.n	80073a6 <mpu6050_init+0x32>
 80073a2:	88fa      	ldrh	r2, [r7, #6]
 80073a4:	e000      	b.n	80073a8 <mpu6050_init+0x34>
 80073a6:	22d0      	movs	r2, #208	@ 0xd0
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	809a      	strh	r2, [r3, #4]

    if (mpu6050_reset(dev) != MPU6050_OK)
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f7ff ff03 	bl	80071b8 <mpu6050_reset>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <mpu6050_init+0x4a>
        return MPU6050_ERR;
 80073b8:	f04f 33ff 	mov.w	r3, #4294967295
 80073bc:	e027      	b.n	800740e <mpu6050_init+0x9a>

    if (mpu6050_wake(dev) != MPU6050_OK)
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f7ff ff11 	bl	80071e6 <mpu6050_wake>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d002      	beq.n	80073d0 <mpu6050_init+0x5c>
        return MPU6050_ERR;
 80073ca:	f04f 33ff 	mov.w	r3, #4294967295
 80073ce:	e01e      	b.n	800740e <mpu6050_init+0x9a>

    if (mpu_cfg == NULL) {
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d107      	bne.n	80073e6 <mpu6050_init+0x72>
		dev->mpu6050_cfg = mpu6050_cfg_dflt;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	4a0f      	ldr	r2, [pc, #60]	@ (8007418 <mpu6050_init+0xa4>)
 80073da:	3306      	adds	r3, #6
 80073dc:	6810      	ldr	r0, [r2, #0]
 80073de:	6018      	str	r0, [r3, #0]
 80073e0:	7912      	ldrb	r2, [r2, #4]
 80073e2:	711a      	strb	r2, [r3, #4]
 80073e4:	e006      	b.n	80073f4 <mpu6050_init+0x80>
	} else {
		dev->mpu6050_cfg = *mpu_cfg;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	3306      	adds	r3, #6
 80073ec:	6811      	ldr	r1, [r2, #0]
 80073ee:	6019      	str	r1, [r3, #0]
 80073f0:	7912      	ldrb	r2, [r2, #4]
 80073f2:	711a      	strb	r2, [r3, #4]
	}

	if (mpu6050_apply_config(dev, &dev->mpu6050_cfg) != MPU6050_OK)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	3306      	adds	r3, #6
 80073f8:	4619      	mov	r1, r3
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f7ff ff74 	bl	80072e8 <mpu6050_apply_config>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d002      	beq.n	800740c <mpu6050_init+0x98>
		return MPU6050_ERR;
 8007406:	f04f 33ff 	mov.w	r3, #4294967295
 800740a:	e000      	b.n	800740e <mpu6050_init+0x9a>

    return MPU6050_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	08014d08 	.word	0x08014d08

0800741c <mpu6050_get_accel_value>:

    return mpu6050_read_reg(dev, WHO_AM_I, id);
}

MPU60X0_StatusTypeDef mpu6050_get_accel_value(mpu6050_t* dev, imu_vector_t* out)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b088      	sub	sp, #32
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
    if (dev == NULL || out == NULL)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d002      	beq.n	8007432 <mpu6050_get_accel_value+0x16>
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d102      	bne.n	8007438 <mpu6050_get_accel_value+0x1c>
        return MPU6050_ERR;
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
 8007436:	e059      	b.n	80074ec <mpu6050_get_accel_value+0xd0>

    uint8_t buf[6];

    if (mpu6050_read_bytes(dev, ACCEL_XOUT_H, buf, sizeof(buf)) != MPU6050_OK)
 8007438:	f107 020c 	add.w	r2, r7, #12
 800743c:	2306      	movs	r3, #6
 800743e:	213b      	movs	r1, #59	@ 0x3b
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff fe3a 	bl	80070ba <mpu6050_read_bytes>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <mpu6050_get_accel_value+0x36>
        return MPU6050_ERR;
 800744c:	f04f 33ff 	mov.w	r3, #4294967295
 8007450:	e04c      	b.n	80074ec <mpu6050_get_accel_value+0xd0>

    int16_t rawX = (int16_t)((buf[0] << 8) | buf[1]);
 8007452:	7b3b      	ldrb	r3, [r7, #12]
 8007454:	b21b      	sxth	r3, r3
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	b21a      	sxth	r2, r3
 800745a:	7b7b      	ldrb	r3, [r7, #13]
 800745c:	b21b      	sxth	r3, r3
 800745e:	4313      	orrs	r3, r2
 8007460:	83fb      	strh	r3, [r7, #30]
    int16_t rawY = (int16_t)((buf[2] << 8) | buf[3]);
 8007462:	7bbb      	ldrb	r3, [r7, #14]
 8007464:	b21b      	sxth	r3, r3
 8007466:	021b      	lsls	r3, r3, #8
 8007468:	b21a      	sxth	r2, r3
 800746a:	7bfb      	ldrb	r3, [r7, #15]
 800746c:	b21b      	sxth	r3, r3
 800746e:	4313      	orrs	r3, r2
 8007470:	83bb      	strh	r3, [r7, #28]
    int16_t rawZ = (int16_t)((buf[4] << 8) | buf[5]);
 8007472:	7c3b      	ldrb	r3, [r7, #16]
 8007474:	b21b      	sxth	r3, r3
 8007476:	021b      	lsls	r3, r3, #8
 8007478:	b21a      	sxth	r2, r3
 800747a:	7c7b      	ldrb	r3, [r7, #17]
 800747c:	b21b      	sxth	r3, r3
 800747e:	4313      	orrs	r3, r2
 8007480:	837b      	strh	r3, [r7, #26]

    float sens = mpu6050_accel_sensitivity(dev->mpu6050_cfg.accel_range);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	7a1b      	ldrb	r3, [r3, #8]
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff fe3c 	bl	8007104 <mpu6050_accel_sensitivity>
 800748c:	ed87 0a05 	vstr	s0, [r7, #20]

    out->x = (float)rawX / sens;
 8007490:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007494:	ee07 3a90 	vmov	s15, r3
 8007498:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800749c:	ed97 7a05 	vldr	s14, [r7, #20]
 80074a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	edc3 7a00 	vstr	s15, [r3]
    out->y = (float)rawY / sens;
 80074aa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80074ae:	ee07 3a90 	vmov	s15, r3
 80074b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80074b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80074ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	edc3 7a01 	vstr	s15, [r3, #4]
    out->z = (float)rawZ / sens;
 80074c4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80074c8:	ee07 3a90 	vmov	s15, r3
 80074cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80074d0:	ed97 7a05 	vldr	s14, [r7, #20]
 80074d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	edc3 7a02 	vstr	s15, [r3, #8]

    dev->data.accel = *out;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	330c      	adds	r3, #12
 80074e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80074e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return MPU6050_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3720      	adds	r7, #32
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <mpu6050_get_gyro_value>:

MPU60X0_StatusTypeDef mpu6050_get_gyro_value(mpu6050_t* dev, imu_vector_t* out)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b088      	sub	sp, #32
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
    if (dev == NULL || out == NULL)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d002      	beq.n	800750a <mpu6050_get_gyro_value+0x16>
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d102      	bne.n	8007510 <mpu6050_get_gyro_value+0x1c>
        return MPU6050_ERR;
 800750a:	f04f 33ff 	mov.w	r3, #4294967295
 800750e:	e059      	b.n	80075c4 <mpu6050_get_gyro_value+0xd0>

    uint8_t buf[6];

    if (mpu6050_read_bytes(dev, GYRO_XOUT_H, buf, sizeof(buf)) != MPU6050_OK)
 8007510:	f107 020c 	add.w	r2, r7, #12
 8007514:	2306      	movs	r3, #6
 8007516:	2143      	movs	r1, #67	@ 0x43
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7ff fdce 	bl	80070ba <mpu6050_read_bytes>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d002      	beq.n	800752a <mpu6050_get_gyro_value+0x36>
        return MPU6050_ERR;
 8007524:	f04f 33ff 	mov.w	r3, #4294967295
 8007528:	e04c      	b.n	80075c4 <mpu6050_get_gyro_value+0xd0>

    int16_t rawX = (int16_t)((buf[0] << 8) | buf[1]);
 800752a:	7b3b      	ldrb	r3, [r7, #12]
 800752c:	b21b      	sxth	r3, r3
 800752e:	021b      	lsls	r3, r3, #8
 8007530:	b21a      	sxth	r2, r3
 8007532:	7b7b      	ldrb	r3, [r7, #13]
 8007534:	b21b      	sxth	r3, r3
 8007536:	4313      	orrs	r3, r2
 8007538:	83fb      	strh	r3, [r7, #30]
    int16_t rawY = (int16_t)((buf[2] << 8) | buf[3]);
 800753a:	7bbb      	ldrb	r3, [r7, #14]
 800753c:	b21b      	sxth	r3, r3
 800753e:	021b      	lsls	r3, r3, #8
 8007540:	b21a      	sxth	r2, r3
 8007542:	7bfb      	ldrb	r3, [r7, #15]
 8007544:	b21b      	sxth	r3, r3
 8007546:	4313      	orrs	r3, r2
 8007548:	83bb      	strh	r3, [r7, #28]
    int16_t rawZ = (int16_t)((buf[4] << 8) | buf[5]);
 800754a:	7c3b      	ldrb	r3, [r7, #16]
 800754c:	b21b      	sxth	r3, r3
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	b21a      	sxth	r2, r3
 8007552:	7c7b      	ldrb	r3, [r7, #17]
 8007554:	b21b      	sxth	r3, r3
 8007556:	4313      	orrs	r3, r2
 8007558:	837b      	strh	r3, [r7, #26]

    float sens = mpu6050_gyro_sensitivity(dev->mpu6050_cfg.gyro_range);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	7a5b      	ldrb	r3, [r3, #9]
 800755e:	4618      	mov	r0, r3
 8007560:	f7ff fdfc 	bl	800715c <mpu6050_gyro_sensitivity>
 8007564:	ed87 0a05 	vstr	s0, [r7, #20]

    out->x = (float)rawX / sens;
 8007568:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800756c:	ee07 3a90 	vmov	s15, r3
 8007570:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007574:	ed97 7a05 	vldr	s14, [r7, #20]
 8007578:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	edc3 7a00 	vstr	s15, [r3]
    out->y = (float)rawY / sens;
 8007582:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8007586:	ee07 3a90 	vmov	s15, r3
 800758a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800758e:	ed97 7a05 	vldr	s14, [r7, #20]
 8007592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	edc3 7a01 	vstr	s15, [r3, #4]
    out->z = (float)rawZ / sens;
 800759c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80075a0:	ee07 3a90 	vmov	s15, r3
 80075a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80075a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80075ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	edc3 7a02 	vstr	s15, [r3, #8]

    dev->data.gyro = *out;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	683a      	ldr	r2, [r7, #0]
 80075ba:	3318      	adds	r3, #24
 80075bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80075be:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return MPU6050_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3720      	adds	r7, #32
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <mpu6050_set_dlpf>:

/* -------------------- API di configurazione -------------------- */

MPU60X0_StatusTypeDef mpu6050_set_dlpf(mpu6050_t* dev, uint8_t dlpf_cfg)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	460b      	mov	r3, r1
 80075d6:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d102      	bne.n	80075e4 <mpu6050_set_dlpf+0x18>
        return MPU6050_ERR;
 80075de:	f04f 33ff 	mov.w	r3, #4294967295
 80075e2:	e02c      	b.n	800763e <mpu6050_set_dlpf+0x72>

    dlpf_cfg &= 0b00000111;   /* solo 3 bit validi */
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	70fb      	strb	r3, [r7, #3]

    uint8_t reg = 0u;
 80075ec:	2300      	movs	r3, #0
 80075ee:	73fb      	strb	r3, [r7, #15]
    if (mpu6050_read_reg(dev, CONFIG, &reg) != MPU6050_OK)
 80075f0:	f107 030f 	add.w	r3, r7, #15
 80075f4:	461a      	mov	r2, r3
 80075f6:	211a      	movs	r1, #26
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f7ff fd3d 	bl	8007078 <mpu6050_read_reg>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d002      	beq.n	800760a <mpu6050_set_dlpf+0x3e>
        return MPU6050_ERR;
 8007604:	f04f 33ff 	mov.w	r3, #4294967295
 8007608:	e019      	b.n	800763e <mpu6050_set_dlpf+0x72>

    reg &= ~0b00000111;       /* clear DLPF_CFG[2:0] */
 800760a:	7bfb      	ldrb	r3, [r7, #15]
 800760c:	f023 0307 	bic.w	r3, r3, #7
 8007610:	b2db      	uxtb	r3, r3
 8007612:	73fb      	strb	r3, [r7, #15]
    reg |= dlpf_cfg;
 8007614:	7bfa      	ldrb	r2, [r7, #15]
 8007616:	78fb      	ldrb	r3, [r7, #3]
 8007618:	4313      	orrs	r3, r2
 800761a:	b2db      	uxtb	r3, r3
 800761c:	73fb      	strb	r3, [r7, #15]

    if (mpu6050_write_reg(dev, CONFIG, reg) != MPU6050_OK)
 800761e:	7bfb      	ldrb	r3, [r7, #15]
 8007620:	461a      	mov	r2, r3
 8007622:	211a      	movs	r1, #26
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f7ff fd05 	bl	8007034 <mpu6050_write_reg>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d002      	beq.n	8007636 <mpu6050_set_dlpf+0x6a>
        return MPU6050_ERR;
 8007630:	f04f 33ff 	mov.w	r3, #4294967295
 8007634:	e003      	b.n	800763e <mpu6050_set_dlpf+0x72>

    dev->mpu6050_cfg.dlpf_cfg = dlpf_cfg;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	78fa      	ldrb	r2, [r7, #3]
 800763a:	719a      	strb	r2, [r3, #6]
    return MPU6050_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <mpu6050_set_sample_div>:
    *dlpf_cfg = dev->mpu6050_cfg.dlpf_cfg;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_sample_div(mpu6050_t* dev, uint8_t smplrt_div)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b082      	sub	sp, #8
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	460b      	mov	r3, r1
 8007650:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d102      	bne.n	800765e <mpu6050_set_sample_div+0x18>
        return MPU6050_ERR;
 8007658:	f04f 33ff 	mov.w	r3, #4294967295
 800765c:	e00f      	b.n	800767e <mpu6050_set_sample_div+0x38>

    if (mpu6050_write_reg(dev, SMPRT_DIV, smplrt_div) != MPU6050_OK)
 800765e:	78fb      	ldrb	r3, [r7, #3]
 8007660:	461a      	mov	r2, r3
 8007662:	2119      	movs	r1, #25
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff fce5 	bl	8007034 <mpu6050_write_reg>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <mpu6050_set_sample_div+0x30>
        return MPU6050_ERR;
 8007670:	f04f 33ff 	mov.w	r3, #4294967295
 8007674:	e003      	b.n	800767e <mpu6050_set_sample_div+0x38>

    dev->mpu6050_cfg.smplrt_div = smplrt_div;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	78fa      	ldrb	r2, [r7, #3]
 800767a:	71da      	strb	r2, [r3, #7]
    return MPU6050_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <mpu6050_set_accel_fs>:
    *smplrt_div = dev->mpu6050_cfg.smplrt_div;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_accel_fs(mpu6050_t* dev, mpu6050_accel_fs_t fs)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	460b      	mov	r3, r1
 8007690:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d102      	bne.n	800769e <mpu6050_set_accel_fs+0x18>
        return MPU6050_ERR;
 8007698:	f04f 33ff 	mov.w	r3, #4294967295
 800769c:	e014      	b.n	80076c8 <mpu6050_set_accel_fs+0x42>

    if (fs > MPU6050_ACCEL_FS_16G)
 800769e:	78fb      	ldrb	r3, [r7, #3]
 80076a0:	2b03      	cmp	r3, #3
 80076a2:	d902      	bls.n	80076aa <mpu6050_set_accel_fs+0x24>
        return MPU6050_ERR;
 80076a4:	f04f 33ff 	mov.w	r3, #4294967295
 80076a8:	e00e      	b.n	80076c8 <mpu6050_set_accel_fs+0x42>

    if (mpu6050_set_accel_range_lowlevel(dev, fs) != MPU6050_OK)
 80076aa:	78fb      	ldrb	r3, [r7, #3]
 80076ac:	4619      	mov	r1, r3
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fdb0 	bl	8007214 <mpu6050_set_accel_range_lowlevel>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d002      	beq.n	80076c0 <mpu6050_set_accel_fs+0x3a>
        return MPU6050_ERR;
 80076ba:	f04f 33ff 	mov.w	r3, #4294967295
 80076be:	e003      	b.n	80076c8 <mpu6050_set_accel_fs+0x42>

    dev->mpu6050_cfg.accel_range = fs;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	78fa      	ldrb	r2, [r7, #3]
 80076c4:	721a      	strb	r2, [r3, #8]
    return MPU6050_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <mpu6050_set_gyro_fs>:
    *fs = dev->mpu6050_cfg.accel_range;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_gyro_fs(mpu6050_t* dev, mpu6050_gyro_fs_t fs)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d102      	bne.n	80076e8 <mpu6050_set_gyro_fs+0x18>
        return MPU6050_ERR;
 80076e2:	f04f 33ff 	mov.w	r3, #4294967295
 80076e6:	e014      	b.n	8007712 <mpu6050_set_gyro_fs+0x42>
    if (fs > MPU6050_GYRO_FS_2000DPS)
 80076e8:	78fb      	ldrb	r3, [r7, #3]
 80076ea:	2b03      	cmp	r3, #3
 80076ec:	d902      	bls.n	80076f4 <mpu6050_set_gyro_fs+0x24>
        return MPU6050_ERR;
 80076ee:	f04f 33ff 	mov.w	r3, #4294967295
 80076f2:	e00e      	b.n	8007712 <mpu6050_set_gyro_fs+0x42>

    if (mpu6050_set_gyro_range_lowlevel(dev, fs) != MPU6050_OK)
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	4619      	mov	r1, r3
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7ff fdc0 	bl	800727e <mpu6050_set_gyro_range_lowlevel>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <mpu6050_set_gyro_fs+0x3a>
        return MPU6050_ERR;
 8007704:	f04f 33ff 	mov.w	r3, #4294967295
 8007708:	e003      	b.n	8007712 <mpu6050_set_gyro_fs+0x42>

    dev->mpu6050_cfg.gyro_range = fs;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	78fa      	ldrb	r2, [r7, #3]
 800770e:	725a      	strb	r2, [r3, #9]
    return MPU6050_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <mpu6050_set_interrupt_mask>:
    *fs = dev->mpu6050_cfg.gyro_range;
    return MPU6050_OK;
}

MPU60X0_StatusTypeDef mpu6050_set_interrupt_mask(mpu6050_t* dev, uint8_t int_mask)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	460b      	mov	r3, r1
 8007724:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d102      	bne.n	8007732 <mpu6050_set_interrupt_mask+0x18>
        return MPU6050_ERR;
 800772c:	f04f 33ff 	mov.w	r3, #4294967295
 8007730:	e00f      	b.n	8007752 <mpu6050_set_interrupt_mask+0x38>

    if (mpu6050_write_reg(dev, INT_ENABLE, int_mask) != MPU6050_OK)
 8007732:	78fb      	ldrb	r3, [r7, #3]
 8007734:	461a      	mov	r2, r3
 8007736:	2138      	movs	r1, #56	@ 0x38
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f7ff fc7b 	bl	8007034 <mpu6050_write_reg>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <mpu6050_set_interrupt_mask+0x30>
        return MPU6050_ERR;
 8007744:	f04f 33ff 	mov.w	r3, #4294967295
 8007748:	e003      	b.n	8007752 <mpu6050_set_interrupt_mask+0x38>

    dev->mpu6050_cfg.int_enable = int_mask;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	78fa      	ldrb	r2, [r7, #3]
 800774e:	729a      	strb	r2, [r3, #10]
    return MPU6050_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
	...

0800775c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007762:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <HAL_MspInit+0x50>)
 8007764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007766:	4a11      	ldr	r2, [pc, #68]	@ (80077ac <HAL_MspInit+0x50>)
 8007768:	f043 0301 	orr.w	r3, r3, #1
 800776c:	6613      	str	r3, [r2, #96]	@ 0x60
 800776e:	4b0f      	ldr	r3, [pc, #60]	@ (80077ac <HAL_MspInit+0x50>)
 8007770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007772:	f003 0301 	and.w	r3, r3, #1
 8007776:	607b      	str	r3, [r7, #4]
 8007778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800777a:	4b0c      	ldr	r3, [pc, #48]	@ (80077ac <HAL_MspInit+0x50>)
 800777c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800777e:	4a0b      	ldr	r2, [pc, #44]	@ (80077ac <HAL_MspInit+0x50>)
 8007780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007784:	6593      	str	r3, [r2, #88]	@ 0x58
 8007786:	4b09      	ldr	r3, [pc, #36]	@ (80077ac <HAL_MspInit+0x50>)
 8007788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800778a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800778e:	603b      	str	r3, [r7, #0]
 8007790:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007792:	2200      	movs	r2, #0
 8007794:	210f      	movs	r1, #15
 8007796:	f06f 0001 	mvn.w	r0, #1
 800779a:	f000 ff01 	bl	80085a0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800779e:	f002 ff81 	bl	800a6a4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80077a2:	bf00      	nop
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	40021000 	.word	0x40021000

080077b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b08c      	sub	sp, #48	@ 0x30
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80077b8:	2300      	movs	r3, #0
 80077ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80077bc:	2300      	movs	r3, #0
 80077be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80077c0:	4b2c      	ldr	r3, [pc, #176]	@ (8007874 <HAL_InitTick+0xc4>)
 80077c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c4:	4a2b      	ldr	r2, [pc, #172]	@ (8007874 <HAL_InitTick+0xc4>)
 80077c6:	f043 0310 	orr.w	r3, r3, #16
 80077ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80077cc:	4b29      	ldr	r3, [pc, #164]	@ (8007874 <HAL_InitTick+0xc4>)
 80077ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d0:	f003 0310 	and.w	r3, r3, #16
 80077d4:	60bb      	str	r3, [r7, #8]
 80077d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80077d8:	f107 020c 	add.w	r2, r7, #12
 80077dc:	f107 0310 	add.w	r3, r7, #16
 80077e0:	4611      	mov	r1, r2
 80077e2:	4618      	mov	r0, r3
 80077e4:	f003 fc56 	bl	800b094 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80077e8:	f003 fc28 	bl	800b03c <HAL_RCC_GetPCLK1Freq>
 80077ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	4a21      	ldr	r2, [pc, #132]	@ (8007878 <HAL_InitTick+0xc8>)
 80077f2:	fba2 2303 	umull	r2, r3, r2, r3
 80077f6:	0c9b      	lsrs	r3, r3, #18
 80077f8:	3b01      	subs	r3, #1
 80077fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80077fc:	4b1f      	ldr	r3, [pc, #124]	@ (800787c <HAL_InitTick+0xcc>)
 80077fe:	4a20      	ldr	r2, [pc, #128]	@ (8007880 <HAL_InitTick+0xd0>)
 8007800:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007802:	4b1e      	ldr	r3, [pc, #120]	@ (800787c <HAL_InitTick+0xcc>)
 8007804:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007808:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800780a:	4a1c      	ldr	r2, [pc, #112]	@ (800787c <HAL_InitTick+0xcc>)
 800780c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007810:	4b1a      	ldr	r3, [pc, #104]	@ (800787c <HAL_InitTick+0xcc>)
 8007812:	2200      	movs	r2, #0
 8007814:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007816:	4b19      	ldr	r3, [pc, #100]	@ (800787c <HAL_InitTick+0xcc>)
 8007818:	2200      	movs	r2, #0
 800781a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800781c:	4817      	ldr	r0, [pc, #92]	@ (800787c <HAL_InitTick+0xcc>)
 800781e:	f003 feff 	bl	800b620 <HAL_TIM_Base_Init>
 8007822:	4603      	mov	r3, r0
 8007824:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8007828:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800782c:	2b00      	cmp	r3, #0
 800782e:	d11b      	bne.n	8007868 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007830:	4812      	ldr	r0, [pc, #72]	@ (800787c <HAL_InitTick+0xcc>)
 8007832:	f003 ffbd 	bl	800b7b0 <HAL_TIM_Base_Start_IT>
 8007836:	4603      	mov	r3, r0
 8007838:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800783c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007840:	2b00      	cmp	r3, #0
 8007842:	d111      	bne.n	8007868 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007844:	2036      	movs	r0, #54	@ 0x36
 8007846:	f000 fec5 	bl	80085d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b0f      	cmp	r3, #15
 800784e:	d808      	bhi.n	8007862 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8007850:	2200      	movs	r2, #0
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	2036      	movs	r0, #54	@ 0x36
 8007856:	f000 fea3 	bl	80085a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800785a:	4a0a      	ldr	r2, [pc, #40]	@ (8007884 <HAL_InitTick+0xd4>)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6013      	str	r3, [r2, #0]
 8007860:	e002      	b.n	8007868 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007868:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800786c:	4618      	mov	r0, r3
 800786e:	3730      	adds	r7, #48	@ 0x30
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}
 8007874:	40021000 	.word	0x40021000
 8007878:	431bde83 	.word	0x431bde83
 800787c:	20001e30 	.word	0x20001e30
 8007880:	40001000 	.word	0x40001000
 8007884:	20000008 	.word	0x20000008

08007888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800788c:	bf00      	nop
 800788e:	e7fd      	b.n	800788c <NMI_Handler+0x4>

08007890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007890:	b480      	push	{r7}
 8007892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007894:	bf00      	nop
 8007896:	e7fd      	b.n	8007894 <HardFault_Handler+0x4>

08007898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007898:	b480      	push	{r7}
 800789a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800789c:	bf00      	nop
 800789e:	e7fd      	b.n	800789c <MemManage_Handler+0x4>

080078a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80078a0:	b480      	push	{r7}
 80078a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80078a4:	bf00      	nop
 80078a6:	e7fd      	b.n	80078a4 <BusFault_Handler+0x4>

080078a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <UsageFault_Handler+0x4>

080078b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80078b0:	b480      	push	{r7}
 80078b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80078b4:	bf00      	nop
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80078c4:	4802      	ldr	r0, [pc, #8]	@ (80078d0 <DMA1_Channel1_IRQHandler+0x10>)
 80078c6:	f001 fa7e 	bl	8008dc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80078ca:	bf00      	nop
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	2000204c 	.word	0x2000204c

080078d4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80078d8:	4802      	ldr	r0, [pc, #8]	@ (80078e4 <DMA1_Channel2_IRQHandler+0x10>)
 80078da:	f001 fa74 	bl	8008dc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80078de:	bf00      	nop
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	200020ac 	.word	0x200020ac

080078e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80078ec:	4802      	ldr	r0, [pc, #8]	@ (80078f8 <TIM2_IRQHandler+0x10>)
 80078ee:	f004 fbb3 	bl	800c058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80078f2:	bf00      	nop
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	20001ed4 	.word	0x20001ed4

080078fc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007900:	4802      	ldr	r0, [pc, #8]	@ (800790c <TIM4_IRQHandler+0x10>)
 8007902:	f004 fba9 	bl	800c058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007906:	bf00      	nop
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	20001f20 	.word	0x20001f20

08007910 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007914:	4802      	ldr	r0, [pc, #8]	@ (8007920 <USART3_IRQHandler+0x10>)
 8007916:	f006 f90b 	bl	800db30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800791a:	bf00      	nop
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	20001fb8 	.word	0x20001fb8

08007924 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007928:	4802      	ldr	r0, [pc, #8]	@ (8007934 <TIM6_DAC_IRQHandler+0x10>)
 800792a:	f004 fb95 	bl	800c058 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800792e:	bf00      	nop
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	20001e30 	.word	0x20001e30

08007938 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a08      	ldr	r2, [pc, #32]	@ (8007968 <HAL_UART_TxCpltCallback+0x30>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d10a      	bne.n	8007960 <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 800794a:	4808      	ldr	r0, [pc, #32]	@ (800796c <HAL_UART_TxCpltCallback+0x34>)
 800794c:	f006 f85a 	bl	800da04 <HAL_UART_DMAStop>
    	transmitted++;
 8007950:	4b07      	ldr	r3, [pc, #28]	@ (8007970 <HAL_UART_TxCpltCallback+0x38>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	3301      	adds	r3, #1
 8007956:	4a06      	ldr	r2, [pc, #24]	@ (8007970 <HAL_UART_TxCpltCallback+0x38>)
 8007958:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 800795a:	4b06      	ldr	r3, [pc, #24]	@ (8007974 <HAL_UART_TxCpltCallback+0x3c>)
 800795c:	2201      	movs	r2, #1
 800795e:	701a      	strb	r2, [r3, #0]
    }
}
 8007960:	bf00      	nop
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}
 8007968:	40004800 	.word	0x40004800
 800796c:	20001fb8 	.word	0x20001fb8
 8007970:	20001e80 	.word	0x20001e80
 8007974:	20001cf8 	.word	0x20001cf8

08007978 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a08      	ldr	r2, [pc, #32]	@ (80079a8 <HAL_UART_RxCpltCallback+0x30>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d10a      	bne.n	80079a0 <HAL_UART_RxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 800798a:	4808      	ldr	r0, [pc, #32]	@ (80079ac <HAL_UART_RxCpltCallback+0x34>)
 800798c:	f006 f83a 	bl	800da04 <HAL_UART_DMAStop>
    	received++;
 8007990:	4b07      	ldr	r3, [pc, #28]	@ (80079b0 <HAL_UART_RxCpltCallback+0x38>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3301      	adds	r3, #1
 8007996:	4a06      	ldr	r2, [pc, #24]	@ (80079b0 <HAL_UART_RxCpltCallback+0x38>)
 8007998:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 800799a:	4b06      	ldr	r3, [pc, #24]	@ (80079b4 <HAL_UART_RxCpltCallback+0x3c>)
 800799c:	2201      	movs	r2, #1
 800799e:	701a      	strb	r2, [r3, #0]
    }
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	40004800 	.word	0x40004800
 80079ac:	20001fb8 	.word	0x20001fb8
 80079b0:	20001e7c 	.word	0x20001e7c
 80079b4:	20001cf9 	.word	0x20001cf9

080079b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0
  return 1;
 80079bc:	2301      	movs	r3, #1
}
 80079be:	4618      	mov	r0, r3
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <_kill>:

int _kill(int pid, int sig)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80079d2:	f00b f9dd 	bl	8012d90 <__errno>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2216      	movs	r2, #22
 80079da:	601a      	str	r2, [r3, #0]
  return -1;
 80079dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3708      	adds	r7, #8
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <_exit>:

void _exit (int status)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80079f0:	f04f 31ff 	mov.w	r1, #4294967295
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f7ff ffe7 	bl	80079c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80079fa:	bf00      	nop
 80079fc:	e7fd      	b.n	80079fa <_exit+0x12>

080079fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b086      	sub	sp, #24
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	60f8      	str	r0, [r7, #12]
 8007a06:	60b9      	str	r1, [r7, #8]
 8007a08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	617b      	str	r3, [r7, #20]
 8007a0e:	e00a      	b.n	8007a26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007a10:	f3af 8000 	nop.w
 8007a14:	4601      	mov	r1, r0
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	1c5a      	adds	r2, r3, #1
 8007a1a:	60ba      	str	r2, [r7, #8]
 8007a1c:	b2ca      	uxtb	r2, r1
 8007a1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	3301      	adds	r3, #1
 8007a24:	617b      	str	r3, [r7, #20]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	dbf0      	blt.n	8007a10 <_read+0x12>
  }

  return len;
 8007a2e:	687b      	ldr	r3, [r7, #4]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a44:	2300      	movs	r3, #0
 8007a46:	617b      	str	r3, [r7, #20]
 8007a48:	e009      	b.n	8007a5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	1c5a      	adds	r2, r3, #1
 8007a4e:	60ba      	str	r2, [r7, #8]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	617b      	str	r3, [r7, #20]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	dbf1      	blt.n	8007a4a <_write+0x12>
  }
  return len;
 8007a66:	687b      	ldr	r3, [r7, #4]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3718      	adds	r7, #24
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <_close>:

int _close(int file)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007a98:	605a      	str	r2, [r3, #4]
  return 0;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <_isatty>:

int _isatty(int file)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007ab0:	2301      	movs	r3, #1
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b085      	sub	sp, #20
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	60f8      	str	r0, [r7, #12]
 8007ac6:	60b9      	str	r1, [r7, #8]
 8007ac8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007ae0:	4a14      	ldr	r2, [pc, #80]	@ (8007b34 <_sbrk+0x5c>)
 8007ae2:	4b15      	ldr	r3, [pc, #84]	@ (8007b38 <_sbrk+0x60>)
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007aec:	4b13      	ldr	r3, [pc, #76]	@ (8007b3c <_sbrk+0x64>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d102      	bne.n	8007afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007af4:	4b11      	ldr	r3, [pc, #68]	@ (8007b3c <_sbrk+0x64>)
 8007af6:	4a12      	ldr	r2, [pc, #72]	@ (8007b40 <_sbrk+0x68>)
 8007af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007afa:	4b10      	ldr	r3, [pc, #64]	@ (8007b3c <_sbrk+0x64>)
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4413      	add	r3, r2
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d207      	bcs.n	8007b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007b08:	f00b f942 	bl	8012d90 <__errno>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	220c      	movs	r2, #12
 8007b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007b12:	f04f 33ff 	mov.w	r3, #4294967295
 8007b16:	e009      	b.n	8007b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007b18:	4b08      	ldr	r3, [pc, #32]	@ (8007b3c <_sbrk+0x64>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007b1e:	4b07      	ldr	r3, [pc, #28]	@ (8007b3c <_sbrk+0x64>)
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4413      	add	r3, r2
 8007b26:	4a05      	ldr	r2, [pc, #20]	@ (8007b3c <_sbrk+0x64>)
 8007b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	20020000 	.word	0x20020000
 8007b38:	00000400 	.word	0x00000400
 8007b3c:	20001e84 	.word	0x20001e84
 8007b40:	20006c48 	.word	0x20006c48

08007b44 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007b44:	b480      	push	{r7}
 8007b46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007b48:	4b06      	ldr	r3, [pc, #24]	@ (8007b64 <SystemInit+0x20>)
 8007b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b4e:	4a05      	ldr	r2, [pc, #20]	@ (8007b64 <SystemInit+0x20>)
 8007b50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007b58:	bf00      	nop
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	e000ed00 	.word	0xe000ed00

08007b68 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b098      	sub	sp, #96	@ 0x60
 8007b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b6e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007b72:	2200      	movs	r2, #0
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	605a      	str	r2, [r3, #4]
 8007b78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007b7a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007b7e:	2200      	movs	r2, #0
 8007b80:	601a      	str	r2, [r3, #0]
 8007b82:	605a      	str	r2, [r3, #4]
 8007b84:	609a      	str	r2, [r3, #8]
 8007b86:	60da      	str	r2, [r3, #12]
 8007b88:	611a      	str	r2, [r3, #16]
 8007b8a:	615a      	str	r2, [r3, #20]
 8007b8c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007b8e:	1d3b      	adds	r3, r7, #4
 8007b90:	2234      	movs	r2, #52	@ 0x34
 8007b92:	2100      	movs	r1, #0
 8007b94:	4618      	mov	r0, r3
 8007b96:	f00b f84a 	bl	8012c2e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007b9a:	4b4d      	ldr	r3, [pc, #308]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007b9c:	4a4d      	ldr	r2, [pc, #308]	@ (8007cd4 <MX_TIM1_Init+0x16c>)
 8007b9e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8007ba0:	4b4b      	ldr	r3, [pc, #300]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8007bac:	4b48      	ldr	r3, [pc, #288]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bae:	f241 0299 	movw	r2, #4249	@ 0x1099
 8007bb2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007bb4:	4b46      	ldr	r3, [pc, #280]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007bba:	4b45      	ldr	r3, [pc, #276]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bc0:	4b43      	ldr	r3, [pc, #268]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007bc6:	4842      	ldr	r0, [pc, #264]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bc8:	f003 fe99 	bl	800b8fe <HAL_TIM_PWM_Init>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007bd2:	f7ff f90d 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bde:	2300      	movs	r3, #0
 8007be0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007be2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007be6:	4619      	mov	r1, r3
 8007be8:	4839      	ldr	r0, [pc, #228]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007bea:	f005 fc77 	bl	800d4dc <HAL_TIMEx_MasterConfigSynchronization>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007bf4:	f7ff f8fc 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007bf8:	2360      	movs	r3, #96	@ 0x60
 8007bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007c00:	2300      	movs	r3, #0
 8007c02:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007c04:	2300      	movs	r3, #0
 8007c06:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007c10:	2300      	movs	r3, #0
 8007c12:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007c14:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007c18:	2200      	movs	r2, #0
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	482c      	ldr	r0, [pc, #176]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007c1e:	f004 fc07 	bl	800c430 <HAL_TIM_PWM_ConfigChannel>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d001      	beq.n	8007c2c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007c28:	f7ff f8e2 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007c2c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007c30:	2204      	movs	r2, #4
 8007c32:	4619      	mov	r1, r3
 8007c34:	4826      	ldr	r0, [pc, #152]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007c36:	f004 fbfb 	bl	800c430 <HAL_TIM_PWM_ConfigChannel>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8007c40:	f7ff f8d6 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007c44:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007c48:	2208      	movs	r2, #8
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	4820      	ldr	r0, [pc, #128]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007c4e:	f004 fbef 	bl	800c430 <HAL_TIM_PWM_ConfigChannel>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8007c58:	f7ff f8ca 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8007c5c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007c60:	220c      	movs	r2, #12
 8007c62:	4619      	mov	r1, r3
 8007c64:	481a      	ldr	r0, [pc, #104]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007c66:	f004 fbe3 	bl	800c430 <HAL_TIM_PWM_ConfigChannel>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d001      	beq.n	8007c74 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8007c70:	f7ff f8be 	bl	8006df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007c74:	2300      	movs	r3, #0
 8007c76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007c80:	2300      	movs	r3, #0
 8007c82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007c84:	2300      	movs	r3, #0
 8007c86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007c88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007c92:	2300      	movs	r3, #0
 8007c94:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007c96:	2300      	movs	r3, #0
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007c9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007cac:	1d3b      	adds	r3, r7, #4
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4807      	ldr	r0, [pc, #28]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007cb2:	f005 fca9 	bl	800d608 <HAL_TIMEx_ConfigBreakDeadTime>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8007cbc:	f7ff f898 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007cc0:	4803      	ldr	r0, [pc, #12]	@ (8007cd0 <MX_TIM1_Init+0x168>)
 8007cc2:	f000 f9d3 	bl	800806c <HAL_TIM_MspPostInit>

}
 8007cc6:	bf00      	nop
 8007cc8:	3760      	adds	r7, #96	@ 0x60
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	20001e88 	.word	0x20001e88
 8007cd4:	40012c00 	.word	0x40012c00

08007cd8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b088      	sub	sp, #32
 8007cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cde:	f107 0314 	add.w	r3, r7, #20
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
 8007ce6:	605a      	str	r2, [r3, #4]
 8007ce8:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007cea:	1d3b      	adds	r3, r7, #4
 8007cec:	2200      	movs	r2, #0
 8007cee:	601a      	str	r2, [r3, #0]
 8007cf0:	605a      	str	r2, [r3, #4]
 8007cf2:	609a      	str	r2, [r3, #8]
 8007cf4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007cf8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007cfc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8007cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d00:	22a9      	movs	r2, #169	@ 0xa9
 8007d02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d04:	4b28      	ldr	r3, [pc, #160]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8007d0a:	4b27      	ldr	r3, [pc, #156]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007d10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d12:	4b25      	ldr	r3, [pc, #148]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d18:	4b23      	ldr	r3, [pc, #140]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8007d1e:	4822      	ldr	r0, [pc, #136]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d20:	f003 fff2 	bl	800bd08 <HAL_TIM_IC_Init>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007d2a:	f7ff f861 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d32:	2300      	movs	r3, #0
 8007d34:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007d36:	f107 0314 	add.w	r3, r7, #20
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	481a      	ldr	r0, [pc, #104]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d3e:	f005 fbcd 	bl	800d4dc <HAL_TIMEx_MasterConfigSynchronization>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8007d48:	f7ff f852 	bl	8006df0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007d50:	2301      	movs	r3, #1
 8007d52:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007d54:	2300      	movs	r3, #0
 8007d56:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007d5c:	1d3b      	adds	r3, r7, #4
 8007d5e:	2200      	movs	r2, #0
 8007d60:	4619      	mov	r1, r3
 8007d62:	4811      	ldr	r0, [pc, #68]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d64:	f004 fac7 	bl	800c2f6 <HAL_TIM_IC_ConfigChannel>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d001      	beq.n	8007d72 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8007d6e:	f7ff f83f 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007d72:	1d3b      	adds	r3, r7, #4
 8007d74:	2204      	movs	r2, #4
 8007d76:	4619      	mov	r1, r3
 8007d78:	480b      	ldr	r0, [pc, #44]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d7a:	f004 fabc 	bl	800c2f6 <HAL_TIM_IC_ConfigChannel>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d001      	beq.n	8007d88 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8007d84:	f7ff f834 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8007d88:	1d3b      	adds	r3, r7, #4
 8007d8a:	2208      	movs	r2, #8
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4806      	ldr	r0, [pc, #24]	@ (8007da8 <MX_TIM2_Init+0xd0>)
 8007d90:	f004 fab1 	bl	800c2f6 <HAL_TIM_IC_ConfigChannel>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8007d9a:	f7ff f829 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007d9e:	bf00      	nop
 8007da0:	3720      	adds	r7, #32
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	20001ed4 	.word	0x20001ed4

08007dac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007db2:	f107 0310 	add.w	r3, r7, #16
 8007db6:	2200      	movs	r2, #0
 8007db8:	601a      	str	r2, [r3, #0]
 8007dba:	605a      	str	r2, [r3, #4]
 8007dbc:	609a      	str	r2, [r3, #8]
 8007dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007dc0:	1d3b      	adds	r3, r7, #4
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	601a      	str	r2, [r3, #0]
 8007dc6:	605a      	str	r2, [r3, #4]
 8007dc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007dca:	4b1e      	ldr	r3, [pc, #120]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8007e48 <MX_TIM4_Init+0x9c>)
 8007dce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8007dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007dd2:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8007dd6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007dde:	4b19      	ldr	r3, [pc, #100]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007de0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007de4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007de6:	4b17      	ldr	r3, [pc, #92]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007dec:	4b15      	ldr	r3, [pc, #84]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007dee:	2200      	movs	r2, #0
 8007df0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007df2:	4814      	ldr	r0, [pc, #80]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007df4:	f003 fc14 	bl	800b620 <HAL_TIM_Base_Init>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8007dfe:	f7fe fff7 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007e08:	f107 0310 	add.w	r3, r7, #16
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	480d      	ldr	r0, [pc, #52]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007e10:	f004 fc22 	bl	800c658 <HAL_TIM_ConfigClockSource>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d001      	beq.n	8007e1e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8007e1a:	f7fe ffe9 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e22:	2300      	movs	r3, #0
 8007e24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007e26:	1d3b      	adds	r3, r7, #4
 8007e28:	4619      	mov	r1, r3
 8007e2a:	4806      	ldr	r0, [pc, #24]	@ (8007e44 <MX_TIM4_Init+0x98>)
 8007e2c:	f005 fb56 	bl	800d4dc <HAL_TIMEx_MasterConfigSynchronization>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8007e36:	f7fe ffdb 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8007e3a:	bf00      	nop
 8007e3c:	3720      	adds	r7, #32
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	20001f20 	.word	0x20001f20
 8007e48:	40000800 	.word	0x40000800

08007e4c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b088      	sub	sp, #32
 8007e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e52:	f107 0310 	add.w	r3, r7, #16
 8007e56:	2200      	movs	r2, #0
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	605a      	str	r2, [r3, #4]
 8007e5c:	609a      	str	r2, [r3, #8]
 8007e5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007e60:	1d3b      	adds	r3, r7, #4
 8007e62:	2200      	movs	r2, #0
 8007e64:	601a      	str	r2, [r3, #0]
 8007e66:	605a      	str	r2, [r3, #4]
 8007e68:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ee4 <MX_TIM5_Init+0x98>)
 8007e6e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8007e70:	4b1b      	ldr	r3, [pc, #108]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e72:	22a9      	movs	r2, #169	@ 0xa9
 8007e74:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e76:	4b1a      	ldr	r3, [pc, #104]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e78:	2200      	movs	r2, #0
 8007e7a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007e7c:	4b18      	ldr	r3, [pc, #96]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e82:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e84:	4b16      	ldr	r3, [pc, #88]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e86:	2200      	movs	r2, #0
 8007e88:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e8a:	4b15      	ldr	r3, [pc, #84]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007e90:	4813      	ldr	r0, [pc, #76]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007e92:	f003 fbc5 	bl	800b620 <HAL_TIM_Base_Init>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d001      	beq.n	8007ea0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007e9c:	f7fe ffa8 	bl	8006df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ea4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007ea6:	f107 0310 	add.w	r3, r7, #16
 8007eaa:	4619      	mov	r1, r3
 8007eac:	480c      	ldr	r0, [pc, #48]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007eae:	f004 fbd3 	bl	800c658 <HAL_TIM_ConfigClockSource>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007eb8:	f7fe ff9a 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007ec4:	1d3b      	adds	r3, r7, #4
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4805      	ldr	r0, [pc, #20]	@ (8007ee0 <MX_TIM5_Init+0x94>)
 8007eca:	f005 fb07 	bl	800d4dc <HAL_TIMEx_MasterConfigSynchronization>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d001      	beq.n	8007ed8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007ed4:	f7fe ff8c 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8007ed8:	bf00      	nop
 8007eda:	3720      	adds	r7, #32
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	20001f6c 	.word	0x20001f6c
 8007ee4:	40000c00 	.word	0x40000c00

08007ee8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8007f20 <HAL_TIM_PWM_MspInit+0x38>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d10b      	bne.n	8007f12 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007efa:	4b0a      	ldr	r3, [pc, #40]	@ (8007f24 <HAL_TIM_PWM_MspInit+0x3c>)
 8007efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007efe:	4a09      	ldr	r2, [pc, #36]	@ (8007f24 <HAL_TIM_PWM_MspInit+0x3c>)
 8007f00:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007f04:	6613      	str	r3, [r2, #96]	@ 0x60
 8007f06:	4b07      	ldr	r3, [pc, #28]	@ (8007f24 <HAL_TIM_PWM_MspInit+0x3c>)
 8007f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f0e:	60fb      	str	r3, [r7, #12]
 8007f10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007f12:	bf00      	nop
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	40012c00 	.word	0x40012c00
 8007f24:	40021000 	.word	0x40021000

08007f28 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b08a      	sub	sp, #40	@ 0x28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f30:	f107 0314 	add.w	r3, r7, #20
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]
 8007f38:	605a      	str	r2, [r3, #4]
 8007f3a:	609a      	str	r2, [r3, #8]
 8007f3c:	60da      	str	r2, [r3, #12]
 8007f3e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f48:	d14e      	bne.n	8007fe8 <HAL_TIM_IC_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007f4a:	4b29      	ldr	r3, [pc, #164]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f4e:	4a28      	ldr	r2, [pc, #160]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f50:	f043 0301 	orr.w	r3, r3, #1
 8007f54:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f56:	4b26      	ldr	r3, [pc, #152]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	613b      	str	r3, [r7, #16]
 8007f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f62:	4b23      	ldr	r3, [pc, #140]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f66:	4a22      	ldr	r2, [pc, #136]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f68:	f043 0302 	orr.w	r3, r3, #2
 8007f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f6e:	4b20      	ldr	r3, [pc, #128]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f72:	f003 0302 	and.w	r3, r3, #2
 8007f76:	60fb      	str	r3, [r7, #12]
 8007f78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f80:	f043 0301 	orr.w	r3, r3, #1
 8007f84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f86:	4b1a      	ldr	r3, [pc, #104]	@ (8007ff0 <HAL_TIM_IC_MspInit+0xc8>)
 8007f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	60bb      	str	r3, [r7, #8]
 8007f90:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_RIGHT_Pin|ECHO_CENTER_Pin;
 8007f92:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8007f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f98:	2302      	movs	r3, #2
 8007f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007fa8:	f107 0314 	add.w	r3, r7, #20
 8007fac:	4619      	mov	r1, r3
 8007fae:	4811      	ldr	r0, [pc, #68]	@ (8007ff4 <HAL_TIM_IC_MspInit+0xcc>)
 8007fb0:	f001 f864 	bl	800907c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ECHO_LEFT_Pin;
 8007fb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fba:	2302      	movs	r3, #2
 8007fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007fbe:	2302      	movs	r3, #2
 8007fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_LEFT_GPIO_Port, &GPIO_InitStruct);
 8007fca:	f107 0314 	add.w	r3, r7, #20
 8007fce:	4619      	mov	r1, r3
 8007fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007fd4:	f001 f852 	bl	800907c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8007fd8:	2200      	movs	r2, #0
 8007fda:	2105      	movs	r1, #5
 8007fdc:	201c      	movs	r0, #28
 8007fde:	f000 fadf 	bl	80085a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007fe2:	201c      	movs	r0, #28
 8007fe4:	f000 faf6 	bl	80085d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8007fe8:	bf00      	nop
 8007fea:	3728      	adds	r7, #40	@ 0x28
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	40021000 	.word	0x40021000
 8007ff4:	48000400 	.word	0x48000400

08007ff8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a16      	ldr	r2, [pc, #88]	@ (8008060 <HAL_TIM_Base_MspInit+0x68>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d114      	bne.n	8008034 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800800a:	4b16      	ldr	r3, [pc, #88]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 800800c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800e:	4a15      	ldr	r2, [pc, #84]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 8008010:	f043 0304 	orr.w	r3, r3, #4
 8008014:	6593      	str	r3, [r2, #88]	@ 0x58
 8008016:	4b13      	ldr	r3, [pc, #76]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 8008018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800801a:	f003 0304 	and.w	r3, r3, #4
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8008022:	2200      	movs	r2, #0
 8008024:	2105      	movs	r1, #5
 8008026:	201e      	movs	r0, #30
 8008028:	f000 faba 	bl	80085a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800802c:	201e      	movs	r0, #30
 800802e:	f000 fad1 	bl	80085d4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8008032:	e010      	b.n	8008056 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM5)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a0b      	ldr	r2, [pc, #44]	@ (8008068 <HAL_TIM_Base_MspInit+0x70>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d10b      	bne.n	8008056 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800803e:	4b09      	ldr	r3, [pc, #36]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 8008040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008042:	4a08      	ldr	r2, [pc, #32]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 8008044:	f043 0308 	orr.w	r3, r3, #8
 8008048:	6593      	str	r3, [r2, #88]	@ 0x58
 800804a:	4b06      	ldr	r3, [pc, #24]	@ (8008064 <HAL_TIM_Base_MspInit+0x6c>)
 800804c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800804e:	f003 0308 	and.w	r3, r3, #8
 8008052:	60bb      	str	r3, [r7, #8]
 8008054:	68bb      	ldr	r3, [r7, #8]
}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	40000800 	.word	0x40000800
 8008064:	40021000 	.word	0x40021000
 8008068:	40000c00 	.word	0x40000c00

0800806c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b08a      	sub	sp, #40	@ 0x28
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008074:	f107 0314 	add.w	r3, r7, #20
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	605a      	str	r2, [r3, #4]
 800807e:	609a      	str	r2, [r3, #8]
 8008080:	60da      	str	r2, [r3, #12]
 8008082:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a20      	ldr	r2, [pc, #128]	@ (800810c <HAL_TIM_MspPostInit+0xa0>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d139      	bne.n	8008102 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800808e:	4b20      	ldr	r3, [pc, #128]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 8008090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008092:	4a1f      	ldr	r2, [pc, #124]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 8008094:	f043 0304 	orr.w	r3, r3, #4
 8008098:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800809a:	4b1d      	ldr	r3, [pc, #116]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 800809c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	613b      	str	r3, [r7, #16]
 80080a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 80080a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080aa:	4a19      	ldr	r2, [pc, #100]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 80080ac:	f043 0301 	orr.w	r3, r3, #1
 80080b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080b2:	4b17      	ldr	r3, [pc, #92]	@ (8008110 <HAL_TIM_MspPostInit+0xa4>)
 80080b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_BB_Pin|MOTOR_BA_Pin;
 80080be:	230c      	movs	r3, #12
 80080c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080c2:	2302      	movs	r3, #2
 80080c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080c6:	2300      	movs	r3, #0
 80080c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080ca:	2300      	movs	r3, #0
 80080cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80080ce:	2302      	movs	r3, #2
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80080d2:	f107 0314 	add.w	r3, r7, #20
 80080d6:	4619      	mov	r1, r3
 80080d8:	480e      	ldr	r0, [pc, #56]	@ (8008114 <HAL_TIM_MspPostInit+0xa8>)
 80080da:	f000 ffcf 	bl	800907c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 80080de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80080e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080e4:	2302      	movs	r3, #2
 80080e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080e8:	2300      	movs	r3, #0
 80080ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80080ec:	2300      	movs	r3, #0
 80080ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80080f0:	2306      	movs	r3, #6
 80080f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080f4:	f107 0314 	add.w	r3, r7, #20
 80080f8:	4619      	mov	r1, r3
 80080fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80080fe:	f000 ffbd 	bl	800907c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8008102:	bf00      	nop
 8008104:	3728      	adds	r7, #40	@ 0x28
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	40012c00 	.word	0x40012c00
 8008110:	40021000 	.word	0x40021000
 8008114:	48000800 	.word	0x48000800

08008118 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800811c:	4b22      	ldr	r3, [pc, #136]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 800811e:	4a23      	ldr	r2, [pc, #140]	@ (80081ac <MX_USART3_UART_Init+0x94>)
 8008120:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008122:	4b21      	ldr	r3, [pc, #132]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008124:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008128:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800812a:	4b1f      	ldr	r3, [pc, #124]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 800812c:	2200      	movs	r2, #0
 800812e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008130:	4b1d      	ldr	r3, [pc, #116]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008132:	2200      	movs	r2, #0
 8008134:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008136:	4b1c      	ldr	r3, [pc, #112]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008138:	2200      	movs	r2, #0
 800813a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800813c:	4b1a      	ldr	r3, [pc, #104]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 800813e:	220c      	movs	r2, #12
 8008140:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008142:	4b19      	ldr	r3, [pc, #100]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008144:	2200      	movs	r2, #0
 8008146:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008148:	4b17      	ldr	r3, [pc, #92]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 800814a:	2200      	movs	r2, #0
 800814c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800814e:	4b16      	ldr	r3, [pc, #88]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008150:	2200      	movs	r2, #0
 8008152:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008154:	4b14      	ldr	r3, [pc, #80]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008156:	2200      	movs	r2, #0
 8008158:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800815a:	4b13      	ldr	r3, [pc, #76]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 800815c:	2200      	movs	r2, #0
 800815e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8008160:	4811      	ldr	r0, [pc, #68]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008162:	f005 fb2b 	bl	800d7bc <HAL_HalfDuplex_Init>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d001      	beq.n	8008170 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800816c:	f7fe fe40 	bl	8006df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008170:	2100      	movs	r1, #0
 8008172:	480d      	ldr	r0, [pc, #52]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008174:	f007 f8d7 	bl	800f326 <HAL_UARTEx_SetTxFifoThreshold>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800817e:	f7fe fe37 	bl	8006df0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008182:	2100      	movs	r1, #0
 8008184:	4808      	ldr	r0, [pc, #32]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008186:	f007 f90c 	bl	800f3a2 <HAL_UARTEx_SetRxFifoThreshold>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d001      	beq.n	8008194 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8008190:	f7fe fe2e 	bl	8006df0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8008194:	4804      	ldr	r0, [pc, #16]	@ (80081a8 <MX_USART3_UART_Init+0x90>)
 8008196:	f007 f88d 	bl	800f2b4 <HAL_UARTEx_DisableFifoMode>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80081a0:	f7fe fe26 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80081a4:	bf00      	nop
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	20001fb8 	.word	0x20001fb8
 80081ac:	40004800 	.word	0x40004800

080081b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b09e      	sub	sp, #120	@ 0x78
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80081bc:	2200      	movs	r2, #0
 80081be:	601a      	str	r2, [r3, #0]
 80081c0:	605a      	str	r2, [r3, #4]
 80081c2:	609a      	str	r2, [r3, #8]
 80081c4:	60da      	str	r2, [r3, #12]
 80081c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80081c8:	f107 0310 	add.w	r3, r7, #16
 80081cc:	2254      	movs	r2, #84	@ 0x54
 80081ce:	2100      	movs	r1, #0
 80081d0:	4618      	mov	r0, r3
 80081d2:	f00a fd2c 	bl	8012c2e <memset>
  if(uartHandle->Instance==USART3)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a4d      	ldr	r2, [pc, #308]	@ (8008310 <HAL_UART_MspInit+0x160>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	f040 8092 	bne.w	8008306 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80081e2:	2304      	movs	r3, #4
 80081e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80081e6:	2300      	movs	r3, #0
 80081e8:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081ea:	f107 0310 	add.w	r3, r7, #16
 80081ee:	4618      	mov	r0, r3
 80081f0:	f002 ffc8 	bl	800b184 <HAL_RCCEx_PeriphCLKConfig>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80081fa:	f7fe fdf9 	bl	8006df0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80081fe:	4b45      	ldr	r3, [pc, #276]	@ (8008314 <HAL_UART_MspInit+0x164>)
 8008200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008202:	4a44      	ldr	r2, [pc, #272]	@ (8008314 <HAL_UART_MspInit+0x164>)
 8008204:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008208:	6593      	str	r3, [r2, #88]	@ 0x58
 800820a:	4b42      	ldr	r3, [pc, #264]	@ (8008314 <HAL_UART_MspInit+0x164>)
 800820c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800820e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008212:	60fb      	str	r3, [r7, #12]
 8008214:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008216:	4b3f      	ldr	r3, [pc, #252]	@ (8008314 <HAL_UART_MspInit+0x164>)
 8008218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800821a:	4a3e      	ldr	r2, [pc, #248]	@ (8008314 <HAL_UART_MspInit+0x164>)
 800821c:	f043 0304 	orr.w	r3, r3, #4
 8008220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008222:	4b3c      	ldr	r3, [pc, #240]	@ (8008314 <HAL_UART_MspInit+0x164>)
 8008224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008226:	f003 0304 	and.w	r3, r3, #4
 800822a:	60bb      	str	r3, [r7, #8]
 800822c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800822e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008232:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008234:	2312      	movs	r3, #18
 8008236:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008238:	2300      	movs	r3, #0
 800823a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800823c:	2300      	movs	r3, #0
 800823e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008240:	2307      	movs	r3, #7
 8008242:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008244:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008248:	4619      	mov	r1, r3
 800824a:	4833      	ldr	r0, [pc, #204]	@ (8008318 <HAL_UART_MspInit+0x168>)
 800824c:	f000 ff16 	bl	800907c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8008250:	4b32      	ldr	r3, [pc, #200]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008252:	4a33      	ldr	r2, [pc, #204]	@ (8008320 <HAL_UART_MspInit+0x170>)
 8008254:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8008256:	4b31      	ldr	r3, [pc, #196]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008258:	221c      	movs	r2, #28
 800825a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800825c:	4b2f      	ldr	r3, [pc, #188]	@ (800831c <HAL_UART_MspInit+0x16c>)
 800825e:	2200      	movs	r2, #0
 8008260:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008262:	4b2e      	ldr	r3, [pc, #184]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008264:	2200      	movs	r2, #0
 8008266:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008268:	4b2c      	ldr	r3, [pc, #176]	@ (800831c <HAL_UART_MspInit+0x16c>)
 800826a:	2280      	movs	r2, #128	@ 0x80
 800826c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800826e:	4b2b      	ldr	r3, [pc, #172]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008270:	2200      	movs	r2, #0
 8008272:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008274:	4b29      	ldr	r3, [pc, #164]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008276:	2200      	movs	r2, #0
 8008278:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800827a:	4b28      	ldr	r3, [pc, #160]	@ (800831c <HAL_UART_MspInit+0x16c>)
 800827c:	2200      	movs	r2, #0
 800827e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008280:	4b26      	ldr	r3, [pc, #152]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008282:	2200      	movs	r2, #0
 8008284:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008286:	4825      	ldr	r0, [pc, #148]	@ (800831c <HAL_UART_MspInit+0x16c>)
 8008288:	f000 fbba 	bl	8008a00 <HAL_DMA_Init>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8008292:	f7fe fdad 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a20      	ldr	r2, [pc, #128]	@ (800831c <HAL_UART_MspInit+0x16c>)
 800829a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800829e:	4a1f      	ldr	r2, [pc, #124]	@ (800831c <HAL_UART_MspInit+0x16c>)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80082a4:	4b1f      	ldr	r3, [pc, #124]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082a6:	4a20      	ldr	r2, [pc, #128]	@ (8008328 <HAL_UART_MspInit+0x178>)
 80082a8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80082aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082ac:	221d      	movs	r2, #29
 80082ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80082b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082b2:	2210      	movs	r2, #16
 80082b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80082b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80082bc:	4b19      	ldr	r3, [pc, #100]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082be:	2280      	movs	r2, #128	@ 0x80
 80082c0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80082c2:	4b18      	ldr	r3, [pc, #96]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80082c8:	4b16      	ldr	r3, [pc, #88]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80082ce:	4b15      	ldr	r3, [pc, #84]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80082d4:	4b13      	ldr	r3, [pc, #76]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082d6:	2200      	movs	r2, #0
 80082d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80082da:	4812      	ldr	r0, [pc, #72]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082dc:	f000 fb90 	bl	8008a00 <HAL_DMA_Init>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d001      	beq.n	80082ea <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80082e6:	f7fe fd83 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a0d      	ldr	r2, [pc, #52]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082ee:	67da      	str	r2, [r3, #124]	@ 0x7c
 80082f0:	4a0c      	ldr	r2, [pc, #48]	@ (8008324 <HAL_UART_MspInit+0x174>)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80082f6:	2200      	movs	r2, #0
 80082f8:	2105      	movs	r1, #5
 80082fa:	2027      	movs	r0, #39	@ 0x27
 80082fc:	f000 f950 	bl	80085a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008300:	2027      	movs	r0, #39	@ 0x27
 8008302:	f000 f967 	bl	80085d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8008306:	bf00      	nop
 8008308:	3778      	adds	r7, #120	@ 0x78
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	40004800 	.word	0x40004800
 8008314:	40021000 	.word	0x40021000
 8008318:	48000800 	.word	0x48000800
 800831c:	2000204c 	.word	0x2000204c
 8008320:	40020008 	.word	0x40020008
 8008324:	200020ac 	.word	0x200020ac
 8008328:	4002001c 	.word	0x4002001c

0800832c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800832c:	480d      	ldr	r0, [pc, #52]	@ (8008364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800832e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008330:	f7ff fc08 	bl	8007b44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008334:	480c      	ldr	r0, [pc, #48]	@ (8008368 <LoopForever+0x6>)
  ldr r1, =_edata
 8008336:	490d      	ldr	r1, [pc, #52]	@ (800836c <LoopForever+0xa>)
  ldr r2, =_sidata
 8008338:	4a0d      	ldr	r2, [pc, #52]	@ (8008370 <LoopForever+0xe>)
  movs r3, #0
 800833a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800833c:	e002      	b.n	8008344 <LoopCopyDataInit>

0800833e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800833e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008342:	3304      	adds	r3, #4

08008344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008348:	d3f9      	bcc.n	800833e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800834a:	4a0a      	ldr	r2, [pc, #40]	@ (8008374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800834c:	4c0a      	ldr	r4, [pc, #40]	@ (8008378 <LoopForever+0x16>)
  movs r3, #0
 800834e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008350:	e001      	b.n	8008356 <LoopFillZerobss>

08008352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008354:	3204      	adds	r2, #4

08008356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008358:	d3fb      	bcc.n	8008352 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800835a:	f00a fd1f 	bl	8012d9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800835e:	f7fe fc9d 	bl	8006c9c <main>

08008362 <LoopForever>:

LoopForever:
    b LoopForever
 8008362:	e7fe      	b.n	8008362 <LoopForever>
  ldr   r0, =_estack
 8008364:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800836c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8008370:	080150d4 	.word	0x080150d4
  ldr r2, =_sbss
 8008374:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8008378:	20006c44 	.word	0x20006c44

0800837c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800837c:	e7fe      	b.n	800837c <ADC1_2_IRQHandler>

0800837e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b082      	sub	sp, #8
 8008382:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008384:	2300      	movs	r3, #0
 8008386:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008388:	2003      	movs	r0, #3
 800838a:	f000 f8fe 	bl	800858a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800838e:	200f      	movs	r0, #15
 8008390:	f7ff fa0e 	bl	80077b0 <HAL_InitTick>
 8008394:	4603      	mov	r3, r0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d002      	beq.n	80083a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	71fb      	strb	r3, [r7, #7]
 800839e:	e001      	b.n	80083a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80083a0:	f7ff f9dc 	bl	800775c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80083a4:	79fb      	ldrb	r3, [r7, #7]

}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
	...

080083b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80083b4:	4b05      	ldr	r3, [pc, #20]	@ (80083cc <HAL_IncTick+0x1c>)
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	4b05      	ldr	r3, [pc, #20]	@ (80083d0 <HAL_IncTick+0x20>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4413      	add	r3, r2
 80083be:	4a03      	ldr	r2, [pc, #12]	@ (80083cc <HAL_IncTick+0x1c>)
 80083c0:	6013      	str	r3, [r2, #0]
}
 80083c2:	bf00      	nop
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr
 80083cc:	2000210c 	.word	0x2000210c
 80083d0:	2000000c 	.word	0x2000000c

080083d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80083d4:	b480      	push	{r7}
 80083d6:	af00      	add	r7, sp, #0
  return uwTick;
 80083d8:	4b03      	ldr	r3, [pc, #12]	@ (80083e8 <HAL_GetTick+0x14>)
 80083da:	681b      	ldr	r3, [r3, #0]
}
 80083dc:	4618      	mov	r0, r3
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	2000210c 	.word	0x2000210c

080083ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80083f4:	f7ff ffee 	bl	80083d4 <HAL_GetTick>
 80083f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008404:	d004      	beq.n	8008410 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008406:	4b09      	ldr	r3, [pc, #36]	@ (800842c <HAL_Delay+0x40>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	4413      	add	r3, r2
 800840e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008410:	bf00      	nop
 8008412:	f7ff ffdf 	bl	80083d4 <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	429a      	cmp	r2, r3
 8008420:	d8f7      	bhi.n	8008412 <HAL_Delay+0x26>
  {
  }
}
 8008422:	bf00      	nop
 8008424:	bf00      	nop
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	2000000c 	.word	0x2000000c

08008430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f003 0307 	and.w	r3, r3, #7
 800843e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008440:	4b0c      	ldr	r3, [pc, #48]	@ (8008474 <__NVIC_SetPriorityGrouping+0x44>)
 8008442:	68db      	ldr	r3, [r3, #12]
 8008444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800844c:	4013      	ands	r3, r2
 800844e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008458:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800845c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008462:	4a04      	ldr	r2, [pc, #16]	@ (8008474 <__NVIC_SetPriorityGrouping+0x44>)
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	60d3      	str	r3, [r2, #12]
}
 8008468:	bf00      	nop
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr
 8008474:	e000ed00 	.word	0xe000ed00

08008478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008478:	b480      	push	{r7}
 800847a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800847c:	4b04      	ldr	r3, [pc, #16]	@ (8008490 <__NVIC_GetPriorityGrouping+0x18>)
 800847e:	68db      	ldr	r3, [r3, #12]
 8008480:	0a1b      	lsrs	r3, r3, #8
 8008482:	f003 0307 	and.w	r3, r3, #7
}
 8008486:	4618      	mov	r0, r3
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	e000ed00 	.word	0xe000ed00

08008494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	4603      	mov	r3, r0
 800849c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800849e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	db0b      	blt.n	80084be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80084a6:	79fb      	ldrb	r3, [r7, #7]
 80084a8:	f003 021f 	and.w	r2, r3, #31
 80084ac:	4907      	ldr	r1, [pc, #28]	@ (80084cc <__NVIC_EnableIRQ+0x38>)
 80084ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b2:	095b      	lsrs	r3, r3, #5
 80084b4:	2001      	movs	r0, #1
 80084b6:	fa00 f202 	lsl.w	r2, r0, r2
 80084ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80084be:	bf00      	nop
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop
 80084cc:	e000e100 	.word	0xe000e100

080084d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	4603      	mov	r3, r0
 80084d8:	6039      	str	r1, [r7, #0]
 80084da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	db0a      	blt.n	80084fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	b2da      	uxtb	r2, r3
 80084e8:	490c      	ldr	r1, [pc, #48]	@ (800851c <__NVIC_SetPriority+0x4c>)
 80084ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ee:	0112      	lsls	r2, r2, #4
 80084f0:	b2d2      	uxtb	r2, r2
 80084f2:	440b      	add	r3, r1
 80084f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80084f8:	e00a      	b.n	8008510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	b2da      	uxtb	r2, r3
 80084fe:	4908      	ldr	r1, [pc, #32]	@ (8008520 <__NVIC_SetPriority+0x50>)
 8008500:	79fb      	ldrb	r3, [r7, #7]
 8008502:	f003 030f 	and.w	r3, r3, #15
 8008506:	3b04      	subs	r3, #4
 8008508:	0112      	lsls	r2, r2, #4
 800850a:	b2d2      	uxtb	r2, r2
 800850c:	440b      	add	r3, r1
 800850e:	761a      	strb	r2, [r3, #24]
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr
 800851c:	e000e100 	.word	0xe000e100
 8008520:	e000ed00 	.word	0xe000ed00

08008524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008524:	b480      	push	{r7}
 8008526:	b089      	sub	sp, #36	@ 0x24
 8008528:	af00      	add	r7, sp, #0
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f003 0307 	and.w	r3, r3, #7
 8008536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	f1c3 0307 	rsb	r3, r3, #7
 800853e:	2b04      	cmp	r3, #4
 8008540:	bf28      	it	cs
 8008542:	2304      	movcs	r3, #4
 8008544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008546:	69fb      	ldr	r3, [r7, #28]
 8008548:	3304      	adds	r3, #4
 800854a:	2b06      	cmp	r3, #6
 800854c:	d902      	bls.n	8008554 <NVIC_EncodePriority+0x30>
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	3b03      	subs	r3, #3
 8008552:	e000      	b.n	8008556 <NVIC_EncodePriority+0x32>
 8008554:	2300      	movs	r3, #0
 8008556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008558:	f04f 32ff 	mov.w	r2, #4294967295
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	fa02 f303 	lsl.w	r3, r2, r3
 8008562:	43da      	mvns	r2, r3
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	401a      	ands	r2, r3
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800856c:	f04f 31ff 	mov.w	r1, #4294967295
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	fa01 f303 	lsl.w	r3, r1, r3
 8008576:	43d9      	mvns	r1, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800857c:	4313      	orrs	r3, r2
         );
}
 800857e:	4618      	mov	r0, r3
 8008580:	3724      	adds	r7, #36	@ 0x24
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr

0800858a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b082      	sub	sp, #8
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7ff ff4c 	bl	8008430 <__NVIC_SetPriorityGrouping>
}
 8008598:	bf00      	nop
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b086      	sub	sp, #24
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	4603      	mov	r3, r0
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]
 80085ac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80085ae:	f7ff ff63 	bl	8008478 <__NVIC_GetPriorityGrouping>
 80085b2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	68b9      	ldr	r1, [r7, #8]
 80085b8:	6978      	ldr	r0, [r7, #20]
 80085ba:	f7ff ffb3 	bl	8008524 <NVIC_EncodePriority>
 80085be:	4602      	mov	r2, r0
 80085c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c4:	4611      	mov	r1, r2
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7ff ff82 	bl	80084d0 <__NVIC_SetPriority>
}
 80085cc:	bf00      	nop
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7ff ff56 	bl	8008494 <__NVIC_EnableIRQ>
}
 80085e8:	bf00      	nop
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e054      	b.n	80086ac <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	7f5b      	ldrb	r3, [r3, #29]
 8008606:	b2db      	uxtb	r3, r3
 8008608:	2b00      	cmp	r3, #0
 800860a:	d105      	bne.n	8008618 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7fd fd12 	bl	800603c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2202      	movs	r2, #2
 800861c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	791b      	ldrb	r3, [r3, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d10c      	bne.n	8008640 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a22      	ldr	r2, [pc, #136]	@ (80086b4 <HAL_CRC_Init+0xc4>)
 800862c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	689a      	ldr	r2, [r3, #8]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f022 0218 	bic.w	r2, r2, #24
 800863c:	609a      	str	r2, [r3, #8]
 800863e:	e00c      	b.n	800865a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6899      	ldr	r1, [r3, #8]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	461a      	mov	r2, r3
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 f94a 	bl	80088e4 <HAL_CRCEx_Polynomial_Set>
 8008650:	4603      	mov	r3, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d001      	beq.n	800865a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e028      	b.n	80086ac <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	795b      	ldrb	r3, [r3, #5]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d105      	bne.n	800866e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f04f 32ff 	mov.w	r2, #4294967295
 800866a:	611a      	str	r2, [r3, #16]
 800866c:	e004      	b.n	8008678 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	6912      	ldr	r2, [r2, #16]
 8008676:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	695a      	ldr	r2, [r3, #20]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	430a      	orrs	r2, r1
 800868c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	699a      	ldr	r2, [r3, #24]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	430a      	orrs	r2, r1
 80086a2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3708      	adds	r7, #8
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	04c11db7 	.word	0x04c11db7

080086b8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b086      	sub	sp, #24
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80086c4:	2300      	movs	r3, #0
 80086c6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2202      	movs	r2, #2
 80086cc:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	689a      	ldr	r2, [r3, #8]
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f042 0201 	orr.w	r2, r2, #1
 80086dc:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	2b03      	cmp	r3, #3
 80086e4:	d006      	beq.n	80086f4 <HAL_CRC_Calculate+0x3c>
 80086e6:	2b03      	cmp	r3, #3
 80086e8:	d829      	bhi.n	800873e <HAL_CRC_Calculate+0x86>
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d019      	beq.n	8008722 <HAL_CRC_Calculate+0x6a>
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d01e      	beq.n	8008730 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80086f2:	e024      	b.n	800873e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80086f4:	2300      	movs	r3, #0
 80086f6:	617b      	str	r3, [r7, #20]
 80086f8:	e00a      	b.n	8008710 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	68ba      	ldr	r2, [r7, #8]
 8008700:	441a      	add	r2, r3
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	6812      	ldr	r2, [r2, #0]
 8008708:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	3301      	adds	r3, #1
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	429a      	cmp	r2, r3
 8008716:	d3f0      	bcc.n	80086fa <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	613b      	str	r3, [r7, #16]
      break;
 8008720:	e00e      	b.n	8008740 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	68b9      	ldr	r1, [r7, #8]
 8008726:	68f8      	ldr	r0, [r7, #12]
 8008728:	f000 f812 	bl	8008750 <CRC_Handle_8>
 800872c:	6138      	str	r0, [r7, #16]
      break;
 800872e:	e007      	b.n	8008740 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	68b9      	ldr	r1, [r7, #8]
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 f89b 	bl	8008870 <CRC_Handle_16>
 800873a:	6138      	str	r0, [r7, #16]
      break;
 800873c:	e000      	b.n	8008740 <HAL_CRC_Calculate+0x88>
      break;
 800873e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2201      	movs	r2, #1
 8008744:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8008746:	693b      	ldr	r3, [r7, #16]
}
 8008748:	4618      	mov	r0, r3
 800874a:	3718      	adds	r7, #24
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8008750:	b480      	push	{r7}
 8008752:	b089      	sub	sp, #36	@ 0x24
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800875c:	2300      	movs	r3, #0
 800875e:	61fb      	str	r3, [r7, #28]
 8008760:	e023      	b.n	80087aa <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	4413      	add	r3, r2
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	3301      	adds	r3, #1
 8008774:	68b9      	ldr	r1, [r7, #8]
 8008776:	440b      	add	r3, r1
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800877c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	3302      	adds	r3, #2
 8008784:	68b9      	ldr	r1, [r7, #8]
 8008786:	440b      	add	r3, r1
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800878c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	3303      	adds	r3, #3
 8008794:	68b9      	ldr	r1, [r7, #8]
 8008796:	440b      	add	r3, r1
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80087a0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80087a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	3301      	adds	r3, #1
 80087a8:	61fb      	str	r3, [r7, #28]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	089b      	lsrs	r3, r3, #2
 80087ae:	69fa      	ldr	r2, [r7, #28]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d3d6      	bcc.n	8008762 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f003 0303 	and.w	r3, r3, #3
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d04f      	beq.n	800885e <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f003 0303 	and.w	r3, r3, #3
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d107      	bne.n	80087d8 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	68ba      	ldr	r2, [r7, #8]
 80087ce:	4413      	add	r3, r2
 80087d0:	68fa      	ldr	r2, [r7, #12]
 80087d2:	6812      	ldr	r2, [r2, #0]
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f003 0303 	and.w	r3, r3, #3
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d117      	bne.n	8008812 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	68ba      	ldr	r2, [r7, #8]
 80087e8:	4413      	add	r3, r2
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	b21b      	sxth	r3, r3
 80087ee:	021b      	lsls	r3, r3, #8
 80087f0:	b21a      	sxth	r2, r3
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	3301      	adds	r3, #1
 80087f8:	68b9      	ldr	r1, [r7, #8]
 80087fa:	440b      	add	r3, r1
 80087fc:	781b      	ldrb	r3, [r3, #0]
 80087fe:	b21b      	sxth	r3, r3
 8008800:	4313      	orrs	r3, r2
 8008802:	b21b      	sxth	r3, r3
 8008804:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	8b7a      	ldrh	r2, [r7, #26]
 8008810:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f003 0303 	and.w	r3, r3, #3
 8008818:	2b03      	cmp	r3, #3
 800881a:	d120      	bne.n	800885e <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	4413      	add	r3, r2
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	b21b      	sxth	r3, r3
 8008828:	021b      	lsls	r3, r3, #8
 800882a:	b21a      	sxth	r2, r3
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	3301      	adds	r3, #1
 8008832:	68b9      	ldr	r1, [r7, #8]
 8008834:	440b      	add	r3, r1
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	b21b      	sxth	r3, r3
 800883a:	4313      	orrs	r3, r2
 800883c:	b21b      	sxth	r3, r3
 800883e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	8b7a      	ldrh	r2, [r7, #26]
 800884a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	3302      	adds	r3, #2
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	4413      	add	r3, r2
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	6812      	ldr	r2, [r2, #0]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
}
 8008864:	4618      	mov	r0, r3
 8008866:	3724      	adds	r7, #36	@ 0x24
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8008870:	b480      	push	{r7}
 8008872:	b087      	sub	sp, #28
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800887c:	2300      	movs	r3, #0
 800887e:	617b      	str	r3, [r7, #20]
 8008880:	e013      	b.n	80088aa <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	68ba      	ldr	r2, [r7, #8]
 8008888:	4413      	add	r3, r2
 800888a:	881b      	ldrh	r3, [r3, #0]
 800888c:	041a      	lsls	r2, r3, #16
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	3302      	adds	r3, #2
 8008894:	68b9      	ldr	r1, [r7, #8]
 8008896:	440b      	add	r3, r1
 8008898:	881b      	ldrh	r3, [r3, #0]
 800889a:	4619      	mov	r1, r3
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	430a      	orrs	r2, r1
 80088a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	3301      	adds	r3, #1
 80088a8:	617b      	str	r3, [r7, #20]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	085b      	lsrs	r3, r3, #1
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d3e6      	bcc.n	8008882 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d009      	beq.n	80088d2 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	4413      	add	r3, r2
 80088cc:	881a      	ldrh	r2, [r3, #0]
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	371c      	adds	r7, #28
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088f0:	2300      	movs	r3, #0
 80088f2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80088f4:	231f      	movs	r3, #31
 80088f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	f003 0301 	and.w	r3, r3, #1
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d102      	bne.n	8008908 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	75fb      	strb	r3, [r7, #23]
 8008906:	e063      	b.n	80089d0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008908:	bf00      	nop
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	1e5a      	subs	r2, r3, #1
 800890e:	613a      	str	r2, [r7, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d009      	beq.n	8008928 <HAL_CRCEx_Polynomial_Set+0x44>
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	f003 031f 	and.w	r3, r3, #31
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	fa22 f303 	lsr.w	r3, r2, r3
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0f0      	beq.n	800890a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2b18      	cmp	r3, #24
 800892c:	d846      	bhi.n	80089bc <HAL_CRCEx_Polynomial_Set+0xd8>
 800892e:	a201      	add	r2, pc, #4	@ (adr r2, 8008934 <HAL_CRCEx_Polynomial_Set+0x50>)
 8008930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008934:	080089c3 	.word	0x080089c3
 8008938:	080089bd 	.word	0x080089bd
 800893c:	080089bd 	.word	0x080089bd
 8008940:	080089bd 	.word	0x080089bd
 8008944:	080089bd 	.word	0x080089bd
 8008948:	080089bd 	.word	0x080089bd
 800894c:	080089bd 	.word	0x080089bd
 8008950:	080089bd 	.word	0x080089bd
 8008954:	080089b1 	.word	0x080089b1
 8008958:	080089bd 	.word	0x080089bd
 800895c:	080089bd 	.word	0x080089bd
 8008960:	080089bd 	.word	0x080089bd
 8008964:	080089bd 	.word	0x080089bd
 8008968:	080089bd 	.word	0x080089bd
 800896c:	080089bd 	.word	0x080089bd
 8008970:	080089bd 	.word	0x080089bd
 8008974:	080089a5 	.word	0x080089a5
 8008978:	080089bd 	.word	0x080089bd
 800897c:	080089bd 	.word	0x080089bd
 8008980:	080089bd 	.word	0x080089bd
 8008984:	080089bd 	.word	0x080089bd
 8008988:	080089bd 	.word	0x080089bd
 800898c:	080089bd 	.word	0x080089bd
 8008990:	080089bd 	.word	0x080089bd
 8008994:	08008999 	.word	0x08008999
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	2b06      	cmp	r3, #6
 800899c:	d913      	bls.n	80089c6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80089a2:	e010      	b.n	80089c6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	2b07      	cmp	r3, #7
 80089a8:	d90f      	bls.n	80089ca <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80089ae:	e00c      	b.n	80089ca <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	2b0f      	cmp	r3, #15
 80089b4:	d90b      	bls.n	80089ce <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80089ba:	e008      	b.n	80089ce <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	75fb      	strb	r3, [r7, #23]
        break;
 80089c0:	e006      	b.n	80089d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80089c2:	bf00      	nop
 80089c4:	e004      	b.n	80089d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80089c6:	bf00      	nop
 80089c8:	e002      	b.n	80089d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80089ca:	bf00      	nop
 80089cc:	e000      	b.n	80089d0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80089ce:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80089d0:	7dfb      	ldrb	r3, [r7, #23]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10d      	bne.n	80089f2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	f023 0118 	bic.w	r1, r3, #24
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80089f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	371c      	adds	r7, #28
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d101      	bne.n	8008a12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e08d      	b.n	8008b2e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	461a      	mov	r2, r3
 8008a18:	4b47      	ldr	r3, [pc, #284]	@ (8008b38 <HAL_DMA_Init+0x138>)
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d80f      	bhi.n	8008a3e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	461a      	mov	r2, r3
 8008a24:	4b45      	ldr	r3, [pc, #276]	@ (8008b3c <HAL_DMA_Init+0x13c>)
 8008a26:	4413      	add	r3, r2
 8008a28:	4a45      	ldr	r2, [pc, #276]	@ (8008b40 <HAL_DMA_Init+0x140>)
 8008a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a2e:	091b      	lsrs	r3, r3, #4
 8008a30:	009a      	lsls	r2, r3, #2
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a42      	ldr	r2, [pc, #264]	@ (8008b44 <HAL_DMA_Init+0x144>)
 8008a3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8008a3c:	e00e      	b.n	8008a5c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	461a      	mov	r2, r3
 8008a44:	4b40      	ldr	r3, [pc, #256]	@ (8008b48 <HAL_DMA_Init+0x148>)
 8008a46:	4413      	add	r3, r2
 8008a48:	4a3d      	ldr	r2, [pc, #244]	@ (8008b40 <HAL_DMA_Init+0x140>)
 8008a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a4e:	091b      	lsrs	r3, r3, #4
 8008a50:	009a      	lsls	r2, r3, #2
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a3c      	ldr	r2, [pc, #240]	@ (8008b4c <HAL_DMA_Init+0x14c>)
 8008a5a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2202      	movs	r2, #2
 8008a60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a1b      	ldr	r3, [r3, #32]
 8008a9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fa82 	bl	8008fb8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008abc:	d102      	bne.n	8008ac4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	685a      	ldr	r2, [r3, #4]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008acc:	b2d2      	uxtb	r2, r2
 8008ace:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008ad8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d010      	beq.n	8008b04 <HAL_DMA_Init+0x104>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	2b04      	cmp	r3, #4
 8008ae8:	d80c      	bhi.n	8008b04 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 faa2 	bl	8009034 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b00:	605a      	str	r2, [r3, #4]
 8008b02:	e008      	b.n	8008b16 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2200      	movs	r2, #0
 8008b14:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	40020407 	.word	0x40020407
 8008b3c:	bffdfff8 	.word	0xbffdfff8
 8008b40:	cccccccd 	.word	0xcccccccd
 8008b44:	40020000 	.word	0x40020000
 8008b48:	bffdfbf8 	.word	0xbffdfbf8
 8008b4c:	40020400 	.word	0x40020400

08008b50 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d101      	bne.n	8008b70 <HAL_DMA_Start_IT+0x20>
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	e066      	b.n	8008c3e <HAL_DMA_Start_IT+0xee>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d155      	bne.n	8008c30 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2202      	movs	r2, #2
 8008b88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f022 0201 	bic.w	r2, r2, #1
 8008ba0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	68b9      	ldr	r1, [r7, #8]
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f000 f9c7 	bl	8008f3c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d008      	beq.n	8008bc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f042 020e 	orr.w	r2, r2, #14
 8008bc4:	601a      	str	r2, [r3, #0]
 8008bc6:	e00f      	b.n	8008be8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f022 0204 	bic.w	r2, r2, #4
 8008bd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f042 020a 	orr.w	r2, r2, #10
 8008be6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d007      	beq.n	8008c06 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c04:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d007      	beq.n	8008c1e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c1c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f042 0201 	orr.w	r2, r2, #1
 8008c2c:	601a      	str	r2, [r3, #0]
 8008c2e:	e005      	b.n	8008c3c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008c38:	2302      	movs	r3, #2
 8008c3a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3718      	adds	r7, #24
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008c46:	b480      	push	{r7}
 8008c48:	b085      	sub	sp, #20
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d005      	beq.n	8008c6a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2204      	movs	r2, #4
 8008c62:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	73fb      	strb	r3, [r7, #15]
 8008c68:	e037      	b.n	8008cda <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 020e 	bic.w	r2, r2, #14
 8008c78:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c88:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f022 0201 	bic.w	r2, r2, #1
 8008c98:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c9e:	f003 021f 	and.w	r2, r3, #31
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ca6:	2101      	movs	r1, #1
 8008ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8008cac:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008cb6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00c      	beq.n	8008cda <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008cce:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008cd8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2201      	movs	r2, #1
 8008cde:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8008cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3714      	adds	r7, #20
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d00:	2300      	movs	r3, #0
 8008d02:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d00d      	beq.n	8008d2c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2204      	movs	r2, #4
 8008d14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	73fb      	strb	r3, [r7, #15]
 8008d2a:	e047      	b.n	8008dbc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f022 020e 	bic.w	r2, r2, #14
 8008d3a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f022 0201 	bic.w	r2, r2, #1
 8008d4a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d60:	f003 021f 	and.w	r2, r3, #31
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d68:	2101      	movs	r1, #1
 8008d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8008d6e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008d78:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00c      	beq.n	8008d9c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d90:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008d9a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d003      	beq.n	8008dbc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	4798      	blx	r3
    }
  }
  return status;
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}

08008dc6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008dc6:	b580      	push	{r7, lr}
 8008dc8:	b084      	sub	sp, #16
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de2:	f003 031f 	and.w	r3, r3, #31
 8008de6:	2204      	movs	r2, #4
 8008de8:	409a      	lsls	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	4013      	ands	r3, r2
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d026      	beq.n	8008e40 <HAL_DMA_IRQHandler+0x7a>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	f003 0304 	and.w	r3, r3, #4
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d021      	beq.n	8008e40 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 0320 	and.w	r3, r3, #32
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d107      	bne.n	8008e1a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f022 0204 	bic.w	r2, r2, #4
 8008e18:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e1e:	f003 021f 	and.w	r2, r3, #31
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e26:	2104      	movs	r1, #4
 8008e28:	fa01 f202 	lsl.w	r2, r1, r2
 8008e2c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d071      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008e3e:	e06c      	b.n	8008f1a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e44:	f003 031f 	and.w	r3, r3, #31
 8008e48:	2202      	movs	r2, #2
 8008e4a:	409a      	lsls	r2, r3
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d02e      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	f003 0302 	and.w	r3, r3, #2
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d029      	beq.n	8008eb2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 0320 	and.w	r3, r3, #32
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10b      	bne.n	8008e84 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f022 020a 	bic.w	r2, r2, #10
 8008e7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e88:	f003 021f 	and.w	r2, r3, #31
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e90:	2102      	movs	r1, #2
 8008e92:	fa01 f202 	lsl.w	r2, r1, r2
 8008e96:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d038      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008eb0:	e033      	b.n	8008f1a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eb6:	f003 031f 	and.w	r3, r3, #31
 8008eba:	2208      	movs	r2, #8
 8008ebc:	409a      	lsls	r2, r3
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d02a      	beq.n	8008f1c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f003 0308 	and.w	r3, r3, #8
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d025      	beq.n	8008f1c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f022 020e 	bic.w	r2, r2, #14
 8008ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ee4:	f003 021f 	and.w	r2, r3, #31
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eec:	2101      	movs	r1, #1
 8008eee:	fa01 f202 	lsl.w	r2, r1, r2
 8008ef2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d004      	beq.n	8008f1c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008f1a:	bf00      	nop
 8008f1c:	bf00      	nop
}
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	607a      	str	r2, [r7, #4]
 8008f48:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008f52:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d004      	beq.n	8008f66 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008f64:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f6a:	f003 021f 	and.w	r2, r3, #31
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f72:	2101      	movs	r1, #1
 8008f74:	fa01 f202 	lsl.w	r2, r1, r2
 8008f78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	2b10      	cmp	r3, #16
 8008f88:	d108      	bne.n	8008f9c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008f9a:	e007      	b.n	8008fac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	60da      	str	r2, [r3, #12]
}
 8008fac:	bf00      	nop
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b087      	sub	sp, #28
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	4b16      	ldr	r3, [pc, #88]	@ (8009020 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d802      	bhi.n	8008fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008fcc:	4b15      	ldr	r3, [pc, #84]	@ (8009024 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008fce:	617b      	str	r3, [r7, #20]
 8008fd0:	e001      	b.n	8008fd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8008fd2:	4b15      	ldr	r3, [pc, #84]	@ (8009028 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008fd4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	3b08      	subs	r3, #8
 8008fe2:	4a12      	ldr	r2, [pc, #72]	@ (800902c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fe8:	091b      	lsrs	r3, r3, #4
 8008fea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ff0:	089b      	lsrs	r3, r3, #2
 8008ff2:	009a      	lsls	r2, r3, #2
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a0b      	ldr	r2, [pc, #44]	@ (8009030 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009002:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f003 031f 	and.w	r3, r3, #31
 800900a:	2201      	movs	r2, #1
 800900c:	409a      	lsls	r2, r3
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8009012:	bf00      	nop
 8009014:	371c      	adds	r7, #28
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop
 8009020:	40020407 	.word	0x40020407
 8009024:	40020800 	.word	0x40020800
 8009028:	40020820 	.word	0x40020820
 800902c:	cccccccd 	.word	0xcccccccd
 8009030:	40020880 	.word	0x40020880

08009034 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	b2db      	uxtb	r3, r3
 8009042:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	4b0b      	ldr	r3, [pc, #44]	@ (8009074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009048:	4413      	add	r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	461a      	mov	r2, r3
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a08      	ldr	r2, [pc, #32]	@ (8009078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009056:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	3b01      	subs	r3, #1
 800905c:	f003 031f 	and.w	r3, r3, #31
 8009060:	2201      	movs	r2, #1
 8009062:	409a      	lsls	r2, r3
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8009068:	bf00      	nop
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr
 8009074:	1000823f 	.word	0x1000823f
 8009078:	40020940 	.word	0x40020940

0800907c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800907c:	b480      	push	{r7}
 800907e:	b087      	sub	sp, #28
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009086:	2300      	movs	r3, #0
 8009088:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800908a:	e15a      	b.n	8009342 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	681a      	ldr	r2, [r3, #0]
 8009090:	2101      	movs	r1, #1
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	fa01 f303 	lsl.w	r3, r1, r3
 8009098:	4013      	ands	r3, r2
 800909a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 814c 	beq.w	800933c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	f003 0303 	and.w	r3, r3, #3
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d005      	beq.n	80090bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80090b8:	2b02      	cmp	r3, #2
 80090ba:	d130      	bne.n	800911e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	005b      	lsls	r3, r3, #1
 80090c6:	2203      	movs	r2, #3
 80090c8:	fa02 f303 	lsl.w	r3, r2, r3
 80090cc:	43db      	mvns	r3, r3
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	4013      	ands	r3, r2
 80090d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	68da      	ldr	r2, [r3, #12]
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	005b      	lsls	r3, r3, #1
 80090dc:	fa02 f303 	lsl.w	r3, r2, r3
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	693a      	ldr	r2, [r7, #16]
 80090ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80090f2:	2201      	movs	r2, #1
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	fa02 f303 	lsl.w	r3, r2, r3
 80090fa:	43db      	mvns	r3, r3
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4013      	ands	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	091b      	lsrs	r3, r3, #4
 8009108:	f003 0201 	and.w	r2, r3, #1
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	fa02 f303 	lsl.w	r3, r2, r3
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	4313      	orrs	r3, r2
 8009116:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	f003 0303 	and.w	r3, r3, #3
 8009126:	2b03      	cmp	r3, #3
 8009128:	d017      	beq.n	800915a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	005b      	lsls	r3, r3, #1
 8009134:	2203      	movs	r2, #3
 8009136:	fa02 f303 	lsl.w	r3, r2, r3
 800913a:	43db      	mvns	r3, r3
 800913c:	693a      	ldr	r2, [r7, #16]
 800913e:	4013      	ands	r3, r2
 8009140:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	689a      	ldr	r2, [r3, #8]
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	fa02 f303 	lsl.w	r3, r2, r3
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	4313      	orrs	r3, r2
 8009152:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	693a      	ldr	r2, [r7, #16]
 8009158:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	f003 0303 	and.w	r3, r3, #3
 8009162:	2b02      	cmp	r3, #2
 8009164:	d123      	bne.n	80091ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	08da      	lsrs	r2, r3, #3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	3208      	adds	r2, #8
 800916e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009172:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	220f      	movs	r2, #15
 800917e:	fa02 f303 	lsl.w	r3, r2, r3
 8009182:	43db      	mvns	r3, r3
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	4013      	ands	r3, r2
 8009188:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	691a      	ldr	r2, [r3, #16]
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f003 0307 	and.w	r3, r3, #7
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	fa02 f303 	lsl.w	r3, r2, r3
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	4313      	orrs	r3, r2
 800919e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	08da      	lsrs	r2, r3, #3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	3208      	adds	r2, #8
 80091a8:	6939      	ldr	r1, [r7, #16]
 80091aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	2203      	movs	r2, #3
 80091ba:	fa02 f303 	lsl.w	r3, r2, r3
 80091be:	43db      	mvns	r3, r3
 80091c0:	693a      	ldr	r2, [r7, #16]
 80091c2:	4013      	ands	r3, r2
 80091c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f003 0203 	and.w	r2, r3, #3
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	005b      	lsls	r3, r3, #1
 80091d2:	fa02 f303 	lsl.w	r3, r2, r3
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4313      	orrs	r3, r2
 80091da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	693a      	ldr	r2, [r7, #16]
 80091e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f000 80a6 	beq.w	800933c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091f0:	4b5b      	ldr	r3, [pc, #364]	@ (8009360 <HAL_GPIO_Init+0x2e4>)
 80091f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091f4:	4a5a      	ldr	r2, [pc, #360]	@ (8009360 <HAL_GPIO_Init+0x2e4>)
 80091f6:	f043 0301 	orr.w	r3, r3, #1
 80091fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80091fc:	4b58      	ldr	r3, [pc, #352]	@ (8009360 <HAL_GPIO_Init+0x2e4>)
 80091fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009200:	f003 0301 	and.w	r3, r3, #1
 8009204:	60bb      	str	r3, [r7, #8]
 8009206:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009208:	4a56      	ldr	r2, [pc, #344]	@ (8009364 <HAL_GPIO_Init+0x2e8>)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	089b      	lsrs	r3, r3, #2
 800920e:	3302      	adds	r3, #2
 8009210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009214:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f003 0303 	and.w	r3, r3, #3
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	220f      	movs	r2, #15
 8009220:	fa02 f303 	lsl.w	r3, r2, r3
 8009224:	43db      	mvns	r3, r3
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	4013      	ands	r3, r2
 800922a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8009232:	d01f      	beq.n	8009274 <HAL_GPIO_Init+0x1f8>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a4c      	ldr	r2, [pc, #304]	@ (8009368 <HAL_GPIO_Init+0x2ec>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d019      	beq.n	8009270 <HAL_GPIO_Init+0x1f4>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a4b      	ldr	r2, [pc, #300]	@ (800936c <HAL_GPIO_Init+0x2f0>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d013      	beq.n	800926c <HAL_GPIO_Init+0x1f0>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a4a      	ldr	r2, [pc, #296]	@ (8009370 <HAL_GPIO_Init+0x2f4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d00d      	beq.n	8009268 <HAL_GPIO_Init+0x1ec>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a49      	ldr	r2, [pc, #292]	@ (8009374 <HAL_GPIO_Init+0x2f8>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d007      	beq.n	8009264 <HAL_GPIO_Init+0x1e8>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	4a48      	ldr	r2, [pc, #288]	@ (8009378 <HAL_GPIO_Init+0x2fc>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d101      	bne.n	8009260 <HAL_GPIO_Init+0x1e4>
 800925c:	2305      	movs	r3, #5
 800925e:	e00a      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 8009260:	2306      	movs	r3, #6
 8009262:	e008      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 8009264:	2304      	movs	r3, #4
 8009266:	e006      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 8009268:	2303      	movs	r3, #3
 800926a:	e004      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 800926c:	2302      	movs	r3, #2
 800926e:	e002      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 8009270:	2301      	movs	r3, #1
 8009272:	e000      	b.n	8009276 <HAL_GPIO_Init+0x1fa>
 8009274:	2300      	movs	r3, #0
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	f002 0203 	and.w	r2, r2, #3
 800927c:	0092      	lsls	r2, r2, #2
 800927e:	4093      	lsls	r3, r2
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	4313      	orrs	r3, r2
 8009284:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009286:	4937      	ldr	r1, [pc, #220]	@ (8009364 <HAL_GPIO_Init+0x2e8>)
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	089b      	lsrs	r3, r3, #2
 800928c:	3302      	adds	r3, #2
 800928e:	693a      	ldr	r2, [r7, #16]
 8009290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009294:	4b39      	ldr	r3, [pc, #228]	@ (800937c <HAL_GPIO_Init+0x300>)
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	43db      	mvns	r3, r3
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	4013      	ands	r3, r2
 80092a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d003      	beq.n	80092b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80092b0:	693a      	ldr	r2, [r7, #16]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80092b8:	4a30      	ldr	r2, [pc, #192]	@ (800937c <HAL_GPIO_Init+0x300>)
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80092be:	4b2f      	ldr	r3, [pc, #188]	@ (800937c <HAL_GPIO_Init+0x300>)
 80092c0:	68db      	ldr	r3, [r3, #12]
 80092c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	43db      	mvns	r3, r3
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	4013      	ands	r3, r2
 80092cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d003      	beq.n	80092e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80092da:	693a      	ldr	r2, [r7, #16]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4313      	orrs	r3, r2
 80092e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80092e2:	4a26      	ldr	r2, [pc, #152]	@ (800937c <HAL_GPIO_Init+0x300>)
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80092e8:	4b24      	ldr	r3, [pc, #144]	@ (800937c <HAL_GPIO_Init+0x300>)
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	43db      	mvns	r3, r3
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	4013      	ands	r3, r2
 80092f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009300:	2b00      	cmp	r3, #0
 8009302:	d003      	beq.n	800930c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009304:	693a      	ldr	r2, [r7, #16]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800930c:	4a1b      	ldr	r2, [pc, #108]	@ (800937c <HAL_GPIO_Init+0x300>)
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009312:	4b1a      	ldr	r3, [pc, #104]	@ (800937c <HAL_GPIO_Init+0x300>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	43db      	mvns	r3, r3
 800931c:	693a      	ldr	r2, [r7, #16]
 800931e:	4013      	ands	r3, r2
 8009320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800932a:	2b00      	cmp	r3, #0
 800932c:	d003      	beq.n	8009336 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800932e:	693a      	ldr	r2, [r7, #16]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	4313      	orrs	r3, r2
 8009334:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009336:	4a11      	ldr	r2, [pc, #68]	@ (800937c <HAL_GPIO_Init+0x300>)
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	3301      	adds	r3, #1
 8009340:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	fa22 f303 	lsr.w	r3, r2, r3
 800934c:	2b00      	cmp	r3, #0
 800934e:	f47f ae9d 	bne.w	800908c <HAL_GPIO_Init+0x10>
  }
}
 8009352:	bf00      	nop
 8009354:	bf00      	nop
 8009356:	371c      	adds	r7, #28
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr
 8009360:	40021000 	.word	0x40021000
 8009364:	40010000 	.word	0x40010000
 8009368:	48000400 	.word	0x48000400
 800936c:	48000800 	.word	0x48000800
 8009370:	48000c00 	.word	0x48000c00
 8009374:	48001000 	.word	0x48001000
 8009378:	48001400 	.word	0x48001400
 800937c:	40010400 	.word	0x40010400

08009380 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009380:	b480      	push	{r7}
 8009382:	b085      	sub	sp, #20
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	460b      	mov	r3, r1
 800938a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691a      	ldr	r2, [r3, #16]
 8009390:	887b      	ldrh	r3, [r7, #2]
 8009392:	4013      	ands	r3, r2
 8009394:	2b00      	cmp	r3, #0
 8009396:	d002      	beq.n	800939e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009398:	2301      	movs	r3, #1
 800939a:	73fb      	strb	r3, [r7, #15]
 800939c:	e001      	b.n	80093a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800939e:	2300      	movs	r3, #0
 80093a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	460b      	mov	r3, r1
 80093ba:	807b      	strh	r3, [r7, #2]
 80093bc:	4613      	mov	r3, r2
 80093be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80093c0:	787b      	ldrb	r3, [r7, #1]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80093c6:	887a      	ldrh	r2, [r7, #2]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80093cc:	e002      	b.n	80093d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80093ce:	887a      	ldrh	r2, [r7, #2]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e08d      	b.n	800950e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d106      	bne.n	800940c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f7fd fbee 	bl	8006be8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2224      	movs	r2, #36	@ 0x24
 8009410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f022 0201 	bic.w	r2, r2, #1
 8009422:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	685a      	ldr	r2, [r3, #4]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009430:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	689a      	ldr	r2, [r3, #8]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009440:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	2b01      	cmp	r3, #1
 8009448:	d107      	bne.n	800945a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	689a      	ldr	r2, [r3, #8]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009456:	609a      	str	r2, [r3, #8]
 8009458:	e006      	b.n	8009468 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	689a      	ldr	r2, [r3, #8]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009466:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d108      	bne.n	8009482 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	685a      	ldr	r2, [r3, #4]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800947e:	605a      	str	r2, [r3, #4]
 8009480:	e007      	b.n	8009492 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	685a      	ldr	r2, [r3, #4]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009490:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	6812      	ldr	r2, [r2, #0]
 800949c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80094a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68da      	ldr	r2, [r3, #12]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80094b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	691a      	ldr	r2, [r3, #16]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	695b      	ldr	r3, [r3, #20]
 80094be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	699b      	ldr	r3, [r3, #24]
 80094c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	430a      	orrs	r2, r1
 80094ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	69d9      	ldr	r1, [r3, #28]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6a1a      	ldr	r2, [r3, #32]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	430a      	orrs	r2, r1
 80094de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f042 0201 	orr.w	r2, r2, #1
 80094ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2200      	movs	r2, #0
 80094f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2200      	movs	r2, #0
 8009508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
	...

08009518 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b088      	sub	sp, #32
 800951c:	af02      	add	r7, sp, #8
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	607a      	str	r2, [r7, #4]
 8009522:	461a      	mov	r2, r3
 8009524:	460b      	mov	r3, r1
 8009526:	817b      	strh	r3, [r7, #10]
 8009528:	4613      	mov	r3, r2
 800952a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009532:	b2db      	uxtb	r3, r3
 8009534:	2b20      	cmp	r3, #32
 8009536:	f040 80fd 	bne.w	8009734 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009540:	2b01      	cmp	r3, #1
 8009542:	d101      	bne.n	8009548 <HAL_I2C_Master_Transmit+0x30>
 8009544:	2302      	movs	r3, #2
 8009546:	e0f6      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009550:	f7fe ff40 	bl	80083d4 <HAL_GetTick>
 8009554:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	2319      	movs	r3, #25
 800955c:	2201      	movs	r2, #1
 800955e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f000 fce0 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d001      	beq.n	8009572 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e0e1      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2221      	movs	r2, #33	@ 0x21
 8009576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2210      	movs	r2, #16
 800957e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2200      	movs	r2, #0
 8009586:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	893a      	ldrh	r2, [r7, #8]
 8009592:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2200      	movs	r2, #0
 8009598:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800959e:	b29b      	uxth	r3, r3
 80095a0:	2bff      	cmp	r3, #255	@ 0xff
 80095a2:	d906      	bls.n	80095b2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	22ff      	movs	r2, #255	@ 0xff
 80095a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80095aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095ae:	617b      	str	r3, [r7, #20]
 80095b0:	e007      	b.n	80095c2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095b6:	b29a      	uxth	r2, r3
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80095bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80095c0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d024      	beq.n	8009614 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ce:	781a      	ldrb	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095da:	1c5a      	adds	r2, r3, #1
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	3b01      	subs	r3, #1
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095f2:	3b01      	subs	r3, #1
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	3301      	adds	r3, #1
 8009602:	b2da      	uxtb	r2, r3
 8009604:	8979      	ldrh	r1, [r7, #10]
 8009606:	4b4e      	ldr	r3, [pc, #312]	@ (8009740 <HAL_I2C_Master_Transmit+0x228>)
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 fedb 	bl	800a3c8 <I2C_TransferConfig>
 8009612:	e066      	b.n	80096e2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009618:	b2da      	uxtb	r2, r3
 800961a:	8979      	ldrh	r1, [r7, #10]
 800961c:	4b48      	ldr	r3, [pc, #288]	@ (8009740 <HAL_I2C_Master_Transmit+0x228>)
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f000 fed0 	bl	800a3c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009628:	e05b      	b.n	80096e2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800962a:	693a      	ldr	r2, [r7, #16]
 800962c:	6a39      	ldr	r1, [r7, #32]
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 fcd3 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d001      	beq.n	800963e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800963a:	2301      	movs	r3, #1
 800963c:	e07b      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009642:	781a      	ldrb	r2, [r3, #0]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964e:	1c5a      	adds	r2, r3, #1
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009658:	b29b      	uxth	r3, r3
 800965a:	3b01      	subs	r3, #1
 800965c:	b29a      	uxth	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009666:	3b01      	subs	r3, #1
 8009668:	b29a      	uxth	r2, r3
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009672:	b29b      	uxth	r3, r3
 8009674:	2b00      	cmp	r3, #0
 8009676:	d034      	beq.n	80096e2 <HAL_I2C_Master_Transmit+0x1ca>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800967c:	2b00      	cmp	r3, #0
 800967e:	d130      	bne.n	80096e2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	6a3b      	ldr	r3, [r7, #32]
 8009686:	2200      	movs	r2, #0
 8009688:	2180      	movs	r1, #128	@ 0x80
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f000 fc4c 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d001      	beq.n	800969a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e04d      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800969e:	b29b      	uxth	r3, r3
 80096a0:	2bff      	cmp	r3, #255	@ 0xff
 80096a2:	d90e      	bls.n	80096c2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	22ff      	movs	r2, #255	@ 0xff
 80096a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096ae:	b2da      	uxtb	r2, r3
 80096b0:	8979      	ldrh	r1, [r7, #10]
 80096b2:	2300      	movs	r3, #0
 80096b4:	9300      	str	r3, [sp, #0]
 80096b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f000 fe84 	bl	800a3c8 <I2C_TransferConfig>
 80096c0:	e00f      	b.n	80096e2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096d0:	b2da      	uxtb	r2, r3
 80096d2:	8979      	ldrh	r1, [r7, #10]
 80096d4:	2300      	movs	r3, #0
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096dc:	68f8      	ldr	r0, [r7, #12]
 80096de:	f000 fe73 	bl	800a3c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d19e      	bne.n	800962a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	6a39      	ldr	r1, [r7, #32]
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 fcb9 	bl	800a068 <I2C_WaitOnSTOPFlagUntilTimeout>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d001      	beq.n	8009700 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	e01a      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2220      	movs	r2, #32
 8009706:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	6859      	ldr	r1, [r3, #4]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	4b0c      	ldr	r3, [pc, #48]	@ (8009744 <HAL_I2C_Master_Transmit+0x22c>)
 8009714:	400b      	ands	r3, r1
 8009716:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2220      	movs	r2, #32
 800971c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2200      	movs	r2, #0
 8009724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2200      	movs	r2, #0
 800972c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	e000      	b.n	8009736 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009734:	2302      	movs	r3, #2
  }
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	80002000 	.word	0x80002000
 8009744:	fe00e800 	.word	0xfe00e800

08009748 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b088      	sub	sp, #32
 800974c:	af02      	add	r7, sp, #8
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	607a      	str	r2, [r7, #4]
 8009752:	461a      	mov	r2, r3
 8009754:	460b      	mov	r3, r1
 8009756:	817b      	strh	r3, [r7, #10]
 8009758:	4613      	mov	r3, r2
 800975a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b20      	cmp	r3, #32
 8009766:	f040 80db 	bne.w	8009920 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009770:	2b01      	cmp	r3, #1
 8009772:	d101      	bne.n	8009778 <HAL_I2C_Master_Receive+0x30>
 8009774:	2302      	movs	r3, #2
 8009776:	e0d4      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009780:	f7fe fe28 	bl	80083d4 <HAL_GetTick>
 8009784:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	9300      	str	r3, [sp, #0]
 800978a:	2319      	movs	r3, #25
 800978c:	2201      	movs	r2, #1
 800978e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f000 fbc8 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d001      	beq.n	80097a2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e0bf      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2222      	movs	r2, #34	@ 0x22
 80097a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2210      	movs	r2, #16
 80097ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	893a      	ldrh	r2, [r7, #8]
 80097c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	2bff      	cmp	r3, #255	@ 0xff
 80097d2:	d90e      	bls.n	80097f2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	22ff      	movs	r2, #255	@ 0xff
 80097d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097de:	b2da      	uxtb	r2, r3
 80097e0:	8979      	ldrh	r1, [r7, #10]
 80097e2:	4b52      	ldr	r3, [pc, #328]	@ (800992c <HAL_I2C_Master_Receive+0x1e4>)
 80097e4:	9300      	str	r3, [sp, #0]
 80097e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80097ea:	68f8      	ldr	r0, [r7, #12]
 80097ec:	f000 fdec 	bl	800a3c8 <I2C_TransferConfig>
 80097f0:	e06d      	b.n	80098ce <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009800:	b2da      	uxtb	r2, r3
 8009802:	8979      	ldrh	r1, [r7, #10]
 8009804:	4b49      	ldr	r3, [pc, #292]	@ (800992c <HAL_I2C_Master_Receive+0x1e4>)
 8009806:	9300      	str	r3, [sp, #0]
 8009808:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f000 fddb 	bl	800a3c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009812:	e05c      	b.n	80098ce <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009814:	697a      	ldr	r2, [r7, #20]
 8009816:	6a39      	ldr	r1, [r7, #32]
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f000 fc69 	bl	800a0f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d001      	beq.n	8009828 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e07c      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009832:	b2d2      	uxtb	r2, r2
 8009834:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983a:	1c5a      	adds	r2, r3, #1
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009844:	3b01      	subs	r3, #1
 8009846:	b29a      	uxth	r2, r3
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009850:	b29b      	uxth	r3, r3
 8009852:	3b01      	subs	r3, #1
 8009854:	b29a      	uxth	r2, r3
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800985e:	b29b      	uxth	r3, r3
 8009860:	2b00      	cmp	r3, #0
 8009862:	d034      	beq.n	80098ce <HAL_I2C_Master_Receive+0x186>
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009868:	2b00      	cmp	r3, #0
 800986a:	d130      	bne.n	80098ce <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	2200      	movs	r2, #0
 8009874:	2180      	movs	r1, #128	@ 0x80
 8009876:	68f8      	ldr	r0, [r7, #12]
 8009878:	f000 fb56 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d001      	beq.n	8009886 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	e04d      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800988a:	b29b      	uxth	r3, r3
 800988c:	2bff      	cmp	r3, #255	@ 0xff
 800988e:	d90e      	bls.n	80098ae <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	22ff      	movs	r2, #255	@ 0xff
 8009894:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800989a:	b2da      	uxtb	r2, r3
 800989c:	8979      	ldrh	r1, [r7, #10]
 800989e:	2300      	movs	r3, #0
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f000 fd8e 	bl	800a3c8 <I2C_TransferConfig>
 80098ac:	e00f      	b.n	80098ce <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098b2:	b29a      	uxth	r2, r3
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098bc:	b2da      	uxtb	r2, r3
 80098be:	8979      	ldrh	r1, [r7, #10]
 80098c0:	2300      	movs	r3, #0
 80098c2:	9300      	str	r3, [sp, #0]
 80098c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f000 fd7d 	bl	800a3c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d19d      	bne.n	8009814 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098d8:	697a      	ldr	r2, [r7, #20]
 80098da:	6a39      	ldr	r1, [r7, #32]
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f000 fbc3 	bl	800a068 <I2C_WaitOnSTOPFlagUntilTimeout>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d001      	beq.n	80098ec <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	e01a      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2220      	movs	r2, #32
 80098f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	6859      	ldr	r1, [r3, #4]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009930 <HAL_I2C_Master_Receive+0x1e8>)
 8009900:	400b      	ands	r3, r1
 8009902:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2220      	movs	r2, #32
 8009908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2200      	movs	r2, #0
 8009918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800991c:	2300      	movs	r3, #0
 800991e:	e000      	b.n	8009922 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009920:	2302      	movs	r3, #2
  }
}
 8009922:	4618      	mov	r0, r3
 8009924:	3718      	adds	r7, #24
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	80002400 	.word	0x80002400
 8009930:	fe00e800 	.word	0xfe00e800

08009934 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b088      	sub	sp, #32
 8009938:	af02      	add	r7, sp, #8
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	4608      	mov	r0, r1
 800993e:	4611      	mov	r1, r2
 8009940:	461a      	mov	r2, r3
 8009942:	4603      	mov	r3, r0
 8009944:	817b      	strh	r3, [r7, #10]
 8009946:	460b      	mov	r3, r1
 8009948:	813b      	strh	r3, [r7, #8]
 800994a:	4613      	mov	r3, r2
 800994c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009954:	b2db      	uxtb	r3, r3
 8009956:	2b20      	cmp	r3, #32
 8009958:	f040 80f9 	bne.w	8009b4e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <HAL_I2C_Mem_Write+0x34>
 8009962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009964:	2b00      	cmp	r3, #0
 8009966:	d105      	bne.n	8009974 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800996e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e0ed      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800997a:	2b01      	cmp	r3, #1
 800997c:	d101      	bne.n	8009982 <HAL_I2C_Mem_Write+0x4e>
 800997e:	2302      	movs	r3, #2
 8009980:	e0e6      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2201      	movs	r2, #1
 8009986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800998a:	f7fe fd23 	bl	80083d4 <HAL_GetTick>
 800998e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	2319      	movs	r3, #25
 8009996:	2201      	movs	r2, #1
 8009998:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 fac3 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d001      	beq.n	80099ac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e0d1      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2221      	movs	r2, #33	@ 0x21
 80099b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2240      	movs	r2, #64	@ 0x40
 80099b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	6a3a      	ldr	r2, [r7, #32]
 80099c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80099cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80099d4:	88f8      	ldrh	r0, [r7, #6]
 80099d6:	893a      	ldrh	r2, [r7, #8]
 80099d8:	8979      	ldrh	r1, [r7, #10]
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	9301      	str	r3, [sp, #4]
 80099de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e0:	9300      	str	r3, [sp, #0]
 80099e2:	4603      	mov	r3, r0
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 f9d3 	bl	8009d90 <I2C_RequestMemoryWrite>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d005      	beq.n	80099fc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2200      	movs	r2, #0
 80099f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	e0a9      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2bff      	cmp	r3, #255	@ 0xff
 8009a04:	d90e      	bls.n	8009a24 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	22ff      	movs	r2, #255	@ 0xff
 8009a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	8979      	ldrh	r1, [r7, #10]
 8009a14:	2300      	movs	r3, #0
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 fcd3 	bl	800a3c8 <I2C_TransferConfig>
 8009a22:	e00f      	b.n	8009a44 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	8979      	ldrh	r1, [r7, #10]
 8009a36:	2300      	movs	r3, #0
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 fcc2 	bl	800a3c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 fac6 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d001      	beq.n	8009a58 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e07b      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a5c:	781a      	ldrb	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	3b01      	subs	r3, #1
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a80:	3b01      	subs	r3, #1
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d034      	beq.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d130      	bne.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	9300      	str	r3, [sp, #0]
 8009a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2180      	movs	r1, #128	@ 0x80
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 fa3f 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d001      	beq.n	8009ab4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e04d      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	2bff      	cmp	r3, #255	@ 0xff
 8009abc:	d90e      	bls.n	8009adc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	22ff      	movs	r2, #255	@ 0xff
 8009ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ac8:	b2da      	uxtb	r2, r3
 8009aca:	8979      	ldrh	r1, [r7, #10]
 8009acc:	2300      	movs	r3, #0
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 fc77 	bl	800a3c8 <I2C_TransferConfig>
 8009ada:	e00f      	b.n	8009afc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ae0:	b29a      	uxth	r2, r3
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	8979      	ldrh	r1, [r7, #10]
 8009aee:	2300      	movs	r3, #0
 8009af0:	9300      	str	r3, [sp, #0]
 8009af2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f000 fc66 	bl	800a3c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d19e      	bne.n	8009a44 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	f000 faac 	bl	800a068 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e01a      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	6859      	ldr	r1, [r3, #4]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b58 <HAL_I2C_Mem_Write+0x224>)
 8009b2e:	400b      	ands	r3, r1
 8009b30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	e000      	b.n	8009b50 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009b4e:	2302      	movs	r3, #2
  }
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	fe00e800 	.word	0xfe00e800

08009b5c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b088      	sub	sp, #32
 8009b60:	af02      	add	r7, sp, #8
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	4608      	mov	r0, r1
 8009b66:	4611      	mov	r1, r2
 8009b68:	461a      	mov	r2, r3
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	817b      	strh	r3, [r7, #10]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	813b      	strh	r3, [r7, #8]
 8009b72:	4613      	mov	r3, r2
 8009b74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b20      	cmp	r3, #32
 8009b80:	f040 80fd 	bne.w	8009d7e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d002      	beq.n	8009b90 <HAL_I2C_Mem_Read+0x34>
 8009b8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d105      	bne.n	8009b9c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b96:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e0f1      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	d101      	bne.n	8009baa <HAL_I2C_Mem_Read+0x4e>
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	e0ea      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009bb2:	f7fe fc0f 	bl	80083d4 <HAL_GetTick>
 8009bb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	2319      	movs	r3, #25
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009bc4:	68f8      	ldr	r0, [r7, #12]
 8009bc6:	f000 f9af 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d001      	beq.n	8009bd4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e0d5      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2222      	movs	r2, #34	@ 0x22
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2240      	movs	r2, #64	@ 0x40
 8009be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2200      	movs	r2, #0
 8009be8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6a3a      	ldr	r2, [r7, #32]
 8009bee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009bfc:	88f8      	ldrh	r0, [r7, #6]
 8009bfe:	893a      	ldrh	r2, [r7, #8]
 8009c00:	8979      	ldrh	r1, [r7, #10]
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	9301      	str	r3, [sp, #4]
 8009c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f000 f913 	bl	8009e38 <I2C_RequestMemoryRead>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d005      	beq.n	8009c24 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e0ad      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	2bff      	cmp	r3, #255	@ 0xff
 8009c2c:	d90e      	bls.n	8009c4c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	22ff      	movs	r2, #255	@ 0xff
 8009c32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c38:	b2da      	uxtb	r2, r3
 8009c3a:	8979      	ldrh	r1, [r7, #10]
 8009c3c:	4b52      	ldr	r3, [pc, #328]	@ (8009d88 <HAL_I2C_Mem_Read+0x22c>)
 8009c3e:	9300      	str	r3, [sp, #0]
 8009c40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f000 fbbf 	bl	800a3c8 <I2C_TransferConfig>
 8009c4a:	e00f      	b.n	8009c6c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	8979      	ldrh	r1, [r7, #10]
 8009c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d88 <HAL_I2C_Mem_Read+0x22c>)
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f000 fbae 	bl	800a3c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c72:	2200      	movs	r2, #0
 8009c74:	2104      	movs	r1, #4
 8009c76:	68f8      	ldr	r0, [r7, #12]
 8009c78:	f000 f956 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e07c      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c90:	b2d2      	uxtb	r2, r2
 8009c92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c98:	1c5a      	adds	r2, r3, #1
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ca2:	3b01      	subs	r3, #1
 8009ca4:	b29a      	uxth	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d034      	beq.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d130      	bne.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	9300      	str	r3, [sp, #0]
 8009cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	2180      	movs	r1, #128	@ 0x80
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f000 f927 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d001      	beq.n	8009ce4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e04d      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	2bff      	cmp	r3, #255	@ 0xff
 8009cec:	d90e      	bls.n	8009d0c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	22ff      	movs	r2, #255	@ 0xff
 8009cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cf8:	b2da      	uxtb	r2, r3
 8009cfa:	8979      	ldrh	r1, [r7, #10]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9300      	str	r3, [sp, #0]
 8009d00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f000 fb5f 	bl	800a3c8 <I2C_TransferConfig>
 8009d0a:	e00f      	b.n	8009d2c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	8979      	ldrh	r1, [r7, #10]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f000 fb4e 	bl	800a3c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d19a      	bne.n	8009c6c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d3a:	68f8      	ldr	r0, [r7, #12]
 8009d3c:	f000 f994 	bl	800a068 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009d46:	2301      	movs	r3, #1
 8009d48:	e01a      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2220      	movs	r2, #32
 8009d50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	6859      	ldr	r1, [r3, #4]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009d8c <HAL_I2C_Mem_Read+0x230>)
 8009d5e:	400b      	ands	r3, r1
 8009d60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2220      	movs	r2, #32
 8009d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	e000      	b.n	8009d80 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009d7e:	2302      	movs	r3, #2
  }
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3718      	adds	r7, #24
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	80002400 	.word	0x80002400
 8009d8c:	fe00e800 	.word	0xfe00e800

08009d90 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af02      	add	r7, sp, #8
 8009d96:	60f8      	str	r0, [r7, #12]
 8009d98:	4608      	mov	r0, r1
 8009d9a:	4611      	mov	r1, r2
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	4603      	mov	r3, r0
 8009da0:	817b      	strh	r3, [r7, #10]
 8009da2:	460b      	mov	r3, r1
 8009da4:	813b      	strh	r3, [r7, #8]
 8009da6:	4613      	mov	r3, r2
 8009da8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009daa:	88fb      	ldrh	r3, [r7, #6]
 8009dac:	b2da      	uxtb	r2, r3
 8009dae:	8979      	ldrh	r1, [r7, #10]
 8009db0:	4b20      	ldr	r3, [pc, #128]	@ (8009e34 <I2C_RequestMemoryWrite+0xa4>)
 8009db2:	9300      	str	r3, [sp, #0]
 8009db4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f000 fb05 	bl	800a3c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dbe:	69fa      	ldr	r2, [r7, #28]
 8009dc0:	69b9      	ldr	r1, [r7, #24]
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 f909 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d001      	beq.n	8009dd2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	e02c      	b.n	8009e2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009dd2:	88fb      	ldrh	r3, [r7, #6]
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d105      	bne.n	8009de4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009dd8:	893b      	ldrh	r3, [r7, #8]
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009de2:	e015      	b.n	8009e10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009de4:	893b      	ldrh	r3, [r7, #8]
 8009de6:	0a1b      	lsrs	r3, r3, #8
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	b2da      	uxtb	r2, r3
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009df2:	69fa      	ldr	r2, [r7, #28]
 8009df4:	69b9      	ldr	r1, [r7, #24]
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f000 f8ef 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d001      	beq.n	8009e06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e012      	b.n	8009e2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e06:	893b      	ldrh	r3, [r7, #8]
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	9300      	str	r3, [sp, #0]
 8009e14:	69bb      	ldr	r3, [r7, #24]
 8009e16:	2200      	movs	r2, #0
 8009e18:	2180      	movs	r1, #128	@ 0x80
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f000 f884 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d001      	beq.n	8009e2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e000      	b.n	8009e2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009e2a:	2300      	movs	r3, #0
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3710      	adds	r7, #16
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	80002000 	.word	0x80002000

08009e38 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b086      	sub	sp, #24
 8009e3c:	af02      	add	r7, sp, #8
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	4608      	mov	r0, r1
 8009e42:	4611      	mov	r1, r2
 8009e44:	461a      	mov	r2, r3
 8009e46:	4603      	mov	r3, r0
 8009e48:	817b      	strh	r3, [r7, #10]
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	813b      	strh	r3, [r7, #8]
 8009e4e:	4613      	mov	r3, r2
 8009e50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e52:	88fb      	ldrh	r3, [r7, #6]
 8009e54:	b2da      	uxtb	r2, r3
 8009e56:	8979      	ldrh	r1, [r7, #10]
 8009e58:	4b20      	ldr	r3, [pc, #128]	@ (8009edc <I2C_RequestMemoryRead+0xa4>)
 8009e5a:	9300      	str	r3, [sp, #0]
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f000 fab2 	bl	800a3c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e64:	69fa      	ldr	r2, [r7, #28]
 8009e66:	69b9      	ldr	r1, [r7, #24]
 8009e68:	68f8      	ldr	r0, [r7, #12]
 8009e6a:	f000 f8b6 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d001      	beq.n	8009e78 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	e02c      	b.n	8009ed2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e78:	88fb      	ldrh	r3, [r7, #6]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d105      	bne.n	8009e8a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e7e:	893b      	ldrh	r3, [r7, #8]
 8009e80:	b2da      	uxtb	r2, r3
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	629a      	str	r2, [r3, #40]	@ 0x28
 8009e88:	e015      	b.n	8009eb6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e8a:	893b      	ldrh	r3, [r7, #8]
 8009e8c:	0a1b      	lsrs	r3, r3, #8
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	b2da      	uxtb	r2, r3
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e98:	69fa      	ldr	r2, [r7, #28]
 8009e9a:	69b9      	ldr	r1, [r7, #24]
 8009e9c:	68f8      	ldr	r0, [r7, #12]
 8009e9e:	f000 f89c 	bl	8009fda <I2C_WaitOnTXISFlagUntilTimeout>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e012      	b.n	8009ed2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009eac:	893b      	ldrh	r3, [r7, #8]
 8009eae:	b2da      	uxtb	r2, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	9300      	str	r3, [sp, #0]
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	2140      	movs	r1, #64	@ 0x40
 8009ec0:	68f8      	ldr	r0, [r7, #12]
 8009ec2:	f000 f831 	bl	8009f28 <I2C_WaitOnFlagUntilTimeout>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009ecc:	2301      	movs	r3, #1
 8009ece:	e000      	b.n	8009ed2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}
 8009eda:	bf00      	nop
 8009edc:	80002000 	.word	0x80002000

08009ee0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b083      	sub	sp, #12
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	699b      	ldr	r3, [r3, #24]
 8009eee:	f003 0302 	and.w	r3, r3, #2
 8009ef2:	2b02      	cmp	r3, #2
 8009ef4:	d103      	bne.n	8009efe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2200      	movs	r2, #0
 8009efc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	699b      	ldr	r3, [r3, #24]
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d007      	beq.n	8009f1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	699a      	ldr	r2, [r3, #24]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f042 0201 	orr.w	r2, r2, #1
 8009f1a:	619a      	str	r2, [r3, #24]
  }
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	4613      	mov	r3, r2
 8009f36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f38:	e03b      	b.n	8009fb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f3a:	69ba      	ldr	r2, [r7, #24]
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	68f8      	ldr	r0, [r7, #12]
 8009f40:	f000 f962 	bl	800a208 <I2C_IsErrorOccurred>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	e041      	b.n	8009fd2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f54:	d02d      	beq.n	8009fb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f56:	f7fe fa3d 	bl	80083d4 <HAL_GetTick>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	1ad3      	subs	r3, r2, r3
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d302      	bcc.n	8009f6c <I2C_WaitOnFlagUntilTimeout+0x44>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d122      	bne.n	8009fb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	699a      	ldr	r2, [r3, #24]
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	4013      	ands	r3, r2
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	bf0c      	ite	eq
 8009f7c:	2301      	moveq	r3, #1
 8009f7e:	2300      	movne	r3, #0
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	461a      	mov	r2, r3
 8009f84:	79fb      	ldrb	r3, [r7, #7]
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d113      	bne.n	8009fb2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f8e:	f043 0220 	orr.w	r2, r3, #32
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2220      	movs	r2, #32
 8009f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e00f      	b.n	8009fd2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	699a      	ldr	r2, [r3, #24]
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	4013      	ands	r3, r2
 8009fbc:	68ba      	ldr	r2, [r7, #8]
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	bf0c      	ite	eq
 8009fc2:	2301      	moveq	r3, #1
 8009fc4:	2300      	movne	r3, #0
 8009fc6:	b2db      	uxtb	r3, r3
 8009fc8:	461a      	mov	r2, r3
 8009fca:	79fb      	ldrb	r3, [r7, #7]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d0b4      	beq.n	8009f3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b084      	sub	sp, #16
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	60f8      	str	r0, [r7, #12]
 8009fe2:	60b9      	str	r1, [r7, #8]
 8009fe4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009fe6:	e033      	b.n	800a050 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	68b9      	ldr	r1, [r7, #8]
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 f90b 	bl	800a208 <I2C_IsErrorOccurred>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d001      	beq.n	8009ffc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e031      	b.n	800a060 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a002:	d025      	beq.n	800a050 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a004:	f7fe f9e6 	bl	80083d4 <HAL_GetTick>
 800a008:	4602      	mov	r2, r0
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	1ad3      	subs	r3, r2, r3
 800a00e:	68ba      	ldr	r2, [r7, #8]
 800a010:	429a      	cmp	r2, r3
 800a012:	d302      	bcc.n	800a01a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d11a      	bne.n	800a050 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	699b      	ldr	r3, [r3, #24]
 800a020:	f003 0302 	and.w	r3, r3, #2
 800a024:	2b02      	cmp	r3, #2
 800a026:	d013      	beq.n	800a050 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a02c:	f043 0220 	orr.w	r2, r3, #32
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2220      	movs	r2, #32
 800a038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2200      	movs	r2, #0
 800a048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e007      	b.n	800a060 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d1c4      	bne.n	8009fe8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a074:	e02f      	b.n	800a0d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	68b9      	ldr	r1, [r7, #8]
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f000 f8c4 	bl	800a208 <I2C_IsErrorOccurred>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	e02d      	b.n	800a0e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a08a:	f7fe f9a3 	bl	80083d4 <HAL_GetTick>
 800a08e:	4602      	mov	r2, r0
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	429a      	cmp	r2, r3
 800a098:	d302      	bcc.n	800a0a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d11a      	bne.n	800a0d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	f003 0320 	and.w	r3, r3, #32
 800a0aa:	2b20      	cmp	r3, #32
 800a0ac:	d013      	beq.n	800a0d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0b2:	f043 0220 	orr.w	r2, r3, #32
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e007      	b.n	800a0e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	f003 0320 	and.w	r3, r3, #32
 800a0e0:	2b20      	cmp	r3, #32
 800a0e2:	d1c8      	bne.n	800a076 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a0e4:	2300      	movs	r3, #0
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3710      	adds	r7, #16
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
	...

0800a0f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b086      	sub	sp, #24
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a100:	e071      	b.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a102:	687a      	ldr	r2, [r7, #4]
 800a104:	68b9      	ldr	r1, [r7, #8]
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f000 f87e 	bl	800a208 <I2C_IsErrorOccurred>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d001      	beq.n	800a116 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800a112:	2301      	movs	r3, #1
 800a114:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	699b      	ldr	r3, [r3, #24]
 800a11c:	f003 0320 	and.w	r3, r3, #32
 800a120:	2b20      	cmp	r3, #32
 800a122:	d13b      	bne.n	800a19c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800a124:	7dfb      	ldrb	r3, [r7, #23]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d138      	bne.n	800a19c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	f003 0304 	and.w	r3, r3, #4
 800a134:	2b04      	cmp	r3, #4
 800a136:	d105      	bne.n	800a144 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d001      	beq.n	800a144 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800a140:	2300      	movs	r3, #0
 800a142:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	699b      	ldr	r3, [r3, #24]
 800a14a:	f003 0310 	and.w	r3, r3, #16
 800a14e:	2b10      	cmp	r3, #16
 800a150:	d121      	bne.n	800a196 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	2210      	movs	r2, #16
 800a158:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2204      	movs	r2, #4
 800a15e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	2220      	movs	r2, #32
 800a166:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	6859      	ldr	r1, [r3, #4]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681a      	ldr	r2, [r3, #0]
 800a172:	4b24      	ldr	r3, [pc, #144]	@ (800a204 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800a174:	400b      	ands	r3, r1
 800a176:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2220      	movs	r2, #32
 800a17c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2200      	movs	r2, #0
 800a184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	75fb      	strb	r3, [r7, #23]
 800a194:	e002      	b.n	800a19c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2200      	movs	r2, #0
 800a19a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800a19c:	f7fe f91a 	bl	80083d4 <HAL_GetTick>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d302      	bcc.n	800a1b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d119      	bne.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800a1b2:	7dfb      	ldrb	r3, [r7, #23]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d116      	bne.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	699b      	ldr	r3, [r3, #24]
 800a1be:	f003 0304 	and.w	r3, r3, #4
 800a1c2:	2b04      	cmp	r3, #4
 800a1c4:	d00f      	beq.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1ca:	f043 0220 	orr.w	r2, r3, #32
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2220      	movs	r2, #32
 800a1d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	f003 0304 	and.w	r3, r3, #4
 800a1f0:	2b04      	cmp	r3, #4
 800a1f2:	d002      	beq.n	800a1fa <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800a1f4:	7dfb      	ldrb	r3, [r7, #23]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d083      	beq.n	800a102 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800a1fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}
 800a204:	fe00e800 	.word	0xfe00e800

0800a208 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b08a      	sub	sp, #40	@ 0x28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a214:	2300      	movs	r3, #0
 800a216:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a222:	2300      	movs	r3, #0
 800a224:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	f003 0310 	and.w	r3, r3, #16
 800a230:	2b00      	cmp	r3, #0
 800a232:	d068      	beq.n	800a306 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	2210      	movs	r2, #16
 800a23a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a23c:	e049      	b.n	800a2d2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a244:	d045      	beq.n	800a2d2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a246:	f7fe f8c5 	bl	80083d4 <HAL_GetTick>
 800a24a:	4602      	mov	r2, r0
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	1ad3      	subs	r3, r2, r3
 800a250:	68ba      	ldr	r2, [r7, #8]
 800a252:	429a      	cmp	r2, r3
 800a254:	d302      	bcc.n	800a25c <I2C_IsErrorOccurred+0x54>
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d13a      	bne.n	800a2d2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a266:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a26e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	699b      	ldr	r3, [r3, #24]
 800a276:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a27a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a27e:	d121      	bne.n	800a2c4 <I2C_IsErrorOccurred+0xbc>
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a286:	d01d      	beq.n	800a2c4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a288:	7cfb      	ldrb	r3, [r7, #19]
 800a28a:	2b20      	cmp	r3, #32
 800a28c:	d01a      	beq.n	800a2c4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a29c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a29e:	f7fe f899 	bl	80083d4 <HAL_GetTick>
 800a2a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a2a4:	e00e      	b.n	800a2c4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a2a6:	f7fe f895 	bl	80083d4 <HAL_GetTick>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	1ad3      	subs	r3, r2, r3
 800a2b0:	2b19      	cmp	r3, #25
 800a2b2:	d907      	bls.n	800a2c4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	f043 0320 	orr.w	r3, r3, #32
 800a2ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a2c2:	e006      	b.n	800a2d2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	699b      	ldr	r3, [r3, #24]
 800a2ca:	f003 0320 	and.w	r3, r3, #32
 800a2ce:	2b20      	cmp	r3, #32
 800a2d0:	d1e9      	bne.n	800a2a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	699b      	ldr	r3, [r3, #24]
 800a2d8:	f003 0320 	and.w	r3, r3, #32
 800a2dc:	2b20      	cmp	r3, #32
 800a2de:	d003      	beq.n	800a2e8 <I2C_IsErrorOccurred+0xe0>
 800a2e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d0aa      	beq.n	800a23e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a2e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d103      	bne.n	800a2f8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	2220      	movs	r2, #32
 800a2f6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a2f8:	6a3b      	ldr	r3, [r7, #32]
 800a2fa:	f043 0304 	orr.w	r3, r3, #4
 800a2fe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a300:	2301      	movs	r3, #1
 800a302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	699b      	ldr	r3, [r3, #24]
 800a30c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00b      	beq.n	800a330 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a318:	6a3b      	ldr	r3, [r7, #32]
 800a31a:	f043 0301 	orr.w	r3, r3, #1
 800a31e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00b      	beq.n	800a352 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	f043 0308 	orr.w	r3, r3, #8
 800a340:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a34a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00b      	beq.n	800a374 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a35c:	6a3b      	ldr	r3, [r7, #32]
 800a35e:	f043 0302 	orr.w	r3, r3, #2
 800a362:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a36c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a374:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d01c      	beq.n	800a3b6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a37c:	68f8      	ldr	r0, [r7, #12]
 800a37e:	f7ff fdaf 	bl	8009ee0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	6859      	ldr	r1, [r3, #4]
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	4b0d      	ldr	r3, [pc, #52]	@ (800a3c4 <I2C_IsErrorOccurred+0x1bc>)
 800a38e:	400b      	ands	r3, r1
 800a390:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	431a      	orrs	r2, r3
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a3b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3728      	adds	r7, #40	@ 0x28
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	fe00e800 	.word	0xfe00e800

0800a3c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b087      	sub	sp, #28
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	607b      	str	r3, [r7, #4]
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	817b      	strh	r3, [r7, #10]
 800a3d6:	4613      	mov	r3, r2
 800a3d8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3da:	897b      	ldrh	r3, [r7, #10]
 800a3dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a3e0:	7a7b      	ldrb	r3, [r7, #9]
 800a3e2:	041b      	lsls	r3, r3, #16
 800a3e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3e8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a3ee:	6a3b      	ldr	r3, [r7, #32]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a3f6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	685a      	ldr	r2, [r3, #4]
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	0d5b      	lsrs	r3, r3, #21
 800a402:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a406:	4b08      	ldr	r3, [pc, #32]	@ (800a428 <I2C_TransferConfig+0x60>)
 800a408:	430b      	orrs	r3, r1
 800a40a:	43db      	mvns	r3, r3
 800a40c:	ea02 0103 	and.w	r1, r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	697a      	ldr	r2, [r7, #20]
 800a416:	430a      	orrs	r2, r1
 800a418:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a41a:	bf00      	nop
 800a41c:	371c      	adds	r7, #28
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	03ff63ff 	.word	0x03ff63ff

0800a42c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b20      	cmp	r3, #32
 800a440:	d138      	bne.n	800a4b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d101      	bne.n	800a450 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a44c:	2302      	movs	r3, #2
 800a44e:	e032      	b.n	800a4b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2224      	movs	r2, #36	@ 0x24
 800a45c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f022 0201 	bic.w	r2, r2, #1
 800a46e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a47e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6819      	ldr	r1, [r3, #0]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	683a      	ldr	r2, [r7, #0]
 800a48c:	430a      	orrs	r2, r1
 800a48e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f042 0201 	orr.w	r2, r2, #1
 800a49e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2220      	movs	r2, #32
 800a4a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	e000      	b.n	800a4b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a4b4:	2302      	movs	r3, #2
  }
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	370c      	adds	r7, #12
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr

0800a4c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a4c2:	b480      	push	{r7}
 800a4c4:	b085      	sub	sp, #20
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
 800a4ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b20      	cmp	r3, #32
 800a4d6:	d139      	bne.n	800a54c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d101      	bne.n	800a4e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a4e2:	2302      	movs	r3, #2
 800a4e4:	e033      	b.n	800a54e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2224      	movs	r2, #36	@ 0x24
 800a4f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	681a      	ldr	r2, [r3, #0]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f022 0201 	bic.w	r2, r2, #1
 800a504:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a514:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	021b      	lsls	r3, r3, #8
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	4313      	orrs	r3, r2
 800a51e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f042 0201 	orr.w	r2, r2, #1
 800a536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2220      	movs	r2, #32
 800a53c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2200      	movs	r2, #0
 800a544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	e000      	b.n	800a54e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a54c:	2302      	movs	r3, #2
  }
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3714      	adds	r7, #20
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr
	...

0800a55c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b085      	sub	sp, #20
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d141      	bne.n	800a5ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a56a:	4b4b      	ldr	r3, [pc, #300]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a576:	d131      	bne.n	800a5dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a578:	4b47      	ldr	r3, [pc, #284]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a57a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a57e:	4a46      	ldr	r2, [pc, #280]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a588:	4b43      	ldr	r3, [pc, #268]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a590:	4a41      	ldr	r2, [pc, #260]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a596:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a598:	4b40      	ldr	r3, [pc, #256]	@ (800a69c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2232      	movs	r2, #50	@ 0x32
 800a59e:	fb02 f303 	mul.w	r3, r2, r3
 800a5a2:	4a3f      	ldr	r2, [pc, #252]	@ (800a6a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a5a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a5a8:	0c9b      	lsrs	r3, r3, #18
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a5ae:	e002      	b.n	800a5b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a5b6:	4b38      	ldr	r3, [pc, #224]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5b8:	695b      	ldr	r3, [r3, #20]
 800a5ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5c2:	d102      	bne.n	800a5ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d1f2      	bne.n	800a5b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a5ca:	4b33      	ldr	r3, [pc, #204]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5cc:	695b      	ldr	r3, [r3, #20]
 800a5ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5d6:	d158      	bne.n	800a68a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a5d8:	2303      	movs	r3, #3
 800a5da:	e057      	b.n	800a68c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a5dc:	4b2e      	ldr	r3, [pc, #184]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a5e2:	4a2d      	ldr	r2, [pc, #180]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a5ec:	e04d      	b.n	800a68a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5f4:	d141      	bne.n	800a67a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a5f6:	4b28      	ldr	r3, [pc, #160]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a5fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a602:	d131      	bne.n	800a668 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a604:	4b24      	ldr	r3, [pc, #144]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a606:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a60a:	4a23      	ldr	r2, [pc, #140]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a60c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a610:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a614:	4b20      	ldr	r3, [pc, #128]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a61c:	4a1e      	ldr	r2, [pc, #120]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a61e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a622:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a624:	4b1d      	ldr	r3, [pc, #116]	@ (800a69c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2232      	movs	r2, #50	@ 0x32
 800a62a:	fb02 f303 	mul.w	r3, r2, r3
 800a62e:	4a1c      	ldr	r2, [pc, #112]	@ (800a6a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a630:	fba2 2303 	umull	r2, r3, r2, r3
 800a634:	0c9b      	lsrs	r3, r3, #18
 800a636:	3301      	adds	r3, #1
 800a638:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a63a:	e002      	b.n	800a642 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	3b01      	subs	r3, #1
 800a640:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a642:	4b15      	ldr	r3, [pc, #84]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a644:	695b      	ldr	r3, [r3, #20]
 800a646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a64a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a64e:	d102      	bne.n	800a656 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d1f2      	bne.n	800a63c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a656:	4b10      	ldr	r3, [pc, #64]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a658:	695b      	ldr	r3, [r3, #20]
 800a65a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a65e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a662:	d112      	bne.n	800a68a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a664:	2303      	movs	r3, #3
 800a666:	e011      	b.n	800a68c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a668:	4b0b      	ldr	r3, [pc, #44]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a66a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a66e:	4a0a      	ldr	r2, [pc, #40]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a670:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a674:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a678:	e007      	b.n	800a68a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a67a:	4b07      	ldr	r3, [pc, #28]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a682:	4a05      	ldr	r2, [pc, #20]	@ (800a698 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a684:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a688:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr
 800a698:	40007000 	.word	0x40007000
 800a69c:	20000004 	.word	0x20000004
 800a6a0:	431bde83 	.word	0x431bde83

0800a6a4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a6a8:	4b05      	ldr	r3, [pc, #20]	@ (800a6c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	4a04      	ldr	r2, [pc, #16]	@ (800a6c0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a6ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6b2:	6093      	str	r3, [r2, #8]
}
 800a6b4:	bf00      	nop
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	40007000 	.word	0x40007000

0800a6c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b088      	sub	sp, #32
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d101      	bne.n	800a6d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e2fe      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f003 0301 	and.w	r3, r3, #1
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d075      	beq.n	800a7ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6e2:	4b97      	ldr	r3, [pc, #604]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a6e4:	689b      	ldr	r3, [r3, #8]
 800a6e6:	f003 030c 	and.w	r3, r3, #12
 800a6ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a6ec:	4b94      	ldr	r3, [pc, #592]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a6ee:	68db      	ldr	r3, [r3, #12]
 800a6f0:	f003 0303 	and.w	r3, r3, #3
 800a6f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	2b0c      	cmp	r3, #12
 800a6fa:	d102      	bne.n	800a702 <HAL_RCC_OscConfig+0x3e>
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	d002      	beq.n	800a708 <HAL_RCC_OscConfig+0x44>
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	2b08      	cmp	r3, #8
 800a706:	d10b      	bne.n	800a720 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a708:	4b8d      	ldr	r3, [pc, #564]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a710:	2b00      	cmp	r3, #0
 800a712:	d05b      	beq.n	800a7cc <HAL_RCC_OscConfig+0x108>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d157      	bne.n	800a7cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a71c:	2301      	movs	r3, #1
 800a71e:	e2d9      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	685b      	ldr	r3, [r3, #4]
 800a724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a728:	d106      	bne.n	800a738 <HAL_RCC_OscConfig+0x74>
 800a72a:	4b85      	ldr	r3, [pc, #532]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a84      	ldr	r2, [pc, #528]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a734:	6013      	str	r3, [r2, #0]
 800a736:	e01d      	b.n	800a774 <HAL_RCC_OscConfig+0xb0>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a740:	d10c      	bne.n	800a75c <HAL_RCC_OscConfig+0x98>
 800a742:	4b7f      	ldr	r3, [pc, #508]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a7e      	ldr	r2, [pc, #504]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a74c:	6013      	str	r3, [r2, #0]
 800a74e:	4b7c      	ldr	r3, [pc, #496]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a7b      	ldr	r2, [pc, #492]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a758:	6013      	str	r3, [r2, #0]
 800a75a:	e00b      	b.n	800a774 <HAL_RCC_OscConfig+0xb0>
 800a75c:	4b78      	ldr	r3, [pc, #480]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a77      	ldr	r2, [pc, #476]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a766:	6013      	str	r3, [r2, #0]
 800a768:	4b75      	ldr	r3, [pc, #468]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	4a74      	ldr	r2, [pc, #464]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a76e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d013      	beq.n	800a7a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a77c:	f7fd fe2a 	bl	80083d4 <HAL_GetTick>
 800a780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a782:	e008      	b.n	800a796 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a784:	f7fd fe26 	bl	80083d4 <HAL_GetTick>
 800a788:	4602      	mov	r2, r0
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	1ad3      	subs	r3, r2, r3
 800a78e:	2b64      	cmp	r3, #100	@ 0x64
 800a790:	d901      	bls.n	800a796 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a792:	2303      	movs	r3, #3
 800a794:	e29e      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a796:	4b6a      	ldr	r3, [pc, #424]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d0f0      	beq.n	800a784 <HAL_RCC_OscConfig+0xc0>
 800a7a2:	e014      	b.n	800a7ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7a4:	f7fd fe16 	bl	80083d4 <HAL_GetTick>
 800a7a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7aa:	e008      	b.n	800a7be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7ac:	f7fd fe12 	bl	80083d4 <HAL_GetTick>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	1ad3      	subs	r3, r2, r3
 800a7b6:	2b64      	cmp	r3, #100	@ 0x64
 800a7b8:	d901      	bls.n	800a7be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e28a      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7be:	4b60      	ldr	r3, [pc, #384]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1f0      	bne.n	800a7ac <HAL_RCC_OscConfig+0xe8>
 800a7ca:	e000      	b.n	800a7ce <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f003 0302 	and.w	r3, r3, #2
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d075      	beq.n	800a8c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a7da:	4b59      	ldr	r3, [pc, #356]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	f003 030c 	and.w	r3, r3, #12
 800a7e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a7e4:	4b56      	ldr	r3, [pc, #344]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	f003 0303 	and.w	r3, r3, #3
 800a7ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	2b0c      	cmp	r3, #12
 800a7f2:	d102      	bne.n	800a7fa <HAL_RCC_OscConfig+0x136>
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	d002      	beq.n	800a800 <HAL_RCC_OscConfig+0x13c>
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	2b04      	cmp	r3, #4
 800a7fe:	d11f      	bne.n	800a840 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a800:	4b4f      	ldr	r3, [pc, #316]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d005      	beq.n	800a818 <HAL_RCC_OscConfig+0x154>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	68db      	ldr	r3, [r3, #12]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d101      	bne.n	800a818 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a814:	2301      	movs	r3, #1
 800a816:	e25d      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a818:	4b49      	ldr	r3, [pc, #292]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	061b      	lsls	r3, r3, #24
 800a826:	4946      	ldr	r1, [pc, #280]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a828:	4313      	orrs	r3, r2
 800a82a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a82c:	4b45      	ldr	r3, [pc, #276]	@ (800a944 <HAL_RCC_OscConfig+0x280>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4618      	mov	r0, r3
 800a832:	f7fc ffbd 	bl	80077b0 <HAL_InitTick>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d043      	beq.n	800a8c4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	e249      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	68db      	ldr	r3, [r3, #12]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d023      	beq.n	800a890 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a848:	4b3d      	ldr	r3, [pc, #244]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a3c      	ldr	r2, [pc, #240]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a84e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a854:	f7fd fdbe 	bl	80083d4 <HAL_GetTick>
 800a858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a85a:	e008      	b.n	800a86e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a85c:	f7fd fdba 	bl	80083d4 <HAL_GetTick>
 800a860:	4602      	mov	r2, r0
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	1ad3      	subs	r3, r2, r3
 800a866:	2b02      	cmp	r3, #2
 800a868:	d901      	bls.n	800a86e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e232      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a86e:	4b34      	ldr	r3, [pc, #208]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a876:	2b00      	cmp	r3, #0
 800a878:	d0f0      	beq.n	800a85c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a87a:	4b31      	ldr	r3, [pc, #196]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	061b      	lsls	r3, r3, #24
 800a888:	492d      	ldr	r1, [pc, #180]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a88a:	4313      	orrs	r3, r2
 800a88c:	604b      	str	r3, [r1, #4]
 800a88e:	e01a      	b.n	800a8c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a890:	4b2b      	ldr	r3, [pc, #172]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a2a      	ldr	r2, [pc, #168]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a896:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a89a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a89c:	f7fd fd9a 	bl	80083d4 <HAL_GetTick>
 800a8a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a8a2:	e008      	b.n	800a8b6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8a4:	f7fd fd96 	bl	80083d4 <HAL_GetTick>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	1ad3      	subs	r3, r2, r3
 800a8ae:	2b02      	cmp	r3, #2
 800a8b0:	d901      	bls.n	800a8b6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	e20e      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a8b6:	4b22      	ldr	r3, [pc, #136]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d1f0      	bne.n	800a8a4 <HAL_RCC_OscConfig+0x1e0>
 800a8c2:	e000      	b.n	800a8c6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a8c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 0308 	and.w	r3, r3, #8
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d041      	beq.n	800a956 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	695b      	ldr	r3, [r3, #20]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d01c      	beq.n	800a914 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a8da:	4b19      	ldr	r3, [pc, #100]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a8dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8e0:	4a17      	ldr	r2, [pc, #92]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a8e2:	f043 0301 	orr.w	r3, r3, #1
 800a8e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8ea:	f7fd fd73 	bl	80083d4 <HAL_GetTick>
 800a8ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a8f0:	e008      	b.n	800a904 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a8f2:	f7fd fd6f 	bl	80083d4 <HAL_GetTick>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	1ad3      	subs	r3, r2, r3
 800a8fc:	2b02      	cmp	r3, #2
 800a8fe:	d901      	bls.n	800a904 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a900:	2303      	movs	r3, #3
 800a902:	e1e7      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a904:	4b0e      	ldr	r3, [pc, #56]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a90a:	f003 0302 	and.w	r3, r3, #2
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d0ef      	beq.n	800a8f2 <HAL_RCC_OscConfig+0x22e>
 800a912:	e020      	b.n	800a956 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a914:	4b0a      	ldr	r3, [pc, #40]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a916:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a91a:	4a09      	ldr	r2, [pc, #36]	@ (800a940 <HAL_RCC_OscConfig+0x27c>)
 800a91c:	f023 0301 	bic.w	r3, r3, #1
 800a920:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a924:	f7fd fd56 	bl	80083d4 <HAL_GetTick>
 800a928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a92a:	e00d      	b.n	800a948 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a92c:	f7fd fd52 	bl	80083d4 <HAL_GetTick>
 800a930:	4602      	mov	r2, r0
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	2b02      	cmp	r3, #2
 800a938:	d906      	bls.n	800a948 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a93a:	2303      	movs	r3, #3
 800a93c:	e1ca      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
 800a93e:	bf00      	nop
 800a940:	40021000 	.word	0x40021000
 800a944:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a948:	4b8c      	ldr	r3, [pc, #560]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a94a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a94e:	f003 0302 	and.w	r3, r3, #2
 800a952:	2b00      	cmp	r3, #0
 800a954:	d1ea      	bne.n	800a92c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f003 0304 	and.w	r3, r3, #4
 800a95e:	2b00      	cmp	r3, #0
 800a960:	f000 80a6 	beq.w	800aab0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a964:	2300      	movs	r3, #0
 800a966:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a968:	4b84      	ldr	r3, [pc, #528]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a96a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a96c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a970:	2b00      	cmp	r3, #0
 800a972:	d101      	bne.n	800a978 <HAL_RCC_OscConfig+0x2b4>
 800a974:	2301      	movs	r3, #1
 800a976:	e000      	b.n	800a97a <HAL_RCC_OscConfig+0x2b6>
 800a978:	2300      	movs	r3, #0
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00d      	beq.n	800a99a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a97e:	4b7f      	ldr	r3, [pc, #508]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a982:	4a7e      	ldr	r2, [pc, #504]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a988:	6593      	str	r3, [r2, #88]	@ 0x58
 800a98a:	4b7c      	ldr	r3, [pc, #496]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a98c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a98e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a992:	60fb      	str	r3, [r7, #12]
 800a994:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a996:	2301      	movs	r3, #1
 800a998:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a99a:	4b79      	ldr	r3, [pc, #484]	@ (800ab80 <HAL_RCC_OscConfig+0x4bc>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d118      	bne.n	800a9d8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a9a6:	4b76      	ldr	r3, [pc, #472]	@ (800ab80 <HAL_RCC_OscConfig+0x4bc>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	4a75      	ldr	r2, [pc, #468]	@ (800ab80 <HAL_RCC_OscConfig+0x4bc>)
 800a9ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a9b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a9b2:	f7fd fd0f 	bl	80083d4 <HAL_GetTick>
 800a9b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a9b8:	e008      	b.n	800a9cc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9ba:	f7fd fd0b 	bl	80083d4 <HAL_GetTick>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	1ad3      	subs	r3, r2, r3
 800a9c4:	2b02      	cmp	r3, #2
 800a9c6:	d901      	bls.n	800a9cc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e183      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a9cc:	4b6c      	ldr	r3, [pc, #432]	@ (800ab80 <HAL_RCC_OscConfig+0x4bc>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d0f0      	beq.n	800a9ba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d108      	bne.n	800a9f2 <HAL_RCC_OscConfig+0x32e>
 800a9e0:	4b66      	ldr	r3, [pc, #408]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a9e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9e6:	4a65      	ldr	r2, [pc, #404]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a9e8:	f043 0301 	orr.w	r3, r3, #1
 800a9ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a9f0:	e024      	b.n	800aa3c <HAL_RCC_OscConfig+0x378>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	2b05      	cmp	r3, #5
 800a9f8:	d110      	bne.n	800aa1c <HAL_RCC_OscConfig+0x358>
 800a9fa:	4b60      	ldr	r3, [pc, #384]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800a9fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa00:	4a5e      	ldr	r2, [pc, #376]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa02:	f043 0304 	orr.w	r3, r3, #4
 800aa06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa0a:	4b5c      	ldr	r3, [pc, #368]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa10:	4a5a      	ldr	r2, [pc, #360]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa12:	f043 0301 	orr.w	r3, r3, #1
 800aa16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa1a:	e00f      	b.n	800aa3c <HAL_RCC_OscConfig+0x378>
 800aa1c:	4b57      	ldr	r3, [pc, #348]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa22:	4a56      	ldr	r2, [pc, #344]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa24:	f023 0301 	bic.w	r3, r3, #1
 800aa28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aa2c:	4b53      	ldr	r3, [pc, #332]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa32:	4a52      	ldr	r2, [pc, #328]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa34:	f023 0304 	bic.w	r3, r3, #4
 800aa38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	689b      	ldr	r3, [r3, #8]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d016      	beq.n	800aa72 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa44:	f7fd fcc6 	bl	80083d4 <HAL_GetTick>
 800aa48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa4a:	e00a      	b.n	800aa62 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa4c:	f7fd fcc2 	bl	80083d4 <HAL_GetTick>
 800aa50:	4602      	mov	r2, r0
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	1ad3      	subs	r3, r2, r3
 800aa56:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d901      	bls.n	800aa62 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800aa5e:	2303      	movs	r3, #3
 800aa60:	e138      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aa62:	4b46      	ldr	r3, [pc, #280]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa68:	f003 0302 	and.w	r3, r3, #2
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d0ed      	beq.n	800aa4c <HAL_RCC_OscConfig+0x388>
 800aa70:	e015      	b.n	800aa9e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa72:	f7fd fcaf 	bl	80083d4 <HAL_GetTick>
 800aa76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800aa78:	e00a      	b.n	800aa90 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa7a:	f7fd fcab 	bl	80083d4 <HAL_GetTick>
 800aa7e:	4602      	mov	r2, r0
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	1ad3      	subs	r3, r2, r3
 800aa84:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d901      	bls.n	800aa90 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e121      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800aa90:	4b3a      	ldr	r3, [pc, #232]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aa92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa96:	f003 0302 	and.w	r3, r3, #2
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d1ed      	bne.n	800aa7a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800aa9e:	7ffb      	ldrb	r3, [r7, #31]
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d105      	bne.n	800aab0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aaa4:	4b35      	ldr	r3, [pc, #212]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aaa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaa8:	4a34      	ldr	r2, [pc, #208]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aaaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aaae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f003 0320 	and.w	r3, r3, #32
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d03c      	beq.n	800ab36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	699b      	ldr	r3, [r3, #24]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d01c      	beq.n	800aafe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aac4:	4b2d      	ldr	r3, [pc, #180]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aac6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aaca:	4a2c      	ldr	r2, [pc, #176]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aacc:	f043 0301 	orr.w	r3, r3, #1
 800aad0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aad4:	f7fd fc7e 	bl	80083d4 <HAL_GetTick>
 800aad8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800aada:	e008      	b.n	800aaee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aadc:	f7fd fc7a 	bl	80083d4 <HAL_GetTick>
 800aae0:	4602      	mov	r2, r0
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	1ad3      	subs	r3, r2, r3
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d901      	bls.n	800aaee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e0f2      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800aaee:	4b23      	ldr	r3, [pc, #140]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800aaf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aaf4:	f003 0302 	and.w	r3, r3, #2
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d0ef      	beq.n	800aadc <HAL_RCC_OscConfig+0x418>
 800aafc:	e01b      	b.n	800ab36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aafe:	4b1f      	ldr	r3, [pc, #124]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab04:	4a1d      	ldr	r2, [pc, #116]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab06:	f023 0301 	bic.w	r3, r3, #1
 800ab0a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab0e:	f7fd fc61 	bl	80083d4 <HAL_GetTick>
 800ab12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ab14:	e008      	b.n	800ab28 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab16:	f7fd fc5d 	bl	80083d4 <HAL_GetTick>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	1ad3      	subs	r3, r2, r3
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	d901      	bls.n	800ab28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ab24:	2303      	movs	r3, #3
 800ab26:	e0d5      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ab28:	4b14      	ldr	r3, [pc, #80]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab2e:	f003 0302 	and.w	r3, r3, #2
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d1ef      	bne.n	800ab16 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	69db      	ldr	r3, [r3, #28]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 80c9 	beq.w	800acd2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ab40:	4b0e      	ldr	r3, [pc, #56]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab42:	689b      	ldr	r3, [r3, #8]
 800ab44:	f003 030c 	and.w	r3, r3, #12
 800ab48:	2b0c      	cmp	r3, #12
 800ab4a:	f000 8083 	beq.w	800ac54 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	69db      	ldr	r3, [r3, #28]
 800ab52:	2b02      	cmp	r3, #2
 800ab54:	d15e      	bne.n	800ac14 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab56:	4b09      	ldr	r3, [pc, #36]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a08      	ldr	r2, [pc, #32]	@ (800ab7c <HAL_RCC_OscConfig+0x4b8>)
 800ab5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab62:	f7fd fc37 	bl	80083d4 <HAL_GetTick>
 800ab66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab68:	e00c      	b.n	800ab84 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab6a:	f7fd fc33 	bl	80083d4 <HAL_GetTick>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	1ad3      	subs	r3, r2, r3
 800ab74:	2b02      	cmp	r3, #2
 800ab76:	d905      	bls.n	800ab84 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ab78:	2303      	movs	r3, #3
 800ab7a:	e0ab      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
 800ab7c:	40021000 	.word	0x40021000
 800ab80:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab84:	4b55      	ldr	r3, [pc, #340]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d1ec      	bne.n	800ab6a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ab90:	4b52      	ldr	r3, [pc, #328]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ab92:	68da      	ldr	r2, [r3, #12]
 800ab94:	4b52      	ldr	r3, [pc, #328]	@ (800ace0 <HAL_RCC_OscConfig+0x61c>)
 800ab96:	4013      	ands	r3, r2
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	6a11      	ldr	r1, [r2, #32]
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aba0:	3a01      	subs	r2, #1
 800aba2:	0112      	lsls	r2, r2, #4
 800aba4:	4311      	orrs	r1, r2
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800abaa:	0212      	lsls	r2, r2, #8
 800abac:	4311      	orrs	r1, r2
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800abb2:	0852      	lsrs	r2, r2, #1
 800abb4:	3a01      	subs	r2, #1
 800abb6:	0552      	lsls	r2, r2, #21
 800abb8:	4311      	orrs	r1, r2
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800abbe:	0852      	lsrs	r2, r2, #1
 800abc0:	3a01      	subs	r2, #1
 800abc2:	0652      	lsls	r2, r2, #25
 800abc4:	4311      	orrs	r1, r2
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800abca:	06d2      	lsls	r2, r2, #27
 800abcc:	430a      	orrs	r2, r1
 800abce:	4943      	ldr	r1, [pc, #268]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800abd0:	4313      	orrs	r3, r2
 800abd2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800abd4:	4b41      	ldr	r3, [pc, #260]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a40      	ldr	r2, [pc, #256]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800abda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abde:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800abe0:	4b3e      	ldr	r3, [pc, #248]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	4a3d      	ldr	r2, [pc, #244]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800abe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abec:	f7fd fbf2 	bl	80083d4 <HAL_GetTick>
 800abf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800abf2:	e008      	b.n	800ac06 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800abf4:	f7fd fbee 	bl	80083d4 <HAL_GetTick>
 800abf8:	4602      	mov	r2, r0
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d901      	bls.n	800ac06 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e066      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac06:	4b35      	ldr	r3, [pc, #212]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d0f0      	beq.n	800abf4 <HAL_RCC_OscConfig+0x530>
 800ac12:	e05e      	b.n	800acd2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac14:	4b31      	ldr	r3, [pc, #196]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a30      	ldr	r2, [pc, #192]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac20:	f7fd fbd8 	bl	80083d4 <HAL_GetTick>
 800ac24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac26:	e008      	b.n	800ac3a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac28:	f7fd fbd4 	bl	80083d4 <HAL_GetTick>
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	1ad3      	subs	r3, r2, r3
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d901      	bls.n	800ac3a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800ac36:	2303      	movs	r3, #3
 800ac38:	e04c      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac3a:	4b28      	ldr	r3, [pc, #160]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d1f0      	bne.n	800ac28 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800ac46:	4b25      	ldr	r3, [pc, #148]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac48:	68da      	ldr	r2, [r3, #12]
 800ac4a:	4924      	ldr	r1, [pc, #144]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac4c:	4b25      	ldr	r3, [pc, #148]	@ (800ace4 <HAL_RCC_OscConfig+0x620>)
 800ac4e:	4013      	ands	r3, r2
 800ac50:	60cb      	str	r3, [r1, #12]
 800ac52:	e03e      	b.n	800acd2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	69db      	ldr	r3, [r3, #28]
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d101      	bne.n	800ac60 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	e039      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ac60:	4b1e      	ldr	r3, [pc, #120]	@ (800acdc <HAL_RCC_OscConfig+0x618>)
 800ac62:	68db      	ldr	r3, [r3, #12]
 800ac64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	f003 0203 	and.w	r2, r3, #3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6a1b      	ldr	r3, [r3, #32]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d12c      	bne.n	800acce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac7e:	3b01      	subs	r3, #1
 800ac80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d123      	bne.n	800acce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac90:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d11b      	bne.n	800acce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d113      	bne.n	800acce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acb0:	085b      	lsrs	r3, r3, #1
 800acb2:	3b01      	subs	r3, #1
 800acb4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d109      	bne.n	800acce <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acc4:	085b      	lsrs	r3, r3, #1
 800acc6:	3b01      	subs	r3, #1
 800acc8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800acca:	429a      	cmp	r2, r3
 800accc:	d001      	beq.n	800acd2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	e000      	b.n	800acd4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3720      	adds	r7, #32
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}
 800acdc:	40021000 	.word	0x40021000
 800ace0:	019f800c 	.word	0x019f800c
 800ace4:	feeefffc 	.word	0xfeeefffc

0800ace8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b086      	sub	sp, #24
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800acf2:	2300      	movs	r3, #0
 800acf4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d101      	bne.n	800ad00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	e11e      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ad00:	4b91      	ldr	r3, [pc, #580]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 030f 	and.w	r3, r3, #15
 800ad08:	683a      	ldr	r2, [r7, #0]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d910      	bls.n	800ad30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad0e:	4b8e      	ldr	r3, [pc, #568]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f023 020f 	bic.w	r2, r3, #15
 800ad16:	498c      	ldr	r1, [pc, #560]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad1e:	4b8a      	ldr	r3, [pc, #552]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 030f 	and.w	r3, r3, #15
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d001      	beq.n	800ad30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	e106      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f003 0301 	and.w	r3, r3, #1
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d073      	beq.n	800ae24 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	2b03      	cmp	r3, #3
 800ad42:	d129      	bne.n	800ad98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ad44:	4b81      	ldr	r3, [pc, #516]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d101      	bne.n	800ad54 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ad50:	2301      	movs	r3, #1
 800ad52:	e0f4      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ad54:	f000 f9d0 	bl	800b0f8 <RCC_GetSysClockFreqFromPLLSource>
 800ad58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	4a7c      	ldr	r2, [pc, #496]	@ (800af50 <HAL_RCC_ClockConfig+0x268>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d93f      	bls.n	800ade2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ad62:	4b7a      	ldr	r3, [pc, #488]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d009      	beq.n	800ad82 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d033      	beq.n	800ade2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d12f      	bne.n	800ade2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ad82:	4b72      	ldr	r3, [pc, #456]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ad8a:	4a70      	ldr	r2, [pc, #448]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ad8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ad92:	2380      	movs	r3, #128	@ 0x80
 800ad94:	617b      	str	r3, [r7, #20]
 800ad96:	e024      	b.n	800ade2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	2b02      	cmp	r3, #2
 800ad9e:	d107      	bne.n	800adb0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ada0:	4b6a      	ldr	r3, [pc, #424]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d109      	bne.n	800adc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	e0c6      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800adb0:	4b66      	ldr	r3, [pc, #408]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d101      	bne.n	800adc0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800adbc:	2301      	movs	r3, #1
 800adbe:	e0be      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800adc0:	f000 f8ce 	bl	800af60 <HAL_RCC_GetSysClockFreq>
 800adc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	4a61      	ldr	r2, [pc, #388]	@ (800af50 <HAL_RCC_ClockConfig+0x268>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d909      	bls.n	800ade2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800adce:	4b5f      	ldr	r3, [pc, #380]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800add6:	4a5d      	ldr	r2, [pc, #372]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800add8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800addc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800adde:	2380      	movs	r3, #128	@ 0x80
 800ade0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ade2:	4b5a      	ldr	r3, [pc, #360]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	f023 0203 	bic.w	r2, r3, #3
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	4957      	ldr	r1, [pc, #348]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800adf0:	4313      	orrs	r3, r2
 800adf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800adf4:	f7fd faee 	bl	80083d4 <HAL_GetTick>
 800adf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800adfa:	e00a      	b.n	800ae12 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800adfc:	f7fd faea 	bl	80083d4 <HAL_GetTick>
 800ae00:	4602      	mov	r2, r0
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	1ad3      	subs	r3, r2, r3
 800ae06:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d901      	bls.n	800ae12 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ae0e:	2303      	movs	r3, #3
 800ae10:	e095      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae12:	4b4e      	ldr	r3, [pc, #312]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae14:	689b      	ldr	r3, [r3, #8]
 800ae16:	f003 020c 	and.w	r2, r3, #12
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d1eb      	bne.n	800adfc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 0302 	and.w	r3, r3, #2
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d023      	beq.n	800ae78 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0304 	and.w	r3, r3, #4
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d005      	beq.n	800ae48 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ae3c:	4b43      	ldr	r3, [pc, #268]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	4a42      	ldr	r2, [pc, #264]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ae46:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f003 0308 	and.w	r3, r3, #8
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d007      	beq.n	800ae64 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ae54:	4b3d      	ldr	r3, [pc, #244]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae56:	689b      	ldr	r3, [r3, #8]
 800ae58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ae5c:	4a3b      	ldr	r2, [pc, #236]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ae62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae64:	4b39      	ldr	r3, [pc, #228]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	689b      	ldr	r3, [r3, #8]
 800ae70:	4936      	ldr	r1, [pc, #216]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae72:	4313      	orrs	r3, r2
 800ae74:	608b      	str	r3, [r1, #8]
 800ae76:	e008      	b.n	800ae8a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	2b80      	cmp	r3, #128	@ 0x80
 800ae7c:	d105      	bne.n	800ae8a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ae7e:	4b33      	ldr	r3, [pc, #204]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	4a32      	ldr	r2, [pc, #200]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800ae84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae88:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ae8a:	4b2f      	ldr	r3, [pc, #188]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f003 030f 	and.w	r3, r3, #15
 800ae92:	683a      	ldr	r2, [r7, #0]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d21d      	bcs.n	800aed4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae98:	4b2b      	ldr	r3, [pc, #172]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f023 020f 	bic.w	r2, r3, #15
 800aea0:	4929      	ldr	r1, [pc, #164]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800aea8:	f7fd fa94 	bl	80083d4 <HAL_GetTick>
 800aeac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aeae:	e00a      	b.n	800aec6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aeb0:	f7fd fa90 	bl	80083d4 <HAL_GetTick>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	1ad3      	subs	r3, r2, r3
 800aeba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d901      	bls.n	800aec6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e03b      	b.n	800af3e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aec6:	4b20      	ldr	r3, [pc, #128]	@ (800af48 <HAL_RCC_ClockConfig+0x260>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f003 030f 	and.w	r3, r3, #15
 800aece:	683a      	ldr	r2, [r7, #0]
 800aed0:	429a      	cmp	r2, r3
 800aed2:	d1ed      	bne.n	800aeb0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f003 0304 	and.w	r3, r3, #4
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d008      	beq.n	800aef2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aee0:	4b1a      	ldr	r3, [pc, #104]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800aee2:	689b      	ldr	r3, [r3, #8]
 800aee4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	4917      	ldr	r1, [pc, #92]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800aeee:	4313      	orrs	r3, r2
 800aef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f003 0308 	and.w	r3, r3, #8
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d009      	beq.n	800af12 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aefe:	4b13      	ldr	r3, [pc, #76]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	691b      	ldr	r3, [r3, #16]
 800af0a:	00db      	lsls	r3, r3, #3
 800af0c:	490f      	ldr	r1, [pc, #60]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800af0e:	4313      	orrs	r3, r2
 800af10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800af12:	f000 f825 	bl	800af60 <HAL_RCC_GetSysClockFreq>
 800af16:	4602      	mov	r2, r0
 800af18:	4b0c      	ldr	r3, [pc, #48]	@ (800af4c <HAL_RCC_ClockConfig+0x264>)
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	091b      	lsrs	r3, r3, #4
 800af1e:	f003 030f 	and.w	r3, r3, #15
 800af22:	490c      	ldr	r1, [pc, #48]	@ (800af54 <HAL_RCC_ClockConfig+0x26c>)
 800af24:	5ccb      	ldrb	r3, [r1, r3]
 800af26:	f003 031f 	and.w	r3, r3, #31
 800af2a:	fa22 f303 	lsr.w	r3, r2, r3
 800af2e:	4a0a      	ldr	r2, [pc, #40]	@ (800af58 <HAL_RCC_ClockConfig+0x270>)
 800af30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800af32:	4b0a      	ldr	r3, [pc, #40]	@ (800af5c <HAL_RCC_ClockConfig+0x274>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4618      	mov	r0, r3
 800af38:	f7fc fc3a 	bl	80077b0 <HAL_InitTick>
 800af3c:	4603      	mov	r3, r0
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3718      	adds	r7, #24
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	40022000 	.word	0x40022000
 800af4c:	40021000 	.word	0x40021000
 800af50:	04c4b400 	.word	0x04c4b400
 800af54:	08014d10 	.word	0x08014d10
 800af58:	20000004 	.word	0x20000004
 800af5c:	20000008 	.word	0x20000008

0800af60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af60:	b480      	push	{r7}
 800af62:	b087      	sub	sp, #28
 800af64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800af66:	4b2c      	ldr	r3, [pc, #176]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af68:	689b      	ldr	r3, [r3, #8]
 800af6a:	f003 030c 	and.w	r3, r3, #12
 800af6e:	2b04      	cmp	r3, #4
 800af70:	d102      	bne.n	800af78 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800af72:	4b2a      	ldr	r3, [pc, #168]	@ (800b01c <HAL_RCC_GetSysClockFreq+0xbc>)
 800af74:	613b      	str	r3, [r7, #16]
 800af76:	e047      	b.n	800b008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800af78:	4b27      	ldr	r3, [pc, #156]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	f003 030c 	and.w	r3, r3, #12
 800af80:	2b08      	cmp	r3, #8
 800af82:	d102      	bne.n	800af8a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800af84:	4b26      	ldr	r3, [pc, #152]	@ (800b020 <HAL_RCC_GetSysClockFreq+0xc0>)
 800af86:	613b      	str	r3, [r7, #16]
 800af88:	e03e      	b.n	800b008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800af8a:	4b23      	ldr	r3, [pc, #140]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af8c:	689b      	ldr	r3, [r3, #8]
 800af8e:	f003 030c 	and.w	r3, r3, #12
 800af92:	2b0c      	cmp	r3, #12
 800af94:	d136      	bne.n	800b004 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800af96:	4b20      	ldr	r3, [pc, #128]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800af98:	68db      	ldr	r3, [r3, #12]
 800af9a:	f003 0303 	and.w	r3, r3, #3
 800af9e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800afa0:	4b1d      	ldr	r3, [pc, #116]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	091b      	lsrs	r3, r3, #4
 800afa6:	f003 030f 	and.w	r3, r3, #15
 800afaa:	3301      	adds	r3, #1
 800afac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2b03      	cmp	r3, #3
 800afb2:	d10c      	bne.n	800afce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800afb4:	4a1a      	ldr	r2, [pc, #104]	@ (800b020 <HAL_RCC_GetSysClockFreq+0xc0>)
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800afbc:	4a16      	ldr	r2, [pc, #88]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800afbe:	68d2      	ldr	r2, [r2, #12]
 800afc0:	0a12      	lsrs	r2, r2, #8
 800afc2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800afc6:	fb02 f303 	mul.w	r3, r2, r3
 800afca:	617b      	str	r3, [r7, #20]
      break;
 800afcc:	e00c      	b.n	800afe8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800afce:	4a13      	ldr	r2, [pc, #76]	@ (800b01c <HAL_RCC_GetSysClockFreq+0xbc>)
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afd6:	4a10      	ldr	r2, [pc, #64]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800afd8:	68d2      	ldr	r2, [r2, #12]
 800afda:	0a12      	lsrs	r2, r2, #8
 800afdc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800afe0:	fb02 f303 	mul.w	r3, r2, r3
 800afe4:	617b      	str	r3, [r7, #20]
      break;
 800afe6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800afe8:	4b0b      	ldr	r3, [pc, #44]	@ (800b018 <HAL_RCC_GetSysClockFreq+0xb8>)
 800afea:	68db      	ldr	r3, [r3, #12]
 800afec:	0e5b      	lsrs	r3, r3, #25
 800afee:	f003 0303 	and.w	r3, r3, #3
 800aff2:	3301      	adds	r3, #1
 800aff4:	005b      	lsls	r3, r3, #1
 800aff6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800aff8:	697a      	ldr	r2, [r7, #20]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b000:	613b      	str	r3, [r7, #16]
 800b002:	e001      	b.n	800b008 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b004:	2300      	movs	r3, #0
 800b006:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b008:	693b      	ldr	r3, [r7, #16]
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	371c      	adds	r7, #28
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr
 800b016:	bf00      	nop
 800b018:	40021000 	.word	0x40021000
 800b01c:	00f42400 	.word	0x00f42400
 800b020:	007a1200 	.word	0x007a1200

0800b024 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b024:	b480      	push	{r7}
 800b026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b028:	4b03      	ldr	r3, [pc, #12]	@ (800b038 <HAL_RCC_GetHCLKFreq+0x14>)
 800b02a:	681b      	ldr	r3, [r3, #0]
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	20000004 	.word	0x20000004

0800b03c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b040:	f7ff fff0 	bl	800b024 <HAL_RCC_GetHCLKFreq>
 800b044:	4602      	mov	r2, r0
 800b046:	4b06      	ldr	r3, [pc, #24]	@ (800b060 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	0a1b      	lsrs	r3, r3, #8
 800b04c:	f003 0307 	and.w	r3, r3, #7
 800b050:	4904      	ldr	r1, [pc, #16]	@ (800b064 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b052:	5ccb      	ldrb	r3, [r1, r3]
 800b054:	f003 031f 	and.w	r3, r3, #31
 800b058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	bd80      	pop	{r7, pc}
 800b060:	40021000 	.word	0x40021000
 800b064:	08014d20 	.word	0x08014d20

0800b068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b06c:	f7ff ffda 	bl	800b024 <HAL_RCC_GetHCLKFreq>
 800b070:	4602      	mov	r2, r0
 800b072:	4b06      	ldr	r3, [pc, #24]	@ (800b08c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	0adb      	lsrs	r3, r3, #11
 800b078:	f003 0307 	and.w	r3, r3, #7
 800b07c:	4904      	ldr	r1, [pc, #16]	@ (800b090 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b07e:	5ccb      	ldrb	r3, [r1, r3]
 800b080:	f003 031f 	and.w	r3, r3, #31
 800b084:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b088:	4618      	mov	r0, r3
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	40021000 	.word	0x40021000
 800b090:	08014d20 	.word	0x08014d20

0800b094 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b094:	b480      	push	{r7}
 800b096:	b083      	sub	sp, #12
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
 800b09c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	220f      	movs	r2, #15
 800b0a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800b0a4:	4b12      	ldr	r3, [pc, #72]	@ (800b0f0 <HAL_RCC_GetClockConfig+0x5c>)
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	f003 0203 	and.w	r2, r3, #3
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800b0b0:	4b0f      	ldr	r3, [pc, #60]	@ (800b0f0 <HAL_RCC_GetClockConfig+0x5c>)
 800b0b2:	689b      	ldr	r3, [r3, #8]
 800b0b4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800b0bc:	4b0c      	ldr	r3, [pc, #48]	@ (800b0f0 <HAL_RCC_GetClockConfig+0x5c>)
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800b0c8:	4b09      	ldr	r3, [pc, #36]	@ (800b0f0 <HAL_RCC_GetClockConfig+0x5c>)
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	08db      	lsrs	r3, r3, #3
 800b0ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800b0d6:	4b07      	ldr	r3, [pc, #28]	@ (800b0f4 <HAL_RCC_GetClockConfig+0x60>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f003 020f 	and.w	r2, r3, #15
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	601a      	str	r2, [r3, #0]
}
 800b0e2:	bf00      	nop
 800b0e4:	370c      	adds	r7, #12
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop
 800b0f0:	40021000 	.word	0x40021000
 800b0f4:	40022000 	.word	0x40022000

0800b0f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b087      	sub	sp, #28
 800b0fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b0fe:	4b1e      	ldr	r3, [pc, #120]	@ (800b178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b100:	68db      	ldr	r3, [r3, #12]
 800b102:	f003 0303 	and.w	r3, r3, #3
 800b106:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b108:	4b1b      	ldr	r3, [pc, #108]	@ (800b178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	091b      	lsrs	r3, r3, #4
 800b10e:	f003 030f 	and.w	r3, r3, #15
 800b112:	3301      	adds	r3, #1
 800b114:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	2b03      	cmp	r3, #3
 800b11a:	d10c      	bne.n	800b136 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b11c:	4a17      	ldr	r2, [pc, #92]	@ (800b17c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	fbb2 f3f3 	udiv	r3, r2, r3
 800b124:	4a14      	ldr	r2, [pc, #80]	@ (800b178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b126:	68d2      	ldr	r2, [r2, #12]
 800b128:	0a12      	lsrs	r2, r2, #8
 800b12a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b12e:	fb02 f303 	mul.w	r3, r2, r3
 800b132:	617b      	str	r3, [r7, #20]
    break;
 800b134:	e00c      	b.n	800b150 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b136:	4a12      	ldr	r2, [pc, #72]	@ (800b180 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b13e:	4a0e      	ldr	r2, [pc, #56]	@ (800b178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b140:	68d2      	ldr	r2, [r2, #12]
 800b142:	0a12      	lsrs	r2, r2, #8
 800b144:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b148:	fb02 f303 	mul.w	r3, r2, r3
 800b14c:	617b      	str	r3, [r7, #20]
    break;
 800b14e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b150:	4b09      	ldr	r3, [pc, #36]	@ (800b178 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	0e5b      	lsrs	r3, r3, #25
 800b156:	f003 0303 	and.w	r3, r3, #3
 800b15a:	3301      	adds	r3, #1
 800b15c:	005b      	lsls	r3, r3, #1
 800b15e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	fbb2 f3f3 	udiv	r3, r2, r3
 800b168:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b16a:	687b      	ldr	r3, [r7, #4]
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	371c      	adds	r7, #28
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr
 800b178:	40021000 	.word	0x40021000
 800b17c:	007a1200 	.word	0x007a1200
 800b180:	00f42400 	.word	0x00f42400

0800b184 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b086      	sub	sp, #24
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b18c:	2300      	movs	r3, #0
 800b18e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b190:	2300      	movs	r3, #0
 800b192:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 8098 	beq.w	800b2d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b1a6:	4b43      	ldr	r3, [pc, #268]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d10d      	bne.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1b2:	4b40      	ldr	r3, [pc, #256]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1b6:	4a3f      	ldr	r2, [pc, #252]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1be:	4b3d      	ldr	r3, [pc, #244]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1c6:	60bb      	str	r3, [r7, #8]
 800b1c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1ce:	4b3a      	ldr	r3, [pc, #232]	@ (800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	4a39      	ldr	r2, [pc, #228]	@ (800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b1d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b1da:	f7fd f8fb 	bl	80083d4 <HAL_GetTick>
 800b1de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b1e0:	e009      	b.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1e2:	f7fd f8f7 	bl	80083d4 <HAL_GetTick>
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	1ad3      	subs	r3, r2, r3
 800b1ec:	2b02      	cmp	r3, #2
 800b1ee:	d902      	bls.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b1f0:	2303      	movs	r3, #3
 800b1f2:	74fb      	strb	r3, [r7, #19]
        break;
 800b1f4:	e005      	b.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b1f6:	4b30      	ldr	r3, [pc, #192]	@ (800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d0ef      	beq.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b202:	7cfb      	ldrb	r3, [r7, #19]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d159      	bne.n	800b2bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b208:	4b2a      	ldr	r3, [pc, #168]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b20e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b212:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d01e      	beq.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b21e:	697a      	ldr	r2, [r7, #20]
 800b220:	429a      	cmp	r2, r3
 800b222:	d019      	beq.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b224:	4b23      	ldr	r3, [pc, #140]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b22a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b22e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b230:	4b20      	ldr	r3, [pc, #128]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b236:	4a1f      	ldr	r2, [pc, #124]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b23c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b240:	4b1c      	ldr	r3, [pc, #112]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b246:	4a1b      	ldr	r2, [pc, #108]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b24c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b250:	4a18      	ldr	r2, [pc, #96]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f003 0301 	and.w	r3, r3, #1
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d016      	beq.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b262:	f7fd f8b7 	bl	80083d4 <HAL_GetTick>
 800b266:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b268:	e00b      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b26a:	f7fd f8b3 	bl	80083d4 <HAL_GetTick>
 800b26e:	4602      	mov	r2, r0
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	1ad3      	subs	r3, r2, r3
 800b274:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b278:	4293      	cmp	r3, r2
 800b27a:	d902      	bls.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b27c:	2303      	movs	r3, #3
 800b27e:	74fb      	strb	r3, [r7, #19]
            break;
 800b280:	e006      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b282:	4b0c      	ldr	r3, [pc, #48]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b288:	f003 0302 	and.w	r3, r3, #2
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d0ec      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b290:	7cfb      	ldrb	r3, [r7, #19]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10b      	bne.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b296:	4b07      	ldr	r3, [pc, #28]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b29c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2a4:	4903      	ldr	r1, [pc, #12]	@ (800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b2ac:	e008      	b.n	800b2c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b2ae:	7cfb      	ldrb	r3, [r7, #19]
 800b2b0:	74bb      	strb	r3, [r7, #18]
 800b2b2:	e005      	b.n	800b2c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b2b4:	40021000 	.word	0x40021000
 800b2b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2bc:	7cfb      	ldrb	r3, [r7, #19]
 800b2be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b2c0:	7c7b      	ldrb	r3, [r7, #17]
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d105      	bne.n	800b2d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2c6:	4ba7      	ldr	r3, [pc, #668]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ca:	4aa6      	ldr	r2, [pc, #664]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f003 0301 	and.w	r3, r3, #1
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00a      	beq.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b2de:	4ba1      	ldr	r3, [pc, #644]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2e4:	f023 0203 	bic.w	r2, r3, #3
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	499d      	ldr	r1, [pc, #628]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 0302 	and.w	r3, r3, #2
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d00a      	beq.n	800b316 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b300:	4b98      	ldr	r3, [pc, #608]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b306:	f023 020c 	bic.w	r2, r3, #12
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	689b      	ldr	r3, [r3, #8]
 800b30e:	4995      	ldr	r1, [pc, #596]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b310:	4313      	orrs	r3, r2
 800b312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f003 0304 	and.w	r3, r3, #4
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d00a      	beq.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b322:	4b90      	ldr	r3, [pc, #576]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b328:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	498c      	ldr	r1, [pc, #560]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b332:	4313      	orrs	r3, r2
 800b334:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f003 0308 	and.w	r3, r3, #8
 800b340:	2b00      	cmp	r3, #0
 800b342:	d00a      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b344:	4b87      	ldr	r3, [pc, #540]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b34a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	691b      	ldr	r3, [r3, #16]
 800b352:	4984      	ldr	r1, [pc, #528]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b354:	4313      	orrs	r3, r2
 800b356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f003 0310 	and.w	r3, r3, #16
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00a      	beq.n	800b37c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b366:	4b7f      	ldr	r3, [pc, #508]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b36c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	695b      	ldr	r3, [r3, #20]
 800b374:	497b      	ldr	r1, [pc, #492]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b376:	4313      	orrs	r3, r2
 800b378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f003 0320 	and.w	r3, r3, #32
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00a      	beq.n	800b39e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b388:	4b76      	ldr	r3, [pc, #472]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b38e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	699b      	ldr	r3, [r3, #24]
 800b396:	4973      	ldr	r1, [pc, #460]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b398:	4313      	orrs	r3, r2
 800b39a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00a      	beq.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b3aa:	4b6e      	ldr	r3, [pc, #440]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	69db      	ldr	r3, [r3, #28]
 800b3b8:	496a      	ldr	r1, [pc, #424]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00a      	beq.n	800b3e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b3cc:	4b65      	ldr	r3, [pc, #404]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6a1b      	ldr	r3, [r3, #32]
 800b3da:	4962      	ldr	r1, [pc, #392]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00a      	beq.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b3ee:	4b5d      	ldr	r3, [pc, #372]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3fc:	4959      	ldr	r1, [pc, #356]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b3fe:	4313      	orrs	r3, r2
 800b400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d00a      	beq.n	800b426 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b410:	4b54      	ldr	r3, [pc, #336]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b412:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b416:	f023 0203 	bic.w	r2, r3, #3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b41e:	4951      	ldr	r1, [pc, #324]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b420:	4313      	orrs	r3, r2
 800b422:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00a      	beq.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b432:	4b4c      	ldr	r3, [pc, #304]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b438:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b440:	4948      	ldr	r1, [pc, #288]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b442:	4313      	orrs	r3, r2
 800b444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b450:	2b00      	cmp	r3, #0
 800b452:	d015      	beq.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b454:	4b43      	ldr	r3, [pc, #268]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b45a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b462:	4940      	ldr	r1, [pc, #256]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b464:	4313      	orrs	r3, r2
 800b466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b46e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b472:	d105      	bne.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b474:	4b3b      	ldr	r3, [pc, #236]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b476:	68db      	ldr	r3, [r3, #12]
 800b478:	4a3a      	ldr	r2, [pc, #232]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b47a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b47e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d015      	beq.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b48c:	4b35      	ldr	r3, [pc, #212]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b48e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b492:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b49a:	4932      	ldr	r1, [pc, #200]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b49c:	4313      	orrs	r3, r2
 800b49e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b4aa:	d105      	bne.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4ac:	4b2d      	ldr	r3, [pc, #180]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	4a2c      	ldr	r2, [pc, #176]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d015      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b4c4:	4b27      	ldr	r3, [pc, #156]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4d2:	4924      	ldr	r1, [pc, #144]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4e2:	d105      	bne.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4e4:	4b1f      	ldr	r3, [pc, #124]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	4a1e      	ldr	r2, [pc, #120]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d015      	beq.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b4fc:	4b19      	ldr	r3, [pc, #100]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b4fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b502:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b50a:	4916      	ldr	r1, [pc, #88]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b50c:	4313      	orrs	r3, r2
 800b50e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b516:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b51a:	d105      	bne.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b51c:	4b11      	ldr	r3, [pc, #68]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b51e:	68db      	ldr	r3, [r3, #12]
 800b520:	4a10      	ldr	r2, [pc, #64]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b526:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d019      	beq.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b534:	4b0b      	ldr	r3, [pc, #44]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b53a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b542:	4908      	ldr	r1, [pc, #32]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b544:	4313      	orrs	r3, r2
 800b546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b54e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b552:	d109      	bne.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b554:	4b03      	ldr	r3, [pc, #12]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b556:	68db      	ldr	r3, [r3, #12]
 800b558:	4a02      	ldr	r2, [pc, #8]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b55a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b55e:	60d3      	str	r3, [r2, #12]
 800b560:	e002      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b562:	bf00      	nop
 800b564:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b570:	2b00      	cmp	r3, #0
 800b572:	d015      	beq.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b574:	4b29      	ldr	r3, [pc, #164]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b57a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b582:	4926      	ldr	r1, [pc, #152]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b584:	4313      	orrs	r3, r2
 800b586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b58e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b592:	d105      	bne.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b594:	4b21      	ldr	r3, [pc, #132]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	4a20      	ldr	r2, [pc, #128]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b59a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b59e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d015      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b5ac:	4b1b      	ldr	r3, [pc, #108]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5ba:	4918      	ldr	r1, [pc, #96]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5bc:	4313      	orrs	r3, r2
 800b5be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5ca:	d105      	bne.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b5cc:	4b13      	ldr	r3, [pc, #76]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5ce:	68db      	ldr	r3, [r3, #12]
 800b5d0:	4a12      	ldr	r2, [pc, #72]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d015      	beq.n	800b610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b5e4:	4b0d      	ldr	r3, [pc, #52]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b5ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5f2:	490a      	ldr	r1, [pc, #40]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b602:	d105      	bne.n	800b610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b604:	4b05      	ldr	r3, [pc, #20]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b606:	68db      	ldr	r3, [r3, #12]
 800b608:	4a04      	ldr	r2, [pc, #16]	@ (800b61c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b60a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b60e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b610:	7cbb      	ldrb	r3, [r7, #18]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3718      	adds	r7, #24
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	40021000 	.word	0x40021000

0800b620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b082      	sub	sp, #8
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d101      	bne.n	800b632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b62e:	2301      	movs	r3, #1
 800b630:	e049      	b.n	800b6c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b638:	b2db      	uxtb	r3, r3
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d106      	bne.n	800b64c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f7fc fcd6 	bl	8007ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2202      	movs	r2, #2
 800b650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681a      	ldr	r2, [r3, #0]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	3304      	adds	r3, #4
 800b65c:	4619      	mov	r1, r3
 800b65e:	4610      	mov	r0, r2
 800b660:	f001 f972 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2201      	movs	r2, #1
 800b680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2201      	movs	r2, #1
 800b688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2201      	movs	r2, #1
 800b698:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2201      	movs	r2, #1
 800b6c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6c4:	2300      	movs	r3, #0
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
	...

0800b6d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6de:	b2db      	uxtb	r3, r3
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d001      	beq.n	800b6e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e04c      	b.n	800b782 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2202      	movs	r2, #2
 800b6ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a26      	ldr	r2, [pc, #152]	@ (800b790 <HAL_TIM_Base_Start+0xc0>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d022      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b702:	d01d      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a22      	ldr	r2, [pc, #136]	@ (800b794 <HAL_TIM_Base_Start+0xc4>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d018      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a21      	ldr	r2, [pc, #132]	@ (800b798 <HAL_TIM_Base_Start+0xc8>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d013      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	4a1f      	ldr	r2, [pc, #124]	@ (800b79c <HAL_TIM_Base_Start+0xcc>)
 800b71e:	4293      	cmp	r3, r2
 800b720:	d00e      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a1e      	ldr	r2, [pc, #120]	@ (800b7a0 <HAL_TIM_Base_Start+0xd0>)
 800b728:	4293      	cmp	r3, r2
 800b72a:	d009      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4a1c      	ldr	r2, [pc, #112]	@ (800b7a4 <HAL_TIM_Base_Start+0xd4>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d004      	beq.n	800b740 <HAL_TIM_Base_Start+0x70>
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7a8 <HAL_TIM_Base_Start+0xd8>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d115      	bne.n	800b76c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	689a      	ldr	r2, [r3, #8]
 800b746:	4b19      	ldr	r3, [pc, #100]	@ (800b7ac <HAL_TIM_Base_Start+0xdc>)
 800b748:	4013      	ands	r3, r2
 800b74a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2b06      	cmp	r3, #6
 800b750:	d015      	beq.n	800b77e <HAL_TIM_Base_Start+0xae>
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b758:	d011      	beq.n	800b77e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	681a      	ldr	r2, [r3, #0]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f042 0201 	orr.w	r2, r2, #1
 800b768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b76a:	e008      	b.n	800b77e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	681a      	ldr	r2, [r3, #0]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f042 0201 	orr.w	r2, r2, #1
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	e000      	b.n	800b780 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b77e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3714      	adds	r7, #20
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	40012c00 	.word	0x40012c00
 800b794:	40000400 	.word	0x40000400
 800b798:	40000800 	.word	0x40000800
 800b79c:	40000c00 	.word	0x40000c00
 800b7a0:	40013400 	.word	0x40013400
 800b7a4:	40014000 	.word	0x40014000
 800b7a8:	40015000 	.word	0x40015000
 800b7ac:	00010007 	.word	0x00010007

0800b7b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b085      	sub	sp, #20
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d001      	beq.n	800b7c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	e054      	b.n	800b872 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	68da      	ldr	r2, [r3, #12]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f042 0201 	orr.w	r2, r2, #1
 800b7de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	4a26      	ldr	r2, [pc, #152]	@ (800b880 <HAL_TIM_Base_Start_IT+0xd0>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d022      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7f2:	d01d      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	4a22      	ldr	r2, [pc, #136]	@ (800b884 <HAL_TIM_Base_Start_IT+0xd4>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d018      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	4a21      	ldr	r2, [pc, #132]	@ (800b888 <HAL_TIM_Base_Start_IT+0xd8>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d013      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	4a1f      	ldr	r2, [pc, #124]	@ (800b88c <HAL_TIM_Base_Start_IT+0xdc>)
 800b80e:	4293      	cmp	r3, r2
 800b810:	d00e      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	4a1e      	ldr	r2, [pc, #120]	@ (800b890 <HAL_TIM_Base_Start_IT+0xe0>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d009      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4a1c      	ldr	r2, [pc, #112]	@ (800b894 <HAL_TIM_Base_Start_IT+0xe4>)
 800b822:	4293      	cmp	r3, r2
 800b824:	d004      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x80>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	4a1b      	ldr	r2, [pc, #108]	@ (800b898 <HAL_TIM_Base_Start_IT+0xe8>)
 800b82c:	4293      	cmp	r3, r2
 800b82e:	d115      	bne.n	800b85c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	689a      	ldr	r2, [r3, #8]
 800b836:	4b19      	ldr	r3, [pc, #100]	@ (800b89c <HAL_TIM_Base_Start_IT+0xec>)
 800b838:	4013      	ands	r3, r2
 800b83a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2b06      	cmp	r3, #6
 800b840:	d015      	beq.n	800b86e <HAL_TIM_Base_Start_IT+0xbe>
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b848:	d011      	beq.n	800b86e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	681a      	ldr	r2, [r3, #0]
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f042 0201 	orr.w	r2, r2, #1
 800b858:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b85a:	e008      	b.n	800b86e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	681a      	ldr	r2, [r3, #0]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f042 0201 	orr.w	r2, r2, #1
 800b86a:	601a      	str	r2, [r3, #0]
 800b86c:	e000      	b.n	800b870 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b86e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3714      	adds	r7, #20
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	40012c00 	.word	0x40012c00
 800b884:	40000400 	.word	0x40000400
 800b888:	40000800 	.word	0x40000800
 800b88c:	40000c00 	.word	0x40000c00
 800b890:	40013400 	.word	0x40013400
 800b894:	40014000 	.word	0x40014000
 800b898:	40015000 	.word	0x40015000
 800b89c:	00010007 	.word	0x00010007

0800b8a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	68da      	ldr	r2, [r3, #12]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f022 0201 	bic.w	r2, r2, #1
 800b8b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	6a1a      	ldr	r2, [r3, #32]
 800b8be:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b8c2:	4013      	ands	r3, r2
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d10f      	bne.n	800b8e8 <HAL_TIM_Base_Stop_IT+0x48>
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	6a1a      	ldr	r2, [r3, #32]
 800b8ce:	f244 4344 	movw	r3, #17476	@ 0x4444
 800b8d2:	4013      	ands	r3, r2
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d107      	bne.n	800b8e8 <HAL_TIM_Base_Stop_IT+0x48>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	681a      	ldr	r2, [r3, #0]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f022 0201 	bic.w	r2, r2, #1
 800b8e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	370c      	adds	r7, #12
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b082      	sub	sp, #8
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d101      	bne.n	800b910 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	e049      	b.n	800b9a4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d106      	bne.n	800b92a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f7fc fadf 	bl	8007ee8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2202      	movs	r2, #2
 800b92e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	3304      	adds	r3, #4
 800b93a:	4619      	mov	r1, r3
 800b93c:	4610      	mov	r0, r2
 800b93e:	f001 f803 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2201      	movs	r2, #1
 800b946:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2201      	movs	r2, #1
 800b94e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2201      	movs	r2, #1
 800b956:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2201      	movs	r2, #1
 800b95e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2201      	movs	r2, #1
 800b966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2201      	movs	r2, #1
 800b96e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2201      	movs	r2, #1
 800b976:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2201      	movs	r2, #1
 800b97e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2201      	movs	r2, #1
 800b986:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2201      	movs	r2, #1
 800b98e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2201      	movs	r2, #1
 800b996:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2201      	movs	r2, #1
 800b99e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3708      	adds	r7, #8
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d109      	bne.n	800b9d0 <HAL_TIM_PWM_Start+0x24>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b9c2:	b2db      	uxtb	r3, r3
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	bf14      	ite	ne
 800b9c8:	2301      	movne	r3, #1
 800b9ca:	2300      	moveq	r3, #0
 800b9cc:	b2db      	uxtb	r3, r3
 800b9ce:	e03c      	b.n	800ba4a <HAL_TIM_PWM_Start+0x9e>
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	2b04      	cmp	r3, #4
 800b9d4:	d109      	bne.n	800b9ea <HAL_TIM_PWM_Start+0x3e>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	2b01      	cmp	r3, #1
 800b9e0:	bf14      	ite	ne
 800b9e2:	2301      	movne	r3, #1
 800b9e4:	2300      	moveq	r3, #0
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	e02f      	b.n	800ba4a <HAL_TIM_PWM_Start+0x9e>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	2b08      	cmp	r3, #8
 800b9ee:	d109      	bne.n	800ba04 <HAL_TIM_PWM_Start+0x58>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	2b01      	cmp	r3, #1
 800b9fa:	bf14      	ite	ne
 800b9fc:	2301      	movne	r3, #1
 800b9fe:	2300      	moveq	r3, #0
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	e022      	b.n	800ba4a <HAL_TIM_PWM_Start+0x9e>
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	2b0c      	cmp	r3, #12
 800ba08:	d109      	bne.n	800ba1e <HAL_TIM_PWM_Start+0x72>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	bf14      	ite	ne
 800ba16:	2301      	movne	r3, #1
 800ba18:	2300      	moveq	r3, #0
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	e015      	b.n	800ba4a <HAL_TIM_PWM_Start+0x9e>
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	2b10      	cmp	r3, #16
 800ba22:	d109      	bne.n	800ba38 <HAL_TIM_PWM_Start+0x8c>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	bf14      	ite	ne
 800ba30:	2301      	movne	r3, #1
 800ba32:	2300      	moveq	r3, #0
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	e008      	b.n	800ba4a <HAL_TIM_PWM_Start+0x9e>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	bf14      	ite	ne
 800ba44:	2301      	movne	r3, #1
 800ba46:	2300      	moveq	r3, #0
 800ba48:	b2db      	uxtb	r3, r3
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e0a6      	b.n	800bba0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d104      	bne.n	800ba62 <HAL_TIM_PWM_Start+0xb6>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2202      	movs	r2, #2
 800ba5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba60:	e023      	b.n	800baaa <HAL_TIM_PWM_Start+0xfe>
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	2b04      	cmp	r3, #4
 800ba66:	d104      	bne.n	800ba72 <HAL_TIM_PWM_Start+0xc6>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2202      	movs	r2, #2
 800ba6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba70:	e01b      	b.n	800baaa <HAL_TIM_PWM_Start+0xfe>
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	2b08      	cmp	r3, #8
 800ba76:	d104      	bne.n	800ba82 <HAL_TIM_PWM_Start+0xd6>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2202      	movs	r2, #2
 800ba7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba80:	e013      	b.n	800baaa <HAL_TIM_PWM_Start+0xfe>
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	2b0c      	cmp	r3, #12
 800ba86:	d104      	bne.n	800ba92 <HAL_TIM_PWM_Start+0xe6>
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2202      	movs	r2, #2
 800ba8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba90:	e00b      	b.n	800baaa <HAL_TIM_PWM_Start+0xfe>
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	2b10      	cmp	r3, #16
 800ba96:	d104      	bne.n	800baa2 <HAL_TIM_PWM_Start+0xf6>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2202      	movs	r2, #2
 800ba9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800baa0:	e003      	b.n	800baaa <HAL_TIM_PWM_Start+0xfe>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2202      	movs	r2, #2
 800baa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2201      	movs	r2, #1
 800bab0:	6839      	ldr	r1, [r7, #0]
 800bab2:	4618      	mov	r0, r3
 800bab4:	f001 fcec 	bl	800d490 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a3a      	ldr	r2, [pc, #232]	@ (800bba8 <HAL_TIM_PWM_Start+0x1fc>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d018      	beq.n	800baf4 <HAL_TIM_PWM_Start+0x148>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4a39      	ldr	r2, [pc, #228]	@ (800bbac <HAL_TIM_PWM_Start+0x200>)
 800bac8:	4293      	cmp	r3, r2
 800baca:	d013      	beq.n	800baf4 <HAL_TIM_PWM_Start+0x148>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a37      	ldr	r2, [pc, #220]	@ (800bbb0 <HAL_TIM_PWM_Start+0x204>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d00e      	beq.n	800baf4 <HAL_TIM_PWM_Start+0x148>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a36      	ldr	r2, [pc, #216]	@ (800bbb4 <HAL_TIM_PWM_Start+0x208>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d009      	beq.n	800baf4 <HAL_TIM_PWM_Start+0x148>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a34      	ldr	r2, [pc, #208]	@ (800bbb8 <HAL_TIM_PWM_Start+0x20c>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d004      	beq.n	800baf4 <HAL_TIM_PWM_Start+0x148>
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4a33      	ldr	r2, [pc, #204]	@ (800bbbc <HAL_TIM_PWM_Start+0x210>)
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d101      	bne.n	800baf8 <HAL_TIM_PWM_Start+0x14c>
 800baf4:	2301      	movs	r3, #1
 800baf6:	e000      	b.n	800bafa <HAL_TIM_PWM_Start+0x14e>
 800baf8:	2300      	movs	r3, #0
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d007      	beq.n	800bb0e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	4a25      	ldr	r2, [pc, #148]	@ (800bba8 <HAL_TIM_PWM_Start+0x1fc>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d022      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb20:	d01d      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a26      	ldr	r2, [pc, #152]	@ (800bbc0 <HAL_TIM_PWM_Start+0x214>)
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	d018      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a24      	ldr	r2, [pc, #144]	@ (800bbc4 <HAL_TIM_PWM_Start+0x218>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d013      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a23      	ldr	r2, [pc, #140]	@ (800bbc8 <HAL_TIM_PWM_Start+0x21c>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d00e      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a19      	ldr	r2, [pc, #100]	@ (800bbac <HAL_TIM_PWM_Start+0x200>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d009      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a18      	ldr	r2, [pc, #96]	@ (800bbb0 <HAL_TIM_PWM_Start+0x204>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d004      	beq.n	800bb5e <HAL_TIM_PWM_Start+0x1b2>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a18      	ldr	r2, [pc, #96]	@ (800bbbc <HAL_TIM_PWM_Start+0x210>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d115      	bne.n	800bb8a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	689a      	ldr	r2, [r3, #8]
 800bb64:	4b19      	ldr	r3, [pc, #100]	@ (800bbcc <HAL_TIM_PWM_Start+0x220>)
 800bb66:	4013      	ands	r3, r2
 800bb68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	2b06      	cmp	r3, #6
 800bb6e:	d015      	beq.n	800bb9c <HAL_TIM_PWM_Start+0x1f0>
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb76:	d011      	beq.n	800bb9c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	681a      	ldr	r2, [r3, #0]
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f042 0201 	orr.w	r2, r2, #1
 800bb86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb88:	e008      	b.n	800bb9c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	681a      	ldr	r2, [r3, #0]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f042 0201 	orr.w	r2, r2, #1
 800bb98:	601a      	str	r2, [r3, #0]
 800bb9a:	e000      	b.n	800bb9e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bb9e:	2300      	movs	r3, #0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}
 800bba8:	40012c00 	.word	0x40012c00
 800bbac:	40013400 	.word	0x40013400
 800bbb0:	40014000 	.word	0x40014000
 800bbb4:	40014400 	.word	0x40014400
 800bbb8:	40014800 	.word	0x40014800
 800bbbc:	40015000 	.word	0x40015000
 800bbc0:	40000400 	.word	0x40000400
 800bbc4:	40000800 	.word	0x40000800
 800bbc8:	40000c00 	.word	0x40000c00
 800bbcc:	00010007 	.word	0x00010007

0800bbd0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	6839      	ldr	r1, [r7, #0]
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f001 fc54 	bl	800d490 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a40      	ldr	r2, [pc, #256]	@ (800bcf0 <HAL_TIM_PWM_Stop+0x120>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d018      	beq.n	800bc24 <HAL_TIM_PWM_Stop+0x54>
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4a3f      	ldr	r2, [pc, #252]	@ (800bcf4 <HAL_TIM_PWM_Stop+0x124>)
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d013      	beq.n	800bc24 <HAL_TIM_PWM_Stop+0x54>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	4a3d      	ldr	r2, [pc, #244]	@ (800bcf8 <HAL_TIM_PWM_Stop+0x128>)
 800bc02:	4293      	cmp	r3, r2
 800bc04:	d00e      	beq.n	800bc24 <HAL_TIM_PWM_Stop+0x54>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a3c      	ldr	r2, [pc, #240]	@ (800bcfc <HAL_TIM_PWM_Stop+0x12c>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d009      	beq.n	800bc24 <HAL_TIM_PWM_Stop+0x54>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4a3a      	ldr	r2, [pc, #232]	@ (800bd00 <HAL_TIM_PWM_Stop+0x130>)
 800bc16:	4293      	cmp	r3, r2
 800bc18:	d004      	beq.n	800bc24 <HAL_TIM_PWM_Stop+0x54>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4a39      	ldr	r2, [pc, #228]	@ (800bd04 <HAL_TIM_PWM_Stop+0x134>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d101      	bne.n	800bc28 <HAL_TIM_PWM_Stop+0x58>
 800bc24:	2301      	movs	r3, #1
 800bc26:	e000      	b.n	800bc2a <HAL_TIM_PWM_Stop+0x5a>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d017      	beq.n	800bc5e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	6a1a      	ldr	r2, [r3, #32]
 800bc34:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bc38:	4013      	ands	r3, r2
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d10f      	bne.n	800bc5e <HAL_TIM_PWM_Stop+0x8e>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	6a1a      	ldr	r2, [r3, #32]
 800bc44:	f244 4344 	movw	r3, #17476	@ 0x4444
 800bc48:	4013      	ands	r3, r2
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d107      	bne.n	800bc5e <HAL_TIM_PWM_Stop+0x8e>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bc5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	6a1a      	ldr	r2, [r3, #32]
 800bc64:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bc68:	4013      	ands	r3, r2
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d10f      	bne.n	800bc8e <HAL_TIM_PWM_Stop+0xbe>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	6a1a      	ldr	r2, [r3, #32]
 800bc74:	f244 4344 	movw	r3, #17476	@ 0x4444
 800bc78:	4013      	ands	r3, r2
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d107      	bne.n	800bc8e <HAL_TIM_PWM_Stop+0xbe>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	681a      	ldr	r2, [r3, #0]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f022 0201 	bic.w	r2, r2, #1
 800bc8c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d104      	bne.n	800bc9e <HAL_TIM_PWM_Stop+0xce>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bc9c:	e023      	b.n	800bce6 <HAL_TIM_PWM_Stop+0x116>
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b04      	cmp	r3, #4
 800bca2:	d104      	bne.n	800bcae <HAL_TIM_PWM_Stop+0xde>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2201      	movs	r2, #1
 800bca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bcac:	e01b      	b.n	800bce6 <HAL_TIM_PWM_Stop+0x116>
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	2b08      	cmp	r3, #8
 800bcb2:	d104      	bne.n	800bcbe <HAL_TIM_PWM_Stop+0xee>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bcbc:	e013      	b.n	800bce6 <HAL_TIM_PWM_Stop+0x116>
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	2b0c      	cmp	r3, #12
 800bcc2:	d104      	bne.n	800bcce <HAL_TIM_PWM_Stop+0xfe>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bccc:	e00b      	b.n	800bce6 <HAL_TIM_PWM_Stop+0x116>
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	2b10      	cmp	r3, #16
 800bcd2:	d104      	bne.n	800bcde <HAL_TIM_PWM_Stop+0x10e>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bcdc:	e003      	b.n	800bce6 <HAL_TIM_PWM_Stop+0x116>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2201      	movs	r2, #1
 800bce2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bce6:	2300      	movs	r3, #0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3708      	adds	r7, #8
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}
 800bcf0:	40012c00 	.word	0x40012c00
 800bcf4:	40013400 	.word	0x40013400
 800bcf8:	40014000 	.word	0x40014000
 800bcfc:	40014400 	.word	0x40014400
 800bd00:	40014800 	.word	0x40014800
 800bd04:	40015000 	.word	0x40015000

0800bd08 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b082      	sub	sp, #8
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d101      	bne.n	800bd1a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	e049      	b.n	800bdae <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d106      	bne.n	800bd34 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f7fc f8fa 	bl	8007f28 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2202      	movs	r2, #2
 800bd38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681a      	ldr	r2, [r3, #0]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	3304      	adds	r3, #4
 800bd44:	4619      	mov	r1, r3
 800bd46:	4610      	mov	r0, r2
 800bd48:	f000 fdfe 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2201      	movs	r2, #1
 800bd68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2201      	movs	r2, #1
 800bd70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bdac:	2300      	movs	r3, #0
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	3708      	adds	r7, #8
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
	...

0800bdb8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
 800bdc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d104      	bne.n	800bdd6 <HAL_TIM_IC_Start_IT+0x1e>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	e023      	b.n	800be1e <HAL_TIM_IC_Start_IT+0x66>
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	2b04      	cmp	r3, #4
 800bdda:	d104      	bne.n	800bde6 <HAL_TIM_IC_Start_IT+0x2e>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	e01b      	b.n	800be1e <HAL_TIM_IC_Start_IT+0x66>
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	2b08      	cmp	r3, #8
 800bdea:	d104      	bne.n	800bdf6 <HAL_TIM_IC_Start_IT+0x3e>
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	e013      	b.n	800be1e <HAL_TIM_IC_Start_IT+0x66>
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	2b0c      	cmp	r3, #12
 800bdfa:	d104      	bne.n	800be06 <HAL_TIM_IC_Start_IT+0x4e>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be02:	b2db      	uxtb	r3, r3
 800be04:	e00b      	b.n	800be1e <HAL_TIM_IC_Start_IT+0x66>
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	2b10      	cmp	r3, #16
 800be0a:	d104      	bne.n	800be16 <HAL_TIM_IC_Start_IT+0x5e>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be12:	b2db      	uxtb	r3, r3
 800be14:	e003      	b.n	800be1e <HAL_TIM_IC_Start_IT+0x66>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800be1c:	b2db      	uxtb	r3, r3
 800be1e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d104      	bne.n	800be30 <HAL_TIM_IC_Start_IT+0x78>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be2c:	b2db      	uxtb	r3, r3
 800be2e:	e013      	b.n	800be58 <HAL_TIM_IC_Start_IT+0xa0>
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2b04      	cmp	r3, #4
 800be34:	d104      	bne.n	800be40 <HAL_TIM_IC_Start_IT+0x88>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	e00b      	b.n	800be58 <HAL_TIM_IC_Start_IT+0xa0>
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	2b08      	cmp	r3, #8
 800be44:	d104      	bne.n	800be50 <HAL_TIM_IC_Start_IT+0x98>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	e003      	b.n	800be58 <HAL_TIM_IC_Start_IT+0xa0>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800be56:	b2db      	uxtb	r3, r3
 800be58:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800be5a:	7bbb      	ldrb	r3, [r7, #14]
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d102      	bne.n	800be66 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800be60:	7b7b      	ldrb	r3, [r7, #13]
 800be62:	2b01      	cmp	r3, #1
 800be64:	d001      	beq.n	800be6a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800be66:	2301      	movs	r3, #1
 800be68:	e0e2      	b.n	800c030 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d104      	bne.n	800be7a <HAL_TIM_IC_Start_IT+0xc2>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2202      	movs	r2, #2
 800be74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be78:	e023      	b.n	800bec2 <HAL_TIM_IC_Start_IT+0x10a>
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	2b04      	cmp	r3, #4
 800be7e:	d104      	bne.n	800be8a <HAL_TIM_IC_Start_IT+0xd2>
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2202      	movs	r2, #2
 800be84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800be88:	e01b      	b.n	800bec2 <HAL_TIM_IC_Start_IT+0x10a>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	2b08      	cmp	r3, #8
 800be8e:	d104      	bne.n	800be9a <HAL_TIM_IC_Start_IT+0xe2>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2202      	movs	r2, #2
 800be94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800be98:	e013      	b.n	800bec2 <HAL_TIM_IC_Start_IT+0x10a>
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	2b0c      	cmp	r3, #12
 800be9e:	d104      	bne.n	800beaa <HAL_TIM_IC_Start_IT+0xf2>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2202      	movs	r2, #2
 800bea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bea8:	e00b      	b.n	800bec2 <HAL_TIM_IC_Start_IT+0x10a>
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	2b10      	cmp	r3, #16
 800beae:	d104      	bne.n	800beba <HAL_TIM_IC_Start_IT+0x102>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2202      	movs	r2, #2
 800beb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800beb8:	e003      	b.n	800bec2 <HAL_TIM_IC_Start_IT+0x10a>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2202      	movs	r2, #2
 800bebe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d104      	bne.n	800bed2 <HAL_TIM_IC_Start_IT+0x11a>
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2202      	movs	r2, #2
 800becc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bed0:	e013      	b.n	800befa <HAL_TIM_IC_Start_IT+0x142>
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	2b04      	cmp	r3, #4
 800bed6:	d104      	bne.n	800bee2 <HAL_TIM_IC_Start_IT+0x12a>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2202      	movs	r2, #2
 800bedc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bee0:	e00b      	b.n	800befa <HAL_TIM_IC_Start_IT+0x142>
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	2b08      	cmp	r3, #8
 800bee6:	d104      	bne.n	800bef2 <HAL_TIM_IC_Start_IT+0x13a>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2202      	movs	r2, #2
 800beec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bef0:	e003      	b.n	800befa <HAL_TIM_IC_Start_IT+0x142>
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2202      	movs	r2, #2
 800bef6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	2b0c      	cmp	r3, #12
 800befe:	d841      	bhi.n	800bf84 <HAL_TIM_IC_Start_IT+0x1cc>
 800bf00:	a201      	add	r2, pc, #4	@ (adr r2, 800bf08 <HAL_TIM_IC_Start_IT+0x150>)
 800bf02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf06:	bf00      	nop
 800bf08:	0800bf3d 	.word	0x0800bf3d
 800bf0c:	0800bf85 	.word	0x0800bf85
 800bf10:	0800bf85 	.word	0x0800bf85
 800bf14:	0800bf85 	.word	0x0800bf85
 800bf18:	0800bf4f 	.word	0x0800bf4f
 800bf1c:	0800bf85 	.word	0x0800bf85
 800bf20:	0800bf85 	.word	0x0800bf85
 800bf24:	0800bf85 	.word	0x0800bf85
 800bf28:	0800bf61 	.word	0x0800bf61
 800bf2c:	0800bf85 	.word	0x0800bf85
 800bf30:	0800bf85 	.word	0x0800bf85
 800bf34:	0800bf85 	.word	0x0800bf85
 800bf38:	0800bf73 	.word	0x0800bf73
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	68da      	ldr	r2, [r3, #12]
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f042 0202 	orr.w	r2, r2, #2
 800bf4a:	60da      	str	r2, [r3, #12]
      break;
 800bf4c:	e01d      	b.n	800bf8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	68da      	ldr	r2, [r3, #12]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f042 0204 	orr.w	r2, r2, #4
 800bf5c:	60da      	str	r2, [r3, #12]
      break;
 800bf5e:	e014      	b.n	800bf8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68da      	ldr	r2, [r3, #12]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f042 0208 	orr.w	r2, r2, #8
 800bf6e:	60da      	str	r2, [r3, #12]
      break;
 800bf70:	e00b      	b.n	800bf8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	68da      	ldr	r2, [r3, #12]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f042 0210 	orr.w	r2, r2, #16
 800bf80:	60da      	str	r2, [r3, #12]
      break;
 800bf82:	e002      	b.n	800bf8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800bf84:	2301      	movs	r3, #1
 800bf86:	73fb      	strb	r3, [r7, #15]
      break;
 800bf88:	bf00      	nop
  }

  if (status == HAL_OK)
 800bf8a:	7bfb      	ldrb	r3, [r7, #15]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d14e      	bne.n	800c02e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2201      	movs	r2, #1
 800bf96:	6839      	ldr	r1, [r7, #0]
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f001 fa79 	bl	800d490 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	4a25      	ldr	r2, [pc, #148]	@ (800c038 <HAL_TIM_IC_Start_IT+0x280>)
 800bfa4:	4293      	cmp	r3, r2
 800bfa6:	d022      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfb0:	d01d      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4a21      	ldr	r2, [pc, #132]	@ (800c03c <HAL_TIM_IC_Start_IT+0x284>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d018      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4a1f      	ldr	r2, [pc, #124]	@ (800c040 <HAL_TIM_IC_Start_IT+0x288>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d013      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	4a1e      	ldr	r2, [pc, #120]	@ (800c044 <HAL_TIM_IC_Start_IT+0x28c>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d00e      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	4a1c      	ldr	r2, [pc, #112]	@ (800c048 <HAL_TIM_IC_Start_IT+0x290>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d009      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	4a1b      	ldr	r2, [pc, #108]	@ (800c04c <HAL_TIM_IC_Start_IT+0x294>)
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d004      	beq.n	800bfee <HAL_TIM_IC_Start_IT+0x236>
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	4a19      	ldr	r2, [pc, #100]	@ (800c050 <HAL_TIM_IC_Start_IT+0x298>)
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d115      	bne.n	800c01a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	689a      	ldr	r2, [r3, #8]
 800bff4:	4b17      	ldr	r3, [pc, #92]	@ (800c054 <HAL_TIM_IC_Start_IT+0x29c>)
 800bff6:	4013      	ands	r3, r2
 800bff8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	2b06      	cmp	r3, #6
 800bffe:	d015      	beq.n	800c02c <HAL_TIM_IC_Start_IT+0x274>
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c006:	d011      	beq.n	800c02c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	681a      	ldr	r2, [r3, #0]
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f042 0201 	orr.w	r2, r2, #1
 800c016:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c018:	e008      	b.n	800c02c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f042 0201 	orr.w	r2, r2, #1
 800c028:	601a      	str	r2, [r3, #0]
 800c02a:	e000      	b.n	800c02e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c02c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}
 800c038:	40012c00 	.word	0x40012c00
 800c03c:	40000400 	.word	0x40000400
 800c040:	40000800 	.word	0x40000800
 800c044:	40000c00 	.word	0x40000c00
 800c048:	40013400 	.word	0x40013400
 800c04c:	40014000 	.word	0x40014000
 800c050:	40015000 	.word	0x40015000
 800c054:	00010007 	.word	0x00010007

0800c058 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	68db      	ldr	r3, [r3, #12]
 800c066:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	691b      	ldr	r3, [r3, #16]
 800c06e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	f003 0302 	and.w	r3, r3, #2
 800c076:	2b00      	cmp	r3, #0
 800c078:	d020      	beq.n	800c0bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f003 0302 	and.w	r3, r3, #2
 800c080:	2b00      	cmp	r3, #0
 800c082:	d01b      	beq.n	800c0bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f06f 0202 	mvn.w	r2, #2
 800c08c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2201      	movs	r2, #1
 800c092:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	699b      	ldr	r3, [r3, #24]
 800c09a:	f003 0303 	and.w	r3, r3, #3
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d003      	beq.n	800c0aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f7fa fe6b 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 800c0a8:	e005      	b.n	800c0b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 fc2e 	bl	800c90c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f000 fc35 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f003 0304 	and.w	r3, r3, #4
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d020      	beq.n	800c108 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f003 0304 	and.w	r3, r3, #4
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d01b      	beq.n	800c108 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	f06f 0204 	mvn.w	r2, #4
 800c0d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2202      	movs	r2, #2
 800c0de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	699b      	ldr	r3, [r3, #24]
 800c0e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d003      	beq.n	800c0f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7fa fe45 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 800c0f4:	e005      	b.n	800c102 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0f6:	6878      	ldr	r0, [r7, #4]
 800c0f8:	f000 fc08 	bl	800c90c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 fc0f 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2200      	movs	r2, #0
 800c106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	f003 0308 	and.w	r3, r3, #8
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d020      	beq.n	800c154 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	f003 0308 	and.w	r3, r3, #8
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d01b      	beq.n	800c154 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f06f 0208 	mvn.w	r2, #8
 800c124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2204      	movs	r2, #4
 800c12a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	69db      	ldr	r3, [r3, #28]
 800c132:	f003 0303 	and.w	r3, r3, #3
 800c136:	2b00      	cmp	r3, #0
 800c138:	d003      	beq.n	800c142 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f7fa fe1f 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 800c140:	e005      	b.n	800c14e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 fbe2 	bl	800c90c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 fbe9 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	f003 0310 	and.w	r3, r3, #16
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d020      	beq.n	800c1a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f003 0310 	and.w	r3, r3, #16
 800c164:	2b00      	cmp	r3, #0
 800c166:	d01b      	beq.n	800c1a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f06f 0210 	mvn.w	r2, #16
 800c170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2208      	movs	r2, #8
 800c176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	69db      	ldr	r3, [r3, #28]
 800c17e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c182:	2b00      	cmp	r3, #0
 800c184:	d003      	beq.n	800c18e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f7fa fdf9 	bl	8006d7e <HAL_TIM_IC_CaptureCallback>
 800c18c:	e005      	b.n	800c19a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 fbbc 	bl	800c90c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	f000 fbc3 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2200      	movs	r2, #0
 800c19e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	f003 0301 	and.w	r3, r3, #1
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d00c      	beq.n	800c1c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	f003 0301 	and.w	r3, r3, #1
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d007      	beq.n	800c1c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f06f 0201 	mvn.w	r2, #1
 800c1bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f7fa fdfe 	bl	8006dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d104      	bne.n	800c1d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d00c      	beq.n	800c1f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d007      	beq.n	800c1f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c1ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f001 faa9 	bl	800d744 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d00c      	beq.n	800c216 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c202:	2b00      	cmp	r3, #0
 800c204:	d007      	beq.n	800c216 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c20e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f001 faa1 	bl	800d758 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00c      	beq.n	800c23a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c226:	2b00      	cmp	r3, #0
 800c228:	d007      	beq.n	800c23a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 fb7d 	bl	800c934 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	f003 0320 	and.w	r3, r3, #32
 800c240:	2b00      	cmp	r3, #0
 800c242:	d00c      	beq.n	800c25e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	f003 0320 	and.w	r3, r3, #32
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d007      	beq.n	800c25e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f06f 0220 	mvn.w	r2, #32
 800c256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f001 fa69 	bl	800d730 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c264:	2b00      	cmp	r3, #0
 800c266:	d00c      	beq.n	800c282 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d007      	beq.n	800c282 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800c27a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f001 fa75 	bl	800d76c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d00c      	beq.n	800c2a6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c292:	2b00      	cmp	r3, #0
 800c294:	d007      	beq.n	800c2a6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800c29e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f001 fa6d 	bl	800d780 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d00c      	beq.n	800c2ca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d007      	beq.n	800c2ca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800c2c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f001 fa65 	bl	800d794 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00c      	beq.n	800c2ee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d007      	beq.n	800c2ee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800c2e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f001 fa5d 	bl	800d7a8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c2ee:	bf00      	nop
 800c2f0:	3710      	adds	r7, #16
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}

0800c2f6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c2f6:	b580      	push	{r7, lr}
 800c2f8:	b086      	sub	sp, #24
 800c2fa:	af00      	add	r7, sp, #0
 800c2fc:	60f8      	str	r0, [r7, #12]
 800c2fe:	60b9      	str	r1, [r7, #8]
 800c300:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c302:	2300      	movs	r3, #0
 800c304:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d101      	bne.n	800c314 <HAL_TIM_IC_ConfigChannel+0x1e>
 800c310:	2302      	movs	r3, #2
 800c312:	e088      	b.n	800c426 <HAL_TIM_IC_ConfigChannel+0x130>
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d11b      	bne.n	800c35a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c332:	f000 fee7 	bl	800d104 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	699a      	ldr	r2, [r3, #24]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f022 020c 	bic.w	r2, r2, #12
 800c344:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	6999      	ldr	r1, [r3, #24]
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	689a      	ldr	r2, [r3, #8]
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	430a      	orrs	r2, r1
 800c356:	619a      	str	r2, [r3, #24]
 800c358:	e060      	b.n	800c41c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2b04      	cmp	r3, #4
 800c35e:	d11c      	bne.n	800c39a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c370:	f000 ff6b 	bl	800d24a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	699a      	ldr	r2, [r3, #24]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c382:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	6999      	ldr	r1, [r3, #24]
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	021a      	lsls	r2, r3, #8
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	430a      	orrs	r2, r1
 800c396:	619a      	str	r2, [r3, #24]
 800c398:	e040      	b.n	800c41c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2b08      	cmp	r3, #8
 800c39e:	d11b      	bne.n	800c3d8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c3b0:	f000 ffb8 	bl	800d324 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	69da      	ldr	r2, [r3, #28]
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f022 020c 	bic.w	r2, r2, #12
 800c3c2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	69d9      	ldr	r1, [r3, #28]
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	689a      	ldr	r2, [r3, #8]
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	430a      	orrs	r2, r1
 800c3d4:	61da      	str	r2, [r3, #28]
 800c3d6:	e021      	b.n	800c41c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2b0c      	cmp	r3, #12
 800c3dc:	d11c      	bne.n	800c418 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c3ee:	f000 ffd5 	bl	800d39c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	69da      	ldr	r2, [r3, #28]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c400:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	69d9      	ldr	r1, [r3, #28]
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	689b      	ldr	r3, [r3, #8]
 800c40c:	021a      	lsls	r2, r3, #8
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	430a      	orrs	r2, r1
 800c414:	61da      	str	r2, [r3, #28]
 800c416:	e001      	b.n	800c41c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c418:	2301      	movs	r3, #1
 800c41a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	2200      	movs	r2, #0
 800c420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c424:	7dfb      	ldrb	r3, [r7, #23]
}
 800c426:	4618      	mov	r0, r3
 800c428:	3718      	adds	r7, #24
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
	...

0800c430 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b086      	sub	sp, #24
 800c434:	af00      	add	r7, sp, #0
 800c436:	60f8      	str	r0, [r7, #12]
 800c438:	60b9      	str	r1, [r7, #8]
 800c43a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c43c:	2300      	movs	r3, #0
 800c43e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c446:	2b01      	cmp	r3, #1
 800c448:	d101      	bne.n	800c44e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c44a:	2302      	movs	r3, #2
 800c44c:	e0ff      	b.n	800c64e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2201      	movs	r2, #1
 800c452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b14      	cmp	r3, #20
 800c45a:	f200 80f0 	bhi.w	800c63e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c45e:	a201      	add	r2, pc, #4	@ (adr r2, 800c464 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c464:	0800c4b9 	.word	0x0800c4b9
 800c468:	0800c63f 	.word	0x0800c63f
 800c46c:	0800c63f 	.word	0x0800c63f
 800c470:	0800c63f 	.word	0x0800c63f
 800c474:	0800c4f9 	.word	0x0800c4f9
 800c478:	0800c63f 	.word	0x0800c63f
 800c47c:	0800c63f 	.word	0x0800c63f
 800c480:	0800c63f 	.word	0x0800c63f
 800c484:	0800c53b 	.word	0x0800c53b
 800c488:	0800c63f 	.word	0x0800c63f
 800c48c:	0800c63f 	.word	0x0800c63f
 800c490:	0800c63f 	.word	0x0800c63f
 800c494:	0800c57b 	.word	0x0800c57b
 800c498:	0800c63f 	.word	0x0800c63f
 800c49c:	0800c63f 	.word	0x0800c63f
 800c4a0:	0800c63f 	.word	0x0800c63f
 800c4a4:	0800c5bd 	.word	0x0800c5bd
 800c4a8:	0800c63f 	.word	0x0800c63f
 800c4ac:	0800c63f 	.word	0x0800c63f
 800c4b0:	0800c63f 	.word	0x0800c63f
 800c4b4:	0800c5fd 	.word	0x0800c5fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	68b9      	ldr	r1, [r7, #8]
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f000 faf6 	bl	800cab0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	699a      	ldr	r2, [r3, #24]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f042 0208 	orr.w	r2, r2, #8
 800c4d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	699a      	ldr	r2, [r3, #24]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f022 0204 	bic.w	r2, r2, #4
 800c4e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	6999      	ldr	r1, [r3, #24]
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	691a      	ldr	r2, [r3, #16]
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	430a      	orrs	r2, r1
 800c4f4:	619a      	str	r2, [r3, #24]
      break;
 800c4f6:	e0a5      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68b9      	ldr	r1, [r7, #8]
 800c4fe:	4618      	mov	r0, r3
 800c500:	f000 fb70 	bl	800cbe4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	699a      	ldr	r2, [r3, #24]
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	699a      	ldr	r2, [r3, #24]
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	6999      	ldr	r1, [r3, #24]
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	021a      	lsls	r2, r3, #8
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	430a      	orrs	r2, r1
 800c536:	619a      	str	r2, [r3, #24]
      break;
 800c538:	e084      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	68b9      	ldr	r1, [r7, #8]
 800c540:	4618      	mov	r0, r3
 800c542:	f000 fbe3 	bl	800cd0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	69da      	ldr	r2, [r3, #28]
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f042 0208 	orr.w	r2, r2, #8
 800c554:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	69da      	ldr	r2, [r3, #28]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f022 0204 	bic.w	r2, r2, #4
 800c564:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	69d9      	ldr	r1, [r3, #28]
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	691a      	ldr	r2, [r3, #16]
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	430a      	orrs	r2, r1
 800c576:	61da      	str	r2, [r3, #28]
      break;
 800c578:	e064      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	68b9      	ldr	r1, [r7, #8]
 800c580:	4618      	mov	r0, r3
 800c582:	f000 fc55 	bl	800ce30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	69da      	ldr	r2, [r3, #28]
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	69da      	ldr	r2, [r3, #28]
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c5a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	69d9      	ldr	r1, [r3, #28]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	021a      	lsls	r2, r3, #8
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	430a      	orrs	r2, r1
 800c5b8:	61da      	str	r2, [r3, #28]
      break;
 800c5ba:	e043      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	68b9      	ldr	r1, [r7, #8]
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f000 fcc8 	bl	800cf58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f042 0208 	orr.w	r2, r2, #8
 800c5d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f022 0204 	bic.w	r2, r2, #4
 800c5e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	691a      	ldr	r2, [r3, #16]
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	430a      	orrs	r2, r1
 800c5f8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c5fa:	e023      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	68b9      	ldr	r1, [r7, #8]
 800c602:	4618      	mov	r0, r3
 800c604:	f000 fd12 	bl	800d02c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c616:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c626:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	691b      	ldr	r3, [r3, #16]
 800c632:	021a      	lsls	r2, r3, #8
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	430a      	orrs	r2, r1
 800c63a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c63c:	e002      	b.n	800c644 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c63e:	2301      	movs	r3, #1
 800c640:	75fb      	strb	r3, [r7, #23]
      break;
 800c642:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2200      	movs	r2, #0
 800c648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c64c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3718      	adds	r7, #24
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}
 800c656:	bf00      	nop

0800c658 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b084      	sub	sp, #16
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c662:	2300      	movs	r3, #0
 800c664:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c66c:	2b01      	cmp	r3, #1
 800c66e:	d101      	bne.n	800c674 <HAL_TIM_ConfigClockSource+0x1c>
 800c670:	2302      	movs	r3, #2
 800c672:	e0f6      	b.n	800c862 <HAL_TIM_ConfigClockSource+0x20a>
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2201      	movs	r2, #1
 800c678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2202      	movs	r2, #2
 800c680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	689b      	ldr	r3, [r3, #8]
 800c68a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c692:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c69e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	68ba      	ldr	r2, [r7, #8]
 800c6a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	4a6f      	ldr	r2, [pc, #444]	@ (800c86c <HAL_TIM_ConfigClockSource+0x214>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	f000 80c1 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c6b4:	4a6d      	ldr	r2, [pc, #436]	@ (800c86c <HAL_TIM_ConfigClockSource+0x214>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	f200 80c6 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6bc:	4a6c      	ldr	r2, [pc, #432]	@ (800c870 <HAL_TIM_ConfigClockSource+0x218>)
 800c6be:	4293      	cmp	r3, r2
 800c6c0:	f000 80b9 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c6c4:	4a6a      	ldr	r2, [pc, #424]	@ (800c870 <HAL_TIM_ConfigClockSource+0x218>)
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	f200 80be 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6cc:	4a69      	ldr	r2, [pc, #420]	@ (800c874 <HAL_TIM_ConfigClockSource+0x21c>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	f000 80b1 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c6d4:	4a67      	ldr	r2, [pc, #412]	@ (800c874 <HAL_TIM_ConfigClockSource+0x21c>)
 800c6d6:	4293      	cmp	r3, r2
 800c6d8:	f200 80b6 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6dc:	4a66      	ldr	r2, [pc, #408]	@ (800c878 <HAL_TIM_ConfigClockSource+0x220>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	f000 80a9 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c6e4:	4a64      	ldr	r2, [pc, #400]	@ (800c878 <HAL_TIM_ConfigClockSource+0x220>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	f200 80ae 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6ec:	4a63      	ldr	r2, [pc, #396]	@ (800c87c <HAL_TIM_ConfigClockSource+0x224>)
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	f000 80a1 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c6f4:	4a61      	ldr	r2, [pc, #388]	@ (800c87c <HAL_TIM_ConfigClockSource+0x224>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	f200 80a6 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c6fc:	4a60      	ldr	r2, [pc, #384]	@ (800c880 <HAL_TIM_ConfigClockSource+0x228>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	f000 8099 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c704:	4a5e      	ldr	r2, [pc, #376]	@ (800c880 <HAL_TIM_ConfigClockSource+0x228>)
 800c706:	4293      	cmp	r3, r2
 800c708:	f200 809e 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c70c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c710:	f000 8091 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c714:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c718:	f200 8096 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c71c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c720:	f000 8089 	beq.w	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c724:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c728:	f200 808e 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c72c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c730:	d03e      	beq.n	800c7b0 <HAL_TIM_ConfigClockSource+0x158>
 800c732:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c736:	f200 8087 	bhi.w	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c73a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c73e:	f000 8086 	beq.w	800c84e <HAL_TIM_ConfigClockSource+0x1f6>
 800c742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c746:	d87f      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c748:	2b70      	cmp	r3, #112	@ 0x70
 800c74a:	d01a      	beq.n	800c782 <HAL_TIM_ConfigClockSource+0x12a>
 800c74c:	2b70      	cmp	r3, #112	@ 0x70
 800c74e:	d87b      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c750:	2b60      	cmp	r3, #96	@ 0x60
 800c752:	d050      	beq.n	800c7f6 <HAL_TIM_ConfigClockSource+0x19e>
 800c754:	2b60      	cmp	r3, #96	@ 0x60
 800c756:	d877      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c758:	2b50      	cmp	r3, #80	@ 0x50
 800c75a:	d03c      	beq.n	800c7d6 <HAL_TIM_ConfigClockSource+0x17e>
 800c75c:	2b50      	cmp	r3, #80	@ 0x50
 800c75e:	d873      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c760:	2b40      	cmp	r3, #64	@ 0x40
 800c762:	d058      	beq.n	800c816 <HAL_TIM_ConfigClockSource+0x1be>
 800c764:	2b40      	cmp	r3, #64	@ 0x40
 800c766:	d86f      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c768:	2b30      	cmp	r3, #48	@ 0x30
 800c76a:	d064      	beq.n	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c76c:	2b30      	cmp	r3, #48	@ 0x30
 800c76e:	d86b      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c770:	2b20      	cmp	r3, #32
 800c772:	d060      	beq.n	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c774:	2b20      	cmp	r3, #32
 800c776:	d867      	bhi.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d05c      	beq.n	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c77c:	2b10      	cmp	r3, #16
 800c77e:	d05a      	beq.n	800c836 <HAL_TIM_ConfigClockSource+0x1de>
 800c780:	e062      	b.n	800c848 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c792:	f000 fe5d 	bl	800d450 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	689b      	ldr	r3, [r3, #8]
 800c79c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c7a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	68ba      	ldr	r2, [r7, #8]
 800c7ac:	609a      	str	r2, [r3, #8]
      break;
 800c7ae:	e04f      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c7c0:	f000 fe46 	bl	800d450 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	689a      	ldr	r2, [r3, #8]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c7d2:	609a      	str	r2, [r3, #8]
      break;
 800c7d4:	e03c      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	f000 fd02 	bl	800d1ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	2150      	movs	r1, #80	@ 0x50
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f000 fe11 	bl	800d416 <TIM_ITRx_SetConfig>
      break;
 800c7f4:	e02c      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c802:	461a      	mov	r2, r3
 800c804:	f000 fd5e 	bl	800d2c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2160      	movs	r1, #96	@ 0x60
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 fe01 	bl	800d416 <TIM_ITRx_SetConfig>
      break;
 800c814:	e01c      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c822:	461a      	mov	r2, r3
 800c824:	f000 fce2 	bl	800d1ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	2140      	movs	r1, #64	@ 0x40
 800c82e:	4618      	mov	r0, r3
 800c830:	f000 fdf1 	bl	800d416 <TIM_ITRx_SetConfig>
      break;
 800c834:	e00c      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681a      	ldr	r2, [r3, #0]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4619      	mov	r1, r3
 800c840:	4610      	mov	r0, r2
 800c842:	f000 fde8 	bl	800d416 <TIM_ITRx_SetConfig>
      break;
 800c846:	e003      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800c848:	2301      	movs	r3, #1
 800c84a:	73fb      	strb	r3, [r7, #15]
      break;
 800c84c:	e000      	b.n	800c850 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800c84e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2201      	movs	r2, #1
 800c854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c860:	7bfb      	ldrb	r3, [r7, #15]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3710      	adds	r7, #16
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	00100070 	.word	0x00100070
 800c870:	00100060 	.word	0x00100060
 800c874:	00100050 	.word	0x00100050
 800c878:	00100040 	.word	0x00100040
 800c87c:	00100030 	.word	0x00100030
 800c880:	00100020 	.word	0x00100020

0800c884 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c884:	b480      	push	{r7}
 800c886:	b085      	sub	sp, #20
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
 800c88c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800c88e:	2300      	movs	r3, #0
 800c890:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	2b0c      	cmp	r3, #12
 800c896:	d831      	bhi.n	800c8fc <HAL_TIM_ReadCapturedValue+0x78>
 800c898:	a201      	add	r2, pc, #4	@ (adr r2, 800c8a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800c89a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c89e:	bf00      	nop
 800c8a0:	0800c8d5 	.word	0x0800c8d5
 800c8a4:	0800c8fd 	.word	0x0800c8fd
 800c8a8:	0800c8fd 	.word	0x0800c8fd
 800c8ac:	0800c8fd 	.word	0x0800c8fd
 800c8b0:	0800c8df 	.word	0x0800c8df
 800c8b4:	0800c8fd 	.word	0x0800c8fd
 800c8b8:	0800c8fd 	.word	0x0800c8fd
 800c8bc:	0800c8fd 	.word	0x0800c8fd
 800c8c0:	0800c8e9 	.word	0x0800c8e9
 800c8c4:	0800c8fd 	.word	0x0800c8fd
 800c8c8:	0800c8fd 	.word	0x0800c8fd
 800c8cc:	0800c8fd 	.word	0x0800c8fd
 800c8d0:	0800c8f3 	.word	0x0800c8f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8da:	60fb      	str	r3, [r7, #12]

      break;
 800c8dc:	e00f      	b.n	800c8fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8e4:	60fb      	str	r3, [r7, #12]

      break;
 800c8e6:	e00a      	b.n	800c8fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8ee:	60fb      	str	r3, [r7, #12]

      break;
 800c8f0:	e005      	b.n	800c8fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8f8:	60fb      	str	r3, [r7, #12]

      break;
 800c8fa:	e000      	b.n	800c8fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800c8fc:	bf00      	nop
  }

  return tmpreg;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
}
 800c900:	4618      	mov	r0, r3
 800c902:	3714      	adds	r7, #20
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr

0800c90c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c914:	bf00      	nop
 800c916:	370c      	adds	r7, #12
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr

0800c920 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c920:	b480      	push	{r7}
 800c922:	b083      	sub	sp, #12
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c928:	bf00      	nop
 800c92a:	370c      	adds	r7, #12
 800c92c:	46bd      	mov	sp, r7
 800c92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c932:	4770      	bx	lr

0800c934 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c934:	b480      	push	{r7}
 800c936:	b083      	sub	sp, #12
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c93c:	bf00      	nop
 800c93e:	370c      	adds	r7, #12
 800c940:	46bd      	mov	sp, r7
 800c942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c946:	4770      	bx	lr

0800c948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c948:	b480      	push	{r7}
 800c94a:	b085      	sub	sp, #20
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a4c      	ldr	r2, [pc, #304]	@ (800ca8c <TIM_Base_SetConfig+0x144>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d017      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c966:	d013      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	4a49      	ldr	r2, [pc, #292]	@ (800ca90 <TIM_Base_SetConfig+0x148>)
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d00f      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	4a48      	ldr	r2, [pc, #288]	@ (800ca94 <TIM_Base_SetConfig+0x14c>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d00b      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4a47      	ldr	r2, [pc, #284]	@ (800ca98 <TIM_Base_SetConfig+0x150>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d007      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	4a46      	ldr	r2, [pc, #280]	@ (800ca9c <TIM_Base_SetConfig+0x154>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d003      	beq.n	800c990 <TIM_Base_SetConfig+0x48>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	4a45      	ldr	r2, [pc, #276]	@ (800caa0 <TIM_Base_SetConfig+0x158>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d108      	bne.n	800c9a2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	4a39      	ldr	r2, [pc, #228]	@ (800ca8c <TIM_Base_SetConfig+0x144>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d023      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9b0:	d01f      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	4a36      	ldr	r2, [pc, #216]	@ (800ca90 <TIM_Base_SetConfig+0x148>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d01b      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a35      	ldr	r2, [pc, #212]	@ (800ca94 <TIM_Base_SetConfig+0x14c>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d017      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a34      	ldr	r2, [pc, #208]	@ (800ca98 <TIM_Base_SetConfig+0x150>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d013      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a33      	ldr	r2, [pc, #204]	@ (800ca9c <TIM_Base_SetConfig+0x154>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d00f      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a33      	ldr	r2, [pc, #204]	@ (800caa4 <TIM_Base_SetConfig+0x15c>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d00b      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a32      	ldr	r2, [pc, #200]	@ (800caa8 <TIM_Base_SetConfig+0x160>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d007      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a31      	ldr	r2, [pc, #196]	@ (800caac <TIM_Base_SetConfig+0x164>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d003      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	4a2c      	ldr	r2, [pc, #176]	@ (800caa0 <TIM_Base_SetConfig+0x158>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d108      	bne.n	800ca04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	68db      	ldr	r3, [r3, #12]
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	68fa      	ldr	r2, [r7, #12]
 800ca16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	689a      	ldr	r2, [r3, #8]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a18      	ldr	r2, [pc, #96]	@ (800ca8c <TIM_Base_SetConfig+0x144>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d013      	beq.n	800ca58 <TIM_Base_SetConfig+0x110>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a1a      	ldr	r2, [pc, #104]	@ (800ca9c <TIM_Base_SetConfig+0x154>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d00f      	beq.n	800ca58 <TIM_Base_SetConfig+0x110>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a1a      	ldr	r2, [pc, #104]	@ (800caa4 <TIM_Base_SetConfig+0x15c>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d00b      	beq.n	800ca58 <TIM_Base_SetConfig+0x110>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a19      	ldr	r2, [pc, #100]	@ (800caa8 <TIM_Base_SetConfig+0x160>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d007      	beq.n	800ca58 <TIM_Base_SetConfig+0x110>
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	4a18      	ldr	r2, [pc, #96]	@ (800caac <TIM_Base_SetConfig+0x164>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d003      	beq.n	800ca58 <TIM_Base_SetConfig+0x110>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	4a13      	ldr	r2, [pc, #76]	@ (800caa0 <TIM_Base_SetConfig+0x158>)
 800ca54:	4293      	cmp	r3, r2
 800ca56:	d103      	bne.n	800ca60 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	691a      	ldr	r2, [r3, #16]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	691b      	ldr	r3, [r3, #16]
 800ca6a:	f003 0301 	and.w	r3, r3, #1
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d105      	bne.n	800ca7e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	691b      	ldr	r3, [r3, #16]
 800ca76:	f023 0201 	bic.w	r2, r3, #1
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	611a      	str	r2, [r3, #16]
  }
}
 800ca7e:	bf00      	nop
 800ca80:	3714      	adds	r7, #20
 800ca82:	46bd      	mov	sp, r7
 800ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	40012c00 	.word	0x40012c00
 800ca90:	40000400 	.word	0x40000400
 800ca94:	40000800 	.word	0x40000800
 800ca98:	40000c00 	.word	0x40000c00
 800ca9c:	40013400 	.word	0x40013400
 800caa0:	40015000 	.word	0x40015000
 800caa4:	40014000 	.word	0x40014000
 800caa8:	40014400 	.word	0x40014400
 800caac:	40014800 	.word	0x40014800

0800cab0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
 800cab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6a1b      	ldr	r3, [r3, #32]
 800cabe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	6a1b      	ldr	r3, [r3, #32]
 800cac4:	f023 0201 	bic.w	r2, r3, #1
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	699b      	ldr	r3, [r3, #24]
 800cad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f023 0303 	bic.w	r3, r3, #3
 800caea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	4313      	orrs	r3, r2
 800caf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800caf6:	697b      	ldr	r3, [r7, #20]
 800caf8:	f023 0302 	bic.w	r3, r3, #2
 800cafc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	697a      	ldr	r2, [r7, #20]
 800cb04:	4313      	orrs	r3, r2
 800cb06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a30      	ldr	r2, [pc, #192]	@ (800cbcc <TIM_OC1_SetConfig+0x11c>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d013      	beq.n	800cb38 <TIM_OC1_SetConfig+0x88>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4a2f      	ldr	r2, [pc, #188]	@ (800cbd0 <TIM_OC1_SetConfig+0x120>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d00f      	beq.n	800cb38 <TIM_OC1_SetConfig+0x88>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a2e      	ldr	r2, [pc, #184]	@ (800cbd4 <TIM_OC1_SetConfig+0x124>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d00b      	beq.n	800cb38 <TIM_OC1_SetConfig+0x88>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	4a2d      	ldr	r2, [pc, #180]	@ (800cbd8 <TIM_OC1_SetConfig+0x128>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d007      	beq.n	800cb38 <TIM_OC1_SetConfig+0x88>
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	4a2c      	ldr	r2, [pc, #176]	@ (800cbdc <TIM_OC1_SetConfig+0x12c>)
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d003      	beq.n	800cb38 <TIM_OC1_SetConfig+0x88>
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	4a2b      	ldr	r2, [pc, #172]	@ (800cbe0 <TIM_OC1_SetConfig+0x130>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d10c      	bne.n	800cb52 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	f023 0308 	bic.w	r3, r3, #8
 800cb3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	697a      	ldr	r2, [r7, #20]
 800cb46:	4313      	orrs	r3, r2
 800cb48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	f023 0304 	bic.w	r3, r3, #4
 800cb50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	4a1d      	ldr	r2, [pc, #116]	@ (800cbcc <TIM_OC1_SetConfig+0x11c>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d013      	beq.n	800cb82 <TIM_OC1_SetConfig+0xd2>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	4a1c      	ldr	r2, [pc, #112]	@ (800cbd0 <TIM_OC1_SetConfig+0x120>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d00f      	beq.n	800cb82 <TIM_OC1_SetConfig+0xd2>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4a1b      	ldr	r2, [pc, #108]	@ (800cbd4 <TIM_OC1_SetConfig+0x124>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d00b      	beq.n	800cb82 <TIM_OC1_SetConfig+0xd2>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	4a1a      	ldr	r2, [pc, #104]	@ (800cbd8 <TIM_OC1_SetConfig+0x128>)
 800cb6e:	4293      	cmp	r3, r2
 800cb70:	d007      	beq.n	800cb82 <TIM_OC1_SetConfig+0xd2>
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	4a19      	ldr	r2, [pc, #100]	@ (800cbdc <TIM_OC1_SetConfig+0x12c>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d003      	beq.n	800cb82 <TIM_OC1_SetConfig+0xd2>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	4a18      	ldr	r2, [pc, #96]	@ (800cbe0 <TIM_OC1_SetConfig+0x130>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d111      	bne.n	800cba6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb82:	693b      	ldr	r3, [r7, #16]
 800cb84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	695b      	ldr	r3, [r3, #20]
 800cb96:	693a      	ldr	r2, [r7, #16]
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	699b      	ldr	r3, [r3, #24]
 800cba0:	693a      	ldr	r2, [r7, #16]
 800cba2:	4313      	orrs	r3, r2
 800cba4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	693a      	ldr	r2, [r7, #16]
 800cbaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	68fa      	ldr	r2, [r7, #12]
 800cbb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	685a      	ldr	r2, [r3, #4]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	697a      	ldr	r2, [r7, #20]
 800cbbe:	621a      	str	r2, [r3, #32]
}
 800cbc0:	bf00      	nop
 800cbc2:	371c      	adds	r7, #28
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr
 800cbcc:	40012c00 	.word	0x40012c00
 800cbd0:	40013400 	.word	0x40013400
 800cbd4:	40014000 	.word	0x40014000
 800cbd8:	40014400 	.word	0x40014400
 800cbdc:	40014800 	.word	0x40014800
 800cbe0:	40015000 	.word	0x40015000

0800cbe4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b087      	sub	sp, #28
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
 800cbec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
 800cbf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	6a1b      	ldr	r3, [r3, #32]
 800cbf8:	f023 0210 	bic.w	r2, r3, #16
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	699b      	ldr	r3, [r3, #24]
 800cc0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cc12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	021b      	lsls	r3, r3, #8
 800cc26:	68fa      	ldr	r2, [r7, #12]
 800cc28:	4313      	orrs	r3, r2
 800cc2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc2c:	697b      	ldr	r3, [r7, #20]
 800cc2e:	f023 0320 	bic.w	r3, r3, #32
 800cc32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	011b      	lsls	r3, r3, #4
 800cc3a:	697a      	ldr	r2, [r7, #20]
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	4a2c      	ldr	r2, [pc, #176]	@ (800ccf4 <TIM_OC2_SetConfig+0x110>)
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d007      	beq.n	800cc58 <TIM_OC2_SetConfig+0x74>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	4a2b      	ldr	r2, [pc, #172]	@ (800ccf8 <TIM_OC2_SetConfig+0x114>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d003      	beq.n	800cc58 <TIM_OC2_SetConfig+0x74>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	4a2a      	ldr	r2, [pc, #168]	@ (800ccfc <TIM_OC2_SetConfig+0x118>)
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d10d      	bne.n	800cc74 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	68db      	ldr	r3, [r3, #12]
 800cc64:	011b      	lsls	r3, r3, #4
 800cc66:	697a      	ldr	r2, [r7, #20]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a1f      	ldr	r2, [pc, #124]	@ (800ccf4 <TIM_OC2_SetConfig+0x110>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d013      	beq.n	800cca4 <TIM_OC2_SetConfig+0xc0>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a1e      	ldr	r2, [pc, #120]	@ (800ccf8 <TIM_OC2_SetConfig+0x114>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d00f      	beq.n	800cca4 <TIM_OC2_SetConfig+0xc0>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a1e      	ldr	r2, [pc, #120]	@ (800cd00 <TIM_OC2_SetConfig+0x11c>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d00b      	beq.n	800cca4 <TIM_OC2_SetConfig+0xc0>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	4a1d      	ldr	r2, [pc, #116]	@ (800cd04 <TIM_OC2_SetConfig+0x120>)
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d007      	beq.n	800cca4 <TIM_OC2_SetConfig+0xc0>
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	4a1c      	ldr	r2, [pc, #112]	@ (800cd08 <TIM_OC2_SetConfig+0x124>)
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d003      	beq.n	800cca4 <TIM_OC2_SetConfig+0xc0>
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	4a17      	ldr	r2, [pc, #92]	@ (800ccfc <TIM_OC2_SetConfig+0x118>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d113      	bne.n	800cccc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ccaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ccb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	695b      	ldr	r3, [r3, #20]
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	693a      	ldr	r2, [r7, #16]
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	699b      	ldr	r3, [r3, #24]
 800ccc4:	009b      	lsls	r3, r3, #2
 800ccc6:	693a      	ldr	r2, [r7, #16]
 800ccc8:	4313      	orrs	r3, r2
 800ccca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	693a      	ldr	r2, [r7, #16]
 800ccd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	685a      	ldr	r2, [r3, #4]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	697a      	ldr	r2, [r7, #20]
 800cce4:	621a      	str	r2, [r3, #32]
}
 800cce6:	bf00      	nop
 800cce8:	371c      	adds	r7, #28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop
 800ccf4:	40012c00 	.word	0x40012c00
 800ccf8:	40013400 	.word	0x40013400
 800ccfc:	40015000 	.word	0x40015000
 800cd00:	40014000 	.word	0x40014000
 800cd04:	40014400 	.word	0x40014400
 800cd08:	40014800 	.word	0x40014800

0800cd0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b087      	sub	sp, #28
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
 800cd14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	6a1b      	ldr	r3, [r3, #32]
 800cd1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6a1b      	ldr	r3, [r3, #32]
 800cd20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	69db      	ldr	r3, [r3, #28]
 800cd32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cd3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f023 0303 	bic.w	r3, r3, #3
 800cd46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68fa      	ldr	r2, [r7, #12]
 800cd4e:	4313      	orrs	r3, r2
 800cd50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	689b      	ldr	r3, [r3, #8]
 800cd5e:	021b      	lsls	r3, r3, #8
 800cd60:	697a      	ldr	r2, [r7, #20]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	4a2b      	ldr	r2, [pc, #172]	@ (800ce18 <TIM_OC3_SetConfig+0x10c>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d007      	beq.n	800cd7e <TIM_OC3_SetConfig+0x72>
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	4a2a      	ldr	r2, [pc, #168]	@ (800ce1c <TIM_OC3_SetConfig+0x110>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d003      	beq.n	800cd7e <TIM_OC3_SetConfig+0x72>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	4a29      	ldr	r2, [pc, #164]	@ (800ce20 <TIM_OC3_SetConfig+0x114>)
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	d10d      	bne.n	800cd9a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	68db      	ldr	r3, [r3, #12]
 800cd8a:	021b      	lsls	r3, r3, #8
 800cd8c:	697a      	ldr	r2, [r7, #20]
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	4a1e      	ldr	r2, [pc, #120]	@ (800ce18 <TIM_OC3_SetConfig+0x10c>)
 800cd9e:	4293      	cmp	r3, r2
 800cda0:	d013      	beq.n	800cdca <TIM_OC3_SetConfig+0xbe>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	4a1d      	ldr	r2, [pc, #116]	@ (800ce1c <TIM_OC3_SetConfig+0x110>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d00f      	beq.n	800cdca <TIM_OC3_SetConfig+0xbe>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	4a1d      	ldr	r2, [pc, #116]	@ (800ce24 <TIM_OC3_SetConfig+0x118>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d00b      	beq.n	800cdca <TIM_OC3_SetConfig+0xbe>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	4a1c      	ldr	r2, [pc, #112]	@ (800ce28 <TIM_OC3_SetConfig+0x11c>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d007      	beq.n	800cdca <TIM_OC3_SetConfig+0xbe>
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	4a1b      	ldr	r2, [pc, #108]	@ (800ce2c <TIM_OC3_SetConfig+0x120>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d003      	beq.n	800cdca <TIM_OC3_SetConfig+0xbe>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	4a16      	ldr	r2, [pc, #88]	@ (800ce20 <TIM_OC3_SetConfig+0x114>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d113      	bne.n	800cdf2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cdd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cdd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	695b      	ldr	r3, [r3, #20]
 800cdde:	011b      	lsls	r3, r3, #4
 800cde0:	693a      	ldr	r2, [r7, #16]
 800cde2:	4313      	orrs	r3, r2
 800cde4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	699b      	ldr	r3, [r3, #24]
 800cdea:	011b      	lsls	r3, r3, #4
 800cdec:	693a      	ldr	r2, [r7, #16]
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	693a      	ldr	r2, [r7, #16]
 800cdf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	68fa      	ldr	r2, [r7, #12]
 800cdfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	685a      	ldr	r2, [r3, #4]
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	697a      	ldr	r2, [r7, #20]
 800ce0a:	621a      	str	r2, [r3, #32]
}
 800ce0c:	bf00      	nop
 800ce0e:	371c      	adds	r7, #28
 800ce10:	46bd      	mov	sp, r7
 800ce12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce16:	4770      	bx	lr
 800ce18:	40012c00 	.word	0x40012c00
 800ce1c:	40013400 	.word	0x40013400
 800ce20:	40015000 	.word	0x40015000
 800ce24:	40014000 	.word	0x40014000
 800ce28:	40014400 	.word	0x40014400
 800ce2c:	40014800 	.word	0x40014800

0800ce30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b087      	sub	sp, #28
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6a1b      	ldr	r3, [r3, #32]
 800ce3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6a1b      	ldr	r3, [r3, #32]
 800ce44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	69db      	ldr	r3, [r3, #28]
 800ce56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ce5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	021b      	lsls	r3, r3, #8
 800ce72:	68fa      	ldr	r2, [r7, #12]
 800ce74:	4313      	orrs	r3, r2
 800ce76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ce7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	689b      	ldr	r3, [r3, #8]
 800ce84:	031b      	lsls	r3, r3, #12
 800ce86:	697a      	ldr	r2, [r7, #20]
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4a2c      	ldr	r2, [pc, #176]	@ (800cf40 <TIM_OC4_SetConfig+0x110>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d007      	beq.n	800cea4 <TIM_OC4_SetConfig+0x74>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a2b      	ldr	r2, [pc, #172]	@ (800cf44 <TIM_OC4_SetConfig+0x114>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d003      	beq.n	800cea4 <TIM_OC4_SetConfig+0x74>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	4a2a      	ldr	r2, [pc, #168]	@ (800cf48 <TIM_OC4_SetConfig+0x118>)
 800cea0:	4293      	cmp	r3, r2
 800cea2:	d10d      	bne.n	800cec0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ceaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	68db      	ldr	r3, [r3, #12]
 800ceb0:	031b      	lsls	r3, r3, #12
 800ceb2:	697a      	ldr	r2, [r7, #20]
 800ceb4:	4313      	orrs	r3, r2
 800ceb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cebe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	4a1f      	ldr	r2, [pc, #124]	@ (800cf40 <TIM_OC4_SetConfig+0x110>)
 800cec4:	4293      	cmp	r3, r2
 800cec6:	d013      	beq.n	800cef0 <TIM_OC4_SetConfig+0xc0>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	4a1e      	ldr	r2, [pc, #120]	@ (800cf44 <TIM_OC4_SetConfig+0x114>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d00f      	beq.n	800cef0 <TIM_OC4_SetConfig+0xc0>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	4a1e      	ldr	r2, [pc, #120]	@ (800cf4c <TIM_OC4_SetConfig+0x11c>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d00b      	beq.n	800cef0 <TIM_OC4_SetConfig+0xc0>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	4a1d      	ldr	r2, [pc, #116]	@ (800cf50 <TIM_OC4_SetConfig+0x120>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d007      	beq.n	800cef0 <TIM_OC4_SetConfig+0xc0>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	4a1c      	ldr	r2, [pc, #112]	@ (800cf54 <TIM_OC4_SetConfig+0x124>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d003      	beq.n	800cef0 <TIM_OC4_SetConfig+0xc0>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	4a17      	ldr	r2, [pc, #92]	@ (800cf48 <TIM_OC4_SetConfig+0x118>)
 800ceec:	4293      	cmp	r3, r2
 800ceee:	d113      	bne.n	800cf18 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cef6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cefe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	695b      	ldr	r3, [r3, #20]
 800cf04:	019b      	lsls	r3, r3, #6
 800cf06:	693a      	ldr	r2, [r7, #16]
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	699b      	ldr	r3, [r3, #24]
 800cf10:	019b      	lsls	r3, r3, #6
 800cf12:	693a      	ldr	r2, [r7, #16]
 800cf14:	4313      	orrs	r3, r2
 800cf16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	693a      	ldr	r2, [r7, #16]
 800cf1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	685a      	ldr	r2, [r3, #4]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	697a      	ldr	r2, [r7, #20]
 800cf30:	621a      	str	r2, [r3, #32]
}
 800cf32:	bf00      	nop
 800cf34:	371c      	adds	r7, #28
 800cf36:	46bd      	mov	sp, r7
 800cf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3c:	4770      	bx	lr
 800cf3e:	bf00      	nop
 800cf40:	40012c00 	.word	0x40012c00
 800cf44:	40013400 	.word	0x40013400
 800cf48:	40015000 	.word	0x40015000
 800cf4c:	40014000 	.word	0x40014000
 800cf50:	40014400 	.word	0x40014400
 800cf54:	40014800 	.word	0x40014800

0800cf58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b087      	sub	sp, #28
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	6a1b      	ldr	r3, [r3, #32]
 800cf66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	4313      	orrs	r3, r2
 800cf94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cf96:	693b      	ldr	r3, [r7, #16]
 800cf98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cf9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	689b      	ldr	r3, [r3, #8]
 800cfa2:	041b      	lsls	r3, r3, #16
 800cfa4:	693a      	ldr	r2, [r7, #16]
 800cfa6:	4313      	orrs	r3, r2
 800cfa8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	4a19      	ldr	r2, [pc, #100]	@ (800d014 <TIM_OC5_SetConfig+0xbc>)
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d013      	beq.n	800cfda <TIM_OC5_SetConfig+0x82>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	4a18      	ldr	r2, [pc, #96]	@ (800d018 <TIM_OC5_SetConfig+0xc0>)
 800cfb6:	4293      	cmp	r3, r2
 800cfb8:	d00f      	beq.n	800cfda <TIM_OC5_SetConfig+0x82>
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	4a17      	ldr	r2, [pc, #92]	@ (800d01c <TIM_OC5_SetConfig+0xc4>)
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d00b      	beq.n	800cfda <TIM_OC5_SetConfig+0x82>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	4a16      	ldr	r2, [pc, #88]	@ (800d020 <TIM_OC5_SetConfig+0xc8>)
 800cfc6:	4293      	cmp	r3, r2
 800cfc8:	d007      	beq.n	800cfda <TIM_OC5_SetConfig+0x82>
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	4a15      	ldr	r2, [pc, #84]	@ (800d024 <TIM_OC5_SetConfig+0xcc>)
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d003      	beq.n	800cfda <TIM_OC5_SetConfig+0x82>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	4a14      	ldr	r2, [pc, #80]	@ (800d028 <TIM_OC5_SetConfig+0xd0>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d109      	bne.n	800cfee <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cfda:	697b      	ldr	r3, [r7, #20]
 800cfdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cfe0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	695b      	ldr	r3, [r3, #20]
 800cfe6:	021b      	lsls	r3, r3, #8
 800cfe8:	697a      	ldr	r2, [r7, #20]
 800cfea:	4313      	orrs	r3, r2
 800cfec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	697a      	ldr	r2, [r7, #20]
 800cff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	68fa      	ldr	r2, [r7, #12]
 800cff8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	685a      	ldr	r2, [r3, #4]
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	693a      	ldr	r2, [r7, #16]
 800d006:	621a      	str	r2, [r3, #32]
}
 800d008:	bf00      	nop
 800d00a:	371c      	adds	r7, #28
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr
 800d014:	40012c00 	.word	0x40012c00
 800d018:	40013400 	.word	0x40013400
 800d01c:	40014000 	.word	0x40014000
 800d020:	40014400 	.word	0x40014400
 800d024:	40014800 	.word	0x40014800
 800d028:	40015000 	.word	0x40015000

0800d02c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b087      	sub	sp, #28
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6a1b      	ldr	r3, [r3, #32]
 800d03a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6a1b      	ldr	r3, [r3, #32]
 800d040:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d05a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d05e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	021b      	lsls	r3, r3, #8
 800d066:	68fa      	ldr	r2, [r7, #12]
 800d068:	4313      	orrs	r3, r2
 800d06a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	689b      	ldr	r3, [r3, #8]
 800d078:	051b      	lsls	r3, r3, #20
 800d07a:	693a      	ldr	r2, [r7, #16]
 800d07c:	4313      	orrs	r3, r2
 800d07e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	4a1a      	ldr	r2, [pc, #104]	@ (800d0ec <TIM_OC6_SetConfig+0xc0>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d013      	beq.n	800d0b0 <TIM_OC6_SetConfig+0x84>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4a19      	ldr	r2, [pc, #100]	@ (800d0f0 <TIM_OC6_SetConfig+0xc4>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d00f      	beq.n	800d0b0 <TIM_OC6_SetConfig+0x84>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	4a18      	ldr	r2, [pc, #96]	@ (800d0f4 <TIM_OC6_SetConfig+0xc8>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d00b      	beq.n	800d0b0 <TIM_OC6_SetConfig+0x84>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	4a17      	ldr	r2, [pc, #92]	@ (800d0f8 <TIM_OC6_SetConfig+0xcc>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d007      	beq.n	800d0b0 <TIM_OC6_SetConfig+0x84>
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	4a16      	ldr	r2, [pc, #88]	@ (800d0fc <TIM_OC6_SetConfig+0xd0>)
 800d0a4:	4293      	cmp	r3, r2
 800d0a6:	d003      	beq.n	800d0b0 <TIM_OC6_SetConfig+0x84>
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	4a15      	ldr	r2, [pc, #84]	@ (800d100 <TIM_OC6_SetConfig+0xd4>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d109      	bne.n	800d0c4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d0b0:	697b      	ldr	r3, [r7, #20]
 800d0b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d0b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	695b      	ldr	r3, [r3, #20]
 800d0bc:	029b      	lsls	r3, r3, #10
 800d0be:	697a      	ldr	r2, [r7, #20]
 800d0c0:	4313      	orrs	r3, r2
 800d0c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	697a      	ldr	r2, [r7, #20]
 800d0c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	68fa      	ldr	r2, [r7, #12]
 800d0ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	685a      	ldr	r2, [r3, #4]
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	693a      	ldr	r2, [r7, #16]
 800d0dc:	621a      	str	r2, [r3, #32]
}
 800d0de:	bf00      	nop
 800d0e0:	371c      	adds	r7, #28
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr
 800d0ea:	bf00      	nop
 800d0ec:	40012c00 	.word	0x40012c00
 800d0f0:	40013400 	.word	0x40013400
 800d0f4:	40014000 	.word	0x40014000
 800d0f8:	40014400 	.word	0x40014400
 800d0fc:	40014800 	.word	0x40014800
 800d100:	40015000 	.word	0x40015000

0800d104 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d104:	b480      	push	{r7}
 800d106:	b087      	sub	sp, #28
 800d108:	af00      	add	r7, sp, #0
 800d10a:	60f8      	str	r0, [r7, #12]
 800d10c:	60b9      	str	r1, [r7, #8]
 800d10e:	607a      	str	r2, [r7, #4]
 800d110:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	6a1b      	ldr	r3, [r3, #32]
 800d116:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	6a1b      	ldr	r3, [r3, #32]
 800d11c:	f023 0201 	bic.w	r2, r3, #1
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	699b      	ldr	r3, [r3, #24]
 800d128:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	4a28      	ldr	r2, [pc, #160]	@ (800d1d0 <TIM_TI1_SetConfig+0xcc>)
 800d12e:	4293      	cmp	r3, r2
 800d130:	d01b      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d138:	d017      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	4a25      	ldr	r2, [pc, #148]	@ (800d1d4 <TIM_TI1_SetConfig+0xd0>)
 800d13e:	4293      	cmp	r3, r2
 800d140:	d013      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	4a24      	ldr	r2, [pc, #144]	@ (800d1d8 <TIM_TI1_SetConfig+0xd4>)
 800d146:	4293      	cmp	r3, r2
 800d148:	d00f      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	4a23      	ldr	r2, [pc, #140]	@ (800d1dc <TIM_TI1_SetConfig+0xd8>)
 800d14e:	4293      	cmp	r3, r2
 800d150:	d00b      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	4a22      	ldr	r2, [pc, #136]	@ (800d1e0 <TIM_TI1_SetConfig+0xdc>)
 800d156:	4293      	cmp	r3, r2
 800d158:	d007      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	4a21      	ldr	r2, [pc, #132]	@ (800d1e4 <TIM_TI1_SetConfig+0xe0>)
 800d15e:	4293      	cmp	r3, r2
 800d160:	d003      	beq.n	800d16a <TIM_TI1_SetConfig+0x66>
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	4a20      	ldr	r2, [pc, #128]	@ (800d1e8 <TIM_TI1_SetConfig+0xe4>)
 800d166:	4293      	cmp	r3, r2
 800d168:	d101      	bne.n	800d16e <TIM_TI1_SetConfig+0x6a>
 800d16a:	2301      	movs	r3, #1
 800d16c:	e000      	b.n	800d170 <TIM_TI1_SetConfig+0x6c>
 800d16e:	2300      	movs	r3, #0
 800d170:	2b00      	cmp	r3, #0
 800d172:	d008      	beq.n	800d186 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	f023 0303 	bic.w	r3, r3, #3
 800d17a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d17c:	697a      	ldr	r2, [r7, #20]
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	4313      	orrs	r3, r2
 800d182:	617b      	str	r3, [r7, #20]
 800d184:	e003      	b.n	800d18e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	f043 0301 	orr.w	r3, r3, #1
 800d18c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d194:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	011b      	lsls	r3, r3, #4
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	697a      	ldr	r2, [r7, #20]
 800d19e:	4313      	orrs	r3, r2
 800d1a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	f023 030a 	bic.w	r3, r3, #10
 800d1a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	f003 030a 	and.w	r3, r3, #10
 800d1b0:	693a      	ldr	r2, [r7, #16]
 800d1b2:	4313      	orrs	r3, r2
 800d1b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	697a      	ldr	r2, [r7, #20]
 800d1ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	693a      	ldr	r2, [r7, #16]
 800d1c0:	621a      	str	r2, [r3, #32]
}
 800d1c2:	bf00      	nop
 800d1c4:	371c      	adds	r7, #28
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1cc:	4770      	bx	lr
 800d1ce:	bf00      	nop
 800d1d0:	40012c00 	.word	0x40012c00
 800d1d4:	40000400 	.word	0x40000400
 800d1d8:	40000800 	.word	0x40000800
 800d1dc:	40000c00 	.word	0x40000c00
 800d1e0:	40013400 	.word	0x40013400
 800d1e4:	40014000 	.word	0x40014000
 800d1e8:	40015000 	.word	0x40015000

0800d1ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b087      	sub	sp, #28
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	6a1b      	ldr	r3, [r3, #32]
 800d1fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	6a1b      	ldr	r3, [r3, #32]
 800d202:	f023 0201 	bic.w	r2, r3, #1
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	699b      	ldr	r3, [r3, #24]
 800d20e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d216:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	011b      	lsls	r3, r3, #4
 800d21c:	693a      	ldr	r2, [r7, #16]
 800d21e:	4313      	orrs	r3, r2
 800d220:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	f023 030a 	bic.w	r3, r3, #10
 800d228:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d22a:	697a      	ldr	r2, [r7, #20]
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	4313      	orrs	r3, r2
 800d230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	693a      	ldr	r2, [r7, #16]
 800d236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	697a      	ldr	r2, [r7, #20]
 800d23c:	621a      	str	r2, [r3, #32]
}
 800d23e:	bf00      	nop
 800d240:	371c      	adds	r7, #28
 800d242:	46bd      	mov	sp, r7
 800d244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d248:	4770      	bx	lr

0800d24a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d24a:	b480      	push	{r7}
 800d24c:	b087      	sub	sp, #28
 800d24e:	af00      	add	r7, sp, #0
 800d250:	60f8      	str	r0, [r7, #12]
 800d252:	60b9      	str	r1, [r7, #8]
 800d254:	607a      	str	r2, [r7, #4]
 800d256:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	6a1b      	ldr	r3, [r3, #32]
 800d25c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	6a1b      	ldr	r3, [r3, #32]
 800d262:	f023 0210 	bic.w	r2, r3, #16
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	699b      	ldr	r3, [r3, #24]
 800d26e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d276:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	021b      	lsls	r3, r3, #8
 800d27c:	693a      	ldr	r2, [r7, #16]
 800d27e:	4313      	orrs	r3, r2
 800d280:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d288:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	031b      	lsls	r3, r3, #12
 800d28e:	b29b      	uxth	r3, r3
 800d290:	693a      	ldr	r2, [r7, #16]
 800d292:	4313      	orrs	r3, r2
 800d294:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d29c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	011b      	lsls	r3, r3, #4
 800d2a2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d2a6:	697a      	ldr	r2, [r7, #20]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	693a      	ldr	r2, [r7, #16]
 800d2b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	697a      	ldr	r2, [r7, #20]
 800d2b6:	621a      	str	r2, [r3, #32]
}
 800d2b8:	bf00      	nop
 800d2ba:	371c      	adds	r7, #28
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c2:	4770      	bx	lr

0800d2c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b087      	sub	sp, #28
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	6a1b      	ldr	r3, [r3, #32]
 800d2d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	6a1b      	ldr	r3, [r3, #32]
 800d2da:	f023 0210 	bic.w	r2, r3, #16
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	699b      	ldr	r3, [r3, #24]
 800d2e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d2ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	031b      	lsls	r3, r3, #12
 800d2f4:	693a      	ldr	r2, [r7, #16]
 800d2f6:	4313      	orrs	r3, r2
 800d2f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d300:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d302:	68bb      	ldr	r3, [r7, #8]
 800d304:	011b      	lsls	r3, r3, #4
 800d306:	697a      	ldr	r2, [r7, #20]
 800d308:	4313      	orrs	r3, r2
 800d30a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	693a      	ldr	r2, [r7, #16]
 800d310:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	697a      	ldr	r2, [r7, #20]
 800d316:	621a      	str	r2, [r3, #32]
}
 800d318:	bf00      	nop
 800d31a:	371c      	adds	r7, #28
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr

0800d324 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d324:	b480      	push	{r7}
 800d326:	b087      	sub	sp, #28
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
 800d330:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	6a1b      	ldr	r3, [r3, #32]
 800d336:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	6a1b      	ldr	r3, [r3, #32]
 800d33c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	69db      	ldr	r3, [r3, #28]
 800d348:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	f023 0303 	bic.w	r3, r3, #3
 800d350:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d352:	693a      	ldr	r2, [r7, #16]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	4313      	orrs	r3, r2
 800d358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d360:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	011b      	lsls	r3, r3, #4
 800d366:	b2db      	uxtb	r3, r3
 800d368:	693a      	ldr	r2, [r7, #16]
 800d36a:	4313      	orrs	r3, r2
 800d36c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d36e:	697b      	ldr	r3, [r7, #20]
 800d370:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d374:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	021b      	lsls	r3, r3, #8
 800d37a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	4313      	orrs	r3, r2
 800d382:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	693a      	ldr	r2, [r7, #16]
 800d388:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	697a      	ldr	r2, [r7, #20]
 800d38e:	621a      	str	r2, [r3, #32]
}
 800d390:	bf00      	nop
 800d392:	371c      	adds	r7, #28
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr

0800d39c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b087      	sub	sp, #28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	607a      	str	r2, [r7, #4]
 800d3a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	6a1b      	ldr	r3, [r3, #32]
 800d3ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	6a1b      	ldr	r3, [r3, #32]
 800d3b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	69db      	ldr	r3, [r3, #28]
 800d3c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d3c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	021b      	lsls	r3, r3, #8
 800d3ce:	693a      	ldr	r2, [r7, #16]
 800d3d0:	4313      	orrs	r3, r2
 800d3d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d3d4:	693b      	ldr	r3, [r7, #16]
 800d3d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d3da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	031b      	lsls	r3, r3, #12
 800d3e0:	b29b      	uxth	r3, r3
 800d3e2:	693a      	ldr	r2, [r7, #16]
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d3ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	031b      	lsls	r3, r3, #12
 800d3f4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d3f8:	697a      	ldr	r2, [r7, #20]
 800d3fa:	4313      	orrs	r3, r2
 800d3fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	693a      	ldr	r2, [r7, #16]
 800d402:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	697a      	ldr	r2, [r7, #20]
 800d408:	621a      	str	r2, [r3, #32]
}
 800d40a:	bf00      	nop
 800d40c:	371c      	adds	r7, #28
 800d40e:	46bd      	mov	sp, r7
 800d410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d414:	4770      	bx	lr

0800d416 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d416:	b480      	push	{r7}
 800d418:	b085      	sub	sp, #20
 800d41a:	af00      	add	r7, sp, #0
 800d41c:	6078      	str	r0, [r7, #4]
 800d41e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	689b      	ldr	r3, [r3, #8]
 800d424:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d42c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d430:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d432:	683a      	ldr	r2, [r7, #0]
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	4313      	orrs	r3, r2
 800d438:	f043 0307 	orr.w	r3, r3, #7
 800d43c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	68fa      	ldr	r2, [r7, #12]
 800d442:	609a      	str	r2, [r3, #8]
}
 800d444:	bf00      	nop
 800d446:	3714      	adds	r7, #20
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d450:	b480      	push	{r7}
 800d452:	b087      	sub	sp, #28
 800d454:	af00      	add	r7, sp, #0
 800d456:	60f8      	str	r0, [r7, #12]
 800d458:	60b9      	str	r1, [r7, #8]
 800d45a:	607a      	str	r2, [r7, #4]
 800d45c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d46a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	021a      	lsls	r2, r3, #8
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	431a      	orrs	r2, r3
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	4313      	orrs	r3, r2
 800d478:	697a      	ldr	r2, [r7, #20]
 800d47a:	4313      	orrs	r3, r2
 800d47c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	697a      	ldr	r2, [r7, #20]
 800d482:	609a      	str	r2, [r3, #8]
}
 800d484:	bf00      	nop
 800d486:	371c      	adds	r7, #28
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d490:	b480      	push	{r7}
 800d492:	b087      	sub	sp, #28
 800d494:	af00      	add	r7, sp, #0
 800d496:	60f8      	str	r0, [r7, #12]
 800d498:	60b9      	str	r1, [r7, #8]
 800d49a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	f003 031f 	and.w	r3, r3, #31
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	fa02 f303 	lsl.w	r3, r2, r3
 800d4a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	6a1a      	ldr	r2, [r3, #32]
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	43db      	mvns	r3, r3
 800d4b2:	401a      	ands	r2, r3
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	6a1a      	ldr	r2, [r3, #32]
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	f003 031f 	and.w	r3, r3, #31
 800d4c2:	6879      	ldr	r1, [r7, #4]
 800d4c4:	fa01 f303 	lsl.w	r3, r1, r3
 800d4c8:	431a      	orrs	r2, r3
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	621a      	str	r2, [r3, #32]
}
 800d4ce:	bf00      	nop
 800d4d0:	371c      	adds	r7, #28
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d8:	4770      	bx	lr
	...

0800d4dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b085      	sub	sp, #20
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
 800d4e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d4ec:	2b01      	cmp	r3, #1
 800d4ee:	d101      	bne.n	800d4f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d4f0:	2302      	movs	r3, #2
 800d4f2:	e074      	b.n	800d5de <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2202      	movs	r2, #2
 800d500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	685b      	ldr	r3, [r3, #4]
 800d50a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a34      	ldr	r2, [pc, #208]	@ (800d5ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d009      	beq.n	800d532 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	4a33      	ldr	r2, [pc, #204]	@ (800d5f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d004      	beq.n	800d532 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4a31      	ldr	r2, [pc, #196]	@ (800d5f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d52e:	4293      	cmp	r3, r2
 800d530:	d108      	bne.n	800d544 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d538:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	685b      	ldr	r3, [r3, #4]
 800d53e:	68fa      	ldr	r2, [r7, #12]
 800d540:	4313      	orrs	r3, r2
 800d542:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d54e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	68fa      	ldr	r2, [r7, #12]
 800d556:	4313      	orrs	r3, r2
 800d558:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	4a21      	ldr	r2, [pc, #132]	@ (800d5ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d568:	4293      	cmp	r3, r2
 800d56a:	d022      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d574:	d01d      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a1f      	ldr	r2, [pc, #124]	@ (800d5f8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d018      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a1d      	ldr	r2, [pc, #116]	@ (800d5fc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d586:	4293      	cmp	r3, r2
 800d588:	d013      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a1c      	ldr	r2, [pc, #112]	@ (800d600 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d00e      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4a15      	ldr	r2, [pc, #84]	@ (800d5f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d009      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	4a18      	ldr	r2, [pc, #96]	@ (800d604 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d004      	beq.n	800d5b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	4a11      	ldr	r2, [pc, #68]	@ (800d5f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d10c      	bne.n	800d5cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	68ba      	ldr	r2, [r7, #8]
 800d5c0:	4313      	orrs	r3, r2
 800d5c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	68ba      	ldr	r2, [r7, #8]
 800d5ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d5dc:	2300      	movs	r3, #0
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3714      	adds	r7, #20
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop
 800d5ec:	40012c00 	.word	0x40012c00
 800d5f0:	40013400 	.word	0x40013400
 800d5f4:	40015000 	.word	0x40015000
 800d5f8:	40000400 	.word	0x40000400
 800d5fc:	40000800 	.word	0x40000800
 800d600:	40000c00 	.word	0x40000c00
 800d604:	40014000 	.word	0x40014000

0800d608 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d608:	b480      	push	{r7}
 800d60a:	b085      	sub	sp, #20
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d612:	2300      	movs	r3, #0
 800d614:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d61c:	2b01      	cmp	r3, #1
 800d61e:	d101      	bne.n	800d624 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d620:	2302      	movs	r3, #2
 800d622:	e078      	b.n	800d716 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2201      	movs	r2, #1
 800d628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	4313      	orrs	r3, r2
 800d638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	689b      	ldr	r3, [r3, #8]
 800d644:	4313      	orrs	r3, r2
 800d646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	685b      	ldr	r3, [r3, #4]
 800d652:	4313      	orrs	r3, r2
 800d654:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4313      	orrs	r3, r2
 800d662:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	691b      	ldr	r3, [r3, #16]
 800d66e:	4313      	orrs	r3, r2
 800d670:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d678:	683b      	ldr	r3, [r7, #0]
 800d67a:	695b      	ldr	r3, [r3, #20]
 800d67c:	4313      	orrs	r3, r2
 800d67e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d68a:	4313      	orrs	r3, r2
 800d68c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	699b      	ldr	r3, [r3, #24]
 800d698:	041b      	lsls	r3, r3, #16
 800d69a:	4313      	orrs	r3, r2
 800d69c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	69db      	ldr	r3, [r3, #28]
 800d6a8:	4313      	orrs	r3, r2
 800d6aa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	4a1c      	ldr	r2, [pc, #112]	@ (800d724 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d6b2:	4293      	cmp	r3, r2
 800d6b4:	d009      	beq.n	800d6ca <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4a1b      	ldr	r2, [pc, #108]	@ (800d728 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d004      	beq.n	800d6ca <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	4a19      	ldr	r2, [pc, #100]	@ (800d72c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d6c6:	4293      	cmp	r3, r2
 800d6c8:	d11c      	bne.n	800d704 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6d4:	051b      	lsls	r3, r3, #20
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	6a1b      	ldr	r3, [r3, #32]
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6f2:	4313      	orrs	r3, r2
 800d6f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d700:	4313      	orrs	r3, r2
 800d702:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2200      	movs	r2, #0
 800d710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d714:	2300      	movs	r3, #0
}
 800d716:	4618      	mov	r0, r3
 800d718:	3714      	adds	r7, #20
 800d71a:	46bd      	mov	sp, r7
 800d71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d720:	4770      	bx	lr
 800d722:	bf00      	nop
 800d724:	40012c00 	.word	0x40012c00
 800d728:	40013400 	.word	0x40013400
 800d72c:	40015000 	.word	0x40015000

0800d730 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d738:	bf00      	nop
 800d73a:	370c      	adds	r7, #12
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr

0800d744 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d744:	b480      	push	{r7}
 800d746:	b083      	sub	sp, #12
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d74c:	bf00      	nop
 800d74e:	370c      	adds	r7, #12
 800d750:	46bd      	mov	sp, r7
 800d752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d756:	4770      	bx	lr

0800d758 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d760:	bf00      	nop
 800d762:	370c      	adds	r7, #12
 800d764:	46bd      	mov	sp, r7
 800d766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76a:	4770      	bx	lr

0800d76c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b083      	sub	sp, #12
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d774:	bf00      	nop
 800d776:	370c      	adds	r7, #12
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr

0800d780 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d780:	b480      	push	{r7}
 800d782:	b083      	sub	sp, #12
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d788:	bf00      	nop
 800d78a:	370c      	adds	r7, #12
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr

0800d794 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d79c:	bf00      	nop
 800d79e:	370c      	adds	r7, #12
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr

0800d7a8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d7b0:	bf00      	nop
 800d7b2:	370c      	adds	r7, #12
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b082      	sub	sp, #8
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d101      	bne.n	800d7ce <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800d7ca:	2301      	movs	r3, #1
 800d7cc:	e04a      	b.n	800d864 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d106      	bne.n	800d7e6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2200      	movs	r2, #0
 800d7dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f7fa fce5 	bl	80081b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2224      	movs	r2, #36	@ 0x24
 800d7ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	681a      	ldr	r2, [r3, #0]
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	f022 0201 	bic.w	r2, r2, #1
 800d7fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d802:	2b00      	cmp	r3, #0
 800d804:	d002      	beq.n	800d80c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f001 f8a2 	bl	800e950 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d80c:	6878      	ldr	r0, [r7, #4]
 800d80e:	f000 fda3 	bl	800e358 <UART_SetConfig>
 800d812:	4603      	mov	r3, r0
 800d814:	2b01      	cmp	r3, #1
 800d816:	d101      	bne.n	800d81c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800d818:	2301      	movs	r3, #1
 800d81a:	e023      	b.n	800d864 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	685a      	ldr	r2, [r3, #4]
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d82a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	689a      	ldr	r2, [r3, #8]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800d83a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	689a      	ldr	r2, [r3, #8]
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f042 0208 	orr.w	r2, r2, #8
 800d84a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	681a      	ldr	r2, [r3, #0]
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	f042 0201 	orr.w	r2, r2, #1
 800d85a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f001 f919 	bl	800ea94 <UART_CheckIdleState>
 800d862:	4603      	mov	r3, r0
}
 800d864:	4618      	mov	r0, r3
 800d866:	3708      	adds	r7, #8
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}

0800d86c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b08a      	sub	sp, #40	@ 0x28
 800d870:	af00      	add	r7, sp, #0
 800d872:	60f8      	str	r0, [r7, #12]
 800d874:	60b9      	str	r1, [r7, #8]
 800d876:	4613      	mov	r3, r2
 800d878:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d880:	2b20      	cmp	r3, #32
 800d882:	d167      	bne.n	800d954 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d884:	68bb      	ldr	r3, [r7, #8]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d002      	beq.n	800d890 <HAL_UART_Transmit_DMA+0x24>
 800d88a:	88fb      	ldrh	r3, [r7, #6]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d101      	bne.n	800d894 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d890:	2301      	movs	r3, #1
 800d892:	e060      	b.n	800d956 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	68ba      	ldr	r2, [r7, #8]
 800d898:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	88fa      	ldrh	r2, [r7, #6]
 800d89e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	88fa      	ldrh	r2, [r7, #6]
 800d8a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2221      	movs	r2, #33	@ 0x21
 800d8b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d028      	beq.n	800d914 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8c6:	4a26      	ldr	r2, [pc, #152]	@ (800d960 <HAL_UART_Transmit_DMA+0xf4>)
 800d8c8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8ce:	4a25      	ldr	r2, [pc, #148]	@ (800d964 <HAL_UART_Transmit_DMA+0xf8>)
 800d8d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8d6:	4a24      	ldr	r2, [pc, #144]	@ (800d968 <HAL_UART_Transmit_DMA+0xfc>)
 800d8d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8de:	2200      	movs	r2, #0
 800d8e0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	3328      	adds	r3, #40	@ 0x28
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	88fb      	ldrh	r3, [r7, #6]
 800d8f6:	f7fb f92b 	bl	8008b50 <HAL_DMA_Start_IT>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d009      	beq.n	800d914 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	2210      	movs	r2, #16
 800d904:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	2220      	movs	r2, #32
 800d90c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800d910:	2301      	movs	r3, #1
 800d912:	e020      	b.n	800d956 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	2240      	movs	r2, #64	@ 0x40
 800d91a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	3308      	adds	r3, #8
 800d922:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	e853 3f00 	ldrex	r3, [r3]
 800d92a:	613b      	str	r3, [r7, #16]
   return(result);
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d932:	627b      	str	r3, [r7, #36]	@ 0x24
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	3308      	adds	r3, #8
 800d93a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d93c:	623a      	str	r2, [r7, #32]
 800d93e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d940:	69f9      	ldr	r1, [r7, #28]
 800d942:	6a3a      	ldr	r2, [r7, #32]
 800d944:	e841 2300 	strex	r3, r2, [r1]
 800d948:	61bb      	str	r3, [r7, #24]
   return(result);
 800d94a:	69bb      	ldr	r3, [r7, #24]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d1e5      	bne.n	800d91c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800d950:	2300      	movs	r3, #0
 800d952:	e000      	b.n	800d956 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800d954:	2302      	movs	r3, #2
  }
}
 800d956:	4618      	mov	r0, r3
 800d958:	3728      	adds	r7, #40	@ 0x28
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}
 800d95e:	bf00      	nop
 800d960:	0800ef5f 	.word	0x0800ef5f
 800d964:	0800eff9 	.word	0x0800eff9
 800d968:	0800f17f 	.word	0x0800f17f

0800d96c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b08a      	sub	sp, #40	@ 0x28
 800d970:	af00      	add	r7, sp, #0
 800d972:	60f8      	str	r0, [r7, #12]
 800d974:	60b9      	str	r1, [r7, #8]
 800d976:	4613      	mov	r3, r2
 800d978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d980:	2b20      	cmp	r3, #32
 800d982:	d137      	bne.n	800d9f4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d002      	beq.n	800d990 <HAL_UART_Receive_DMA+0x24>
 800d98a:	88fb      	ldrh	r3, [r7, #6]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d101      	bne.n	800d994 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d990:	2301      	movs	r3, #1
 800d992:	e030      	b.n	800d9f6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2200      	movs	r2, #0
 800d998:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a18      	ldr	r2, [pc, #96]	@ (800da00 <HAL_UART_Receive_DMA+0x94>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d01f      	beq.n	800d9e4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	685b      	ldr	r3, [r3, #4]
 800d9aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d018      	beq.n	800d9e4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	e853 3f00 	ldrex	r3, [r3]
 800d9be:	613b      	str	r3, [r7, #16]
   return(result);
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d9c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d0:	623b      	str	r3, [r7, #32]
 800d9d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9d4:	69f9      	ldr	r1, [r7, #28]
 800d9d6:	6a3a      	ldr	r2, [r7, #32]
 800d9d8:	e841 2300 	strex	r3, r2, [r1]
 800d9dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800d9de:	69bb      	ldr	r3, [r7, #24]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d1e6      	bne.n	800d9b2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d9e4:	88fb      	ldrh	r3, [r7, #6]
 800d9e6:	461a      	mov	r2, r3
 800d9e8:	68b9      	ldr	r1, [r7, #8]
 800d9ea:	68f8      	ldr	r0, [r7, #12]
 800d9ec:	f001 f96a 	bl	800ecc4 <UART_Start_Receive_DMA>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	e000      	b.n	800d9f6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d9f4:	2302      	movs	r3, #2
  }
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3728      	adds	r7, #40	@ 0x28
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
 800d9fe:	bf00      	nop
 800da00:	40008000 	.word	0x40008000

0800da04 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b090      	sub	sp, #64	@ 0x40
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800da1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	689b      	ldr	r3, [r3, #8]
 800da22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da26:	2b80      	cmp	r3, #128	@ 0x80
 800da28:	d139      	bne.n	800da9e <HAL_UART_DMAStop+0x9a>
 800da2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da2c:	2b21      	cmp	r3, #33	@ 0x21
 800da2e:	d136      	bne.n	800da9e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	3308      	adds	r3, #8
 800da36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da38:	6a3b      	ldr	r3, [r7, #32]
 800da3a:	e853 3f00 	ldrex	r3, [r3]
 800da3e:	61fb      	str	r3, [r7, #28]
   return(result);
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da46:	637b      	str	r3, [r7, #52]	@ 0x34
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	3308      	adds	r3, #8
 800da4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da58:	e841 2300 	strex	r3, r2, [r1]
 800da5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800da5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da60:	2b00      	cmp	r3, #0
 800da62:	d1e5      	bne.n	800da30 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d015      	beq.n	800da98 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da70:	4618      	mov	r0, r3
 800da72:	f7fb f8e8 	bl	8008c46 <HAL_DMA_Abort>
 800da76:	4603      	mov	r3, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d00d      	beq.n	800da98 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da80:	4618      	mov	r0, r3
 800da82:	f7fb fa4f 	bl	8008f24 <HAL_DMA_GetError>
 800da86:	4603      	mov	r3, r0
 800da88:	2b20      	cmp	r3, #32
 800da8a:	d105      	bne.n	800da98 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2210      	movs	r2, #16
 800da90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800da94:	2303      	movs	r3, #3
 800da96:	e047      	b.n	800db28 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f001 f9b9 	bl	800ee10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	689b      	ldr	r3, [r3, #8]
 800daa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800daa8:	2b40      	cmp	r3, #64	@ 0x40
 800daaa:	d13c      	bne.n	800db26 <HAL_UART_DMAStop+0x122>
 800daac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daae:	2b22      	cmp	r3, #34	@ 0x22
 800dab0:	d139      	bne.n	800db26 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	3308      	adds	r3, #8
 800dab8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	e853 3f00 	ldrex	r3, [r3]
 800dac0:	60bb      	str	r3, [r7, #8]
   return(result);
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dac8:	633b      	str	r3, [r7, #48]	@ 0x30
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	3308      	adds	r3, #8
 800dad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dad2:	61ba      	str	r2, [r7, #24]
 800dad4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad6:	6979      	ldr	r1, [r7, #20]
 800dad8:	69ba      	ldr	r2, [r7, #24]
 800dada:	e841 2300 	strex	r3, r2, [r1]
 800dade:	613b      	str	r3, [r7, #16]
   return(result);
 800dae0:	693b      	ldr	r3, [r7, #16]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d1e5      	bne.n	800dab2 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800daec:	2b00      	cmp	r3, #0
 800daee:	d017      	beq.n	800db20 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fb f8a5 	bl	8008c46 <HAL_DMA_Abort>
 800dafc:	4603      	mov	r3, r0
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00e      	beq.n	800db20 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db08:	4618      	mov	r0, r3
 800db0a:	f7fb fa0b 	bl	8008f24 <HAL_DMA_GetError>
 800db0e:	4603      	mov	r3, r0
 800db10:	2b20      	cmp	r3, #32
 800db12:	d105      	bne.n	800db20 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	2210      	movs	r2, #16
 800db18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800db1c:	2303      	movs	r3, #3
 800db1e:	e003      	b.n	800db28 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f001 f9b6 	bl	800ee92 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800db26:	2300      	movs	r3, #0
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3740      	adds	r7, #64	@ 0x40
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b0ba      	sub	sp, #232	@ 0xe8
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	69db      	ldr	r3, [r3, #28]
 800db3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	689b      	ldr	r3, [r3, #8]
 800db52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800db56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800db5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800db5e:	4013      	ands	r3, r2
 800db60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800db64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d11b      	bne.n	800dba4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800db6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800db70:	f003 0320 	and.w	r3, r3, #32
 800db74:	2b00      	cmp	r3, #0
 800db76:	d015      	beq.n	800dba4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800db78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800db7c:	f003 0320 	and.w	r3, r3, #32
 800db80:	2b00      	cmp	r3, #0
 800db82:	d105      	bne.n	800db90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800db84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800db88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d009      	beq.n	800dba4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db94:	2b00      	cmp	r3, #0
 800db96:	f000 8300 	beq.w	800e19a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	4798      	blx	r3
      }
      return;
 800dba2:	e2fa      	b.n	800e19a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800dba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	f000 8123 	beq.w	800ddf4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dbae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dbb2:	4b8d      	ldr	r3, [pc, #564]	@ (800dde8 <HAL_UART_IRQHandler+0x2b8>)
 800dbb4:	4013      	ands	r3, r2
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d106      	bne.n	800dbc8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dbba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800dbbe:	4b8b      	ldr	r3, [pc, #556]	@ (800ddec <HAL_UART_IRQHandler+0x2bc>)
 800dbc0:	4013      	ands	r3, r2
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	f000 8116 	beq.w	800ddf4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dbc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbcc:	f003 0301 	and.w	r3, r3, #1
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d011      	beq.n	800dbf8 <HAL_UART_IRQHandler+0xc8>
 800dbd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d00b      	beq.n	800dbf8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbee:	f043 0201 	orr.w	r2, r3, #1
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbfc:	f003 0302 	and.w	r3, r3, #2
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d011      	beq.n	800dc28 <HAL_UART_IRQHandler+0xf8>
 800dc04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc08:	f003 0301 	and.w	r3, r3, #1
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d00b      	beq.n	800dc28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2202      	movs	r2, #2
 800dc16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc1e:	f043 0204 	orr.w	r2, r3, #4
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dc28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc2c:	f003 0304 	and.w	r3, r3, #4
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d011      	beq.n	800dc58 <HAL_UART_IRQHandler+0x128>
 800dc34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc38:	f003 0301 	and.w	r3, r3, #1
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d00b      	beq.n	800dc58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	2204      	movs	r2, #4
 800dc46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc4e:	f043 0202 	orr.w	r2, r3, #2
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dc58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc5c:	f003 0308 	and.w	r3, r3, #8
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d017      	beq.n	800dc94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc68:	f003 0320 	and.w	r3, r3, #32
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d105      	bne.n	800dc7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dc70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dc74:	4b5c      	ldr	r3, [pc, #368]	@ (800dde8 <HAL_UART_IRQHandler+0x2b8>)
 800dc76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d00b      	beq.n	800dc94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	2208      	movs	r2, #8
 800dc82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc8a:	f043 0208 	orr.w	r2, r3, #8
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dc94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d012      	beq.n	800dcc6 <HAL_UART_IRQHandler+0x196>
 800dca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dca4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d00c      	beq.n	800dcc6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dcb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dcbc:	f043 0220 	orr.w	r2, r3, #32
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	f000 8266 	beq.w	800e19e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dcd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcd6:	f003 0320 	and.w	r3, r3, #32
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d013      	beq.n	800dd06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dcde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dce2:	f003 0320 	and.w	r3, r3, #32
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d105      	bne.n	800dcf6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dcea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dcee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d007      	beq.n	800dd06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d003      	beq.n	800dd06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd02:	6878      	ldr	r0, [r7, #4]
 800dd04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	689b      	ldr	r3, [r3, #8]
 800dd16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd1a:	2b40      	cmp	r3, #64	@ 0x40
 800dd1c:	d005      	beq.n	800dd2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dd1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dd22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d054      	beq.n	800ddd4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f001 f8b1 	bl	800ee92 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	689b      	ldr	r3, [r3, #8]
 800dd36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd3a:	2b40      	cmp	r3, #64	@ 0x40
 800dd3c:	d146      	bne.n	800ddcc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	3308      	adds	r3, #8
 800dd44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dd4c:	e853 3f00 	ldrex	r3, [r3]
 800dd50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800dd54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dd58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	3308      	adds	r3, #8
 800dd66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dd6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800dd6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800dd76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800dd7a:	e841 2300 	strex	r3, r2, [r1]
 800dd7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dd82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d1d9      	bne.n	800dd3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d017      	beq.n	800ddc4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd9a:	4a15      	ldr	r2, [pc, #84]	@ (800ddf0 <HAL_UART_IRQHandler+0x2c0>)
 800dd9c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dda4:	4618      	mov	r0, r3
 800dda6:	f7fa ffa7 	bl	8008cf8 <HAL_DMA_Abort_IT>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d019      	beq.n	800dde4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddb8:	687a      	ldr	r2, [r7, #4]
 800ddba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ddbe:	4610      	mov	r0, r2
 800ddc0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddc2:	e00f      	b.n	800dde4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f000 fa09 	bl	800e1dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddca:	e00b      	b.n	800dde4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ddcc:	6878      	ldr	r0, [r7, #4]
 800ddce:	f000 fa05 	bl	800e1dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddd2:	e007      	b.n	800dde4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f000 fa01 	bl	800e1dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	2200      	movs	r2, #0
 800ddde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800dde2:	e1dc      	b.n	800e19e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dde4:	bf00      	nop
    return;
 800dde6:	e1da      	b.n	800e19e <HAL_UART_IRQHandler+0x66e>
 800dde8:	10000001 	.word	0x10000001
 800ddec:	04000120 	.word	0x04000120
 800ddf0:	0800f1ff 	.word	0x0800f1ff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddf8:	2b01      	cmp	r3, #1
 800ddfa:	f040 8170 	bne.w	800e0de <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ddfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de02:	f003 0310 	and.w	r3, r3, #16
 800de06:	2b00      	cmp	r3, #0
 800de08:	f000 8169 	beq.w	800e0de <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800de0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de10:	f003 0310 	and.w	r3, r3, #16
 800de14:	2b00      	cmp	r3, #0
 800de16:	f000 8162 	beq.w	800e0de <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	2210      	movs	r2, #16
 800de20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	689b      	ldr	r3, [r3, #8]
 800de28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de2c:	2b40      	cmp	r3, #64	@ 0x40
 800de2e:	f040 80d8 	bne.w	800dfe2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800de40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800de44:	2b00      	cmp	r3, #0
 800de46:	f000 80af 	beq.w	800dfa8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800de50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800de54:	429a      	cmp	r2, r3
 800de56:	f080 80a7 	bcs.w	800dfa8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800de60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	f003 0320 	and.w	r3, r3, #32
 800de72:	2b00      	cmp	r3, #0
 800de74:	f040 8087 	bne.w	800df86 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800de84:	e853 3f00 	ldrex	r3, [r3]
 800de88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800de8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800de94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	461a      	mov	r2, r3
 800de9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dea2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dea6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800deae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800deb2:	e841 2300 	strex	r3, r2, [r1]
 800deb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800deba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d1da      	bne.n	800de78 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	3308      	adds	r3, #8
 800dec8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800decc:	e853 3f00 	ldrex	r3, [r3]
 800ded0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ded2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ded4:	f023 0301 	bic.w	r3, r3, #1
 800ded8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	3308      	adds	r3, #8
 800dee2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800dee6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800deea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800deee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800def2:	e841 2300 	strex	r3, r2, [r1]
 800def6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800def8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800defa:	2b00      	cmp	r3, #0
 800defc:	d1e1      	bne.n	800dec2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	3308      	adds	r3, #8
 800df04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df08:	e853 3f00 	ldrex	r3, [r3]
 800df0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800df0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	3308      	adds	r3, #8
 800df1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800df22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800df24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800df28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800df2a:	e841 2300 	strex	r3, r2, [r1]
 800df2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800df30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df32:	2b00      	cmp	r3, #0
 800df34:	d1e3      	bne.n	800defe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2220      	movs	r2, #32
 800df3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df4c:	e853 3f00 	ldrex	r3, [r3]
 800df50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800df52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df54:	f023 0310 	bic.w	r3, r3, #16
 800df58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	461a      	mov	r2, r3
 800df62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df66:	65bb      	str	r3, [r7, #88]	@ 0x58
 800df68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800df6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800df6e:	e841 2300 	strex	r3, r2, [r1]
 800df72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800df74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1e4      	bne.n	800df44 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df80:	4618      	mov	r0, r3
 800df82:	f7fa fe60 	bl	8008c46 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2202      	movs	r2, #2
 800df8a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df98:	b29b      	uxth	r3, r3
 800df9a:	1ad3      	subs	r3, r2, r3
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	4619      	mov	r1, r3
 800dfa0:	6878      	ldr	r0, [r7, #4]
 800dfa2:	f000 f925 	bl	800e1f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800dfa6:	e0fc      	b.n	800e1a2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dfae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dfb2:	429a      	cmp	r2, r3
 800dfb4:	f040 80f5 	bne.w	800e1a2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f003 0320 	and.w	r3, r3, #32
 800dfc6:	2b20      	cmp	r3, #32
 800dfc8:	f040 80eb 	bne.w	800e1a2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2202      	movs	r2, #2
 800dfd0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dfd8:	4619      	mov	r1, r3
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 f908 	bl	800e1f0 <HAL_UARTEx_RxEventCallback>
      return;
 800dfe0:	e0df      	b.n	800e1a2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dfee:	b29b      	uxth	r3, r3
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dffc:	b29b      	uxth	r3, r3
 800dffe:	2b00      	cmp	r3, #0
 800e000:	f000 80d1 	beq.w	800e1a6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800e004:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e008:	2b00      	cmp	r3, #0
 800e00a:	f000 80cc 	beq.w	800e1a6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e016:	e853 3f00 	ldrex	r3, [r3]
 800e01a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e01e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e022:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	461a      	mov	r2, r3
 800e02c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e030:	647b      	str	r3, [r7, #68]	@ 0x44
 800e032:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e034:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e036:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e038:	e841 2300 	strex	r3, r2, [r1]
 800e03c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e03e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e040:	2b00      	cmp	r3, #0
 800e042:	d1e4      	bne.n	800e00e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	3308      	adds	r3, #8
 800e04a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e04e:	e853 3f00 	ldrex	r3, [r3]
 800e052:	623b      	str	r3, [r7, #32]
   return(result);
 800e054:	6a3b      	ldr	r3, [r7, #32]
 800e056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e05a:	f023 0301 	bic.w	r3, r3, #1
 800e05e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	3308      	adds	r3, #8
 800e068:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e06c:	633a      	str	r2, [r7, #48]	@ 0x30
 800e06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e070:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e074:	e841 2300 	strex	r3, r2, [r1]
 800e078:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d1e1      	bne.n	800e044 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2220      	movs	r2, #32
 800e084:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2200      	movs	r2, #0
 800e08c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	2200      	movs	r2, #0
 800e092:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e09a:	693b      	ldr	r3, [r7, #16]
 800e09c:	e853 3f00 	ldrex	r3, [r3]
 800e0a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	f023 0310 	bic.w	r3, r3, #16
 800e0a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	461a      	mov	r2, r3
 800e0b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e0b6:	61fb      	str	r3, [r7, #28]
 800e0b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ba:	69b9      	ldr	r1, [r7, #24]
 800e0bc:	69fa      	ldr	r2, [r7, #28]
 800e0be:	e841 2300 	strex	r3, r2, [r1]
 800e0c2:	617b      	str	r3, [r7, #20]
   return(result);
 800e0c4:	697b      	ldr	r3, [r7, #20]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d1e4      	bne.n	800e094 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2202      	movs	r2, #2
 800e0ce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e0d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f000 f88a 	bl	800e1f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e0dc:	e063      	b.n	800e1a6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e0de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d00e      	beq.n	800e108 <HAL_UART_IRQHandler+0x5d8>
 800e0ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e0ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d008      	beq.n	800e108 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e0fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e100:	6878      	ldr	r0, [r7, #4]
 800e102:	f001 f8b9 	bl	800f278 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e106:	e051      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e10c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e110:	2b00      	cmp	r3, #0
 800e112:	d014      	beq.n	800e13e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d105      	bne.n	800e12c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e124:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d008      	beq.n	800e13e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e130:	2b00      	cmp	r3, #0
 800e132:	d03a      	beq.n	800e1aa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	4798      	blx	r3
    }
    return;
 800e13c:	e035      	b.n	800e1aa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e146:	2b00      	cmp	r3, #0
 800e148:	d009      	beq.n	800e15e <HAL_UART_IRQHandler+0x62e>
 800e14a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e14e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e152:	2b00      	cmp	r3, #0
 800e154:	d003      	beq.n	800e15e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	f001 f863 	bl	800f222 <UART_EndTransmit_IT>
    return;
 800e15c:	e026      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e15e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e162:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e166:	2b00      	cmp	r3, #0
 800e168:	d009      	beq.n	800e17e <HAL_UART_IRQHandler+0x64e>
 800e16a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e16e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e172:	2b00      	cmp	r3, #0
 800e174:	d003      	beq.n	800e17e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f001 f892 	bl	800f2a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e17c:	e016      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e182:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e186:	2b00      	cmp	r3, #0
 800e188:	d010      	beq.n	800e1ac <HAL_UART_IRQHandler+0x67c>
 800e18a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	da0c      	bge.n	800e1ac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f001 f87a 	bl	800f28c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e198:	e008      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
      return;
 800e19a:	bf00      	nop
 800e19c:	e006      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
    return;
 800e19e:	bf00      	nop
 800e1a0:	e004      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
      return;
 800e1a2:	bf00      	nop
 800e1a4:	e002      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
      return;
 800e1a6:	bf00      	nop
 800e1a8:	e000      	b.n	800e1ac <HAL_UART_IRQHandler+0x67c>
    return;
 800e1aa:	bf00      	nop
  }
}
 800e1ac:	37e8      	adds	r7, #232	@ 0xe8
 800e1ae:	46bd      	mov	sp, r7
 800e1b0:	bd80      	pop	{r7, pc}
 800e1b2:	bf00      	nop

0800e1b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e1b4:	b480      	push	{r7}
 800e1b6:	b083      	sub	sp, #12
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800e1bc:	bf00      	nop
 800e1be:	370c      	adds	r7, #12
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c6:	4770      	bx	lr

0800e1c8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800e1d0:	bf00      	nop
 800e1d2:	370c      	adds	r7, #12
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1da:	4770      	bx	lr

0800e1dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b083      	sub	sp, #12
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e1e4:	bf00      	nop
 800e1e6:	370c      	adds	r7, #12
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ee:	4770      	bx	lr

0800e1f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	b083      	sub	sp, #12
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	460b      	mov	r3, r1
 800e1fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e1fc:	bf00      	nop
 800e1fe:	370c      	adds	r7, #12
 800e200:	46bd      	mov	sp, r7
 800e202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e206:	4770      	bx	lr

0800e208 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800e208:	b480      	push	{r7}
 800e20a:	b08f      	sub	sp, #60	@ 0x3c
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e216:	2b01      	cmp	r3, #1
 800e218:	d101      	bne.n	800e21e <HAL_HalfDuplex_EnableTransmitter+0x16>
 800e21a:	2302      	movs	r3, #2
 800e21c:	e042      	b.n	800e2a4 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	2201      	movs	r2, #1
 800e222:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	2224      	movs	r2, #36	@ 0x24
 800e22a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e234:	6a3b      	ldr	r3, [r7, #32]
 800e236:	e853 3f00 	ldrex	r3, [r3]
 800e23a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e23c:	69fb      	ldr	r3, [r7, #28]
 800e23e:	f023 030c 	bic.w	r3, r3, #12
 800e242:	637b      	str	r3, [r7, #52]	@ 0x34
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	461a      	mov	r2, r3
 800e24a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e24c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e24e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e254:	e841 2300 	strex	r3, r2, [r1]
 800e258:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e25a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d1e6      	bne.n	800e22e <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	e853 3f00 	ldrex	r3, [r3]
 800e26c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e26e:	68bb      	ldr	r3, [r7, #8]
 800e270:	f043 0308 	orr.w	r3, r3, #8
 800e274:	633b      	str	r3, [r7, #48]	@ 0x30
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	461a      	mov	r2, r3
 800e27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e27e:	61bb      	str	r3, [r7, #24]
 800e280:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e282:	6979      	ldr	r1, [r7, #20]
 800e284:	69ba      	ldr	r2, [r7, #24]
 800e286:	e841 2300 	strex	r3, r2, [r1]
 800e28a:	613b      	str	r3, [r7, #16]
   return(result);
 800e28c:	693b      	ldr	r3, [r7, #16]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d1e6      	bne.n	800e260 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2220      	movs	r2, #32
 800e296:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2200      	movs	r2, #0
 800e29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e2a2:	2300      	movs	r3, #0
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	373c      	adds	r7, #60	@ 0x3c
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ae:	4770      	bx	lr

0800e2b0 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b08f      	sub	sp, #60	@ 0x3c
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e2be:	2b01      	cmp	r3, #1
 800e2c0:	d101      	bne.n	800e2c6 <HAL_HalfDuplex_EnableReceiver+0x16>
 800e2c2:	2302      	movs	r3, #2
 800e2c4:	e042      	b.n	800e34c <HAL_HalfDuplex_EnableReceiver+0x9c>
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	2224      	movs	r2, #36	@ 0x24
 800e2d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2dc:	6a3b      	ldr	r3, [r7, #32]
 800e2de:	e853 3f00 	ldrex	r3, [r3]
 800e2e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e2e4:	69fb      	ldr	r3, [r7, #28]
 800e2e6:	f023 030c 	bic.w	r3, r3, #12
 800e2ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	461a      	mov	r2, r3
 800e2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e2f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e2fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2fc:	e841 2300 	strex	r3, r2, [r1]
 800e300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e304:	2b00      	cmp	r3, #0
 800e306:	d1e6      	bne.n	800e2d6 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	e853 3f00 	ldrex	r3, [r3]
 800e314:	60bb      	str	r3, [r7, #8]
   return(result);
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	f043 0304 	orr.w	r3, r3, #4
 800e31c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	461a      	mov	r2, r3
 800e324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e326:	61bb      	str	r3, [r7, #24]
 800e328:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e32a:	6979      	ldr	r1, [r7, #20]
 800e32c:	69ba      	ldr	r2, [r7, #24]
 800e32e:	e841 2300 	strex	r3, r2, [r1]
 800e332:	613b      	str	r3, [r7, #16]
   return(result);
 800e334:	693b      	ldr	r3, [r7, #16]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d1e6      	bne.n	800e308 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2220      	movs	r2, #32
 800e33e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2200      	movs	r2, #0
 800e346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e34a:	2300      	movs	r3, #0
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	373c      	adds	r7, #60	@ 0x3c
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e35c:	b08c      	sub	sp, #48	@ 0x30
 800e35e:	af00      	add	r7, sp, #0
 800e360:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e362:	2300      	movs	r3, #0
 800e364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e368:	697b      	ldr	r3, [r7, #20]
 800e36a:	689a      	ldr	r2, [r3, #8]
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	691b      	ldr	r3, [r3, #16]
 800e370:	431a      	orrs	r2, r3
 800e372:	697b      	ldr	r3, [r7, #20]
 800e374:	695b      	ldr	r3, [r3, #20]
 800e376:	431a      	orrs	r2, r3
 800e378:	697b      	ldr	r3, [r7, #20]
 800e37a:	69db      	ldr	r3, [r3, #28]
 800e37c:	4313      	orrs	r3, r2
 800e37e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e380:	697b      	ldr	r3, [r7, #20]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	681a      	ldr	r2, [r3, #0]
 800e386:	4baa      	ldr	r3, [pc, #680]	@ (800e630 <UART_SetConfig+0x2d8>)
 800e388:	4013      	ands	r3, r2
 800e38a:	697a      	ldr	r2, [r7, #20]
 800e38c:	6812      	ldr	r2, [r2, #0]
 800e38e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e390:	430b      	orrs	r3, r1
 800e392:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e394:	697b      	ldr	r3, [r7, #20]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	685b      	ldr	r3, [r3, #4]
 800e39a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	68da      	ldr	r2, [r3, #12]
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	430a      	orrs	r2, r1
 800e3a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	699b      	ldr	r3, [r3, #24]
 800e3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4a9f      	ldr	r2, [pc, #636]	@ (800e634 <UART_SetConfig+0x2dc>)
 800e3b6:	4293      	cmp	r3, r2
 800e3b8:	d004      	beq.n	800e3c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	6a1b      	ldr	r3, [r3, #32]
 800e3be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	689b      	ldr	r3, [r3, #8]
 800e3ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800e3ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800e3d2:	697a      	ldr	r2, [r7, #20]
 800e3d4:	6812      	ldr	r2, [r2, #0]
 800e3d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e3d8:	430b      	orrs	r3, r1
 800e3da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e3dc:	697b      	ldr	r3, [r7, #20]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3e2:	f023 010f 	bic.w	r1, r3, #15
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e3ea:	697b      	ldr	r3, [r7, #20]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	430a      	orrs	r2, r1
 800e3f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e3f2:	697b      	ldr	r3, [r7, #20]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	4a90      	ldr	r2, [pc, #576]	@ (800e638 <UART_SetConfig+0x2e0>)
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d125      	bne.n	800e448 <UART_SetConfig+0xf0>
 800e3fc:	4b8f      	ldr	r3, [pc, #572]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e3fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e402:	f003 0303 	and.w	r3, r3, #3
 800e406:	2b03      	cmp	r3, #3
 800e408:	d81a      	bhi.n	800e440 <UART_SetConfig+0xe8>
 800e40a:	a201      	add	r2, pc, #4	@ (adr r2, 800e410 <UART_SetConfig+0xb8>)
 800e40c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e410:	0800e421 	.word	0x0800e421
 800e414:	0800e431 	.word	0x0800e431
 800e418:	0800e429 	.word	0x0800e429
 800e41c:	0800e439 	.word	0x0800e439
 800e420:	2301      	movs	r3, #1
 800e422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e426:	e116      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e428:	2302      	movs	r3, #2
 800e42a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e42e:	e112      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e430:	2304      	movs	r3, #4
 800e432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e436:	e10e      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e438:	2308      	movs	r3, #8
 800e43a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e43e:	e10a      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e440:	2310      	movs	r3, #16
 800e442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e446:	e106      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e448:	697b      	ldr	r3, [r7, #20]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	4a7c      	ldr	r2, [pc, #496]	@ (800e640 <UART_SetConfig+0x2e8>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d138      	bne.n	800e4c4 <UART_SetConfig+0x16c>
 800e452:	4b7a      	ldr	r3, [pc, #488]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e458:	f003 030c 	and.w	r3, r3, #12
 800e45c:	2b0c      	cmp	r3, #12
 800e45e:	d82d      	bhi.n	800e4bc <UART_SetConfig+0x164>
 800e460:	a201      	add	r2, pc, #4	@ (adr r2, 800e468 <UART_SetConfig+0x110>)
 800e462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e466:	bf00      	nop
 800e468:	0800e49d 	.word	0x0800e49d
 800e46c:	0800e4bd 	.word	0x0800e4bd
 800e470:	0800e4bd 	.word	0x0800e4bd
 800e474:	0800e4bd 	.word	0x0800e4bd
 800e478:	0800e4ad 	.word	0x0800e4ad
 800e47c:	0800e4bd 	.word	0x0800e4bd
 800e480:	0800e4bd 	.word	0x0800e4bd
 800e484:	0800e4bd 	.word	0x0800e4bd
 800e488:	0800e4a5 	.word	0x0800e4a5
 800e48c:	0800e4bd 	.word	0x0800e4bd
 800e490:	0800e4bd 	.word	0x0800e4bd
 800e494:	0800e4bd 	.word	0x0800e4bd
 800e498:	0800e4b5 	.word	0x0800e4b5
 800e49c:	2300      	movs	r3, #0
 800e49e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4a2:	e0d8      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4a4:	2302      	movs	r3, #2
 800e4a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4aa:	e0d4      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4ac:	2304      	movs	r3, #4
 800e4ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4b2:	e0d0      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4b4:	2308      	movs	r3, #8
 800e4b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4ba:	e0cc      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4bc:	2310      	movs	r3, #16
 800e4be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4c2:	e0c8      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	4a5e      	ldr	r2, [pc, #376]	@ (800e644 <UART_SetConfig+0x2ec>)
 800e4ca:	4293      	cmp	r3, r2
 800e4cc:	d125      	bne.n	800e51a <UART_SetConfig+0x1c2>
 800e4ce:	4b5b      	ldr	r3, [pc, #364]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e4d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e4d8:	2b30      	cmp	r3, #48	@ 0x30
 800e4da:	d016      	beq.n	800e50a <UART_SetConfig+0x1b2>
 800e4dc:	2b30      	cmp	r3, #48	@ 0x30
 800e4de:	d818      	bhi.n	800e512 <UART_SetConfig+0x1ba>
 800e4e0:	2b20      	cmp	r3, #32
 800e4e2:	d00a      	beq.n	800e4fa <UART_SetConfig+0x1a2>
 800e4e4:	2b20      	cmp	r3, #32
 800e4e6:	d814      	bhi.n	800e512 <UART_SetConfig+0x1ba>
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d002      	beq.n	800e4f2 <UART_SetConfig+0x19a>
 800e4ec:	2b10      	cmp	r3, #16
 800e4ee:	d008      	beq.n	800e502 <UART_SetConfig+0x1aa>
 800e4f0:	e00f      	b.n	800e512 <UART_SetConfig+0x1ba>
 800e4f2:	2300      	movs	r3, #0
 800e4f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e4f8:	e0ad      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e4fa:	2302      	movs	r3, #2
 800e4fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e500:	e0a9      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e502:	2304      	movs	r3, #4
 800e504:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e508:	e0a5      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e50a:	2308      	movs	r3, #8
 800e50c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e510:	e0a1      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e512:	2310      	movs	r3, #16
 800e514:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e518:	e09d      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	4a4a      	ldr	r2, [pc, #296]	@ (800e648 <UART_SetConfig+0x2f0>)
 800e520:	4293      	cmp	r3, r2
 800e522:	d125      	bne.n	800e570 <UART_SetConfig+0x218>
 800e524:	4b45      	ldr	r3, [pc, #276]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e52a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800e52e:	2bc0      	cmp	r3, #192	@ 0xc0
 800e530:	d016      	beq.n	800e560 <UART_SetConfig+0x208>
 800e532:	2bc0      	cmp	r3, #192	@ 0xc0
 800e534:	d818      	bhi.n	800e568 <UART_SetConfig+0x210>
 800e536:	2b80      	cmp	r3, #128	@ 0x80
 800e538:	d00a      	beq.n	800e550 <UART_SetConfig+0x1f8>
 800e53a:	2b80      	cmp	r3, #128	@ 0x80
 800e53c:	d814      	bhi.n	800e568 <UART_SetConfig+0x210>
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d002      	beq.n	800e548 <UART_SetConfig+0x1f0>
 800e542:	2b40      	cmp	r3, #64	@ 0x40
 800e544:	d008      	beq.n	800e558 <UART_SetConfig+0x200>
 800e546:	e00f      	b.n	800e568 <UART_SetConfig+0x210>
 800e548:	2300      	movs	r3, #0
 800e54a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e54e:	e082      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e550:	2302      	movs	r3, #2
 800e552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e556:	e07e      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e558:	2304      	movs	r3, #4
 800e55a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e55e:	e07a      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e560:	2308      	movs	r3, #8
 800e562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e566:	e076      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e568:	2310      	movs	r3, #16
 800e56a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e56e:	e072      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	4a35      	ldr	r2, [pc, #212]	@ (800e64c <UART_SetConfig+0x2f4>)
 800e576:	4293      	cmp	r3, r2
 800e578:	d12a      	bne.n	800e5d0 <UART_SetConfig+0x278>
 800e57a:	4b30      	ldr	r3, [pc, #192]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e57c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e580:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e584:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e588:	d01a      	beq.n	800e5c0 <UART_SetConfig+0x268>
 800e58a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e58e:	d81b      	bhi.n	800e5c8 <UART_SetConfig+0x270>
 800e590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e594:	d00c      	beq.n	800e5b0 <UART_SetConfig+0x258>
 800e596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e59a:	d815      	bhi.n	800e5c8 <UART_SetConfig+0x270>
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d003      	beq.n	800e5a8 <UART_SetConfig+0x250>
 800e5a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5a4:	d008      	beq.n	800e5b8 <UART_SetConfig+0x260>
 800e5a6:	e00f      	b.n	800e5c8 <UART_SetConfig+0x270>
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e5ae:	e052      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e5b0:	2302      	movs	r3, #2
 800e5b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e5b6:	e04e      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e5b8:	2304      	movs	r3, #4
 800e5ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e5be:	e04a      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e5c0:	2308      	movs	r3, #8
 800e5c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e5c6:	e046      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e5c8:	2310      	movs	r3, #16
 800e5ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e5ce:	e042      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	4a17      	ldr	r2, [pc, #92]	@ (800e634 <UART_SetConfig+0x2dc>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d13a      	bne.n	800e650 <UART_SetConfig+0x2f8>
 800e5da:	4b18      	ldr	r3, [pc, #96]	@ (800e63c <UART_SetConfig+0x2e4>)
 800e5dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e5e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e5e8:	d01a      	beq.n	800e620 <UART_SetConfig+0x2c8>
 800e5ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e5ee:	d81b      	bhi.n	800e628 <UART_SetConfig+0x2d0>
 800e5f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e5f4:	d00c      	beq.n	800e610 <UART_SetConfig+0x2b8>
 800e5f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e5fa:	d815      	bhi.n	800e628 <UART_SetConfig+0x2d0>
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d003      	beq.n	800e608 <UART_SetConfig+0x2b0>
 800e600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e604:	d008      	beq.n	800e618 <UART_SetConfig+0x2c0>
 800e606:	e00f      	b.n	800e628 <UART_SetConfig+0x2d0>
 800e608:	2300      	movs	r3, #0
 800e60a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e60e:	e022      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e610:	2302      	movs	r3, #2
 800e612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e616:	e01e      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e618:	2304      	movs	r3, #4
 800e61a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e61e:	e01a      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e620:	2308      	movs	r3, #8
 800e622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e626:	e016      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e628:	2310      	movs	r3, #16
 800e62a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e62e:	e012      	b.n	800e656 <UART_SetConfig+0x2fe>
 800e630:	cfff69f3 	.word	0xcfff69f3
 800e634:	40008000 	.word	0x40008000
 800e638:	40013800 	.word	0x40013800
 800e63c:	40021000 	.word	0x40021000
 800e640:	40004400 	.word	0x40004400
 800e644:	40004800 	.word	0x40004800
 800e648:	40004c00 	.word	0x40004c00
 800e64c:	40005000 	.word	0x40005000
 800e650:	2310      	movs	r3, #16
 800e652:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	4aae      	ldr	r2, [pc, #696]	@ (800e914 <UART_SetConfig+0x5bc>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	f040 8097 	bne.w	800e790 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e662:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e666:	2b08      	cmp	r3, #8
 800e668:	d823      	bhi.n	800e6b2 <UART_SetConfig+0x35a>
 800e66a:	a201      	add	r2, pc, #4	@ (adr r2, 800e670 <UART_SetConfig+0x318>)
 800e66c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e670:	0800e695 	.word	0x0800e695
 800e674:	0800e6b3 	.word	0x0800e6b3
 800e678:	0800e69d 	.word	0x0800e69d
 800e67c:	0800e6b3 	.word	0x0800e6b3
 800e680:	0800e6a3 	.word	0x0800e6a3
 800e684:	0800e6b3 	.word	0x0800e6b3
 800e688:	0800e6b3 	.word	0x0800e6b3
 800e68c:	0800e6b3 	.word	0x0800e6b3
 800e690:	0800e6ab 	.word	0x0800e6ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e694:	f7fc fcd2 	bl	800b03c <HAL_RCC_GetPCLK1Freq>
 800e698:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e69a:	e010      	b.n	800e6be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e69c:	4b9e      	ldr	r3, [pc, #632]	@ (800e918 <UART_SetConfig+0x5c0>)
 800e69e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e6a0:	e00d      	b.n	800e6be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e6a2:	f7fc fc5d 	bl	800af60 <HAL_RCC_GetSysClockFreq>
 800e6a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e6a8:	e009      	b.n	800e6be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e6aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e6ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e6b0:	e005      	b.n	800e6be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e6bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	f000 8130 	beq.w	800e926 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6ca:	4a94      	ldr	r2, [pc, #592]	@ (800e91c <UART_SetConfig+0x5c4>)
 800e6cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e6d0:	461a      	mov	r2, r3
 800e6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e6d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	685a      	ldr	r2, [r3, #4]
 800e6de:	4613      	mov	r3, r2
 800e6e0:	005b      	lsls	r3, r3, #1
 800e6e2:	4413      	add	r3, r2
 800e6e4:	69ba      	ldr	r2, [r7, #24]
 800e6e6:	429a      	cmp	r2, r3
 800e6e8:	d305      	bcc.n	800e6f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e6ea:	697b      	ldr	r3, [r7, #20]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e6f0:	69ba      	ldr	r2, [r7, #24]
 800e6f2:	429a      	cmp	r2, r3
 800e6f4:	d903      	bls.n	800e6fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e6f6:	2301      	movs	r3, #1
 800e6f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e6fc:	e113      	b.n	800e926 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e700:	2200      	movs	r2, #0
 800e702:	60bb      	str	r3, [r7, #8]
 800e704:	60fa      	str	r2, [r7, #12]
 800e706:	697b      	ldr	r3, [r7, #20]
 800e708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e70a:	4a84      	ldr	r2, [pc, #528]	@ (800e91c <UART_SetConfig+0x5c4>)
 800e70c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e710:	b29b      	uxth	r3, r3
 800e712:	2200      	movs	r2, #0
 800e714:	603b      	str	r3, [r7, #0]
 800e716:	607a      	str	r2, [r7, #4]
 800e718:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e71c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e720:	f7f2 fa8a 	bl	8000c38 <__aeabi_uldivmod>
 800e724:	4602      	mov	r2, r0
 800e726:	460b      	mov	r3, r1
 800e728:	4610      	mov	r0, r2
 800e72a:	4619      	mov	r1, r3
 800e72c:	f04f 0200 	mov.w	r2, #0
 800e730:	f04f 0300 	mov.w	r3, #0
 800e734:	020b      	lsls	r3, r1, #8
 800e736:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e73a:	0202      	lsls	r2, r0, #8
 800e73c:	6979      	ldr	r1, [r7, #20]
 800e73e:	6849      	ldr	r1, [r1, #4]
 800e740:	0849      	lsrs	r1, r1, #1
 800e742:	2000      	movs	r0, #0
 800e744:	460c      	mov	r4, r1
 800e746:	4605      	mov	r5, r0
 800e748:	eb12 0804 	adds.w	r8, r2, r4
 800e74c:	eb43 0905 	adc.w	r9, r3, r5
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	685b      	ldr	r3, [r3, #4]
 800e754:	2200      	movs	r2, #0
 800e756:	469a      	mov	sl, r3
 800e758:	4693      	mov	fp, r2
 800e75a:	4652      	mov	r2, sl
 800e75c:	465b      	mov	r3, fp
 800e75e:	4640      	mov	r0, r8
 800e760:	4649      	mov	r1, r9
 800e762:	f7f2 fa69 	bl	8000c38 <__aeabi_uldivmod>
 800e766:	4602      	mov	r2, r0
 800e768:	460b      	mov	r3, r1
 800e76a:	4613      	mov	r3, r2
 800e76c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e76e:	6a3b      	ldr	r3, [r7, #32]
 800e770:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e774:	d308      	bcc.n	800e788 <UART_SetConfig+0x430>
 800e776:	6a3b      	ldr	r3, [r7, #32]
 800e778:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e77c:	d204      	bcs.n	800e788 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e77e:	697b      	ldr	r3, [r7, #20]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	6a3a      	ldr	r2, [r7, #32]
 800e784:	60da      	str	r2, [r3, #12]
 800e786:	e0ce      	b.n	800e926 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e788:	2301      	movs	r3, #1
 800e78a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e78e:	e0ca      	b.n	800e926 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	69db      	ldr	r3, [r3, #28]
 800e794:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e798:	d166      	bne.n	800e868 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e79a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e79e:	2b08      	cmp	r3, #8
 800e7a0:	d827      	bhi.n	800e7f2 <UART_SetConfig+0x49a>
 800e7a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e7a8 <UART_SetConfig+0x450>)
 800e7a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7a8:	0800e7cd 	.word	0x0800e7cd
 800e7ac:	0800e7d5 	.word	0x0800e7d5
 800e7b0:	0800e7dd 	.word	0x0800e7dd
 800e7b4:	0800e7f3 	.word	0x0800e7f3
 800e7b8:	0800e7e3 	.word	0x0800e7e3
 800e7bc:	0800e7f3 	.word	0x0800e7f3
 800e7c0:	0800e7f3 	.word	0x0800e7f3
 800e7c4:	0800e7f3 	.word	0x0800e7f3
 800e7c8:	0800e7eb 	.word	0x0800e7eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e7cc:	f7fc fc36 	bl	800b03c <HAL_RCC_GetPCLK1Freq>
 800e7d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e7d2:	e014      	b.n	800e7fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e7d4:	f7fc fc48 	bl	800b068 <HAL_RCC_GetPCLK2Freq>
 800e7d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e7da:	e010      	b.n	800e7fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e7dc:	4b4e      	ldr	r3, [pc, #312]	@ (800e918 <UART_SetConfig+0x5c0>)
 800e7de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e7e0:	e00d      	b.n	800e7fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e7e2:	f7fc fbbd 	bl	800af60 <HAL_RCC_GetSysClockFreq>
 800e7e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e7e8:	e009      	b.n	800e7fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e7ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e7ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e7f0:	e005      	b.n	800e7fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e7fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e800:	2b00      	cmp	r3, #0
 800e802:	f000 8090 	beq.w	800e926 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e806:	697b      	ldr	r3, [r7, #20]
 800e808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e80a:	4a44      	ldr	r2, [pc, #272]	@ (800e91c <UART_SetConfig+0x5c4>)
 800e80c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e810:	461a      	mov	r2, r3
 800e812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e814:	fbb3 f3f2 	udiv	r3, r3, r2
 800e818:	005a      	lsls	r2, r3, #1
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	085b      	lsrs	r3, r3, #1
 800e820:	441a      	add	r2, r3
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	685b      	ldr	r3, [r3, #4]
 800e826:	fbb2 f3f3 	udiv	r3, r2, r3
 800e82a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e82c:	6a3b      	ldr	r3, [r7, #32]
 800e82e:	2b0f      	cmp	r3, #15
 800e830:	d916      	bls.n	800e860 <UART_SetConfig+0x508>
 800e832:	6a3b      	ldr	r3, [r7, #32]
 800e834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e838:	d212      	bcs.n	800e860 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e83a:	6a3b      	ldr	r3, [r7, #32]
 800e83c:	b29b      	uxth	r3, r3
 800e83e:	f023 030f 	bic.w	r3, r3, #15
 800e842:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e844:	6a3b      	ldr	r3, [r7, #32]
 800e846:	085b      	lsrs	r3, r3, #1
 800e848:	b29b      	uxth	r3, r3
 800e84a:	f003 0307 	and.w	r3, r3, #7
 800e84e:	b29a      	uxth	r2, r3
 800e850:	8bfb      	ldrh	r3, [r7, #30]
 800e852:	4313      	orrs	r3, r2
 800e854:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e856:	697b      	ldr	r3, [r7, #20]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	8bfa      	ldrh	r2, [r7, #30]
 800e85c:	60da      	str	r2, [r3, #12]
 800e85e:	e062      	b.n	800e926 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e860:	2301      	movs	r3, #1
 800e862:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e866:	e05e      	b.n	800e926 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e868:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e86c:	2b08      	cmp	r3, #8
 800e86e:	d828      	bhi.n	800e8c2 <UART_SetConfig+0x56a>
 800e870:	a201      	add	r2, pc, #4	@ (adr r2, 800e878 <UART_SetConfig+0x520>)
 800e872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e876:	bf00      	nop
 800e878:	0800e89d 	.word	0x0800e89d
 800e87c:	0800e8a5 	.word	0x0800e8a5
 800e880:	0800e8ad 	.word	0x0800e8ad
 800e884:	0800e8c3 	.word	0x0800e8c3
 800e888:	0800e8b3 	.word	0x0800e8b3
 800e88c:	0800e8c3 	.word	0x0800e8c3
 800e890:	0800e8c3 	.word	0x0800e8c3
 800e894:	0800e8c3 	.word	0x0800e8c3
 800e898:	0800e8bb 	.word	0x0800e8bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e89c:	f7fc fbce 	bl	800b03c <HAL_RCC_GetPCLK1Freq>
 800e8a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e8a2:	e014      	b.n	800e8ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e8a4:	f7fc fbe0 	bl	800b068 <HAL_RCC_GetPCLK2Freq>
 800e8a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e8aa:	e010      	b.n	800e8ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e8ac:	4b1a      	ldr	r3, [pc, #104]	@ (800e918 <UART_SetConfig+0x5c0>)
 800e8ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e8b0:	e00d      	b.n	800e8ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e8b2:	f7fc fb55 	bl	800af60 <HAL_RCC_GetSysClockFreq>
 800e8b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e8b8:	e009      	b.n	800e8ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e8ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e8be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e8c0:	e005      	b.n	800e8ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e8c6:	2301      	movs	r3, #1
 800e8c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e8cc:	bf00      	nop
    }

    if (pclk != 0U)
 800e8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d028      	beq.n	800e926 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8d4:	697b      	ldr	r3, [r7, #20]
 800e8d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8d8:	4a10      	ldr	r2, [pc, #64]	@ (800e91c <UART_SetConfig+0x5c4>)
 800e8da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	685b      	ldr	r3, [r3, #4]
 800e8ea:	085b      	lsrs	r3, r3, #1
 800e8ec:	441a      	add	r2, r3
 800e8ee:	697b      	ldr	r3, [r7, #20]
 800e8f0:	685b      	ldr	r3, [r3, #4]
 800e8f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8f8:	6a3b      	ldr	r3, [r7, #32]
 800e8fa:	2b0f      	cmp	r3, #15
 800e8fc:	d910      	bls.n	800e920 <UART_SetConfig+0x5c8>
 800e8fe:	6a3b      	ldr	r3, [r7, #32]
 800e900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e904:	d20c      	bcs.n	800e920 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e906:	6a3b      	ldr	r3, [r7, #32]
 800e908:	b29a      	uxth	r2, r3
 800e90a:	697b      	ldr	r3, [r7, #20]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	60da      	str	r2, [r3, #12]
 800e910:	e009      	b.n	800e926 <UART_SetConfig+0x5ce>
 800e912:	bf00      	nop
 800e914:	40008000 	.word	0x40008000
 800e918:	00f42400 	.word	0x00f42400
 800e91c:	08014d28 	.word	0x08014d28
      }
      else
      {
        ret = HAL_ERROR;
 800e920:	2301      	movs	r3, #1
 800e922:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	2201      	movs	r2, #1
 800e92a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	2201      	movs	r2, #1
 800e932:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e936:	697b      	ldr	r3, [r7, #20]
 800e938:	2200      	movs	r2, #0
 800e93a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	2200      	movs	r2, #0
 800e940:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e942:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e946:	4618      	mov	r0, r3
 800e948:	3730      	adds	r7, #48	@ 0x30
 800e94a:	46bd      	mov	sp, r7
 800e94c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e950 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e95c:	f003 0308 	and.w	r3, r3, #8
 800e960:	2b00      	cmp	r3, #0
 800e962:	d00a      	beq.n	800e97a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	685b      	ldr	r3, [r3, #4]
 800e96a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	430a      	orrs	r2, r1
 800e978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e97e:	f003 0301 	and.w	r3, r3, #1
 800e982:	2b00      	cmp	r3, #0
 800e984:	d00a      	beq.n	800e99c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	430a      	orrs	r2, r1
 800e99a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9a0:	f003 0302 	and.w	r3, r3, #2
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d00a      	beq.n	800e9be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	430a      	orrs	r2, r1
 800e9bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9c2:	f003 0304 	and.w	r3, r3, #4
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d00a      	beq.n	800e9e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	430a      	orrs	r2, r1
 800e9de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9e4:	f003 0310 	and.w	r3, r3, #16
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d00a      	beq.n	800ea02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	689b      	ldr	r3, [r3, #8]
 800e9f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	430a      	orrs	r2, r1
 800ea00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea06:	f003 0320 	and.w	r3, r3, #32
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d00a      	beq.n	800ea24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	689b      	ldr	r3, [r3, #8]
 800ea14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	430a      	orrs	r2, r1
 800ea22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d01a      	beq.n	800ea66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	685b      	ldr	r3, [r3, #4]
 800ea36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	430a      	orrs	r2, r1
 800ea44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea4e:	d10a      	bne.n	800ea66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	430a      	orrs	r2, r1
 800ea64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d00a      	beq.n	800ea88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	685b      	ldr	r3, [r3, #4]
 800ea78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	430a      	orrs	r2, r1
 800ea86:	605a      	str	r2, [r3, #4]
  }
}
 800ea88:	bf00      	nop
 800ea8a:	370c      	adds	r7, #12
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea92:	4770      	bx	lr

0800ea94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b098      	sub	sp, #96	@ 0x60
 800ea98:	af02      	add	r7, sp, #8
 800ea9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eaa4:	f7f9 fc96 	bl	80083d4 <HAL_GetTick>
 800eaa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f003 0308 	and.w	r3, r3, #8
 800eab4:	2b08      	cmp	r3, #8
 800eab6:	d12f      	bne.n	800eb18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eab8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800eabc:	9300      	str	r3, [sp, #0]
 800eabe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eac0:	2200      	movs	r2, #0
 800eac2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f000 f88e 	bl	800ebe8 <UART_WaitOnFlagUntilTimeout>
 800eacc:	4603      	mov	r3, r0
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d022      	beq.n	800eb18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ead8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eada:	e853 3f00 	ldrex	r3, [r3]
 800eade:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eae6:	653b      	str	r3, [r7, #80]	@ 0x50
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	461a      	mov	r2, r3
 800eaee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eaf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800eaf2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eaf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eaf8:	e841 2300 	strex	r3, r2, [r1]
 800eafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eafe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d1e6      	bne.n	800ead2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	2220      	movs	r2, #32
 800eb08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	2200      	movs	r2, #0
 800eb10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eb14:	2303      	movs	r3, #3
 800eb16:	e063      	b.n	800ebe0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	f003 0304 	and.w	r3, r3, #4
 800eb22:	2b04      	cmp	r3, #4
 800eb24:	d149      	bne.n	800ebba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eb26:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800eb2a:	9300      	str	r3, [sp, #0]
 800eb2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb2e:	2200      	movs	r2, #0
 800eb30:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800eb34:	6878      	ldr	r0, [r7, #4]
 800eb36:	f000 f857 	bl	800ebe8 <UART_WaitOnFlagUntilTimeout>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d03c      	beq.n	800ebba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb48:	e853 3f00 	ldrex	r3, [r3]
 800eb4c:	623b      	str	r3, [r7, #32]
   return(result);
 800eb4e:	6a3b      	ldr	r3, [r7, #32]
 800eb50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eb54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	461a      	mov	r2, r3
 800eb5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb5e:	633b      	str	r3, [r7, #48]	@ 0x30
 800eb60:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb66:	e841 2300 	strex	r3, r2, [r1]
 800eb6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800eb6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d1e6      	bne.n	800eb40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	3308      	adds	r3, #8
 800eb78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb7a:	693b      	ldr	r3, [r7, #16]
 800eb7c:	e853 3f00 	ldrex	r3, [r3]
 800eb80:	60fb      	str	r3, [r7, #12]
   return(result);
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f023 0301 	bic.w	r3, r3, #1
 800eb88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	3308      	adds	r3, #8
 800eb90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eb92:	61fa      	str	r2, [r7, #28]
 800eb94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb96:	69b9      	ldr	r1, [r7, #24]
 800eb98:	69fa      	ldr	r2, [r7, #28]
 800eb9a:	e841 2300 	strex	r3, r2, [r1]
 800eb9e:	617b      	str	r3, [r7, #20]
   return(result);
 800eba0:	697b      	ldr	r3, [r7, #20]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d1e5      	bne.n	800eb72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	2220      	movs	r2, #32
 800ebaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ebb6:	2303      	movs	r3, #3
 800ebb8:	e012      	b.n	800ebe0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2220      	movs	r2, #32
 800ebbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2220      	movs	r2, #32
 800ebc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2200      	movs	r2, #0
 800ebce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ebde:	2300      	movs	r3, #0
}
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	3758      	adds	r7, #88	@ 0x58
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	bd80      	pop	{r7, pc}

0800ebe8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b084      	sub	sp, #16
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	60f8      	str	r0, [r7, #12]
 800ebf0:	60b9      	str	r1, [r7, #8]
 800ebf2:	603b      	str	r3, [r7, #0]
 800ebf4:	4613      	mov	r3, r2
 800ebf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ebf8:	e04f      	b.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ebfa:	69bb      	ldr	r3, [r7, #24]
 800ebfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec00:	d04b      	beq.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ec02:	f7f9 fbe7 	bl	80083d4 <HAL_GetTick>
 800ec06:	4602      	mov	r2, r0
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	1ad3      	subs	r3, r2, r3
 800ec0c:	69ba      	ldr	r2, [r7, #24]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d302      	bcc.n	800ec18 <UART_WaitOnFlagUntilTimeout+0x30>
 800ec12:	69bb      	ldr	r3, [r7, #24]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d101      	bne.n	800ec1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ec18:	2303      	movs	r3, #3
 800ec1a:	e04e      	b.n	800ecba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	f003 0304 	and.w	r3, r3, #4
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d037      	beq.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	2b80      	cmp	r3, #128	@ 0x80
 800ec2e:	d034      	beq.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	2b40      	cmp	r3, #64	@ 0x40
 800ec34:	d031      	beq.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	69db      	ldr	r3, [r3, #28]
 800ec3c:	f003 0308 	and.w	r3, r3, #8
 800ec40:	2b08      	cmp	r3, #8
 800ec42:	d110      	bne.n	800ec66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	2208      	movs	r2, #8
 800ec4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ec4c:	68f8      	ldr	r0, [r7, #12]
 800ec4e:	f000 f920 	bl	800ee92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	2208      	movs	r2, #8
 800ec56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ec62:	2301      	movs	r3, #1
 800ec64:	e029      	b.n	800ecba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	69db      	ldr	r3, [r3, #28]
 800ec6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ec70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ec74:	d111      	bne.n	800ec9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ec7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ec80:	68f8      	ldr	r0, [r7, #12]
 800ec82:	f000 f906 	bl	800ee92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2220      	movs	r2, #32
 800ec8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	2200      	movs	r2, #0
 800ec92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ec96:	2303      	movs	r3, #3
 800ec98:	e00f      	b.n	800ecba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	69da      	ldr	r2, [r3, #28]
 800eca0:	68bb      	ldr	r3, [r7, #8]
 800eca2:	4013      	ands	r3, r2
 800eca4:	68ba      	ldr	r2, [r7, #8]
 800eca6:	429a      	cmp	r2, r3
 800eca8:	bf0c      	ite	eq
 800ecaa:	2301      	moveq	r3, #1
 800ecac:	2300      	movne	r3, #0
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	79fb      	ldrb	r3, [r7, #7]
 800ecb4:	429a      	cmp	r2, r3
 800ecb6:	d0a0      	beq.n	800ebfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ecb8:	2300      	movs	r3, #0
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3710      	adds	r7, #16
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
	...

0800ecc4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b096      	sub	sp, #88	@ 0x58
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	60f8      	str	r0, [r7, #12]
 800eccc:	60b9      	str	r1, [r7, #8]
 800ecce:	4613      	mov	r3, r2
 800ecd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	68ba      	ldr	r2, [r7, #8]
 800ecd6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	88fa      	ldrh	r2, [r7, #6]
 800ecdc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	2200      	movs	r2, #0
 800ece4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2222      	movs	r2, #34	@ 0x22
 800ecec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d02d      	beq.n	800ed56 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed00:	4a40      	ldr	r2, [pc, #256]	@ (800ee04 <UART_Start_Receive_DMA+0x140>)
 800ed02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed0a:	4a3f      	ldr	r2, [pc, #252]	@ (800ee08 <UART_Start_Receive_DMA+0x144>)
 800ed0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed14:	4a3d      	ldr	r2, [pc, #244]	@ (800ee0c <UART_Start_Receive_DMA+0x148>)
 800ed16:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed1e:	2200      	movs	r2, #0
 800ed20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	3324      	adds	r3, #36	@ 0x24
 800ed2e:	4619      	mov	r1, r3
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed34:	461a      	mov	r2, r3
 800ed36:	88fb      	ldrh	r3, [r7, #6]
 800ed38:	f7f9 ff0a 	bl	8008b50 <HAL_DMA_Start_IT>
 800ed3c:	4603      	mov	r3, r0
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d009      	beq.n	800ed56 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2210      	movs	r2, #16
 800ed46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	2220      	movs	r2, #32
 800ed4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800ed52:	2301      	movs	r3, #1
 800ed54:	e051      	b.n	800edfa <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	691b      	ldr	r3, [r3, #16]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d018      	beq.n	800ed90 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed66:	e853 3f00 	ldrex	r3, [r3]
 800ed6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ed6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ed72:	657b      	str	r3, [r7, #84]	@ 0x54
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	461a      	mov	r2, r3
 800ed7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ed7e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed80:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ed82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ed84:	e841 2300 	strex	r3, r2, [r1]
 800ed88:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ed8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d1e6      	bne.n	800ed5e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	3308      	adds	r3, #8
 800ed96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed9a:	e853 3f00 	ldrex	r3, [r3]
 800ed9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eda0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda2:	f043 0301 	orr.w	r3, r3, #1
 800eda6:	653b      	str	r3, [r7, #80]	@ 0x50
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	3308      	adds	r3, #8
 800edae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800edb0:	637a      	str	r2, [r7, #52]	@ 0x34
 800edb2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800edb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800edb8:	e841 2300 	strex	r3, r2, [r1]
 800edbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800edbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d1e5      	bne.n	800ed90 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	3308      	adds	r3, #8
 800edca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edcc:	697b      	ldr	r3, [r7, #20]
 800edce:	e853 3f00 	ldrex	r3, [r3]
 800edd2:	613b      	str	r3, [r7, #16]
   return(result);
 800edd4:	693b      	ldr	r3, [r7, #16]
 800edd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800edda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	3308      	adds	r3, #8
 800ede2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ede4:	623a      	str	r2, [r7, #32]
 800ede6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ede8:	69f9      	ldr	r1, [r7, #28]
 800edea:	6a3a      	ldr	r2, [r7, #32]
 800edec:	e841 2300 	strex	r3, r2, [r1]
 800edf0:	61bb      	str	r3, [r7, #24]
   return(result);
 800edf2:	69bb      	ldr	r3, [r7, #24]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d1e5      	bne.n	800edc4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800edf8:	2300      	movs	r3, #0
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3758      	adds	r7, #88	@ 0x58
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}
 800ee02:	bf00      	nop
 800ee04:	0800f015 	.word	0x0800f015
 800ee08:	0800f141 	.word	0x0800f141
 800ee0c:	0800f17f 	.word	0x0800f17f

0800ee10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ee10:	b480      	push	{r7}
 800ee12:	b08f      	sub	sp, #60	@ 0x3c
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee1e:	6a3b      	ldr	r3, [r7, #32]
 800ee20:	e853 3f00 	ldrex	r3, [r3]
 800ee24:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee26:	69fb      	ldr	r3, [r7, #28]
 800ee28:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ee2c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	461a      	mov	r2, r3
 800ee34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee38:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee3e:	e841 2300 	strex	r3, r2, [r1]
 800ee42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ee44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d1e6      	bne.n	800ee18 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	3308      	adds	r3, #8
 800ee50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	e853 3f00 	ldrex	r3, [r3]
 800ee58:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ee60:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	3308      	adds	r3, #8
 800ee68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee6a:	61ba      	str	r2, [r7, #24]
 800ee6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee6e:	6979      	ldr	r1, [r7, #20]
 800ee70:	69ba      	ldr	r2, [r7, #24]
 800ee72:	e841 2300 	strex	r3, r2, [r1]
 800ee76:	613b      	str	r3, [r7, #16]
   return(result);
 800ee78:	693b      	ldr	r3, [r7, #16]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d1e5      	bne.n	800ee4a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2220      	movs	r2, #32
 800ee82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ee86:	bf00      	nop
 800ee88:	373c      	adds	r7, #60	@ 0x3c
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee90:	4770      	bx	lr

0800ee92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ee92:	b480      	push	{r7}
 800ee94:	b095      	sub	sp, #84	@ 0x54
 800ee96:	af00      	add	r7, sp, #0
 800ee98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eea2:	e853 3f00 	ldrex	r3, [r3]
 800eea6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eeae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	461a      	mov	r2, r3
 800eeb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eeb8:	643b      	str	r3, [r7, #64]	@ 0x40
 800eeba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eebc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eebe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eec0:	e841 2300 	strex	r3, r2, [r1]
 800eec4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d1e6      	bne.n	800ee9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	3308      	adds	r3, #8
 800eed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eed4:	6a3b      	ldr	r3, [r7, #32]
 800eed6:	e853 3f00 	ldrex	r3, [r3]
 800eeda:	61fb      	str	r3, [r7, #28]
   return(result);
 800eedc:	69fb      	ldr	r3, [r7, #28]
 800eede:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eee2:	f023 0301 	bic.w	r3, r3, #1
 800eee6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	3308      	adds	r3, #8
 800eeee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eef0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eef4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eef6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eef8:	e841 2300 	strex	r3, r2, [r1]
 800eefc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d1e3      	bne.n	800eecc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef08:	2b01      	cmp	r3, #1
 800ef0a:	d118      	bne.n	800ef3e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	e853 3f00 	ldrex	r3, [r3]
 800ef18:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	f023 0310 	bic.w	r3, r3, #16
 800ef20:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	461a      	mov	r2, r3
 800ef28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef2a:	61bb      	str	r3, [r7, #24]
 800ef2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2e:	6979      	ldr	r1, [r7, #20]
 800ef30:	69ba      	ldr	r2, [r7, #24]
 800ef32:	e841 2300 	strex	r3, r2, [r1]
 800ef36:	613b      	str	r3, [r7, #16]
   return(result);
 800ef38:	693b      	ldr	r3, [r7, #16]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1e6      	bne.n	800ef0c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2220      	movs	r2, #32
 800ef42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2200      	movs	r2, #0
 800ef50:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ef52:	bf00      	nop
 800ef54:	3754      	adds	r7, #84	@ 0x54
 800ef56:	46bd      	mov	sp, r7
 800ef58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5c:	4770      	bx	lr

0800ef5e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ef5e:	b580      	push	{r7, lr}
 800ef60:	b090      	sub	sp, #64	@ 0x40
 800ef62:	af00      	add	r7, sp, #0
 800ef64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef6a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	f003 0320 	and.w	r3, r3, #32
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d137      	bne.n	800efea <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ef7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ef82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	3308      	adds	r3, #8
 800ef88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef8c:	e853 3f00 	ldrex	r3, [r3]
 800ef90:	623b      	str	r3, [r7, #32]
   return(result);
 800ef92:	6a3b      	ldr	r3, [r7, #32]
 800ef94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef98:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	3308      	adds	r3, #8
 800efa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800efa2:	633a      	str	r2, [r7, #48]	@ 0x30
 800efa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efaa:	e841 2300 	strex	r3, r2, [r1]
 800efae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800efb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d1e5      	bne.n	800ef82 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800efb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efbc:	693b      	ldr	r3, [r7, #16]
 800efbe:	e853 3f00 	ldrex	r3, [r3]
 800efc2:	60fb      	str	r3, [r7, #12]
   return(result);
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efca:	637b      	str	r3, [r7, #52]	@ 0x34
 800efcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	461a      	mov	r2, r3
 800efd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efd4:	61fb      	str	r3, [r7, #28]
 800efd6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efd8:	69b9      	ldr	r1, [r7, #24]
 800efda:	69fa      	ldr	r2, [r7, #28]
 800efdc:	e841 2300 	strex	r3, r2, [r1]
 800efe0:	617b      	str	r3, [r7, #20]
   return(result);
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d1e6      	bne.n	800efb6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800efe8:	e002      	b.n	800eff0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800efea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800efec:	f7f8 fca4 	bl	8007938 <HAL_UART_TxCpltCallback>
}
 800eff0:	bf00      	nop
 800eff2:	3740      	adds	r7, #64	@ 0x40
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b084      	sub	sp, #16
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f004:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800f006:	68f8      	ldr	r0, [r7, #12]
 800f008:	f7ff f8d4 	bl	800e1b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f00c:	bf00      	nop
 800f00e:	3710      	adds	r7, #16
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}

0800f014 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b09c      	sub	sp, #112	@ 0x70
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f020:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f003 0320 	and.w	r3, r3, #32
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d171      	bne.n	800f114 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800f030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f032:	2200      	movs	r2, #0
 800f034:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f03e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f040:	e853 3f00 	ldrex	r3, [r3]
 800f044:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f04c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f04e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	461a      	mov	r2, r3
 800f054:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f056:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f058:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f05a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f05c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f05e:	e841 2300 	strex	r3, r2, [r1]
 800f062:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f064:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f066:	2b00      	cmp	r3, #0
 800f068:	d1e6      	bne.n	800f038 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f06a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	3308      	adds	r3, #8
 800f070:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f074:	e853 3f00 	ldrex	r3, [r3]
 800f078:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f07a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f07c:	f023 0301 	bic.w	r3, r3, #1
 800f080:	667b      	str	r3, [r7, #100]	@ 0x64
 800f082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	3308      	adds	r3, #8
 800f088:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f08a:	647a      	str	r2, [r7, #68]	@ 0x44
 800f08c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f08e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f092:	e841 2300 	strex	r3, r2, [r1]
 800f096:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d1e5      	bne.n	800f06a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f09e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	3308      	adds	r3, #8
 800f0a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0a8:	e853 3f00 	ldrex	r3, [r3]
 800f0ac:	623b      	str	r3, [r7, #32]
   return(result);
 800f0ae:	6a3b      	ldr	r3, [r7, #32]
 800f0b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f0b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800f0b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	3308      	adds	r3, #8
 800f0bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f0be:	633a      	str	r2, [r7, #48]	@ 0x30
 800f0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f0c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0c6:	e841 2300 	strex	r3, r2, [r1]
 800f0ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d1e5      	bne.n	800f09e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f0d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0d4:	2220      	movs	r2, #32
 800f0d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f0de:	2b01      	cmp	r3, #1
 800f0e0:	d118      	bne.n	800f114 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f0e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0e8:	693b      	ldr	r3, [r7, #16]
 800f0ea:	e853 3f00 	ldrex	r3, [r3]
 800f0ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	f023 0310 	bic.w	r3, r3, #16
 800f0f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f0f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	461a      	mov	r2, r3
 800f0fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f100:	61fb      	str	r3, [r7, #28]
 800f102:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f104:	69b9      	ldr	r1, [r7, #24]
 800f106:	69fa      	ldr	r2, [r7, #28]
 800f108:	e841 2300 	strex	r3, r2, [r1]
 800f10c:	617b      	str	r3, [r7, #20]
   return(result);
 800f10e:	697b      	ldr	r3, [r7, #20]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d1e6      	bne.n	800f0e2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f114:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f116:	2200      	movs	r2, #0
 800f118:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f11a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f11c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f11e:	2b01      	cmp	r3, #1
 800f120:	d107      	bne.n	800f132 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f124:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f128:	4619      	mov	r1, r3
 800f12a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f12c:	f7ff f860 	bl	800e1f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f130:	e002      	b.n	800f138 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800f132:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f134:	f7f8 fc20 	bl	8007978 <HAL_UART_RxCpltCallback>
}
 800f138:	bf00      	nop
 800f13a:	3770      	adds	r7, #112	@ 0x70
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bd80      	pop	{r7, pc}

0800f140 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b084      	sub	sp, #16
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f14c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2201      	movs	r2, #1
 800f152:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f158:	2b01      	cmp	r3, #1
 800f15a:	d109      	bne.n	800f170 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f162:	085b      	lsrs	r3, r3, #1
 800f164:	b29b      	uxth	r3, r3
 800f166:	4619      	mov	r1, r3
 800f168:	68f8      	ldr	r0, [r7, #12]
 800f16a:	f7ff f841 	bl	800e1f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800f16e:	e002      	b.n	800f176 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800f170:	68f8      	ldr	r0, [r7, #12]
 800f172:	f7ff f829 	bl	800e1c8 <HAL_UART_RxHalfCpltCallback>
}
 800f176:	bf00      	nop
 800f178:	3710      	adds	r7, #16
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}

0800f17e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800f17e:	b580      	push	{r7, lr}
 800f180:	b086      	sub	sp, #24
 800f182:	af00      	add	r7, sp, #0
 800f184:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f18a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f18c:	697b      	ldr	r3, [r7, #20]
 800f18e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f192:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f19a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f19c:	697b      	ldr	r3, [r7, #20]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	689b      	ldr	r3, [r3, #8]
 800f1a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1a6:	2b80      	cmp	r3, #128	@ 0x80
 800f1a8:	d109      	bne.n	800f1be <UART_DMAError+0x40>
 800f1aa:	693b      	ldr	r3, [r7, #16]
 800f1ac:	2b21      	cmp	r3, #33	@ 0x21
 800f1ae:	d106      	bne.n	800f1be <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800f1b0:	697b      	ldr	r3, [r7, #20]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800f1b8:	6978      	ldr	r0, [r7, #20]
 800f1ba:	f7ff fe29 	bl	800ee10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	689b      	ldr	r3, [r3, #8]
 800f1c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1c8:	2b40      	cmp	r3, #64	@ 0x40
 800f1ca:	d109      	bne.n	800f1e0 <UART_DMAError+0x62>
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	2b22      	cmp	r3, #34	@ 0x22
 800f1d0:	d106      	bne.n	800f1e0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800f1da:	6978      	ldr	r0, [r7, #20]
 800f1dc:	f7ff fe59 	bl	800ee92 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800f1e0:	697b      	ldr	r3, [r7, #20]
 800f1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1e6:	f043 0210 	orr.w	r2, r3, #16
 800f1ea:	697b      	ldr	r3, [r7, #20]
 800f1ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f1f0:	6978      	ldr	r0, [r7, #20]
 800f1f2:	f7fe fff3 	bl	800e1dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f1f6:	bf00      	nop
 800f1f8:	3718      	adds	r7, #24
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bd80      	pop	{r7, pc}

0800f1fe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f1fe:	b580      	push	{r7, lr}
 800f200:	b084      	sub	sp, #16
 800f202:	af00      	add	r7, sp, #0
 800f204:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f20a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	2200      	movs	r2, #0
 800f210:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f214:	68f8      	ldr	r0, [r7, #12]
 800f216:	f7fe ffe1 	bl	800e1dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f21a:	bf00      	nop
 800f21c:	3710      	adds	r7, #16
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}

0800f222 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f222:	b580      	push	{r7, lr}
 800f224:	b088      	sub	sp, #32
 800f226:	af00      	add	r7, sp, #0
 800f228:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	e853 3f00 	ldrex	r3, [r3]
 800f236:	60bb      	str	r3, [r7, #8]
   return(result);
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f23e:	61fb      	str	r3, [r7, #28]
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	461a      	mov	r2, r3
 800f246:	69fb      	ldr	r3, [r7, #28]
 800f248:	61bb      	str	r3, [r7, #24]
 800f24a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f24c:	6979      	ldr	r1, [r7, #20]
 800f24e:	69ba      	ldr	r2, [r7, #24]
 800f250:	e841 2300 	strex	r3, r2, [r1]
 800f254:	613b      	str	r3, [r7, #16]
   return(result);
 800f256:	693b      	ldr	r3, [r7, #16]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d1e6      	bne.n	800f22a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2220      	movs	r2, #32
 800f260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2200      	movs	r2, #0
 800f268:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f7f8 fb64 	bl	8007938 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f270:	bf00      	nop
 800f272:	3720      	adds	r7, #32
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}

0800f278 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f278:	b480      	push	{r7}
 800f27a:	b083      	sub	sp, #12
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f280:	bf00      	nop
 800f282:	370c      	adds	r7, #12
 800f284:	46bd      	mov	sp, r7
 800f286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28a:	4770      	bx	lr

0800f28c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f28c:	b480      	push	{r7}
 800f28e:	b083      	sub	sp, #12
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f294:	bf00      	nop
 800f296:	370c      	adds	r7, #12
 800f298:	46bd      	mov	sp, r7
 800f29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29e:	4770      	bx	lr

0800f2a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f2a0:	b480      	push	{r7}
 800f2a2:	b083      	sub	sp, #12
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f2a8:	bf00      	nop
 800f2aa:	370c      	adds	r7, #12
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b2:	4770      	bx	lr

0800f2b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b085      	sub	sp, #20
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d101      	bne.n	800f2ca <HAL_UARTEx_DisableFifoMode+0x16>
 800f2c6:	2302      	movs	r3, #2
 800f2c8:	e027      	b.n	800f31a <HAL_UARTEx_DisableFifoMode+0x66>
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2201      	movs	r2, #1
 800f2ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	2224      	movs	r2, #36	@ 0x24
 800f2d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	681a      	ldr	r2, [r3, #0]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	f022 0201 	bic.w	r2, r2, #1
 800f2f0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f2f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	2200      	movs	r2, #0
 800f2fe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	68fa      	ldr	r2, [r7, #12]
 800f306:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2220      	movs	r2, #32
 800f30c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2200      	movs	r2, #0
 800f314:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f318:	2300      	movs	r3, #0
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3714      	adds	r7, #20
 800f31e:	46bd      	mov	sp, r7
 800f320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f324:	4770      	bx	lr

0800f326 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f326:	b580      	push	{r7, lr}
 800f328:	b084      	sub	sp, #16
 800f32a:	af00      	add	r7, sp, #0
 800f32c:	6078      	str	r0, [r7, #4]
 800f32e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f336:	2b01      	cmp	r3, #1
 800f338:	d101      	bne.n	800f33e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f33a:	2302      	movs	r3, #2
 800f33c:	e02d      	b.n	800f39a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	2201      	movs	r2, #1
 800f342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	2224      	movs	r2, #36	@ 0x24
 800f34a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	681a      	ldr	r2, [r3, #0]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	f022 0201 	bic.w	r2, r2, #1
 800f364:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	689b      	ldr	r3, [r3, #8]
 800f36c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	683a      	ldr	r2, [r7, #0]
 800f376:	430a      	orrs	r2, r1
 800f378:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f000 f850 	bl	800f420 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	68fa      	ldr	r2, [r7, #12]
 800f386:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	2220      	movs	r2, #32
 800f38c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2200      	movs	r2, #0
 800f394:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f398:	2300      	movs	r3, #0
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3710      	adds	r7, #16
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}

0800f3a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f3a2:	b580      	push	{r7, lr}
 800f3a4:	b084      	sub	sp, #16
 800f3a6:	af00      	add	r7, sp, #0
 800f3a8:	6078      	str	r0, [r7, #4]
 800f3aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f3b2:	2b01      	cmp	r3, #1
 800f3b4:	d101      	bne.n	800f3ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f3b6:	2302      	movs	r3, #2
 800f3b8:	e02d      	b.n	800f416 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	2201      	movs	r2, #1
 800f3be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2224      	movs	r2, #36	@ 0x24
 800f3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	681a      	ldr	r2, [r3, #0]
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	f022 0201 	bic.w	r2, r2, #1
 800f3e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	689b      	ldr	r3, [r3, #8]
 800f3e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	683a      	ldr	r2, [r7, #0]
 800f3f2:	430a      	orrs	r2, r1
 800f3f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f3f6:	6878      	ldr	r0, [r7, #4]
 800f3f8:	f000 f812 	bl	800f420 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	68fa      	ldr	r2, [r7, #12]
 800f402:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	2220      	movs	r2, #32
 800f408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2200      	movs	r2, #0
 800f410:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f414:	2300      	movs	r3, #0
}
 800f416:	4618      	mov	r0, r3
 800f418:	3710      	adds	r7, #16
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bd80      	pop	{r7, pc}
	...

0800f420 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f420:	b480      	push	{r7}
 800f422:	b085      	sub	sp, #20
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d108      	bne.n	800f442 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2201      	movs	r2, #1
 800f434:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2201      	movs	r2, #1
 800f43c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f440:	e031      	b.n	800f4a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f442:	2308      	movs	r3, #8
 800f444:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f446:	2308      	movs	r3, #8
 800f448:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	689b      	ldr	r3, [r3, #8]
 800f450:	0e5b      	lsrs	r3, r3, #25
 800f452:	b2db      	uxtb	r3, r3
 800f454:	f003 0307 	and.w	r3, r3, #7
 800f458:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	689b      	ldr	r3, [r3, #8]
 800f460:	0f5b      	lsrs	r3, r3, #29
 800f462:	b2db      	uxtb	r3, r3
 800f464:	f003 0307 	and.w	r3, r3, #7
 800f468:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f46a:	7bbb      	ldrb	r3, [r7, #14]
 800f46c:	7b3a      	ldrb	r2, [r7, #12]
 800f46e:	4911      	ldr	r1, [pc, #68]	@ (800f4b4 <UARTEx_SetNbDataToProcess+0x94>)
 800f470:	5c8a      	ldrb	r2, [r1, r2]
 800f472:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f476:	7b3a      	ldrb	r2, [r7, #12]
 800f478:	490f      	ldr	r1, [pc, #60]	@ (800f4b8 <UARTEx_SetNbDataToProcess+0x98>)
 800f47a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f47c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f480:	b29a      	uxth	r2, r3
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f488:	7bfb      	ldrb	r3, [r7, #15]
 800f48a:	7b7a      	ldrb	r2, [r7, #13]
 800f48c:	4909      	ldr	r1, [pc, #36]	@ (800f4b4 <UARTEx_SetNbDataToProcess+0x94>)
 800f48e:	5c8a      	ldrb	r2, [r1, r2]
 800f490:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f494:	7b7a      	ldrb	r2, [r7, #13]
 800f496:	4908      	ldr	r1, [pc, #32]	@ (800f4b8 <UARTEx_SetNbDataToProcess+0x98>)
 800f498:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f49a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f49e:	b29a      	uxth	r2, r3
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f4a6:	bf00      	nop
 800f4a8:	3714      	adds	r7, #20
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b0:	4770      	bx	lr
 800f4b2:	bf00      	nop
 800f4b4:	08014d40 	.word	0x08014d40
 800f4b8:	08014d48 	.word	0x08014d48

0800f4bc <__NVIC_SetPriority>:
{
 800f4bc:	b480      	push	{r7}
 800f4be:	b083      	sub	sp, #12
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	6039      	str	r1, [r7, #0]
 800f4c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f4c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	db0a      	blt.n	800f4e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	b2da      	uxtb	r2, r3
 800f4d4:	490c      	ldr	r1, [pc, #48]	@ (800f508 <__NVIC_SetPriority+0x4c>)
 800f4d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f4da:	0112      	lsls	r2, r2, #4
 800f4dc:	b2d2      	uxtb	r2, r2
 800f4de:	440b      	add	r3, r1
 800f4e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f4e4:	e00a      	b.n	800f4fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	b2da      	uxtb	r2, r3
 800f4ea:	4908      	ldr	r1, [pc, #32]	@ (800f50c <__NVIC_SetPriority+0x50>)
 800f4ec:	79fb      	ldrb	r3, [r7, #7]
 800f4ee:	f003 030f 	and.w	r3, r3, #15
 800f4f2:	3b04      	subs	r3, #4
 800f4f4:	0112      	lsls	r2, r2, #4
 800f4f6:	b2d2      	uxtb	r2, r2
 800f4f8:	440b      	add	r3, r1
 800f4fa:	761a      	strb	r2, [r3, #24]
}
 800f4fc:	bf00      	nop
 800f4fe:	370c      	adds	r7, #12
 800f500:	46bd      	mov	sp, r7
 800f502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f506:	4770      	bx	lr
 800f508:	e000e100 	.word	0xe000e100
 800f50c:	e000ed00 	.word	0xe000ed00

0800f510 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f510:	b580      	push	{r7, lr}
 800f512:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f514:	4b05      	ldr	r3, [pc, #20]	@ (800f52c <SysTick_Handler+0x1c>)
 800f516:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f518:	f001 fd98 	bl	801104c <xTaskGetSchedulerState>
 800f51c:	4603      	mov	r3, r0
 800f51e:	2b01      	cmp	r3, #1
 800f520:	d001      	beq.n	800f526 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f522:	f002 fba9 	bl	8011c78 <xPortSysTickHandler>
  }
}
 800f526:	bf00      	nop
 800f528:	bd80      	pop	{r7, pc}
 800f52a:	bf00      	nop
 800f52c:	e000e010 	.word	0xe000e010

0800f530 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f530:	b580      	push	{r7, lr}
 800f532:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f534:	2100      	movs	r1, #0
 800f536:	f06f 0004 	mvn.w	r0, #4
 800f53a:	f7ff ffbf 	bl	800f4bc <__NVIC_SetPriority>
#endif
}
 800f53e:	bf00      	nop
 800f540:	bd80      	pop	{r7, pc}
	...

0800f544 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f544:	b480      	push	{r7}
 800f546:	b083      	sub	sp, #12
 800f548:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f54a:	f3ef 8305 	mrs	r3, IPSR
 800f54e:	603b      	str	r3, [r7, #0]
  return(result);
 800f550:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f552:	2b00      	cmp	r3, #0
 800f554:	d003      	beq.n	800f55e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f556:	f06f 0305 	mvn.w	r3, #5
 800f55a:	607b      	str	r3, [r7, #4]
 800f55c:	e00c      	b.n	800f578 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f55e:	4b0a      	ldr	r3, [pc, #40]	@ (800f588 <osKernelInitialize+0x44>)
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d105      	bne.n	800f572 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f566:	4b08      	ldr	r3, [pc, #32]	@ (800f588 <osKernelInitialize+0x44>)
 800f568:	2201      	movs	r2, #1
 800f56a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f56c:	2300      	movs	r3, #0
 800f56e:	607b      	str	r3, [r7, #4]
 800f570:	e002      	b.n	800f578 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f572:	f04f 33ff 	mov.w	r3, #4294967295
 800f576:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f578:	687b      	ldr	r3, [r7, #4]
}
 800f57a:	4618      	mov	r0, r3
 800f57c:	370c      	adds	r7, #12
 800f57e:	46bd      	mov	sp, r7
 800f580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f584:	4770      	bx	lr
 800f586:	bf00      	nop
 800f588:	20002110 	.word	0x20002110

0800f58c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b082      	sub	sp, #8
 800f590:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f592:	f3ef 8305 	mrs	r3, IPSR
 800f596:	603b      	str	r3, [r7, #0]
  return(result);
 800f598:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d003      	beq.n	800f5a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f59e:	f06f 0305 	mvn.w	r3, #5
 800f5a2:	607b      	str	r3, [r7, #4]
 800f5a4:	e010      	b.n	800f5c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f5a6:	4b0b      	ldr	r3, [pc, #44]	@ (800f5d4 <osKernelStart+0x48>)
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	2b01      	cmp	r3, #1
 800f5ac:	d109      	bne.n	800f5c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f5ae:	f7ff ffbf 	bl	800f530 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f5b2:	4b08      	ldr	r3, [pc, #32]	@ (800f5d4 <osKernelStart+0x48>)
 800f5b4:	2202      	movs	r2, #2
 800f5b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f5b8:	f001 f8c0 	bl	801073c <vTaskStartScheduler>
      stat = osOK;
 800f5bc:	2300      	movs	r3, #0
 800f5be:	607b      	str	r3, [r7, #4]
 800f5c0:	e002      	b.n	800f5c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f5c2:	f04f 33ff 	mov.w	r3, #4294967295
 800f5c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f5c8:	687b      	ldr	r3, [r7, #4]
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3708      	adds	r7, #8
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
 800f5d2:	bf00      	nop
 800f5d4:	20002110 	.word	0x20002110

0800f5d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b08e      	sub	sp, #56	@ 0x38
 800f5dc:	af04      	add	r7, sp, #16
 800f5de:	60f8      	str	r0, [r7, #12]
 800f5e0:	60b9      	str	r1, [r7, #8]
 800f5e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5e8:	f3ef 8305 	mrs	r3, IPSR
 800f5ec:	617b      	str	r3, [r7, #20]
  return(result);
 800f5ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d17e      	bne.n	800f6f2 <osThreadNew+0x11a>
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d07b      	beq.n	800f6f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f5fa:	2380      	movs	r3, #128	@ 0x80
 800f5fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f5fe:	2318      	movs	r3, #24
 800f600:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f602:	2300      	movs	r3, #0
 800f604:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f606:	f04f 33ff 	mov.w	r3, #4294967295
 800f60a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d045      	beq.n	800f69e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d002      	beq.n	800f620 <osThreadNew+0x48>
        name = attr->name;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	699b      	ldr	r3, [r3, #24]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d002      	beq.n	800f62e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	699b      	ldr	r3, [r3, #24]
 800f62c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d008      	beq.n	800f646 <osThreadNew+0x6e>
 800f634:	69fb      	ldr	r3, [r7, #28]
 800f636:	2b38      	cmp	r3, #56	@ 0x38
 800f638:	d805      	bhi.n	800f646 <osThreadNew+0x6e>
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	685b      	ldr	r3, [r3, #4]
 800f63e:	f003 0301 	and.w	r3, r3, #1
 800f642:	2b00      	cmp	r3, #0
 800f644:	d001      	beq.n	800f64a <osThreadNew+0x72>
        return (NULL);
 800f646:	2300      	movs	r3, #0
 800f648:	e054      	b.n	800f6f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	695b      	ldr	r3, [r3, #20]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d003      	beq.n	800f65a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	695b      	ldr	r3, [r3, #20]
 800f656:	089b      	lsrs	r3, r3, #2
 800f658:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	689b      	ldr	r3, [r3, #8]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d00e      	beq.n	800f680 <osThreadNew+0xa8>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	68db      	ldr	r3, [r3, #12]
 800f666:	2ba7      	cmp	r3, #167	@ 0xa7
 800f668:	d90a      	bls.n	800f680 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d006      	beq.n	800f680 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	695b      	ldr	r3, [r3, #20]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d002      	beq.n	800f680 <osThreadNew+0xa8>
        mem = 1;
 800f67a:	2301      	movs	r3, #1
 800f67c:	61bb      	str	r3, [r7, #24]
 800f67e:	e010      	b.n	800f6a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	689b      	ldr	r3, [r3, #8]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d10c      	bne.n	800f6a2 <osThreadNew+0xca>
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	68db      	ldr	r3, [r3, #12]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d108      	bne.n	800f6a2 <osThreadNew+0xca>
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	691b      	ldr	r3, [r3, #16]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d104      	bne.n	800f6a2 <osThreadNew+0xca>
          mem = 0;
 800f698:	2300      	movs	r3, #0
 800f69a:	61bb      	str	r3, [r7, #24]
 800f69c:	e001      	b.n	800f6a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f6a2:	69bb      	ldr	r3, [r7, #24]
 800f6a4:	2b01      	cmp	r3, #1
 800f6a6:	d110      	bne.n	800f6ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f6ac:	687a      	ldr	r2, [r7, #4]
 800f6ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f6b0:	9202      	str	r2, [sp, #8]
 800f6b2:	9301      	str	r3, [sp, #4]
 800f6b4:	69fb      	ldr	r3, [r7, #28]
 800f6b6:	9300      	str	r3, [sp, #0]
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	6a3a      	ldr	r2, [r7, #32]
 800f6bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f6be:	68f8      	ldr	r0, [r7, #12]
 800f6c0:	f000 fdfe 	bl	80102c0 <xTaskCreateStatic>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	613b      	str	r3, [r7, #16]
 800f6c8:	e013      	b.n	800f6f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f6ca:	69bb      	ldr	r3, [r7, #24]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d110      	bne.n	800f6f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f6d0:	6a3b      	ldr	r3, [r7, #32]
 800f6d2:	b29a      	uxth	r2, r3
 800f6d4:	f107 0310 	add.w	r3, r7, #16
 800f6d8:	9301      	str	r3, [sp, #4]
 800f6da:	69fb      	ldr	r3, [r7, #28]
 800f6dc:	9300      	str	r3, [sp, #0]
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f6e2:	68f8      	ldr	r0, [r7, #12]
 800f6e4:	f000 fe4c 	bl	8010380 <xTaskCreate>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	2b01      	cmp	r3, #1
 800f6ec:	d001      	beq.n	800f6f2 <osThreadNew+0x11a>
            hTask = NULL;
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f6f2:	693b      	ldr	r3, [r7, #16]
}
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	3728      	adds	r7, #40	@ 0x28
 800f6f8:	46bd      	mov	sp, r7
 800f6fa:	bd80      	pop	{r7, pc}

0800f6fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f6fc:	b480      	push	{r7}
 800f6fe:	b085      	sub	sp, #20
 800f700:	af00      	add	r7, sp, #0
 800f702:	60f8      	str	r0, [r7, #12]
 800f704:	60b9      	str	r1, [r7, #8]
 800f706:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	4a07      	ldr	r2, [pc, #28]	@ (800f728 <vApplicationGetIdleTaskMemory+0x2c>)
 800f70c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	4a06      	ldr	r2, [pc, #24]	@ (800f72c <vApplicationGetIdleTaskMemory+0x30>)
 800f712:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2280      	movs	r2, #128	@ 0x80
 800f718:	601a      	str	r2, [r3, #0]
}
 800f71a:	bf00      	nop
 800f71c:	3714      	adds	r7, #20
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop
 800f728:	20002114 	.word	0x20002114
 800f72c:	200021bc 	.word	0x200021bc

0800f730 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f730:	b480      	push	{r7}
 800f732:	b085      	sub	sp, #20
 800f734:	af00      	add	r7, sp, #0
 800f736:	60f8      	str	r0, [r7, #12]
 800f738:	60b9      	str	r1, [r7, #8]
 800f73a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	4a07      	ldr	r2, [pc, #28]	@ (800f75c <vApplicationGetTimerTaskMemory+0x2c>)
 800f740:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	4a06      	ldr	r2, [pc, #24]	@ (800f760 <vApplicationGetTimerTaskMemory+0x30>)
 800f746:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f74e:	601a      	str	r2, [r3, #0]
}
 800f750:	bf00      	nop
 800f752:	3714      	adds	r7, #20
 800f754:	46bd      	mov	sp, r7
 800f756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75a:	4770      	bx	lr
 800f75c:	200023bc 	.word	0x200023bc
 800f760:	20002464 	.word	0x20002464

0800f764 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	f103 0208 	add.w	r2, r3, #8
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f04f 32ff 	mov.w	r2, #4294967295
 800f77c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f103 0208 	add.w	r2, r3, #8
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f103 0208 	add.w	r2, r3, #8
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2200      	movs	r2, #0
 800f796:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f798:	bf00      	nop
 800f79a:	370c      	adds	r7, #12
 800f79c:	46bd      	mov	sp, r7
 800f79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a2:	4770      	bx	lr

0800f7a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b083      	sub	sp, #12
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f7b2:	bf00      	nop
 800f7b4:	370c      	adds	r7, #12
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7bc:	4770      	bx	lr

0800f7be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f7be:	b480      	push	{r7}
 800f7c0:	b085      	sub	sp, #20
 800f7c2:	af00      	add	r7, sp, #0
 800f7c4:	6078      	str	r0, [r7, #4]
 800f7c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	685b      	ldr	r3, [r3, #4]
 800f7cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	68fa      	ldr	r2, [r7, #12]
 800f7d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	689a      	ldr	r2, [r3, #8]
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	689b      	ldr	r3, [r3, #8]
 800f7e0:	683a      	ldr	r2, [r7, #0]
 800f7e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	683a      	ldr	r2, [r7, #0]
 800f7e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	687a      	ldr	r2, [r7, #4]
 800f7ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	1c5a      	adds	r2, r3, #1
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	601a      	str	r2, [r3, #0]
}
 800f7fa:	bf00      	nop
 800f7fc:	3714      	adds	r7, #20
 800f7fe:	46bd      	mov	sp, r7
 800f800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f804:	4770      	bx	lr

0800f806 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f806:	b480      	push	{r7}
 800f808:	b085      	sub	sp, #20
 800f80a:	af00      	add	r7, sp, #0
 800f80c:	6078      	str	r0, [r7, #4]
 800f80e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f81c:	d103      	bne.n	800f826 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	691b      	ldr	r3, [r3, #16]
 800f822:	60fb      	str	r3, [r7, #12]
 800f824:	e00c      	b.n	800f840 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	3308      	adds	r3, #8
 800f82a:	60fb      	str	r3, [r7, #12]
 800f82c:	e002      	b.n	800f834 <vListInsert+0x2e>
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	685b      	ldr	r3, [r3, #4]
 800f832:	60fb      	str	r3, [r7, #12]
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	685b      	ldr	r3, [r3, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	68ba      	ldr	r2, [r7, #8]
 800f83c:	429a      	cmp	r2, r3
 800f83e:	d2f6      	bcs.n	800f82e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	685a      	ldr	r2, [r3, #4]
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	685b      	ldr	r3, [r3, #4]
 800f84c:	683a      	ldr	r2, [r7, #0]
 800f84e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	683a      	ldr	r2, [r7, #0]
 800f85a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	687a      	ldr	r2, [r7, #4]
 800f860:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	1c5a      	adds	r2, r3, #1
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	601a      	str	r2, [r3, #0]
}
 800f86c:	bf00      	nop
 800f86e:	3714      	adds	r7, #20
 800f870:	46bd      	mov	sp, r7
 800f872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f876:	4770      	bx	lr

0800f878 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f878:	b480      	push	{r7}
 800f87a:	b085      	sub	sp, #20
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	691b      	ldr	r3, [r3, #16]
 800f884:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	685b      	ldr	r3, [r3, #4]
 800f88a:	687a      	ldr	r2, [r7, #4]
 800f88c:	6892      	ldr	r2, [r2, #8]
 800f88e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	689b      	ldr	r3, [r3, #8]
 800f894:	687a      	ldr	r2, [r7, #4]
 800f896:	6852      	ldr	r2, [r2, #4]
 800f898:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	685b      	ldr	r3, [r3, #4]
 800f89e:	687a      	ldr	r2, [r7, #4]
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d103      	bne.n	800f8ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	689a      	ldr	r2, [r3, #8]
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	1e5a      	subs	r2, r3, #1
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	681b      	ldr	r3, [r3, #0]
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3714      	adds	r7, #20
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ca:	4770      	bx	lr

0800f8cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d10b      	bne.n	800f8f8 <xQueueGenericReset+0x2c>
	__asm volatile
 800f8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8e4:	f383 8811 	msr	BASEPRI, r3
 800f8e8:	f3bf 8f6f 	isb	sy
 800f8ec:	f3bf 8f4f 	dsb	sy
 800f8f0:	60bb      	str	r3, [r7, #8]
}
 800f8f2:	bf00      	nop
 800f8f4:	bf00      	nop
 800f8f6:	e7fd      	b.n	800f8f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f8f8:	f002 f928 	bl	8011b4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	681a      	ldr	r2, [r3, #0]
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f904:	68f9      	ldr	r1, [r7, #12]
 800f906:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f908:	fb01 f303 	mul.w	r3, r1, r3
 800f90c:	441a      	add	r2, r3
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	2200      	movs	r2, #0
 800f916:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	681a      	ldr	r2, [r3, #0]
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	681a      	ldr	r2, [r3, #0]
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f928:	3b01      	subs	r3, #1
 800f92a:	68f9      	ldr	r1, [r7, #12]
 800f92c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f92e:	fb01 f303 	mul.w	r3, r1, r3
 800f932:	441a      	add	r2, r3
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	22ff      	movs	r2, #255	@ 0xff
 800f93c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	22ff      	movs	r2, #255	@ 0xff
 800f944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f948:	683b      	ldr	r3, [r7, #0]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d114      	bne.n	800f978 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	691b      	ldr	r3, [r3, #16]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d01a      	beq.n	800f98c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	3310      	adds	r3, #16
 800f95a:	4618      	mov	r0, r3
 800f95c:	f001 f9b0 	bl	8010cc0 <xTaskRemoveFromEventList>
 800f960:	4603      	mov	r3, r0
 800f962:	2b00      	cmp	r3, #0
 800f964:	d012      	beq.n	800f98c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f966:	4b0d      	ldr	r3, [pc, #52]	@ (800f99c <xQueueGenericReset+0xd0>)
 800f968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f96c:	601a      	str	r2, [r3, #0]
 800f96e:	f3bf 8f4f 	dsb	sy
 800f972:	f3bf 8f6f 	isb	sy
 800f976:	e009      	b.n	800f98c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	3310      	adds	r3, #16
 800f97c:	4618      	mov	r0, r3
 800f97e:	f7ff fef1 	bl	800f764 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	3324      	adds	r3, #36	@ 0x24
 800f986:	4618      	mov	r0, r3
 800f988:	f7ff feec 	bl	800f764 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f98c:	f002 f910 	bl	8011bb0 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f990:	2301      	movs	r3, #1
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	e000ed04 	.word	0xe000ed04

0800f9a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b08e      	sub	sp, #56	@ 0x38
 800f9a4:	af02      	add	r7, sp, #8
 800f9a6:	60f8      	str	r0, [r7, #12]
 800f9a8:	60b9      	str	r1, [r7, #8]
 800f9aa:	607a      	str	r2, [r7, #4]
 800f9ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d10b      	bne.n	800f9cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f9b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9b8:	f383 8811 	msr	BASEPRI, r3
 800f9bc:	f3bf 8f6f 	isb	sy
 800f9c0:	f3bf 8f4f 	dsb	sy
 800f9c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f9c6:	bf00      	nop
 800f9c8:	bf00      	nop
 800f9ca:	e7fd      	b.n	800f9c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d10b      	bne.n	800f9ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9d6:	f383 8811 	msr	BASEPRI, r3
 800f9da:	f3bf 8f6f 	isb	sy
 800f9de:	f3bf 8f4f 	dsb	sy
 800f9e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f9e4:	bf00      	nop
 800f9e6:	bf00      	nop
 800f9e8:	e7fd      	b.n	800f9e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d002      	beq.n	800f9f6 <xQueueGenericCreateStatic+0x56>
 800f9f0:	68bb      	ldr	r3, [r7, #8]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d001      	beq.n	800f9fa <xQueueGenericCreateStatic+0x5a>
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e000      	b.n	800f9fc <xQueueGenericCreateStatic+0x5c>
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d10b      	bne.n	800fa18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fa00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa04:	f383 8811 	msr	BASEPRI, r3
 800fa08:	f3bf 8f6f 	isb	sy
 800fa0c:	f3bf 8f4f 	dsb	sy
 800fa10:	623b      	str	r3, [r7, #32]
}
 800fa12:	bf00      	nop
 800fa14:	bf00      	nop
 800fa16:	e7fd      	b.n	800fa14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d102      	bne.n	800fa24 <xQueueGenericCreateStatic+0x84>
 800fa1e:	68bb      	ldr	r3, [r7, #8]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d101      	bne.n	800fa28 <xQueueGenericCreateStatic+0x88>
 800fa24:	2301      	movs	r3, #1
 800fa26:	e000      	b.n	800fa2a <xQueueGenericCreateStatic+0x8a>
 800fa28:	2300      	movs	r3, #0
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d10b      	bne.n	800fa46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa32:	f383 8811 	msr	BASEPRI, r3
 800fa36:	f3bf 8f6f 	isb	sy
 800fa3a:	f3bf 8f4f 	dsb	sy
 800fa3e:	61fb      	str	r3, [r7, #28]
}
 800fa40:	bf00      	nop
 800fa42:	bf00      	nop
 800fa44:	e7fd      	b.n	800fa42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fa46:	2350      	movs	r3, #80	@ 0x50
 800fa48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	2b50      	cmp	r3, #80	@ 0x50
 800fa4e:	d00b      	beq.n	800fa68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fa50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa54:	f383 8811 	msr	BASEPRI, r3
 800fa58:	f3bf 8f6f 	isb	sy
 800fa5c:	f3bf 8f4f 	dsb	sy
 800fa60:	61bb      	str	r3, [r7, #24]
}
 800fa62:	bf00      	nop
 800fa64:	bf00      	nop
 800fa66:	e7fd      	b.n	800fa64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fa68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d00d      	beq.n	800fa90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fa74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa76:	2201      	movs	r2, #1
 800fa78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fa7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa82:	9300      	str	r3, [sp, #0]
 800fa84:	4613      	mov	r3, r2
 800fa86:	687a      	ldr	r2, [r7, #4]
 800fa88:	68b9      	ldr	r1, [r7, #8]
 800fa8a:	68f8      	ldr	r0, [r7, #12]
 800fa8c:	f000 f805 	bl	800fa9a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fa92:	4618      	mov	r0, r3
 800fa94:	3730      	adds	r7, #48	@ 0x30
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}

0800fa9a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fa9a:	b580      	push	{r7, lr}
 800fa9c:	b084      	sub	sp, #16
 800fa9e:	af00      	add	r7, sp, #0
 800faa0:	60f8      	str	r0, [r7, #12]
 800faa2:	60b9      	str	r1, [r7, #8]
 800faa4:	607a      	str	r2, [r7, #4]
 800faa6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d103      	bne.n	800fab6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800faae:	69bb      	ldr	r3, [r7, #24]
 800fab0:	69ba      	ldr	r2, [r7, #24]
 800fab2:	601a      	str	r2, [r3, #0]
 800fab4:	e002      	b.n	800fabc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fab6:	69bb      	ldr	r3, [r7, #24]
 800fab8:	687a      	ldr	r2, [r7, #4]
 800faba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fabc:	69bb      	ldr	r3, [r7, #24]
 800fabe:	68fa      	ldr	r2, [r7, #12]
 800fac0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fac2:	69bb      	ldr	r3, [r7, #24]
 800fac4:	68ba      	ldr	r2, [r7, #8]
 800fac6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fac8:	2101      	movs	r1, #1
 800faca:	69b8      	ldr	r0, [r7, #24]
 800facc:	f7ff fefe 	bl	800f8cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fad0:	69bb      	ldr	r3, [r7, #24]
 800fad2:	78fa      	ldrb	r2, [r7, #3]
 800fad4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fad8:	bf00      	nop
 800fada:	3710      	adds	r7, #16
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}

0800fae0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b08e      	sub	sp, #56	@ 0x38
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	60f8      	str	r0, [r7, #12]
 800fae8:	60b9      	str	r1, [r7, #8]
 800faea:	607a      	str	r2, [r7, #4]
 800faec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800faee:	2300      	movs	r3, #0
 800faf0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800faf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d10b      	bne.n	800fb14 <xQueueGenericSend+0x34>
	__asm volatile
 800fafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb00:	f383 8811 	msr	BASEPRI, r3
 800fb04:	f3bf 8f6f 	isb	sy
 800fb08:	f3bf 8f4f 	dsb	sy
 800fb0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fb0e:	bf00      	nop
 800fb10:	bf00      	nop
 800fb12:	e7fd      	b.n	800fb10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d103      	bne.n	800fb22 <xQueueGenericSend+0x42>
 800fb1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d101      	bne.n	800fb26 <xQueueGenericSend+0x46>
 800fb22:	2301      	movs	r3, #1
 800fb24:	e000      	b.n	800fb28 <xQueueGenericSend+0x48>
 800fb26:	2300      	movs	r3, #0
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d10b      	bne.n	800fb44 <xQueueGenericSend+0x64>
	__asm volatile
 800fb2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb30:	f383 8811 	msr	BASEPRI, r3
 800fb34:	f3bf 8f6f 	isb	sy
 800fb38:	f3bf 8f4f 	dsb	sy
 800fb3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fb3e:	bf00      	nop
 800fb40:	bf00      	nop
 800fb42:	e7fd      	b.n	800fb40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	2b02      	cmp	r3, #2
 800fb48:	d103      	bne.n	800fb52 <xQueueGenericSend+0x72>
 800fb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb4e:	2b01      	cmp	r3, #1
 800fb50:	d101      	bne.n	800fb56 <xQueueGenericSend+0x76>
 800fb52:	2301      	movs	r3, #1
 800fb54:	e000      	b.n	800fb58 <xQueueGenericSend+0x78>
 800fb56:	2300      	movs	r3, #0
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d10b      	bne.n	800fb74 <xQueueGenericSend+0x94>
	__asm volatile
 800fb5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb60:	f383 8811 	msr	BASEPRI, r3
 800fb64:	f3bf 8f6f 	isb	sy
 800fb68:	f3bf 8f4f 	dsb	sy
 800fb6c:	623b      	str	r3, [r7, #32]
}
 800fb6e:	bf00      	nop
 800fb70:	bf00      	nop
 800fb72:	e7fd      	b.n	800fb70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb74:	f001 fa6a 	bl	801104c <xTaskGetSchedulerState>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d102      	bne.n	800fb84 <xQueueGenericSend+0xa4>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d101      	bne.n	800fb88 <xQueueGenericSend+0xa8>
 800fb84:	2301      	movs	r3, #1
 800fb86:	e000      	b.n	800fb8a <xQueueGenericSend+0xaa>
 800fb88:	2300      	movs	r3, #0
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10b      	bne.n	800fba6 <xQueueGenericSend+0xc6>
	__asm volatile
 800fb8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb92:	f383 8811 	msr	BASEPRI, r3
 800fb96:	f3bf 8f6f 	isb	sy
 800fb9a:	f3bf 8f4f 	dsb	sy
 800fb9e:	61fb      	str	r3, [r7, #28]
}
 800fba0:	bf00      	nop
 800fba2:	bf00      	nop
 800fba4:	e7fd      	b.n	800fba2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fba6:	f001 ffd1 	bl	8011b4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fbaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fbae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d302      	bcc.n	800fbbc <xQueueGenericSend+0xdc>
 800fbb6:	683b      	ldr	r3, [r7, #0]
 800fbb8:	2b02      	cmp	r3, #2
 800fbba:	d129      	bne.n	800fc10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fbbc:	683a      	ldr	r2, [r7, #0]
 800fbbe:	68b9      	ldr	r1, [r7, #8]
 800fbc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fbc2:	f000 fa0f 	bl	800ffe4 <prvCopyDataToQueue>
 800fbc6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fbc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d010      	beq.n	800fbf2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fbd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbd2:	3324      	adds	r3, #36	@ 0x24
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	f001 f873 	bl	8010cc0 <xTaskRemoveFromEventList>
 800fbda:	4603      	mov	r3, r0
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d013      	beq.n	800fc08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fbe0:	4b3f      	ldr	r3, [pc, #252]	@ (800fce0 <xQueueGenericSend+0x200>)
 800fbe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbe6:	601a      	str	r2, [r3, #0]
 800fbe8:	f3bf 8f4f 	dsb	sy
 800fbec:	f3bf 8f6f 	isb	sy
 800fbf0:	e00a      	b.n	800fc08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fbf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d007      	beq.n	800fc08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fbf8:	4b39      	ldr	r3, [pc, #228]	@ (800fce0 <xQueueGenericSend+0x200>)
 800fbfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbfe:	601a      	str	r2, [r3, #0]
 800fc00:	f3bf 8f4f 	dsb	sy
 800fc04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fc08:	f001 ffd2 	bl	8011bb0 <vPortExitCritical>
				return pdPASS;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	e063      	b.n	800fcd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d103      	bne.n	800fc1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fc16:	f001 ffcb 	bl	8011bb0 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	e05c      	b.n	800fcd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d106      	bne.n	800fc32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc24:	f107 0314 	add.w	r3, r7, #20
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f001 f8ad 	bl	8010d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc2e:	2301      	movs	r3, #1
 800fc30:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc32:	f001 ffbd 	bl	8011bb0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc36:	f000 fdf1 	bl	801081c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc3a:	f001 ff87 	bl	8011b4c <vPortEnterCritical>
 800fc3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fc44:	b25b      	sxtb	r3, r3
 800fc46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc4a:	d103      	bne.n	800fc54 <xQueueGenericSend+0x174>
 800fc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc4e:	2200      	movs	r2, #0
 800fc50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc5a:	b25b      	sxtb	r3, r3
 800fc5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc60:	d103      	bne.n	800fc6a <xQueueGenericSend+0x18a>
 800fc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc64:	2200      	movs	r2, #0
 800fc66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc6a:	f001 ffa1 	bl	8011bb0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fc6e:	1d3a      	adds	r2, r7, #4
 800fc70:	f107 0314 	add.w	r3, r7, #20
 800fc74:	4611      	mov	r1, r2
 800fc76:	4618      	mov	r0, r3
 800fc78:	f001 f89c 	bl	8010db4 <xTaskCheckForTimeOut>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d124      	bne.n	800fccc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fc82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc84:	f000 faa6 	bl	80101d4 <prvIsQueueFull>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d018      	beq.n	800fcc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fc8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc90:	3310      	adds	r3, #16
 800fc92:	687a      	ldr	r2, [r7, #4]
 800fc94:	4611      	mov	r1, r2
 800fc96:	4618      	mov	r0, r3
 800fc98:	f000 ffc0 	bl	8010c1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fc9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc9e:	f000 fa31 	bl	8010104 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fca2:	f000 fdc9 	bl	8010838 <xTaskResumeAll>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	f47f af7c 	bne.w	800fba6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800fcae:	4b0c      	ldr	r3, [pc, #48]	@ (800fce0 <xQueueGenericSend+0x200>)
 800fcb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcb4:	601a      	str	r2, [r3, #0]
 800fcb6:	f3bf 8f4f 	dsb	sy
 800fcba:	f3bf 8f6f 	isb	sy
 800fcbe:	e772      	b.n	800fba6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fcc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcc2:	f000 fa1f 	bl	8010104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcc6:	f000 fdb7 	bl	8010838 <xTaskResumeAll>
 800fcca:	e76c      	b.n	800fba6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fccc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcce:	f000 fa19 	bl	8010104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fcd2:	f000 fdb1 	bl	8010838 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fcd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fcd8:	4618      	mov	r0, r3
 800fcda:	3738      	adds	r7, #56	@ 0x38
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	bd80      	pop	{r7, pc}
 800fce0:	e000ed04 	.word	0xe000ed04

0800fce4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b090      	sub	sp, #64	@ 0x40
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	607a      	str	r2, [r7, #4]
 800fcf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800fcf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d10b      	bne.n	800fd14 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800fcfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd00:	f383 8811 	msr	BASEPRI, r3
 800fd04:	f3bf 8f6f 	isb	sy
 800fd08:	f3bf 8f4f 	dsb	sy
 800fd0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fd0e:	bf00      	nop
 800fd10:	bf00      	nop
 800fd12:	e7fd      	b.n	800fd10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd14:	68bb      	ldr	r3, [r7, #8]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d103      	bne.n	800fd22 <xQueueGenericSendFromISR+0x3e>
 800fd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d101      	bne.n	800fd26 <xQueueGenericSendFromISR+0x42>
 800fd22:	2301      	movs	r3, #1
 800fd24:	e000      	b.n	800fd28 <xQueueGenericSendFromISR+0x44>
 800fd26:	2300      	movs	r3, #0
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d10b      	bne.n	800fd44 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800fd2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd30:	f383 8811 	msr	BASEPRI, r3
 800fd34:	f3bf 8f6f 	isb	sy
 800fd38:	f3bf 8f4f 	dsb	sy
 800fd3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fd3e:	bf00      	nop
 800fd40:	bf00      	nop
 800fd42:	e7fd      	b.n	800fd40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	2b02      	cmp	r3, #2
 800fd48:	d103      	bne.n	800fd52 <xQueueGenericSendFromISR+0x6e>
 800fd4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd4e:	2b01      	cmp	r3, #1
 800fd50:	d101      	bne.n	800fd56 <xQueueGenericSendFromISR+0x72>
 800fd52:	2301      	movs	r3, #1
 800fd54:	e000      	b.n	800fd58 <xQueueGenericSendFromISR+0x74>
 800fd56:	2300      	movs	r3, #0
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d10b      	bne.n	800fd74 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800fd5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd60:	f383 8811 	msr	BASEPRI, r3
 800fd64:	f3bf 8f6f 	isb	sy
 800fd68:	f3bf 8f4f 	dsb	sy
 800fd6c:	623b      	str	r3, [r7, #32]
}
 800fd6e:	bf00      	nop
 800fd70:	bf00      	nop
 800fd72:	e7fd      	b.n	800fd70 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fd74:	f001 ffd0 	bl	8011d18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fd78:	f3ef 8211 	mrs	r2, BASEPRI
 800fd7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd80:	f383 8811 	msr	BASEPRI, r3
 800fd84:	f3bf 8f6f 	isb	sy
 800fd88:	f3bf 8f4f 	dsb	sy
 800fd8c:	61fa      	str	r2, [r7, #28]
 800fd8e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fd90:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fd92:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fd94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd9c:	429a      	cmp	r2, r3
 800fd9e:	d302      	bcc.n	800fda6 <xQueueGenericSendFromISR+0xc2>
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	2b02      	cmp	r3, #2
 800fda4:	d12f      	bne.n	800fe06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fda8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fdac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fdb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fdb6:	683a      	ldr	r2, [r7, #0]
 800fdb8:	68b9      	ldr	r1, [r7, #8]
 800fdba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fdbc:	f000 f912 	bl	800ffe4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fdc0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800fdc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdc8:	d112      	bne.n	800fdf0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fdca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d016      	beq.n	800fe00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdd4:	3324      	adds	r3, #36	@ 0x24
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	f000 ff72 	bl	8010cc0 <xTaskRemoveFromEventList>
 800fddc:	4603      	mov	r3, r0
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d00e      	beq.n	800fe00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d00b      	beq.n	800fe00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2201      	movs	r2, #1
 800fdec:	601a      	str	r2, [r3, #0]
 800fdee:	e007      	b.n	800fe00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fdf0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fdf4:	3301      	adds	r3, #1
 800fdf6:	b2db      	uxtb	r3, r3
 800fdf8:	b25a      	sxtb	r2, r3
 800fdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fe00:	2301      	movs	r3, #1
 800fe02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800fe04:	e001      	b.n	800fe0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fe06:	2300      	movs	r3, #0
 800fe08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fe0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe0c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fe14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fe16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	3740      	adds	r7, #64	@ 0x40
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}

0800fe20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b08c      	sub	sp, #48	@ 0x30
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	60f8      	str	r0, [r7, #12]
 800fe28:	60b9      	str	r1, [r7, #8]
 800fe2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fe34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d10b      	bne.n	800fe52 <xQueueReceive+0x32>
	__asm volatile
 800fe3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe3e:	f383 8811 	msr	BASEPRI, r3
 800fe42:	f3bf 8f6f 	isb	sy
 800fe46:	f3bf 8f4f 	dsb	sy
 800fe4a:	623b      	str	r3, [r7, #32]
}
 800fe4c:	bf00      	nop
 800fe4e:	bf00      	nop
 800fe50:	e7fd      	b.n	800fe4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d103      	bne.n	800fe60 <xQueueReceive+0x40>
 800fe58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d101      	bne.n	800fe64 <xQueueReceive+0x44>
 800fe60:	2301      	movs	r3, #1
 800fe62:	e000      	b.n	800fe66 <xQueueReceive+0x46>
 800fe64:	2300      	movs	r3, #0
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d10b      	bne.n	800fe82 <xQueueReceive+0x62>
	__asm volatile
 800fe6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe6e:	f383 8811 	msr	BASEPRI, r3
 800fe72:	f3bf 8f6f 	isb	sy
 800fe76:	f3bf 8f4f 	dsb	sy
 800fe7a:	61fb      	str	r3, [r7, #28]
}
 800fe7c:	bf00      	nop
 800fe7e:	bf00      	nop
 800fe80:	e7fd      	b.n	800fe7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe82:	f001 f8e3 	bl	801104c <xTaskGetSchedulerState>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d102      	bne.n	800fe92 <xQueueReceive+0x72>
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d101      	bne.n	800fe96 <xQueueReceive+0x76>
 800fe92:	2301      	movs	r3, #1
 800fe94:	e000      	b.n	800fe98 <xQueueReceive+0x78>
 800fe96:	2300      	movs	r3, #0
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d10b      	bne.n	800feb4 <xQueueReceive+0x94>
	__asm volatile
 800fe9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea0:	f383 8811 	msr	BASEPRI, r3
 800fea4:	f3bf 8f6f 	isb	sy
 800fea8:	f3bf 8f4f 	dsb	sy
 800feac:	61bb      	str	r3, [r7, #24]
}
 800feae:	bf00      	nop
 800feb0:	bf00      	nop
 800feb2:	e7fd      	b.n	800feb0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800feb4:	f001 fe4a 	bl	8011b4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800feb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800febc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800febe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d01f      	beq.n	800ff04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fec4:	68b9      	ldr	r1, [r7, #8]
 800fec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fec8:	f000 f8f6 	bl	80100b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fece:	1e5a      	subs	r2, r3, #1
 800fed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fed2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fed6:	691b      	ldr	r3, [r3, #16]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d00f      	beq.n	800fefc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fede:	3310      	adds	r3, #16
 800fee0:	4618      	mov	r0, r3
 800fee2:	f000 feed 	bl	8010cc0 <xTaskRemoveFromEventList>
 800fee6:	4603      	mov	r3, r0
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d007      	beq.n	800fefc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800feec:	4b3c      	ldr	r3, [pc, #240]	@ (800ffe0 <xQueueReceive+0x1c0>)
 800feee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fef2:	601a      	str	r2, [r3, #0]
 800fef4:	f3bf 8f4f 	dsb	sy
 800fef8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fefc:	f001 fe58 	bl	8011bb0 <vPortExitCritical>
				return pdPASS;
 800ff00:	2301      	movs	r3, #1
 800ff02:	e069      	b.n	800ffd8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d103      	bne.n	800ff12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff0a:	f001 fe51 	bl	8011bb0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ff0e:	2300      	movs	r3, #0
 800ff10:	e062      	b.n	800ffd8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ff12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d106      	bne.n	800ff26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ff18:	f107 0310 	add.w	r3, r7, #16
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f000 ff33 	bl	8010d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ff22:	2301      	movs	r3, #1
 800ff24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ff26:	f001 fe43 	bl	8011bb0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ff2a:	f000 fc77 	bl	801081c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ff2e:	f001 fe0d 	bl	8011b4c <vPortEnterCritical>
 800ff32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ff38:	b25b      	sxtb	r3, r3
 800ff3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff3e:	d103      	bne.n	800ff48 <xQueueReceive+0x128>
 800ff40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff42:	2200      	movs	r2, #0
 800ff44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ff48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff4e:	b25b      	sxtb	r3, r3
 800ff50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff54:	d103      	bne.n	800ff5e <xQueueReceive+0x13e>
 800ff56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff58:	2200      	movs	r2, #0
 800ff5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ff5e:	f001 fe27 	bl	8011bb0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff62:	1d3a      	adds	r2, r7, #4
 800ff64:	f107 0310 	add.w	r3, r7, #16
 800ff68:	4611      	mov	r1, r2
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	f000 ff22 	bl	8010db4 <xTaskCheckForTimeOut>
 800ff70:	4603      	mov	r3, r0
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d123      	bne.n	800ffbe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ff76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff78:	f000 f916 	bl	80101a8 <prvIsQueueEmpty>
 800ff7c:	4603      	mov	r3, r0
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d017      	beq.n	800ffb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ff82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff84:	3324      	adds	r3, #36	@ 0x24
 800ff86:	687a      	ldr	r2, [r7, #4]
 800ff88:	4611      	mov	r1, r2
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f000 fe46 	bl	8010c1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ff90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff92:	f000 f8b7 	bl	8010104 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ff96:	f000 fc4f 	bl	8010838 <xTaskResumeAll>
 800ff9a:	4603      	mov	r3, r0
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d189      	bne.n	800feb4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ffa0:	4b0f      	ldr	r3, [pc, #60]	@ (800ffe0 <xQueueReceive+0x1c0>)
 800ffa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffa6:	601a      	str	r2, [r3, #0]
 800ffa8:	f3bf 8f4f 	dsb	sy
 800ffac:	f3bf 8f6f 	isb	sy
 800ffb0:	e780      	b.n	800feb4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ffb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ffb4:	f000 f8a6 	bl	8010104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ffb8:	f000 fc3e 	bl	8010838 <xTaskResumeAll>
 800ffbc:	e77a      	b.n	800feb4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ffbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ffc0:	f000 f8a0 	bl	8010104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ffc4:	f000 fc38 	bl	8010838 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ffc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ffca:	f000 f8ed 	bl	80101a8 <prvIsQueueEmpty>
 800ffce:	4603      	mov	r3, r0
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	f43f af6f 	beq.w	800feb4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ffd6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3730      	adds	r7, #48	@ 0x30
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}
 800ffe0:	e000ed04 	.word	0xe000ed04

0800ffe4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b086      	sub	sp, #24
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fff0:	2300      	movs	r3, #0
 800fff2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d10d      	bne.n	801001e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d14d      	bne.n	80100a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	689b      	ldr	r3, [r3, #8]
 801000e:	4618      	mov	r0, r3
 8010010:	f001 f83a 	bl	8011088 <xTaskPriorityDisinherit>
 8010014:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	2200      	movs	r2, #0
 801001a:	609a      	str	r2, [r3, #8]
 801001c:	e043      	b.n	80100a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d119      	bne.n	8010058 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	6858      	ldr	r0, [r3, #4]
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801002c:	461a      	mov	r2, r3
 801002e:	68b9      	ldr	r1, [r7, #8]
 8010030:	f002 fedb 	bl	8012dea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	685a      	ldr	r2, [r3, #4]
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801003c:	441a      	add	r2, r3
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	685a      	ldr	r2, [r3, #4]
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	689b      	ldr	r3, [r3, #8]
 801004a:	429a      	cmp	r2, r3
 801004c:	d32b      	bcc.n	80100a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	681a      	ldr	r2, [r3, #0]
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	605a      	str	r2, [r3, #4]
 8010056:	e026      	b.n	80100a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	68d8      	ldr	r0, [r3, #12]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010060:	461a      	mov	r2, r3
 8010062:	68b9      	ldr	r1, [r7, #8]
 8010064:	f002 fec1 	bl	8012dea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	68da      	ldr	r2, [r3, #12]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010070:	425b      	negs	r3, r3
 8010072:	441a      	add	r2, r3
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	68da      	ldr	r2, [r3, #12]
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	429a      	cmp	r2, r3
 8010082:	d207      	bcs.n	8010094 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	689a      	ldr	r2, [r3, #8]
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801008c:	425b      	negs	r3, r3
 801008e:	441a      	add	r2, r3
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	2b02      	cmp	r3, #2
 8010098:	d105      	bne.n	80100a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801009a:	693b      	ldr	r3, [r7, #16]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d002      	beq.n	80100a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	3b01      	subs	r3, #1
 80100a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80100a6:	693b      	ldr	r3, [r7, #16]
 80100a8:	1c5a      	adds	r2, r3, #1
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80100ae:	697b      	ldr	r3, [r7, #20]
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	3718      	adds	r7, #24
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bd80      	pop	{r7, pc}

080100b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b082      	sub	sp, #8
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d018      	beq.n	80100fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	68da      	ldr	r2, [r3, #12]
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100d2:	441a      	add	r2, r3
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	68da      	ldr	r2, [r3, #12]
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	689b      	ldr	r3, [r3, #8]
 80100e0:	429a      	cmp	r2, r3
 80100e2:	d303      	bcc.n	80100ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681a      	ldr	r2, [r3, #0]
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	68d9      	ldr	r1, [r3, #12]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100f4:	461a      	mov	r2, r3
 80100f6:	6838      	ldr	r0, [r7, #0]
 80100f8:	f002 fe77 	bl	8012dea <memcpy>
	}
}
 80100fc:	bf00      	nop
 80100fe:	3708      	adds	r7, #8
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}

08010104 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b084      	sub	sp, #16
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801010c:	f001 fd1e 	bl	8011b4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010116:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010118:	e011      	b.n	801013e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801011e:	2b00      	cmp	r3, #0
 8010120:	d012      	beq.n	8010148 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	3324      	adds	r3, #36	@ 0x24
 8010126:	4618      	mov	r0, r3
 8010128:	f000 fdca 	bl	8010cc0 <xTaskRemoveFromEventList>
 801012c:	4603      	mov	r3, r0
 801012e:	2b00      	cmp	r3, #0
 8010130:	d001      	beq.n	8010136 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010132:	f000 fea3 	bl	8010e7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010136:	7bfb      	ldrb	r3, [r7, #15]
 8010138:	3b01      	subs	r3, #1
 801013a:	b2db      	uxtb	r3, r3
 801013c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801013e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010142:	2b00      	cmp	r3, #0
 8010144:	dce9      	bgt.n	801011a <prvUnlockQueue+0x16>
 8010146:	e000      	b.n	801014a <prvUnlockQueue+0x46>
					break;
 8010148:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	22ff      	movs	r2, #255	@ 0xff
 801014e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010152:	f001 fd2d 	bl	8011bb0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010156:	f001 fcf9 	bl	8011b4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010160:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010162:	e011      	b.n	8010188 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	691b      	ldr	r3, [r3, #16]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d012      	beq.n	8010192 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	3310      	adds	r3, #16
 8010170:	4618      	mov	r0, r3
 8010172:	f000 fda5 	bl	8010cc0 <xTaskRemoveFromEventList>
 8010176:	4603      	mov	r3, r0
 8010178:	2b00      	cmp	r3, #0
 801017a:	d001      	beq.n	8010180 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801017c:	f000 fe7e 	bl	8010e7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010180:	7bbb      	ldrb	r3, [r7, #14]
 8010182:	3b01      	subs	r3, #1
 8010184:	b2db      	uxtb	r3, r3
 8010186:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801018c:	2b00      	cmp	r3, #0
 801018e:	dce9      	bgt.n	8010164 <prvUnlockQueue+0x60>
 8010190:	e000      	b.n	8010194 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010192:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	22ff      	movs	r2, #255	@ 0xff
 8010198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801019c:	f001 fd08 	bl	8011bb0 <vPortExitCritical>
}
 80101a0:	bf00      	nop
 80101a2:	3710      	adds	r7, #16
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b084      	sub	sp, #16
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80101b0:	f001 fccc 	bl	8011b4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d102      	bne.n	80101c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80101bc:	2301      	movs	r3, #1
 80101be:	60fb      	str	r3, [r7, #12]
 80101c0:	e001      	b.n	80101c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80101c2:	2300      	movs	r3, #0
 80101c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80101c6:	f001 fcf3 	bl	8011bb0 <vPortExitCritical>

	return xReturn;
 80101ca:	68fb      	ldr	r3, [r7, #12]
}
 80101cc:	4618      	mov	r0, r3
 80101ce:	3710      	adds	r7, #16
 80101d0:	46bd      	mov	sp, r7
 80101d2:	bd80      	pop	{r7, pc}

080101d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b084      	sub	sp, #16
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80101dc:	f001 fcb6 	bl	8011b4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d102      	bne.n	80101f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80101ec:	2301      	movs	r3, #1
 80101ee:	60fb      	str	r3, [r7, #12]
 80101f0:	e001      	b.n	80101f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80101f2:	2300      	movs	r3, #0
 80101f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80101f6:	f001 fcdb 	bl	8011bb0 <vPortExitCritical>

	return xReturn;
 80101fa:	68fb      	ldr	r3, [r7, #12]
}
 80101fc:	4618      	mov	r0, r3
 80101fe:	3710      	adds	r7, #16
 8010200:	46bd      	mov	sp, r7
 8010202:	bd80      	pop	{r7, pc}

08010204 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010204:	b480      	push	{r7}
 8010206:	b085      	sub	sp, #20
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
 801020c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801020e:	2300      	movs	r3, #0
 8010210:	60fb      	str	r3, [r7, #12]
 8010212:	e014      	b.n	801023e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010214:	4a0f      	ldr	r2, [pc, #60]	@ (8010254 <vQueueAddToRegistry+0x50>)
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d10b      	bne.n	8010238 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010220:	490c      	ldr	r1, [pc, #48]	@ (8010254 <vQueueAddToRegistry+0x50>)
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	683a      	ldr	r2, [r7, #0]
 8010226:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801022a:	4a0a      	ldr	r2, [pc, #40]	@ (8010254 <vQueueAddToRegistry+0x50>)
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	00db      	lsls	r3, r3, #3
 8010230:	4413      	add	r3, r2
 8010232:	687a      	ldr	r2, [r7, #4]
 8010234:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010236:	e006      	b.n	8010246 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	3301      	adds	r3, #1
 801023c:	60fb      	str	r3, [r7, #12]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2b07      	cmp	r3, #7
 8010242:	d9e7      	bls.n	8010214 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010244:	bf00      	nop
 8010246:	bf00      	nop
 8010248:	3714      	adds	r7, #20
 801024a:	46bd      	mov	sp, r7
 801024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010250:	4770      	bx	lr
 8010252:	bf00      	nop
 8010254:	20002864 	.word	0x20002864

08010258 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010258:	b580      	push	{r7, lr}
 801025a:	b086      	sub	sp, #24
 801025c:	af00      	add	r7, sp, #0
 801025e:	60f8      	str	r0, [r7, #12]
 8010260:	60b9      	str	r1, [r7, #8]
 8010262:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010268:	f001 fc70 	bl	8011b4c <vPortEnterCritical>
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010272:	b25b      	sxtb	r3, r3
 8010274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010278:	d103      	bne.n	8010282 <vQueueWaitForMessageRestricted+0x2a>
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	2200      	movs	r2, #0
 801027e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010288:	b25b      	sxtb	r3, r3
 801028a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801028e:	d103      	bne.n	8010298 <vQueueWaitForMessageRestricted+0x40>
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	2200      	movs	r2, #0
 8010294:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010298:	f001 fc8a 	bl	8011bb0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801029c:	697b      	ldr	r3, [r7, #20]
 801029e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d106      	bne.n	80102b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80102a4:	697b      	ldr	r3, [r7, #20]
 80102a6:	3324      	adds	r3, #36	@ 0x24
 80102a8:	687a      	ldr	r2, [r7, #4]
 80102aa:	68b9      	ldr	r1, [r7, #8]
 80102ac:	4618      	mov	r0, r3
 80102ae:	f000 fcdb 	bl	8010c68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80102b2:	6978      	ldr	r0, [r7, #20]
 80102b4:	f7ff ff26 	bl	8010104 <prvUnlockQueue>
	}
 80102b8:	bf00      	nop
 80102ba:	3718      	adds	r7, #24
 80102bc:	46bd      	mov	sp, r7
 80102be:	bd80      	pop	{r7, pc}

080102c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b08e      	sub	sp, #56	@ 0x38
 80102c4:	af04      	add	r7, sp, #16
 80102c6:	60f8      	str	r0, [r7, #12]
 80102c8:	60b9      	str	r1, [r7, #8]
 80102ca:	607a      	str	r2, [r7, #4]
 80102cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80102ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d10b      	bne.n	80102ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80102d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102d8:	f383 8811 	msr	BASEPRI, r3
 80102dc:	f3bf 8f6f 	isb	sy
 80102e0:	f3bf 8f4f 	dsb	sy
 80102e4:	623b      	str	r3, [r7, #32]
}
 80102e6:	bf00      	nop
 80102e8:	bf00      	nop
 80102ea:	e7fd      	b.n	80102e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80102ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d10b      	bne.n	801030a <xTaskCreateStatic+0x4a>
	__asm volatile
 80102f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102f6:	f383 8811 	msr	BASEPRI, r3
 80102fa:	f3bf 8f6f 	isb	sy
 80102fe:	f3bf 8f4f 	dsb	sy
 8010302:	61fb      	str	r3, [r7, #28]
}
 8010304:	bf00      	nop
 8010306:	bf00      	nop
 8010308:	e7fd      	b.n	8010306 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801030a:	23a8      	movs	r3, #168	@ 0xa8
 801030c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801030e:	693b      	ldr	r3, [r7, #16]
 8010310:	2ba8      	cmp	r3, #168	@ 0xa8
 8010312:	d00b      	beq.n	801032c <xTaskCreateStatic+0x6c>
	__asm volatile
 8010314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010318:	f383 8811 	msr	BASEPRI, r3
 801031c:	f3bf 8f6f 	isb	sy
 8010320:	f3bf 8f4f 	dsb	sy
 8010324:	61bb      	str	r3, [r7, #24]
}
 8010326:	bf00      	nop
 8010328:	bf00      	nop
 801032a:	e7fd      	b.n	8010328 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801032c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801032e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010330:	2b00      	cmp	r3, #0
 8010332:	d01e      	beq.n	8010372 <xTaskCreateStatic+0xb2>
 8010334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010336:	2b00      	cmp	r3, #0
 8010338:	d01b      	beq.n	8010372 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801033a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801033c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801033e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010340:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010342:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010346:	2202      	movs	r2, #2
 8010348:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801034c:	2300      	movs	r3, #0
 801034e:	9303      	str	r3, [sp, #12]
 8010350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010352:	9302      	str	r3, [sp, #8]
 8010354:	f107 0314 	add.w	r3, r7, #20
 8010358:	9301      	str	r3, [sp, #4]
 801035a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801035c:	9300      	str	r3, [sp, #0]
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	687a      	ldr	r2, [r7, #4]
 8010362:	68b9      	ldr	r1, [r7, #8]
 8010364:	68f8      	ldr	r0, [r7, #12]
 8010366:	f000 f851 	bl	801040c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801036a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801036c:	f000 f8f6 	bl	801055c <prvAddNewTaskToReadyList>
 8010370:	e001      	b.n	8010376 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010372:	2300      	movs	r3, #0
 8010374:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010376:	697b      	ldr	r3, [r7, #20]
	}
 8010378:	4618      	mov	r0, r3
 801037a:	3728      	adds	r7, #40	@ 0x28
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010380:	b580      	push	{r7, lr}
 8010382:	b08c      	sub	sp, #48	@ 0x30
 8010384:	af04      	add	r7, sp, #16
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	60b9      	str	r1, [r7, #8]
 801038a:	603b      	str	r3, [r7, #0]
 801038c:	4613      	mov	r3, r2
 801038e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010390:	88fb      	ldrh	r3, [r7, #6]
 8010392:	009b      	lsls	r3, r3, #2
 8010394:	4618      	mov	r0, r3
 8010396:	f001 fd01 	bl	8011d9c <pvPortMalloc>
 801039a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d00e      	beq.n	80103c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80103a2:	20a8      	movs	r0, #168	@ 0xa8
 80103a4:	f001 fcfa 	bl	8011d9c <pvPortMalloc>
 80103a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80103aa:	69fb      	ldr	r3, [r7, #28]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d003      	beq.n	80103b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80103b0:	69fb      	ldr	r3, [r7, #28]
 80103b2:	697a      	ldr	r2, [r7, #20]
 80103b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80103b6:	e005      	b.n	80103c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80103b8:	6978      	ldr	r0, [r7, #20]
 80103ba:	f001 fdbd 	bl	8011f38 <vPortFree>
 80103be:	e001      	b.n	80103c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80103c0:	2300      	movs	r3, #0
 80103c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80103c4:	69fb      	ldr	r3, [r7, #28]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d017      	beq.n	80103fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80103ca:	69fb      	ldr	r3, [r7, #28]
 80103cc:	2200      	movs	r2, #0
 80103ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80103d2:	88fa      	ldrh	r2, [r7, #6]
 80103d4:	2300      	movs	r3, #0
 80103d6:	9303      	str	r3, [sp, #12]
 80103d8:	69fb      	ldr	r3, [r7, #28]
 80103da:	9302      	str	r3, [sp, #8]
 80103dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103de:	9301      	str	r3, [sp, #4]
 80103e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103e2:	9300      	str	r3, [sp, #0]
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	68b9      	ldr	r1, [r7, #8]
 80103e8:	68f8      	ldr	r0, [r7, #12]
 80103ea:	f000 f80f 	bl	801040c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80103ee:	69f8      	ldr	r0, [r7, #28]
 80103f0:	f000 f8b4 	bl	801055c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80103f4:	2301      	movs	r3, #1
 80103f6:	61bb      	str	r3, [r7, #24]
 80103f8:	e002      	b.n	8010400 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80103fa:	f04f 33ff 	mov.w	r3, #4294967295
 80103fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010400:	69bb      	ldr	r3, [r7, #24]
	}
 8010402:	4618      	mov	r0, r3
 8010404:	3720      	adds	r7, #32
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
	...

0801040c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b088      	sub	sp, #32
 8010410:	af00      	add	r7, sp, #0
 8010412:	60f8      	str	r0, [r7, #12]
 8010414:	60b9      	str	r1, [r7, #8]
 8010416:	607a      	str	r2, [r7, #4]
 8010418:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801041a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801041c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	009b      	lsls	r3, r3, #2
 8010422:	461a      	mov	r2, r3
 8010424:	21a5      	movs	r1, #165	@ 0xa5
 8010426:	f002 fc02 	bl	8012c2e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801042a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801042c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010434:	3b01      	subs	r3, #1
 8010436:	009b      	lsls	r3, r3, #2
 8010438:	4413      	add	r3, r2
 801043a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801043c:	69bb      	ldr	r3, [r7, #24]
 801043e:	f023 0307 	bic.w	r3, r3, #7
 8010442:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010444:	69bb      	ldr	r3, [r7, #24]
 8010446:	f003 0307 	and.w	r3, r3, #7
 801044a:	2b00      	cmp	r3, #0
 801044c:	d00b      	beq.n	8010466 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801044e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010452:	f383 8811 	msr	BASEPRI, r3
 8010456:	f3bf 8f6f 	isb	sy
 801045a:	f3bf 8f4f 	dsb	sy
 801045e:	617b      	str	r3, [r7, #20]
}
 8010460:	bf00      	nop
 8010462:	bf00      	nop
 8010464:	e7fd      	b.n	8010462 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d01f      	beq.n	80104ac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801046c:	2300      	movs	r3, #0
 801046e:	61fb      	str	r3, [r7, #28]
 8010470:	e012      	b.n	8010498 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010472:	68ba      	ldr	r2, [r7, #8]
 8010474:	69fb      	ldr	r3, [r7, #28]
 8010476:	4413      	add	r3, r2
 8010478:	7819      	ldrb	r1, [r3, #0]
 801047a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801047c:	69fb      	ldr	r3, [r7, #28]
 801047e:	4413      	add	r3, r2
 8010480:	3334      	adds	r3, #52	@ 0x34
 8010482:	460a      	mov	r2, r1
 8010484:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010486:	68ba      	ldr	r2, [r7, #8]
 8010488:	69fb      	ldr	r3, [r7, #28]
 801048a:	4413      	add	r3, r2
 801048c:	781b      	ldrb	r3, [r3, #0]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d006      	beq.n	80104a0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010492:	69fb      	ldr	r3, [r7, #28]
 8010494:	3301      	adds	r3, #1
 8010496:	61fb      	str	r3, [r7, #28]
 8010498:	69fb      	ldr	r3, [r7, #28]
 801049a:	2b0f      	cmp	r3, #15
 801049c:	d9e9      	bls.n	8010472 <prvInitialiseNewTask+0x66>
 801049e:	e000      	b.n	80104a2 <prvInitialiseNewTask+0x96>
			{
				break;
 80104a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80104a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104a4:	2200      	movs	r2, #0
 80104a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80104aa:	e003      	b.n	80104b4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80104ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104ae:	2200      	movs	r2, #0
 80104b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80104b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104b6:	2b37      	cmp	r3, #55	@ 0x37
 80104b8:	d901      	bls.n	80104be <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80104ba:	2337      	movs	r3, #55	@ 0x37
 80104bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80104be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80104c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80104c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80104c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80104ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104cc:	2200      	movs	r2, #0
 80104ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80104d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d2:	3304      	adds	r3, #4
 80104d4:	4618      	mov	r0, r3
 80104d6:	f7ff f965 	bl	800f7a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80104da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104dc:	3318      	adds	r3, #24
 80104de:	4618      	mov	r0, r3
 80104e0:	f7ff f960 	bl	800f7a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80104e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80104f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80104f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80104fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104fc:	2200      	movs	r2, #0
 80104fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010504:	2200      	movs	r2, #0
 8010506:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801050a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801050c:	3354      	adds	r3, #84	@ 0x54
 801050e:	224c      	movs	r2, #76	@ 0x4c
 8010510:	2100      	movs	r1, #0
 8010512:	4618      	mov	r0, r3
 8010514:	f002 fb8b 	bl	8012c2e <memset>
 8010518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801051a:	4a0d      	ldr	r2, [pc, #52]	@ (8010550 <prvInitialiseNewTask+0x144>)
 801051c:	659a      	str	r2, [r3, #88]	@ 0x58
 801051e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010520:	4a0c      	ldr	r2, [pc, #48]	@ (8010554 <prvInitialiseNewTask+0x148>)
 8010522:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010526:	4a0c      	ldr	r2, [pc, #48]	@ (8010558 <prvInitialiseNewTask+0x14c>)
 8010528:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801052a:	683a      	ldr	r2, [r7, #0]
 801052c:	68f9      	ldr	r1, [r7, #12]
 801052e:	69b8      	ldr	r0, [r7, #24]
 8010530:	f001 f9c8 	bl	80118c4 <pxPortInitialiseStack>
 8010534:	4602      	mov	r2, r0
 8010536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010538:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801053a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801053c:	2b00      	cmp	r3, #0
 801053e:	d002      	beq.n	8010546 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010544:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010546:	bf00      	nop
 8010548:	3720      	adds	r7, #32
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}
 801054e:	bf00      	nop
 8010550:	20006af8 	.word	0x20006af8
 8010554:	20006b60 	.word	0x20006b60
 8010558:	20006bc8 	.word	0x20006bc8

0801055c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b082      	sub	sp, #8
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010564:	f001 faf2 	bl	8011b4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010568:	4b2d      	ldr	r3, [pc, #180]	@ (8010620 <prvAddNewTaskToReadyList+0xc4>)
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	3301      	adds	r3, #1
 801056e:	4a2c      	ldr	r2, [pc, #176]	@ (8010620 <prvAddNewTaskToReadyList+0xc4>)
 8010570:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010572:	4b2c      	ldr	r3, [pc, #176]	@ (8010624 <prvAddNewTaskToReadyList+0xc8>)
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	2b00      	cmp	r3, #0
 8010578:	d109      	bne.n	801058e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801057a:	4a2a      	ldr	r2, [pc, #168]	@ (8010624 <prvAddNewTaskToReadyList+0xc8>)
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010580:	4b27      	ldr	r3, [pc, #156]	@ (8010620 <prvAddNewTaskToReadyList+0xc4>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	2b01      	cmp	r3, #1
 8010586:	d110      	bne.n	80105aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010588:	f000 fc9c 	bl	8010ec4 <prvInitialiseTaskLists>
 801058c:	e00d      	b.n	80105aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801058e:	4b26      	ldr	r3, [pc, #152]	@ (8010628 <prvAddNewTaskToReadyList+0xcc>)
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d109      	bne.n	80105aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010596:	4b23      	ldr	r3, [pc, #140]	@ (8010624 <prvAddNewTaskToReadyList+0xc8>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105a0:	429a      	cmp	r2, r3
 80105a2:	d802      	bhi.n	80105aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80105a4:	4a1f      	ldr	r2, [pc, #124]	@ (8010624 <prvAddNewTaskToReadyList+0xc8>)
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80105aa:	4b20      	ldr	r3, [pc, #128]	@ (801062c <prvAddNewTaskToReadyList+0xd0>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	3301      	adds	r3, #1
 80105b0:	4a1e      	ldr	r2, [pc, #120]	@ (801062c <prvAddNewTaskToReadyList+0xd0>)
 80105b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80105b4:	4b1d      	ldr	r3, [pc, #116]	@ (801062c <prvAddNewTaskToReadyList+0xd0>)
 80105b6:	681a      	ldr	r2, [r3, #0]
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105c0:	4b1b      	ldr	r3, [pc, #108]	@ (8010630 <prvAddNewTaskToReadyList+0xd4>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d903      	bls.n	80105d0 <prvAddNewTaskToReadyList+0x74>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105cc:	4a18      	ldr	r2, [pc, #96]	@ (8010630 <prvAddNewTaskToReadyList+0xd4>)
 80105ce:	6013      	str	r3, [r2, #0]
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105d4:	4613      	mov	r3, r2
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	4413      	add	r3, r2
 80105da:	009b      	lsls	r3, r3, #2
 80105dc:	4a15      	ldr	r2, [pc, #84]	@ (8010634 <prvAddNewTaskToReadyList+0xd8>)
 80105de:	441a      	add	r2, r3
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	3304      	adds	r3, #4
 80105e4:	4619      	mov	r1, r3
 80105e6:	4610      	mov	r0, r2
 80105e8:	f7ff f8e9 	bl	800f7be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80105ec:	f001 fae0 	bl	8011bb0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80105f0:	4b0d      	ldr	r3, [pc, #52]	@ (8010628 <prvAddNewTaskToReadyList+0xcc>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d00e      	beq.n	8010616 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80105f8:	4b0a      	ldr	r3, [pc, #40]	@ (8010624 <prvAddNewTaskToReadyList+0xc8>)
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010602:	429a      	cmp	r2, r3
 8010604:	d207      	bcs.n	8010616 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010606:	4b0c      	ldr	r3, [pc, #48]	@ (8010638 <prvAddNewTaskToReadyList+0xdc>)
 8010608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801060c:	601a      	str	r2, [r3, #0]
 801060e:	f3bf 8f4f 	dsb	sy
 8010612:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010616:	bf00      	nop
 8010618:	3708      	adds	r7, #8
 801061a:	46bd      	mov	sp, r7
 801061c:	bd80      	pop	{r7, pc}
 801061e:	bf00      	nop
 8010620:	20002d78 	.word	0x20002d78
 8010624:	200028a4 	.word	0x200028a4
 8010628:	20002d84 	.word	0x20002d84
 801062c:	20002d94 	.word	0x20002d94
 8010630:	20002d80 	.word	0x20002d80
 8010634:	200028a8 	.word	0x200028a8
 8010638:	e000ed04 	.word	0xe000ed04

0801063c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801063c:	b580      	push	{r7, lr}
 801063e:	b08a      	sub	sp, #40	@ 0x28
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
 8010644:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8010646:	2300      	movs	r3, #0
 8010648:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d10b      	bne.n	8010668 <vTaskDelayUntil+0x2c>
	__asm volatile
 8010650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010654:	f383 8811 	msr	BASEPRI, r3
 8010658:	f3bf 8f6f 	isb	sy
 801065c:	f3bf 8f4f 	dsb	sy
 8010660:	617b      	str	r3, [r7, #20]
}
 8010662:	bf00      	nop
 8010664:	bf00      	nop
 8010666:	e7fd      	b.n	8010664 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d10b      	bne.n	8010686 <vTaskDelayUntil+0x4a>
	__asm volatile
 801066e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010672:	f383 8811 	msr	BASEPRI, r3
 8010676:	f3bf 8f6f 	isb	sy
 801067a:	f3bf 8f4f 	dsb	sy
 801067e:	613b      	str	r3, [r7, #16]
}
 8010680:	bf00      	nop
 8010682:	bf00      	nop
 8010684:	e7fd      	b.n	8010682 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8010686:	4b2a      	ldr	r3, [pc, #168]	@ (8010730 <vTaskDelayUntil+0xf4>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d00b      	beq.n	80106a6 <vTaskDelayUntil+0x6a>
	__asm volatile
 801068e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010692:	f383 8811 	msr	BASEPRI, r3
 8010696:	f3bf 8f6f 	isb	sy
 801069a:	f3bf 8f4f 	dsb	sy
 801069e:	60fb      	str	r3, [r7, #12]
}
 80106a0:	bf00      	nop
 80106a2:	bf00      	nop
 80106a4:	e7fd      	b.n	80106a2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80106a6:	f000 f8b9 	bl	801081c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80106aa:	4b22      	ldr	r3, [pc, #136]	@ (8010734 <vTaskDelayUntil+0xf8>)
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	683a      	ldr	r2, [r7, #0]
 80106b6:	4413      	add	r3, r2
 80106b8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	6a3a      	ldr	r2, [r7, #32]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d20b      	bcs.n	80106dc <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	69fa      	ldr	r2, [r7, #28]
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d211      	bcs.n	80106f2 <vTaskDelayUntil+0xb6>
 80106ce:	69fa      	ldr	r2, [r7, #28]
 80106d0:	6a3b      	ldr	r3, [r7, #32]
 80106d2:	429a      	cmp	r2, r3
 80106d4:	d90d      	bls.n	80106f2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80106d6:	2301      	movs	r3, #1
 80106d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80106da:	e00a      	b.n	80106f2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	69fa      	ldr	r2, [r7, #28]
 80106e2:	429a      	cmp	r2, r3
 80106e4:	d303      	bcc.n	80106ee <vTaskDelayUntil+0xb2>
 80106e6:	69fa      	ldr	r2, [r7, #28]
 80106e8:	6a3b      	ldr	r3, [r7, #32]
 80106ea:	429a      	cmp	r2, r3
 80106ec:	d901      	bls.n	80106f2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80106ee:	2301      	movs	r3, #1
 80106f0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	69fa      	ldr	r2, [r7, #28]
 80106f6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80106f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d006      	beq.n	801070c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80106fe:	69fa      	ldr	r2, [r7, #28]
 8010700:	6a3b      	ldr	r3, [r7, #32]
 8010702:	1ad3      	subs	r3, r2, r3
 8010704:	2100      	movs	r1, #0
 8010706:	4618      	mov	r0, r3
 8010708:	f000 fd2e 	bl	8011168 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801070c:	f000 f894 	bl	8010838 <xTaskResumeAll>
 8010710:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010712:	69bb      	ldr	r3, [r7, #24]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d107      	bne.n	8010728 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8010718:	4b07      	ldr	r3, [pc, #28]	@ (8010738 <vTaskDelayUntil+0xfc>)
 801071a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801071e:	601a      	str	r2, [r3, #0]
 8010720:	f3bf 8f4f 	dsb	sy
 8010724:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010728:	bf00      	nop
 801072a:	3728      	adds	r7, #40	@ 0x28
 801072c:	46bd      	mov	sp, r7
 801072e:	bd80      	pop	{r7, pc}
 8010730:	20002da0 	.word	0x20002da0
 8010734:	20002d7c 	.word	0x20002d7c
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08a      	sub	sp, #40	@ 0x28
 8010740:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010742:	2300      	movs	r3, #0
 8010744:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010746:	2300      	movs	r3, #0
 8010748:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801074a:	463a      	mov	r2, r7
 801074c:	1d39      	adds	r1, r7, #4
 801074e:	f107 0308 	add.w	r3, r7, #8
 8010752:	4618      	mov	r0, r3
 8010754:	f7fe ffd2 	bl	800f6fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010758:	6839      	ldr	r1, [r7, #0]
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	68ba      	ldr	r2, [r7, #8]
 801075e:	9202      	str	r2, [sp, #8]
 8010760:	9301      	str	r3, [sp, #4]
 8010762:	2300      	movs	r3, #0
 8010764:	9300      	str	r3, [sp, #0]
 8010766:	2300      	movs	r3, #0
 8010768:	460a      	mov	r2, r1
 801076a:	4924      	ldr	r1, [pc, #144]	@ (80107fc <vTaskStartScheduler+0xc0>)
 801076c:	4824      	ldr	r0, [pc, #144]	@ (8010800 <vTaskStartScheduler+0xc4>)
 801076e:	f7ff fda7 	bl	80102c0 <xTaskCreateStatic>
 8010772:	4603      	mov	r3, r0
 8010774:	4a23      	ldr	r2, [pc, #140]	@ (8010804 <vTaskStartScheduler+0xc8>)
 8010776:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010778:	4b22      	ldr	r3, [pc, #136]	@ (8010804 <vTaskStartScheduler+0xc8>)
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d002      	beq.n	8010786 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010780:	2301      	movs	r3, #1
 8010782:	617b      	str	r3, [r7, #20]
 8010784:	e001      	b.n	801078a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010786:	2300      	movs	r3, #0
 8010788:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801078a:	697b      	ldr	r3, [r7, #20]
 801078c:	2b01      	cmp	r3, #1
 801078e:	d102      	bne.n	8010796 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010790:	f000 fd3e 	bl	8011210 <xTimerCreateTimerTask>
 8010794:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010796:	697b      	ldr	r3, [r7, #20]
 8010798:	2b01      	cmp	r3, #1
 801079a:	d11b      	bne.n	80107d4 <vTaskStartScheduler+0x98>
	__asm volatile
 801079c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a0:	f383 8811 	msr	BASEPRI, r3
 80107a4:	f3bf 8f6f 	isb	sy
 80107a8:	f3bf 8f4f 	dsb	sy
 80107ac:	613b      	str	r3, [r7, #16]
}
 80107ae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80107b0:	4b15      	ldr	r3, [pc, #84]	@ (8010808 <vTaskStartScheduler+0xcc>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	3354      	adds	r3, #84	@ 0x54
 80107b6:	4a15      	ldr	r2, [pc, #84]	@ (801080c <vTaskStartScheduler+0xd0>)
 80107b8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80107ba:	4b15      	ldr	r3, [pc, #84]	@ (8010810 <vTaskStartScheduler+0xd4>)
 80107bc:	f04f 32ff 	mov.w	r2, #4294967295
 80107c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80107c2:	4b14      	ldr	r3, [pc, #80]	@ (8010814 <vTaskStartScheduler+0xd8>)
 80107c4:	2201      	movs	r2, #1
 80107c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80107c8:	4b13      	ldr	r3, [pc, #76]	@ (8010818 <vTaskStartScheduler+0xdc>)
 80107ca:	2200      	movs	r2, #0
 80107cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80107ce:	f001 f907 	bl	80119e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80107d2:	e00f      	b.n	80107f4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80107d4:	697b      	ldr	r3, [r7, #20]
 80107d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107da:	d10b      	bne.n	80107f4 <vTaskStartScheduler+0xb8>
	__asm volatile
 80107dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107e0:	f383 8811 	msr	BASEPRI, r3
 80107e4:	f3bf 8f6f 	isb	sy
 80107e8:	f3bf 8f4f 	dsb	sy
 80107ec:	60fb      	str	r3, [r7, #12]
}
 80107ee:	bf00      	nop
 80107f0:	bf00      	nop
 80107f2:	e7fd      	b.n	80107f0 <vTaskStartScheduler+0xb4>
}
 80107f4:	bf00      	nop
 80107f6:	3718      	adds	r7, #24
 80107f8:	46bd      	mov	sp, r7
 80107fa:	bd80      	pop	{r7, pc}
 80107fc:	08014c84 	.word	0x08014c84
 8010800:	08010e95 	.word	0x08010e95
 8010804:	20002d9c 	.word	0x20002d9c
 8010808:	200028a4 	.word	0x200028a4
 801080c:	20000020 	.word	0x20000020
 8010810:	20002d98 	.word	0x20002d98
 8010814:	20002d84 	.word	0x20002d84
 8010818:	20002d7c 	.word	0x20002d7c

0801081c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801081c:	b480      	push	{r7}
 801081e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010820:	4b04      	ldr	r3, [pc, #16]	@ (8010834 <vTaskSuspendAll+0x18>)
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	3301      	adds	r3, #1
 8010826:	4a03      	ldr	r2, [pc, #12]	@ (8010834 <vTaskSuspendAll+0x18>)
 8010828:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801082a:	bf00      	nop
 801082c:	46bd      	mov	sp, r7
 801082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010832:	4770      	bx	lr
 8010834:	20002da0 	.word	0x20002da0

08010838 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b084      	sub	sp, #16
 801083c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801083e:	2300      	movs	r3, #0
 8010840:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010842:	2300      	movs	r3, #0
 8010844:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010846:	4b42      	ldr	r3, [pc, #264]	@ (8010950 <xTaskResumeAll+0x118>)
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d10b      	bne.n	8010866 <xTaskResumeAll+0x2e>
	__asm volatile
 801084e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010852:	f383 8811 	msr	BASEPRI, r3
 8010856:	f3bf 8f6f 	isb	sy
 801085a:	f3bf 8f4f 	dsb	sy
 801085e:	603b      	str	r3, [r7, #0]
}
 8010860:	bf00      	nop
 8010862:	bf00      	nop
 8010864:	e7fd      	b.n	8010862 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010866:	f001 f971 	bl	8011b4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801086a:	4b39      	ldr	r3, [pc, #228]	@ (8010950 <xTaskResumeAll+0x118>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	3b01      	subs	r3, #1
 8010870:	4a37      	ldr	r2, [pc, #220]	@ (8010950 <xTaskResumeAll+0x118>)
 8010872:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010874:	4b36      	ldr	r3, [pc, #216]	@ (8010950 <xTaskResumeAll+0x118>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d162      	bne.n	8010942 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801087c:	4b35      	ldr	r3, [pc, #212]	@ (8010954 <xTaskResumeAll+0x11c>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d05e      	beq.n	8010942 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010884:	e02f      	b.n	80108e6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010886:	4b34      	ldr	r3, [pc, #208]	@ (8010958 <xTaskResumeAll+0x120>)
 8010888:	68db      	ldr	r3, [r3, #12]
 801088a:	68db      	ldr	r3, [r3, #12]
 801088c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	3318      	adds	r3, #24
 8010892:	4618      	mov	r0, r3
 8010894:	f7fe fff0 	bl	800f878 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	3304      	adds	r3, #4
 801089c:	4618      	mov	r0, r3
 801089e:	f7fe ffeb 	bl	800f878 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108a6:	4b2d      	ldr	r3, [pc, #180]	@ (801095c <xTaskResumeAll+0x124>)
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	429a      	cmp	r2, r3
 80108ac:	d903      	bls.n	80108b6 <xTaskResumeAll+0x7e>
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108b2:	4a2a      	ldr	r2, [pc, #168]	@ (801095c <xTaskResumeAll+0x124>)
 80108b4:	6013      	str	r3, [r2, #0]
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108ba:	4613      	mov	r3, r2
 80108bc:	009b      	lsls	r3, r3, #2
 80108be:	4413      	add	r3, r2
 80108c0:	009b      	lsls	r3, r3, #2
 80108c2:	4a27      	ldr	r2, [pc, #156]	@ (8010960 <xTaskResumeAll+0x128>)
 80108c4:	441a      	add	r2, r3
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	3304      	adds	r3, #4
 80108ca:	4619      	mov	r1, r3
 80108cc:	4610      	mov	r0, r2
 80108ce:	f7fe ff76 	bl	800f7be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108d6:	4b23      	ldr	r3, [pc, #140]	@ (8010964 <xTaskResumeAll+0x12c>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108dc:	429a      	cmp	r2, r3
 80108de:	d302      	bcc.n	80108e6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80108e0:	4b21      	ldr	r3, [pc, #132]	@ (8010968 <xTaskResumeAll+0x130>)
 80108e2:	2201      	movs	r2, #1
 80108e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80108e6:	4b1c      	ldr	r3, [pc, #112]	@ (8010958 <xTaskResumeAll+0x120>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d1cb      	bne.n	8010886 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d001      	beq.n	80108f8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80108f4:	f000 fb8a 	bl	801100c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80108f8:	4b1c      	ldr	r3, [pc, #112]	@ (801096c <xTaskResumeAll+0x134>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d010      	beq.n	8010926 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010904:	f000 f846 	bl	8010994 <xTaskIncrementTick>
 8010908:	4603      	mov	r3, r0
 801090a:	2b00      	cmp	r3, #0
 801090c:	d002      	beq.n	8010914 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801090e:	4b16      	ldr	r3, [pc, #88]	@ (8010968 <xTaskResumeAll+0x130>)
 8010910:	2201      	movs	r2, #1
 8010912:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	3b01      	subs	r3, #1
 8010918:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d1f1      	bne.n	8010904 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8010920:	4b12      	ldr	r3, [pc, #72]	@ (801096c <xTaskResumeAll+0x134>)
 8010922:	2200      	movs	r2, #0
 8010924:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010926:	4b10      	ldr	r3, [pc, #64]	@ (8010968 <xTaskResumeAll+0x130>)
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d009      	beq.n	8010942 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801092e:	2301      	movs	r3, #1
 8010930:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010932:	4b0f      	ldr	r3, [pc, #60]	@ (8010970 <xTaskResumeAll+0x138>)
 8010934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010938:	601a      	str	r2, [r3, #0]
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010942:	f001 f935 	bl	8011bb0 <vPortExitCritical>

	return xAlreadyYielded;
 8010946:	68bb      	ldr	r3, [r7, #8]
}
 8010948:	4618      	mov	r0, r3
 801094a:	3710      	adds	r7, #16
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}
 8010950:	20002da0 	.word	0x20002da0
 8010954:	20002d78 	.word	0x20002d78
 8010958:	20002d38 	.word	0x20002d38
 801095c:	20002d80 	.word	0x20002d80
 8010960:	200028a8 	.word	0x200028a8
 8010964:	200028a4 	.word	0x200028a4
 8010968:	20002d8c 	.word	0x20002d8c
 801096c:	20002d88 	.word	0x20002d88
 8010970:	e000ed04 	.word	0xe000ed04

08010974 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010974:	b480      	push	{r7}
 8010976:	b083      	sub	sp, #12
 8010978:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801097a:	4b05      	ldr	r3, [pc, #20]	@ (8010990 <xTaskGetTickCount+0x1c>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010980:	687b      	ldr	r3, [r7, #4]
}
 8010982:	4618      	mov	r0, r3
 8010984:	370c      	adds	r7, #12
 8010986:	46bd      	mov	sp, r7
 8010988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098c:	4770      	bx	lr
 801098e:	bf00      	nop
 8010990:	20002d7c 	.word	0x20002d7c

08010994 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b086      	sub	sp, #24
 8010998:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801099a:	2300      	movs	r3, #0
 801099c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801099e:	4b4f      	ldr	r3, [pc, #316]	@ (8010adc <xTaskIncrementTick+0x148>)
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	f040 8090 	bne.w	8010ac8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80109a8:	4b4d      	ldr	r3, [pc, #308]	@ (8010ae0 <xTaskIncrementTick+0x14c>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	3301      	adds	r3, #1
 80109ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80109b0:	4a4b      	ldr	r2, [pc, #300]	@ (8010ae0 <xTaskIncrementTick+0x14c>)
 80109b2:	693b      	ldr	r3, [r7, #16]
 80109b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d121      	bne.n	8010a00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80109bc:	4b49      	ldr	r3, [pc, #292]	@ (8010ae4 <xTaskIncrementTick+0x150>)
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d00b      	beq.n	80109de <xTaskIncrementTick+0x4a>
	__asm volatile
 80109c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ca:	f383 8811 	msr	BASEPRI, r3
 80109ce:	f3bf 8f6f 	isb	sy
 80109d2:	f3bf 8f4f 	dsb	sy
 80109d6:	603b      	str	r3, [r7, #0]
}
 80109d8:	bf00      	nop
 80109da:	bf00      	nop
 80109dc:	e7fd      	b.n	80109da <xTaskIncrementTick+0x46>
 80109de:	4b41      	ldr	r3, [pc, #260]	@ (8010ae4 <xTaskIncrementTick+0x150>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	60fb      	str	r3, [r7, #12]
 80109e4:	4b40      	ldr	r3, [pc, #256]	@ (8010ae8 <xTaskIncrementTick+0x154>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	4a3e      	ldr	r2, [pc, #248]	@ (8010ae4 <xTaskIncrementTick+0x150>)
 80109ea:	6013      	str	r3, [r2, #0]
 80109ec:	4a3e      	ldr	r2, [pc, #248]	@ (8010ae8 <xTaskIncrementTick+0x154>)
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	6013      	str	r3, [r2, #0]
 80109f2:	4b3e      	ldr	r3, [pc, #248]	@ (8010aec <xTaskIncrementTick+0x158>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	3301      	adds	r3, #1
 80109f8:	4a3c      	ldr	r2, [pc, #240]	@ (8010aec <xTaskIncrementTick+0x158>)
 80109fa:	6013      	str	r3, [r2, #0]
 80109fc:	f000 fb06 	bl	801100c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010a00:	4b3b      	ldr	r3, [pc, #236]	@ (8010af0 <xTaskIncrementTick+0x15c>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	693a      	ldr	r2, [r7, #16]
 8010a06:	429a      	cmp	r2, r3
 8010a08:	d349      	bcc.n	8010a9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010a0a:	4b36      	ldr	r3, [pc, #216]	@ (8010ae4 <xTaskIncrementTick+0x150>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d104      	bne.n	8010a1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a14:	4b36      	ldr	r3, [pc, #216]	@ (8010af0 <xTaskIncrementTick+0x15c>)
 8010a16:	f04f 32ff 	mov.w	r2, #4294967295
 8010a1a:	601a      	str	r2, [r3, #0]
					break;
 8010a1c:	e03f      	b.n	8010a9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a1e:	4b31      	ldr	r3, [pc, #196]	@ (8010ae4 <xTaskIncrementTick+0x150>)
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	68db      	ldr	r3, [r3, #12]
 8010a24:	68db      	ldr	r3, [r3, #12]
 8010a26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	685b      	ldr	r3, [r3, #4]
 8010a2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010a2e:	693a      	ldr	r2, [r7, #16]
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d203      	bcs.n	8010a3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010a36:	4a2e      	ldr	r2, [pc, #184]	@ (8010af0 <xTaskIncrementTick+0x15c>)
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010a3c:	e02f      	b.n	8010a9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	3304      	adds	r3, #4
 8010a42:	4618      	mov	r0, r3
 8010a44:	f7fe ff18 	bl	800f878 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010a48:	68bb      	ldr	r3, [r7, #8]
 8010a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d004      	beq.n	8010a5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010a50:	68bb      	ldr	r3, [r7, #8]
 8010a52:	3318      	adds	r3, #24
 8010a54:	4618      	mov	r0, r3
 8010a56:	f7fe ff0f 	bl	800f878 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010a5a:	68bb      	ldr	r3, [r7, #8]
 8010a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a5e:	4b25      	ldr	r3, [pc, #148]	@ (8010af4 <xTaskIncrementTick+0x160>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	429a      	cmp	r2, r3
 8010a64:	d903      	bls.n	8010a6e <xTaskIncrementTick+0xda>
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a6a:	4a22      	ldr	r2, [pc, #136]	@ (8010af4 <xTaskIncrementTick+0x160>)
 8010a6c:	6013      	str	r3, [r2, #0]
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a72:	4613      	mov	r3, r2
 8010a74:	009b      	lsls	r3, r3, #2
 8010a76:	4413      	add	r3, r2
 8010a78:	009b      	lsls	r3, r3, #2
 8010a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8010af8 <xTaskIncrementTick+0x164>)
 8010a7c:	441a      	add	r2, r3
 8010a7e:	68bb      	ldr	r3, [r7, #8]
 8010a80:	3304      	adds	r3, #4
 8010a82:	4619      	mov	r1, r3
 8010a84:	4610      	mov	r0, r2
 8010a86:	f7fe fe9a 	bl	800f7be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010a8a:	68bb      	ldr	r3, [r7, #8]
 8010a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8010afc <xTaskIncrementTick+0x168>)
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d3b8      	bcc.n	8010a0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010a98:	2301      	movs	r3, #1
 8010a9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010a9c:	e7b5      	b.n	8010a0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010a9e:	4b17      	ldr	r3, [pc, #92]	@ (8010afc <xTaskIncrementTick+0x168>)
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010aa4:	4914      	ldr	r1, [pc, #80]	@ (8010af8 <xTaskIncrementTick+0x164>)
 8010aa6:	4613      	mov	r3, r2
 8010aa8:	009b      	lsls	r3, r3, #2
 8010aaa:	4413      	add	r3, r2
 8010aac:	009b      	lsls	r3, r3, #2
 8010aae:	440b      	add	r3, r1
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d901      	bls.n	8010aba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010aba:	4b11      	ldr	r3, [pc, #68]	@ (8010b00 <xTaskIncrementTick+0x16c>)
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d007      	beq.n	8010ad2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010ac2:	2301      	movs	r3, #1
 8010ac4:	617b      	str	r3, [r7, #20]
 8010ac6:	e004      	b.n	8010ad2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8010b04 <xTaskIncrementTick+0x170>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	3301      	adds	r3, #1
 8010ace:	4a0d      	ldr	r2, [pc, #52]	@ (8010b04 <xTaskIncrementTick+0x170>)
 8010ad0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010ad2:	697b      	ldr	r3, [r7, #20]
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	3718      	adds	r7, #24
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}
 8010adc:	20002da0 	.word	0x20002da0
 8010ae0:	20002d7c 	.word	0x20002d7c
 8010ae4:	20002d30 	.word	0x20002d30
 8010ae8:	20002d34 	.word	0x20002d34
 8010aec:	20002d90 	.word	0x20002d90
 8010af0:	20002d98 	.word	0x20002d98
 8010af4:	20002d80 	.word	0x20002d80
 8010af8:	200028a8 	.word	0x200028a8
 8010afc:	200028a4 	.word	0x200028a4
 8010b00:	20002d8c 	.word	0x20002d8c
 8010b04:	20002d88 	.word	0x20002d88

08010b08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b086      	sub	sp, #24
 8010b0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010b0e:	4b3d      	ldr	r3, [pc, #244]	@ (8010c04 <vTaskSwitchContext+0xfc>)
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d003      	beq.n	8010b1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010b16:	4b3c      	ldr	r3, [pc, #240]	@ (8010c08 <vTaskSwitchContext+0x100>)
 8010b18:	2201      	movs	r2, #1
 8010b1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010b1c:	e06e      	b.n	8010bfc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8010b1e:	4b3a      	ldr	r3, [pc, #232]	@ (8010c08 <vTaskSwitchContext+0x100>)
 8010b20:	2200      	movs	r2, #0
 8010b22:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8010b24:	4b39      	ldr	r3, [pc, #228]	@ (8010c0c <vTaskSwitchContext+0x104>)
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b2a:	613b      	str	r3, [r7, #16]
 8010b2c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8010b30:	60fb      	str	r3, [r7, #12]
 8010b32:	693b      	ldr	r3, [r7, #16]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	68fa      	ldr	r2, [r7, #12]
 8010b38:	429a      	cmp	r2, r3
 8010b3a:	d111      	bne.n	8010b60 <vTaskSwitchContext+0x58>
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	3304      	adds	r3, #4
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	68fa      	ldr	r2, [r7, #12]
 8010b44:	429a      	cmp	r2, r3
 8010b46:	d10b      	bne.n	8010b60 <vTaskSwitchContext+0x58>
 8010b48:	693b      	ldr	r3, [r7, #16]
 8010b4a:	3308      	adds	r3, #8
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	68fa      	ldr	r2, [r7, #12]
 8010b50:	429a      	cmp	r2, r3
 8010b52:	d105      	bne.n	8010b60 <vTaskSwitchContext+0x58>
 8010b54:	693b      	ldr	r3, [r7, #16]
 8010b56:	330c      	adds	r3, #12
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	68fa      	ldr	r2, [r7, #12]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d008      	beq.n	8010b72 <vTaskSwitchContext+0x6a>
 8010b60:	4b2a      	ldr	r3, [pc, #168]	@ (8010c0c <vTaskSwitchContext+0x104>)
 8010b62:	681a      	ldr	r2, [r3, #0]
 8010b64:	4b29      	ldr	r3, [pc, #164]	@ (8010c0c <vTaskSwitchContext+0x104>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	3334      	adds	r3, #52	@ 0x34
 8010b6a:	4619      	mov	r1, r3
 8010b6c:	4610      	mov	r0, r2
 8010b6e:	f7f6 f916 	bl	8006d9e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b72:	4b27      	ldr	r3, [pc, #156]	@ (8010c10 <vTaskSwitchContext+0x108>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	617b      	str	r3, [r7, #20]
 8010b78:	e011      	b.n	8010b9e <vTaskSwitchContext+0x96>
 8010b7a:	697b      	ldr	r3, [r7, #20]
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d10b      	bne.n	8010b98 <vTaskSwitchContext+0x90>
	__asm volatile
 8010b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b84:	f383 8811 	msr	BASEPRI, r3
 8010b88:	f3bf 8f6f 	isb	sy
 8010b8c:	f3bf 8f4f 	dsb	sy
 8010b90:	607b      	str	r3, [r7, #4]
}
 8010b92:	bf00      	nop
 8010b94:	bf00      	nop
 8010b96:	e7fd      	b.n	8010b94 <vTaskSwitchContext+0x8c>
 8010b98:	697b      	ldr	r3, [r7, #20]
 8010b9a:	3b01      	subs	r3, #1
 8010b9c:	617b      	str	r3, [r7, #20]
 8010b9e:	491d      	ldr	r1, [pc, #116]	@ (8010c14 <vTaskSwitchContext+0x10c>)
 8010ba0:	697a      	ldr	r2, [r7, #20]
 8010ba2:	4613      	mov	r3, r2
 8010ba4:	009b      	lsls	r3, r3, #2
 8010ba6:	4413      	add	r3, r2
 8010ba8:	009b      	lsls	r3, r3, #2
 8010baa:	440b      	add	r3, r1
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d0e3      	beq.n	8010b7a <vTaskSwitchContext+0x72>
 8010bb2:	697a      	ldr	r2, [r7, #20]
 8010bb4:	4613      	mov	r3, r2
 8010bb6:	009b      	lsls	r3, r3, #2
 8010bb8:	4413      	add	r3, r2
 8010bba:	009b      	lsls	r3, r3, #2
 8010bbc:	4a15      	ldr	r2, [pc, #84]	@ (8010c14 <vTaskSwitchContext+0x10c>)
 8010bbe:	4413      	add	r3, r2
 8010bc0:	60bb      	str	r3, [r7, #8]
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	685b      	ldr	r3, [r3, #4]
 8010bc6:	685a      	ldr	r2, [r3, #4]
 8010bc8:	68bb      	ldr	r3, [r7, #8]
 8010bca:	605a      	str	r2, [r3, #4]
 8010bcc:	68bb      	ldr	r3, [r7, #8]
 8010bce:	685a      	ldr	r2, [r3, #4]
 8010bd0:	68bb      	ldr	r3, [r7, #8]
 8010bd2:	3308      	adds	r3, #8
 8010bd4:	429a      	cmp	r2, r3
 8010bd6:	d104      	bne.n	8010be2 <vTaskSwitchContext+0xda>
 8010bd8:	68bb      	ldr	r3, [r7, #8]
 8010bda:	685b      	ldr	r3, [r3, #4]
 8010bdc:	685a      	ldr	r2, [r3, #4]
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	605a      	str	r2, [r3, #4]
 8010be2:	68bb      	ldr	r3, [r7, #8]
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	68db      	ldr	r3, [r3, #12]
 8010be8:	4a08      	ldr	r2, [pc, #32]	@ (8010c0c <vTaskSwitchContext+0x104>)
 8010bea:	6013      	str	r3, [r2, #0]
 8010bec:	4a08      	ldr	r2, [pc, #32]	@ (8010c10 <vTaskSwitchContext+0x108>)
 8010bee:	697b      	ldr	r3, [r7, #20]
 8010bf0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010bf2:	4b06      	ldr	r3, [pc, #24]	@ (8010c0c <vTaskSwitchContext+0x104>)
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	3354      	adds	r3, #84	@ 0x54
 8010bf8:	4a07      	ldr	r2, [pc, #28]	@ (8010c18 <vTaskSwitchContext+0x110>)
 8010bfa:	6013      	str	r3, [r2, #0]
}
 8010bfc:	bf00      	nop
 8010bfe:	3718      	adds	r7, #24
 8010c00:	46bd      	mov	sp, r7
 8010c02:	bd80      	pop	{r7, pc}
 8010c04:	20002da0 	.word	0x20002da0
 8010c08:	20002d8c 	.word	0x20002d8c
 8010c0c:	200028a4 	.word	0x200028a4
 8010c10:	20002d80 	.word	0x20002d80
 8010c14:	200028a8 	.word	0x200028a8
 8010c18:	20000020 	.word	0x20000020

08010c1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b084      	sub	sp, #16
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
 8010c24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d10b      	bne.n	8010c44 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c30:	f383 8811 	msr	BASEPRI, r3
 8010c34:	f3bf 8f6f 	isb	sy
 8010c38:	f3bf 8f4f 	dsb	sy
 8010c3c:	60fb      	str	r3, [r7, #12]
}
 8010c3e:	bf00      	nop
 8010c40:	bf00      	nop
 8010c42:	e7fd      	b.n	8010c40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010c44:	4b07      	ldr	r3, [pc, #28]	@ (8010c64 <vTaskPlaceOnEventList+0x48>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	3318      	adds	r3, #24
 8010c4a:	4619      	mov	r1, r3
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f7fe fdda 	bl	800f806 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010c52:	2101      	movs	r1, #1
 8010c54:	6838      	ldr	r0, [r7, #0]
 8010c56:	f000 fa87 	bl	8011168 <prvAddCurrentTaskToDelayedList>
}
 8010c5a:	bf00      	nop
 8010c5c:	3710      	adds	r7, #16
 8010c5e:	46bd      	mov	sp, r7
 8010c60:	bd80      	pop	{r7, pc}
 8010c62:	bf00      	nop
 8010c64:	200028a4 	.word	0x200028a4

08010c68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b086      	sub	sp, #24
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	60f8      	str	r0, [r7, #12]
 8010c70:	60b9      	str	r1, [r7, #8]
 8010c72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d10b      	bne.n	8010c92 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c7e:	f383 8811 	msr	BASEPRI, r3
 8010c82:	f3bf 8f6f 	isb	sy
 8010c86:	f3bf 8f4f 	dsb	sy
 8010c8a:	617b      	str	r3, [r7, #20]
}
 8010c8c:	bf00      	nop
 8010c8e:	bf00      	nop
 8010c90:	e7fd      	b.n	8010c8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010c92:	4b0a      	ldr	r3, [pc, #40]	@ (8010cbc <vTaskPlaceOnEventListRestricted+0x54>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	3318      	adds	r3, #24
 8010c98:	4619      	mov	r1, r3
 8010c9a:	68f8      	ldr	r0, [r7, #12]
 8010c9c:	f7fe fd8f 	bl	800f7be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d002      	beq.n	8010cac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8010caa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010cac:	6879      	ldr	r1, [r7, #4]
 8010cae:	68b8      	ldr	r0, [r7, #8]
 8010cb0:	f000 fa5a 	bl	8011168 <prvAddCurrentTaskToDelayedList>
	}
 8010cb4:	bf00      	nop
 8010cb6:	3718      	adds	r7, #24
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	200028a4 	.word	0x200028a4

08010cc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b086      	sub	sp, #24
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	68db      	ldr	r3, [r3, #12]
 8010ccc:	68db      	ldr	r3, [r3, #12]
 8010cce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010cd0:	693b      	ldr	r3, [r7, #16]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d10b      	bne.n	8010cee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cda:	f383 8811 	msr	BASEPRI, r3
 8010cde:	f3bf 8f6f 	isb	sy
 8010ce2:	f3bf 8f4f 	dsb	sy
 8010ce6:	60fb      	str	r3, [r7, #12]
}
 8010ce8:	bf00      	nop
 8010cea:	bf00      	nop
 8010cec:	e7fd      	b.n	8010cea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010cee:	693b      	ldr	r3, [r7, #16]
 8010cf0:	3318      	adds	r3, #24
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	f7fe fdc0 	bl	800f878 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8010d70 <xTaskRemoveFromEventList+0xb0>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d11d      	bne.n	8010d3c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010d00:	693b      	ldr	r3, [r7, #16]
 8010d02:	3304      	adds	r3, #4
 8010d04:	4618      	mov	r0, r3
 8010d06:	f7fe fdb7 	bl	800f878 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010d0a:	693b      	ldr	r3, [r7, #16]
 8010d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d0e:	4b19      	ldr	r3, [pc, #100]	@ (8010d74 <xTaskRemoveFromEventList+0xb4>)
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	429a      	cmp	r2, r3
 8010d14:	d903      	bls.n	8010d1e <xTaskRemoveFromEventList+0x5e>
 8010d16:	693b      	ldr	r3, [r7, #16]
 8010d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d1a:	4a16      	ldr	r2, [pc, #88]	@ (8010d74 <xTaskRemoveFromEventList+0xb4>)
 8010d1c:	6013      	str	r3, [r2, #0]
 8010d1e:	693b      	ldr	r3, [r7, #16]
 8010d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d22:	4613      	mov	r3, r2
 8010d24:	009b      	lsls	r3, r3, #2
 8010d26:	4413      	add	r3, r2
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	4a13      	ldr	r2, [pc, #76]	@ (8010d78 <xTaskRemoveFromEventList+0xb8>)
 8010d2c:	441a      	add	r2, r3
 8010d2e:	693b      	ldr	r3, [r7, #16]
 8010d30:	3304      	adds	r3, #4
 8010d32:	4619      	mov	r1, r3
 8010d34:	4610      	mov	r0, r2
 8010d36:	f7fe fd42 	bl	800f7be <vListInsertEnd>
 8010d3a:	e005      	b.n	8010d48 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010d3c:	693b      	ldr	r3, [r7, #16]
 8010d3e:	3318      	adds	r3, #24
 8010d40:	4619      	mov	r1, r3
 8010d42:	480e      	ldr	r0, [pc, #56]	@ (8010d7c <xTaskRemoveFromEventList+0xbc>)
 8010d44:	f7fe fd3b 	bl	800f7be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010d48:	693b      	ldr	r3, [r7, #16]
 8010d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8010d80 <xTaskRemoveFromEventList+0xc0>)
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d52:	429a      	cmp	r2, r3
 8010d54:	d905      	bls.n	8010d62 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010d56:	2301      	movs	r3, #1
 8010d58:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8010d84 <xTaskRemoveFromEventList+0xc4>)
 8010d5c:	2201      	movs	r2, #1
 8010d5e:	601a      	str	r2, [r3, #0]
 8010d60:	e001      	b.n	8010d66 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010d62:	2300      	movs	r3, #0
 8010d64:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010d66:	697b      	ldr	r3, [r7, #20]
}
 8010d68:	4618      	mov	r0, r3
 8010d6a:	3718      	adds	r7, #24
 8010d6c:	46bd      	mov	sp, r7
 8010d6e:	bd80      	pop	{r7, pc}
 8010d70:	20002da0 	.word	0x20002da0
 8010d74:	20002d80 	.word	0x20002d80
 8010d78:	200028a8 	.word	0x200028a8
 8010d7c:	20002d38 	.word	0x20002d38
 8010d80:	200028a4 	.word	0x200028a4
 8010d84:	20002d8c 	.word	0x20002d8c

08010d88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b083      	sub	sp, #12
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010d90:	4b06      	ldr	r3, [pc, #24]	@ (8010dac <vTaskInternalSetTimeOutState+0x24>)
 8010d92:	681a      	ldr	r2, [r3, #0]
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010d98:	4b05      	ldr	r3, [pc, #20]	@ (8010db0 <vTaskInternalSetTimeOutState+0x28>)
 8010d9a:	681a      	ldr	r2, [r3, #0]
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	605a      	str	r2, [r3, #4]
}
 8010da0:	bf00      	nop
 8010da2:	370c      	adds	r7, #12
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr
 8010dac:	20002d90 	.word	0x20002d90
 8010db0:	20002d7c 	.word	0x20002d7c

08010db4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b088      	sub	sp, #32
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	6078      	str	r0, [r7, #4]
 8010dbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d10b      	bne.n	8010ddc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dc8:	f383 8811 	msr	BASEPRI, r3
 8010dcc:	f3bf 8f6f 	isb	sy
 8010dd0:	f3bf 8f4f 	dsb	sy
 8010dd4:	613b      	str	r3, [r7, #16]
}
 8010dd6:	bf00      	nop
 8010dd8:	bf00      	nop
 8010dda:	e7fd      	b.n	8010dd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d10b      	bne.n	8010dfa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010de6:	f383 8811 	msr	BASEPRI, r3
 8010dea:	f3bf 8f6f 	isb	sy
 8010dee:	f3bf 8f4f 	dsb	sy
 8010df2:	60fb      	str	r3, [r7, #12]
}
 8010df4:	bf00      	nop
 8010df6:	bf00      	nop
 8010df8:	e7fd      	b.n	8010df6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010dfa:	f000 fea7 	bl	8011b4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8010e74 <xTaskCheckForTimeOut+0xc0>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	685b      	ldr	r3, [r3, #4]
 8010e08:	69ba      	ldr	r2, [r7, #24]
 8010e0a:	1ad3      	subs	r3, r2, r3
 8010e0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e16:	d102      	bne.n	8010e1e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	61fb      	str	r3, [r7, #28]
 8010e1c:	e023      	b.n	8010e66 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	681a      	ldr	r2, [r3, #0]
 8010e22:	4b15      	ldr	r3, [pc, #84]	@ (8010e78 <xTaskCheckForTimeOut+0xc4>)
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	d007      	beq.n	8010e3a <xTaskCheckForTimeOut+0x86>
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	685b      	ldr	r3, [r3, #4]
 8010e2e:	69ba      	ldr	r2, [r7, #24]
 8010e30:	429a      	cmp	r2, r3
 8010e32:	d302      	bcc.n	8010e3a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010e34:	2301      	movs	r3, #1
 8010e36:	61fb      	str	r3, [r7, #28]
 8010e38:	e015      	b.n	8010e66 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010e3a:	683b      	ldr	r3, [r7, #0]
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	697a      	ldr	r2, [r7, #20]
 8010e40:	429a      	cmp	r2, r3
 8010e42:	d20b      	bcs.n	8010e5c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010e44:	683b      	ldr	r3, [r7, #0]
 8010e46:	681a      	ldr	r2, [r3, #0]
 8010e48:	697b      	ldr	r3, [r7, #20]
 8010e4a:	1ad2      	subs	r2, r2, r3
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	f7ff ff99 	bl	8010d88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010e56:	2300      	movs	r3, #0
 8010e58:	61fb      	str	r3, [r7, #28]
 8010e5a:	e004      	b.n	8010e66 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010e5c:	683b      	ldr	r3, [r7, #0]
 8010e5e:	2200      	movs	r2, #0
 8010e60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010e62:	2301      	movs	r3, #1
 8010e64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010e66:	f000 fea3 	bl	8011bb0 <vPortExitCritical>

	return xReturn;
 8010e6a:	69fb      	ldr	r3, [r7, #28]
}
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	3720      	adds	r7, #32
 8010e70:	46bd      	mov	sp, r7
 8010e72:	bd80      	pop	{r7, pc}
 8010e74:	20002d7c 	.word	0x20002d7c
 8010e78:	20002d90 	.word	0x20002d90

08010e7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010e7c:	b480      	push	{r7}
 8010e7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010e80:	4b03      	ldr	r3, [pc, #12]	@ (8010e90 <vTaskMissedYield+0x14>)
 8010e82:	2201      	movs	r2, #1
 8010e84:	601a      	str	r2, [r3, #0]
}
 8010e86:	bf00      	nop
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e8e:	4770      	bx	lr
 8010e90:	20002d8c 	.word	0x20002d8c

08010e94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b082      	sub	sp, #8
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010e9c:	f000 f852 	bl	8010f44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010ea0:	4b06      	ldr	r3, [pc, #24]	@ (8010ebc <prvIdleTask+0x28>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	2b01      	cmp	r3, #1
 8010ea6:	d9f9      	bls.n	8010e9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8010ea8:	4b05      	ldr	r3, [pc, #20]	@ (8010ec0 <prvIdleTask+0x2c>)
 8010eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010eae:	601a      	str	r2, [r3, #0]
 8010eb0:	f3bf 8f4f 	dsb	sy
 8010eb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010eb8:	e7f0      	b.n	8010e9c <prvIdleTask+0x8>
 8010eba:	bf00      	nop
 8010ebc:	200028a8 	.word	0x200028a8
 8010ec0:	e000ed04 	.word	0xe000ed04

08010ec4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b082      	sub	sp, #8
 8010ec8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010eca:	2300      	movs	r3, #0
 8010ecc:	607b      	str	r3, [r7, #4]
 8010ece:	e00c      	b.n	8010eea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010ed0:	687a      	ldr	r2, [r7, #4]
 8010ed2:	4613      	mov	r3, r2
 8010ed4:	009b      	lsls	r3, r3, #2
 8010ed6:	4413      	add	r3, r2
 8010ed8:	009b      	lsls	r3, r3, #2
 8010eda:	4a12      	ldr	r2, [pc, #72]	@ (8010f24 <prvInitialiseTaskLists+0x60>)
 8010edc:	4413      	add	r3, r2
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f7fe fc40 	bl	800f764 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	3301      	adds	r3, #1
 8010ee8:	607b      	str	r3, [r7, #4]
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2b37      	cmp	r3, #55	@ 0x37
 8010eee:	d9ef      	bls.n	8010ed0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010ef0:	480d      	ldr	r0, [pc, #52]	@ (8010f28 <prvInitialiseTaskLists+0x64>)
 8010ef2:	f7fe fc37 	bl	800f764 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010ef6:	480d      	ldr	r0, [pc, #52]	@ (8010f2c <prvInitialiseTaskLists+0x68>)
 8010ef8:	f7fe fc34 	bl	800f764 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010efc:	480c      	ldr	r0, [pc, #48]	@ (8010f30 <prvInitialiseTaskLists+0x6c>)
 8010efe:	f7fe fc31 	bl	800f764 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010f02:	480c      	ldr	r0, [pc, #48]	@ (8010f34 <prvInitialiseTaskLists+0x70>)
 8010f04:	f7fe fc2e 	bl	800f764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010f08:	480b      	ldr	r0, [pc, #44]	@ (8010f38 <prvInitialiseTaskLists+0x74>)
 8010f0a:	f7fe fc2b 	bl	800f764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8010f3c <prvInitialiseTaskLists+0x78>)
 8010f10:	4a05      	ldr	r2, [pc, #20]	@ (8010f28 <prvInitialiseTaskLists+0x64>)
 8010f12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010f14:	4b0a      	ldr	r3, [pc, #40]	@ (8010f40 <prvInitialiseTaskLists+0x7c>)
 8010f16:	4a05      	ldr	r2, [pc, #20]	@ (8010f2c <prvInitialiseTaskLists+0x68>)
 8010f18:	601a      	str	r2, [r3, #0]
}
 8010f1a:	bf00      	nop
 8010f1c:	3708      	adds	r7, #8
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	bd80      	pop	{r7, pc}
 8010f22:	bf00      	nop
 8010f24:	200028a8 	.word	0x200028a8
 8010f28:	20002d08 	.word	0x20002d08
 8010f2c:	20002d1c 	.word	0x20002d1c
 8010f30:	20002d38 	.word	0x20002d38
 8010f34:	20002d4c 	.word	0x20002d4c
 8010f38:	20002d64 	.word	0x20002d64
 8010f3c:	20002d30 	.word	0x20002d30
 8010f40:	20002d34 	.word	0x20002d34

08010f44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b082      	sub	sp, #8
 8010f48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f4a:	e019      	b.n	8010f80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010f4c:	f000 fdfe 	bl	8011b4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f50:	4b10      	ldr	r3, [pc, #64]	@ (8010f94 <prvCheckTasksWaitingTermination+0x50>)
 8010f52:	68db      	ldr	r3, [r3, #12]
 8010f54:	68db      	ldr	r3, [r3, #12]
 8010f56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	3304      	adds	r3, #4
 8010f5c:	4618      	mov	r0, r3
 8010f5e:	f7fe fc8b 	bl	800f878 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010f62:	4b0d      	ldr	r3, [pc, #52]	@ (8010f98 <prvCheckTasksWaitingTermination+0x54>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	3b01      	subs	r3, #1
 8010f68:	4a0b      	ldr	r2, [pc, #44]	@ (8010f98 <prvCheckTasksWaitingTermination+0x54>)
 8010f6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8010f9c <prvCheckTasksWaitingTermination+0x58>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	3b01      	subs	r3, #1
 8010f72:	4a0a      	ldr	r2, [pc, #40]	@ (8010f9c <prvCheckTasksWaitingTermination+0x58>)
 8010f74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010f76:	f000 fe1b 	bl	8011bb0 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f000 f810 	bl	8010fa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f80:	4b06      	ldr	r3, [pc, #24]	@ (8010f9c <prvCheckTasksWaitingTermination+0x58>)
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d1e1      	bne.n	8010f4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010f88:	bf00      	nop
 8010f8a:	bf00      	nop
 8010f8c:	3708      	adds	r7, #8
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	bd80      	pop	{r7, pc}
 8010f92:	bf00      	nop
 8010f94:	20002d4c 	.word	0x20002d4c
 8010f98:	20002d78 	.word	0x20002d78
 8010f9c:	20002d60 	.word	0x20002d60

08010fa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010fa0:	b580      	push	{r7, lr}
 8010fa2:	b084      	sub	sp, #16
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	3354      	adds	r3, #84	@ 0x54
 8010fac:	4618      	mov	r0, r3
 8010fae:	f001 fe5b 	bl	8012c68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d108      	bne.n	8010fce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	f000 ffb9 	bl	8011f38 <vPortFree>
				vPortFree( pxTCB );
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	f000 ffb6 	bl	8011f38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010fcc:	e019      	b.n	8011002 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010fd4:	2b01      	cmp	r3, #1
 8010fd6:	d103      	bne.n	8010fe0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010fd8:	6878      	ldr	r0, [r7, #4]
 8010fda:	f000 ffad 	bl	8011f38 <vPortFree>
	}
 8010fde:	e010      	b.n	8011002 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010fe6:	2b02      	cmp	r3, #2
 8010fe8:	d00b      	beq.n	8011002 <prvDeleteTCB+0x62>
	__asm volatile
 8010fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fee:	f383 8811 	msr	BASEPRI, r3
 8010ff2:	f3bf 8f6f 	isb	sy
 8010ff6:	f3bf 8f4f 	dsb	sy
 8010ffa:	60fb      	str	r3, [r7, #12]
}
 8010ffc:	bf00      	nop
 8010ffe:	bf00      	nop
 8011000:	e7fd      	b.n	8010ffe <prvDeleteTCB+0x5e>
	}
 8011002:	bf00      	nop
 8011004:	3710      	adds	r7, #16
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
	...

0801100c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801100c:	b480      	push	{r7}
 801100e:	b083      	sub	sp, #12
 8011010:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011012:	4b0c      	ldr	r3, [pc, #48]	@ (8011044 <prvResetNextTaskUnblockTime+0x38>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d104      	bne.n	8011026 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801101c:	4b0a      	ldr	r3, [pc, #40]	@ (8011048 <prvResetNextTaskUnblockTime+0x3c>)
 801101e:	f04f 32ff 	mov.w	r2, #4294967295
 8011022:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011024:	e008      	b.n	8011038 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011026:	4b07      	ldr	r3, [pc, #28]	@ (8011044 <prvResetNextTaskUnblockTime+0x38>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	68db      	ldr	r3, [r3, #12]
 801102c:	68db      	ldr	r3, [r3, #12]
 801102e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	685b      	ldr	r3, [r3, #4]
 8011034:	4a04      	ldr	r2, [pc, #16]	@ (8011048 <prvResetNextTaskUnblockTime+0x3c>)
 8011036:	6013      	str	r3, [r2, #0]
}
 8011038:	bf00      	nop
 801103a:	370c      	adds	r7, #12
 801103c:	46bd      	mov	sp, r7
 801103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011042:	4770      	bx	lr
 8011044:	20002d30 	.word	0x20002d30
 8011048:	20002d98 	.word	0x20002d98

0801104c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801104c:	b480      	push	{r7}
 801104e:	b083      	sub	sp, #12
 8011050:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011052:	4b0b      	ldr	r3, [pc, #44]	@ (8011080 <xTaskGetSchedulerState+0x34>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d102      	bne.n	8011060 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801105a:	2301      	movs	r3, #1
 801105c:	607b      	str	r3, [r7, #4]
 801105e:	e008      	b.n	8011072 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011060:	4b08      	ldr	r3, [pc, #32]	@ (8011084 <xTaskGetSchedulerState+0x38>)
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d102      	bne.n	801106e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011068:	2302      	movs	r3, #2
 801106a:	607b      	str	r3, [r7, #4]
 801106c:	e001      	b.n	8011072 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801106e:	2300      	movs	r3, #0
 8011070:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011072:	687b      	ldr	r3, [r7, #4]
	}
 8011074:	4618      	mov	r0, r3
 8011076:	370c      	adds	r7, #12
 8011078:	46bd      	mov	sp, r7
 801107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107e:	4770      	bx	lr
 8011080:	20002d84 	.word	0x20002d84
 8011084:	20002da0 	.word	0x20002da0

08011088 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011088:	b580      	push	{r7, lr}
 801108a:	b086      	sub	sp, #24
 801108c:	af00      	add	r7, sp, #0
 801108e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011094:	2300      	movs	r3, #0
 8011096:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d058      	beq.n	8011150 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801109e:	4b2f      	ldr	r3, [pc, #188]	@ (801115c <xTaskPriorityDisinherit+0xd4>)
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	693a      	ldr	r2, [r7, #16]
 80110a4:	429a      	cmp	r2, r3
 80110a6:	d00b      	beq.n	80110c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80110a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110ac:	f383 8811 	msr	BASEPRI, r3
 80110b0:	f3bf 8f6f 	isb	sy
 80110b4:	f3bf 8f4f 	dsb	sy
 80110b8:	60fb      	str	r3, [r7, #12]
}
 80110ba:	bf00      	nop
 80110bc:	bf00      	nop
 80110be:	e7fd      	b.n	80110bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80110c0:	693b      	ldr	r3, [r7, #16]
 80110c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d10b      	bne.n	80110e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80110c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110cc:	f383 8811 	msr	BASEPRI, r3
 80110d0:	f3bf 8f6f 	isb	sy
 80110d4:	f3bf 8f4f 	dsb	sy
 80110d8:	60bb      	str	r3, [r7, #8]
}
 80110da:	bf00      	nop
 80110dc:	bf00      	nop
 80110de:	e7fd      	b.n	80110dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80110e0:	693b      	ldr	r3, [r7, #16]
 80110e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110e4:	1e5a      	subs	r2, r3, #1
 80110e6:	693b      	ldr	r3, [r7, #16]
 80110e8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80110ea:	693b      	ldr	r3, [r7, #16]
 80110ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110ee:	693b      	ldr	r3, [r7, #16]
 80110f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80110f2:	429a      	cmp	r2, r3
 80110f4:	d02c      	beq.n	8011150 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80110f6:	693b      	ldr	r3, [r7, #16]
 80110f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d128      	bne.n	8011150 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80110fe:	693b      	ldr	r3, [r7, #16]
 8011100:	3304      	adds	r3, #4
 8011102:	4618      	mov	r0, r3
 8011104:	f7fe fbb8 	bl	800f878 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801110c:	693b      	ldr	r3, [r7, #16]
 801110e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011110:	693b      	ldr	r3, [r7, #16]
 8011112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011114:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801111c:	693b      	ldr	r3, [r7, #16]
 801111e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011120:	4b0f      	ldr	r3, [pc, #60]	@ (8011160 <xTaskPriorityDisinherit+0xd8>)
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	429a      	cmp	r2, r3
 8011126:	d903      	bls.n	8011130 <xTaskPriorityDisinherit+0xa8>
 8011128:	693b      	ldr	r3, [r7, #16]
 801112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801112c:	4a0c      	ldr	r2, [pc, #48]	@ (8011160 <xTaskPriorityDisinherit+0xd8>)
 801112e:	6013      	str	r3, [r2, #0]
 8011130:	693b      	ldr	r3, [r7, #16]
 8011132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011134:	4613      	mov	r3, r2
 8011136:	009b      	lsls	r3, r3, #2
 8011138:	4413      	add	r3, r2
 801113a:	009b      	lsls	r3, r3, #2
 801113c:	4a09      	ldr	r2, [pc, #36]	@ (8011164 <xTaskPriorityDisinherit+0xdc>)
 801113e:	441a      	add	r2, r3
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	3304      	adds	r3, #4
 8011144:	4619      	mov	r1, r3
 8011146:	4610      	mov	r0, r2
 8011148:	f7fe fb39 	bl	800f7be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801114c:	2301      	movs	r3, #1
 801114e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011150:	697b      	ldr	r3, [r7, #20]
	}
 8011152:	4618      	mov	r0, r3
 8011154:	3718      	adds	r7, #24
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}
 801115a:	bf00      	nop
 801115c:	200028a4 	.word	0x200028a4
 8011160:	20002d80 	.word	0x20002d80
 8011164:	200028a8 	.word	0x200028a8

08011168 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b084      	sub	sp, #16
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
 8011170:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011172:	4b21      	ldr	r3, [pc, #132]	@ (80111f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011178:	4b20      	ldr	r3, [pc, #128]	@ (80111fc <prvAddCurrentTaskToDelayedList+0x94>)
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	3304      	adds	r3, #4
 801117e:	4618      	mov	r0, r3
 8011180:	f7fe fb7a 	bl	800f878 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	f1b3 3fff 	cmp.w	r3, #4294967295
 801118a:	d10a      	bne.n	80111a2 <prvAddCurrentTaskToDelayedList+0x3a>
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d007      	beq.n	80111a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011192:	4b1a      	ldr	r3, [pc, #104]	@ (80111fc <prvAddCurrentTaskToDelayedList+0x94>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	3304      	adds	r3, #4
 8011198:	4619      	mov	r1, r3
 801119a:	4819      	ldr	r0, [pc, #100]	@ (8011200 <prvAddCurrentTaskToDelayedList+0x98>)
 801119c:	f7fe fb0f 	bl	800f7be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80111a0:	e026      	b.n	80111f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80111a2:	68fa      	ldr	r2, [r7, #12]
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	4413      	add	r3, r2
 80111a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80111aa:	4b14      	ldr	r3, [pc, #80]	@ (80111fc <prvAddCurrentTaskToDelayedList+0x94>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	68ba      	ldr	r2, [r7, #8]
 80111b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80111b2:	68ba      	ldr	r2, [r7, #8]
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	429a      	cmp	r2, r3
 80111b8:	d209      	bcs.n	80111ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80111ba:	4b12      	ldr	r3, [pc, #72]	@ (8011204 <prvAddCurrentTaskToDelayedList+0x9c>)
 80111bc:	681a      	ldr	r2, [r3, #0]
 80111be:	4b0f      	ldr	r3, [pc, #60]	@ (80111fc <prvAddCurrentTaskToDelayedList+0x94>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	3304      	adds	r3, #4
 80111c4:	4619      	mov	r1, r3
 80111c6:	4610      	mov	r0, r2
 80111c8:	f7fe fb1d 	bl	800f806 <vListInsert>
}
 80111cc:	e010      	b.n	80111f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80111ce:	4b0e      	ldr	r3, [pc, #56]	@ (8011208 <prvAddCurrentTaskToDelayedList+0xa0>)
 80111d0:	681a      	ldr	r2, [r3, #0]
 80111d2:	4b0a      	ldr	r3, [pc, #40]	@ (80111fc <prvAddCurrentTaskToDelayedList+0x94>)
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	3304      	adds	r3, #4
 80111d8:	4619      	mov	r1, r3
 80111da:	4610      	mov	r0, r2
 80111dc:	f7fe fb13 	bl	800f806 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80111e0:	4b0a      	ldr	r3, [pc, #40]	@ (801120c <prvAddCurrentTaskToDelayedList+0xa4>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	68ba      	ldr	r2, [r7, #8]
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d202      	bcs.n	80111f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80111ea:	4a08      	ldr	r2, [pc, #32]	@ (801120c <prvAddCurrentTaskToDelayedList+0xa4>)
 80111ec:	68bb      	ldr	r3, [r7, #8]
 80111ee:	6013      	str	r3, [r2, #0]
}
 80111f0:	bf00      	nop
 80111f2:	3710      	adds	r7, #16
 80111f4:	46bd      	mov	sp, r7
 80111f6:	bd80      	pop	{r7, pc}
 80111f8:	20002d7c 	.word	0x20002d7c
 80111fc:	200028a4 	.word	0x200028a4
 8011200:	20002d64 	.word	0x20002d64
 8011204:	20002d34 	.word	0x20002d34
 8011208:	20002d30 	.word	0x20002d30
 801120c:	20002d98 	.word	0x20002d98

08011210 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b08a      	sub	sp, #40	@ 0x28
 8011214:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011216:	2300      	movs	r3, #0
 8011218:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801121a:	f000 fb13 	bl	8011844 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801121e:	4b1d      	ldr	r3, [pc, #116]	@ (8011294 <xTimerCreateTimerTask+0x84>)
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d021      	beq.n	801126a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011226:	2300      	movs	r3, #0
 8011228:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801122a:	2300      	movs	r3, #0
 801122c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801122e:	1d3a      	adds	r2, r7, #4
 8011230:	f107 0108 	add.w	r1, r7, #8
 8011234:	f107 030c 	add.w	r3, r7, #12
 8011238:	4618      	mov	r0, r3
 801123a:	f7fe fa79 	bl	800f730 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801123e:	6879      	ldr	r1, [r7, #4]
 8011240:	68bb      	ldr	r3, [r7, #8]
 8011242:	68fa      	ldr	r2, [r7, #12]
 8011244:	9202      	str	r2, [sp, #8]
 8011246:	9301      	str	r3, [sp, #4]
 8011248:	2302      	movs	r3, #2
 801124a:	9300      	str	r3, [sp, #0]
 801124c:	2300      	movs	r3, #0
 801124e:	460a      	mov	r2, r1
 8011250:	4911      	ldr	r1, [pc, #68]	@ (8011298 <xTimerCreateTimerTask+0x88>)
 8011252:	4812      	ldr	r0, [pc, #72]	@ (801129c <xTimerCreateTimerTask+0x8c>)
 8011254:	f7ff f834 	bl	80102c0 <xTaskCreateStatic>
 8011258:	4603      	mov	r3, r0
 801125a:	4a11      	ldr	r2, [pc, #68]	@ (80112a0 <xTimerCreateTimerTask+0x90>)
 801125c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801125e:	4b10      	ldr	r3, [pc, #64]	@ (80112a0 <xTimerCreateTimerTask+0x90>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d001      	beq.n	801126a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011266:	2301      	movs	r3, #1
 8011268:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d10b      	bne.n	8011288 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8011270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011274:	f383 8811 	msr	BASEPRI, r3
 8011278:	f3bf 8f6f 	isb	sy
 801127c:	f3bf 8f4f 	dsb	sy
 8011280:	613b      	str	r3, [r7, #16]
}
 8011282:	bf00      	nop
 8011284:	bf00      	nop
 8011286:	e7fd      	b.n	8011284 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011288:	697b      	ldr	r3, [r7, #20]
}
 801128a:	4618      	mov	r0, r3
 801128c:	3718      	adds	r7, #24
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}
 8011292:	bf00      	nop
 8011294:	20002dd4 	.word	0x20002dd4
 8011298:	08014c8c 	.word	0x08014c8c
 801129c:	080113dd 	.word	0x080113dd
 80112a0:	20002dd8 	.word	0x20002dd8

080112a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80112a4:	b580      	push	{r7, lr}
 80112a6:	b08a      	sub	sp, #40	@ 0x28
 80112a8:	af00      	add	r7, sp, #0
 80112aa:	60f8      	str	r0, [r7, #12]
 80112ac:	60b9      	str	r1, [r7, #8]
 80112ae:	607a      	str	r2, [r7, #4]
 80112b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80112b2:	2300      	movs	r3, #0
 80112b4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d10b      	bne.n	80112d4 <xTimerGenericCommand+0x30>
	__asm volatile
 80112bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112c0:	f383 8811 	msr	BASEPRI, r3
 80112c4:	f3bf 8f6f 	isb	sy
 80112c8:	f3bf 8f4f 	dsb	sy
 80112cc:	623b      	str	r3, [r7, #32]
}
 80112ce:	bf00      	nop
 80112d0:	bf00      	nop
 80112d2:	e7fd      	b.n	80112d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80112d4:	4b19      	ldr	r3, [pc, #100]	@ (801133c <xTimerGenericCommand+0x98>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d02a      	beq.n	8011332 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80112dc:	68bb      	ldr	r3, [r7, #8]
 80112de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80112e8:	68bb      	ldr	r3, [r7, #8]
 80112ea:	2b05      	cmp	r3, #5
 80112ec:	dc18      	bgt.n	8011320 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80112ee:	f7ff fead 	bl	801104c <xTaskGetSchedulerState>
 80112f2:	4603      	mov	r3, r0
 80112f4:	2b02      	cmp	r3, #2
 80112f6:	d109      	bne.n	801130c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80112f8:	4b10      	ldr	r3, [pc, #64]	@ (801133c <xTimerGenericCommand+0x98>)
 80112fa:	6818      	ldr	r0, [r3, #0]
 80112fc:	f107 0110 	add.w	r1, r7, #16
 8011300:	2300      	movs	r3, #0
 8011302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011304:	f7fe fbec 	bl	800fae0 <xQueueGenericSend>
 8011308:	6278      	str	r0, [r7, #36]	@ 0x24
 801130a:	e012      	b.n	8011332 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801130c:	4b0b      	ldr	r3, [pc, #44]	@ (801133c <xTimerGenericCommand+0x98>)
 801130e:	6818      	ldr	r0, [r3, #0]
 8011310:	f107 0110 	add.w	r1, r7, #16
 8011314:	2300      	movs	r3, #0
 8011316:	2200      	movs	r2, #0
 8011318:	f7fe fbe2 	bl	800fae0 <xQueueGenericSend>
 801131c:	6278      	str	r0, [r7, #36]	@ 0x24
 801131e:	e008      	b.n	8011332 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011320:	4b06      	ldr	r3, [pc, #24]	@ (801133c <xTimerGenericCommand+0x98>)
 8011322:	6818      	ldr	r0, [r3, #0]
 8011324:	f107 0110 	add.w	r1, r7, #16
 8011328:	2300      	movs	r3, #0
 801132a:	683a      	ldr	r2, [r7, #0]
 801132c:	f7fe fcda 	bl	800fce4 <xQueueGenericSendFromISR>
 8011330:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011334:	4618      	mov	r0, r3
 8011336:	3728      	adds	r7, #40	@ 0x28
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}
 801133c:	20002dd4 	.word	0x20002dd4

08011340 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b088      	sub	sp, #32
 8011344:	af02      	add	r7, sp, #8
 8011346:	6078      	str	r0, [r7, #4]
 8011348:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801134a:	4b23      	ldr	r3, [pc, #140]	@ (80113d8 <prvProcessExpiredTimer+0x98>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	68db      	ldr	r3, [r3, #12]
 8011350:	68db      	ldr	r3, [r3, #12]
 8011352:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011354:	697b      	ldr	r3, [r7, #20]
 8011356:	3304      	adds	r3, #4
 8011358:	4618      	mov	r0, r3
 801135a:	f7fe fa8d 	bl	800f878 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801135e:	697b      	ldr	r3, [r7, #20]
 8011360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011364:	f003 0304 	and.w	r3, r3, #4
 8011368:	2b00      	cmp	r3, #0
 801136a:	d023      	beq.n	80113b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	699a      	ldr	r2, [r3, #24]
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	18d1      	adds	r1, r2, r3
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	683a      	ldr	r2, [r7, #0]
 8011378:	6978      	ldr	r0, [r7, #20]
 801137a:	f000 f8d5 	bl	8011528 <prvInsertTimerInActiveList>
 801137e:	4603      	mov	r3, r0
 8011380:	2b00      	cmp	r3, #0
 8011382:	d020      	beq.n	80113c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011384:	2300      	movs	r3, #0
 8011386:	9300      	str	r3, [sp, #0]
 8011388:	2300      	movs	r3, #0
 801138a:	687a      	ldr	r2, [r7, #4]
 801138c:	2100      	movs	r1, #0
 801138e:	6978      	ldr	r0, [r7, #20]
 8011390:	f7ff ff88 	bl	80112a4 <xTimerGenericCommand>
 8011394:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011396:	693b      	ldr	r3, [r7, #16]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d114      	bne.n	80113c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 801139c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113a0:	f383 8811 	msr	BASEPRI, r3
 80113a4:	f3bf 8f6f 	isb	sy
 80113a8:	f3bf 8f4f 	dsb	sy
 80113ac:	60fb      	str	r3, [r7, #12]
}
 80113ae:	bf00      	nop
 80113b0:	bf00      	nop
 80113b2:	e7fd      	b.n	80113b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80113b4:	697b      	ldr	r3, [r7, #20]
 80113b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80113ba:	f023 0301 	bic.w	r3, r3, #1
 80113be:	b2da      	uxtb	r2, r3
 80113c0:	697b      	ldr	r3, [r7, #20]
 80113c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80113c6:	697b      	ldr	r3, [r7, #20]
 80113c8:	6a1b      	ldr	r3, [r3, #32]
 80113ca:	6978      	ldr	r0, [r7, #20]
 80113cc:	4798      	blx	r3
}
 80113ce:	bf00      	nop
 80113d0:	3718      	adds	r7, #24
 80113d2:	46bd      	mov	sp, r7
 80113d4:	bd80      	pop	{r7, pc}
 80113d6:	bf00      	nop
 80113d8:	20002dcc 	.word	0x20002dcc

080113dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80113dc:	b580      	push	{r7, lr}
 80113de:	b084      	sub	sp, #16
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80113e4:	f107 0308 	add.w	r3, r7, #8
 80113e8:	4618      	mov	r0, r3
 80113ea:	f000 f859 	bl	80114a0 <prvGetNextExpireTime>
 80113ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80113f0:	68bb      	ldr	r3, [r7, #8]
 80113f2:	4619      	mov	r1, r3
 80113f4:	68f8      	ldr	r0, [r7, #12]
 80113f6:	f000 f805 	bl	8011404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80113fa:	f000 f8d7 	bl	80115ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80113fe:	bf00      	nop
 8011400:	e7f0      	b.n	80113e4 <prvTimerTask+0x8>
	...

08011404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b084      	sub	sp, #16
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]
 801140c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801140e:	f7ff fa05 	bl	801081c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011412:	f107 0308 	add.w	r3, r7, #8
 8011416:	4618      	mov	r0, r3
 8011418:	f000 f866 	bl	80114e8 <prvSampleTimeNow>
 801141c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d130      	bne.n	8011486 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011424:	683b      	ldr	r3, [r7, #0]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d10a      	bne.n	8011440 <prvProcessTimerOrBlockTask+0x3c>
 801142a:	687a      	ldr	r2, [r7, #4]
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	429a      	cmp	r2, r3
 8011430:	d806      	bhi.n	8011440 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011432:	f7ff fa01 	bl	8010838 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011436:	68f9      	ldr	r1, [r7, #12]
 8011438:	6878      	ldr	r0, [r7, #4]
 801143a:	f7ff ff81 	bl	8011340 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801143e:	e024      	b.n	801148a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	2b00      	cmp	r3, #0
 8011444:	d008      	beq.n	8011458 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011446:	4b13      	ldr	r3, [pc, #76]	@ (8011494 <prvProcessTimerOrBlockTask+0x90>)
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d101      	bne.n	8011454 <prvProcessTimerOrBlockTask+0x50>
 8011450:	2301      	movs	r3, #1
 8011452:	e000      	b.n	8011456 <prvProcessTimerOrBlockTask+0x52>
 8011454:	2300      	movs	r3, #0
 8011456:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011458:	4b0f      	ldr	r3, [pc, #60]	@ (8011498 <prvProcessTimerOrBlockTask+0x94>)
 801145a:	6818      	ldr	r0, [r3, #0]
 801145c:	687a      	ldr	r2, [r7, #4]
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	1ad3      	subs	r3, r2, r3
 8011462:	683a      	ldr	r2, [r7, #0]
 8011464:	4619      	mov	r1, r3
 8011466:	f7fe fef7 	bl	8010258 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801146a:	f7ff f9e5 	bl	8010838 <xTaskResumeAll>
 801146e:	4603      	mov	r3, r0
 8011470:	2b00      	cmp	r3, #0
 8011472:	d10a      	bne.n	801148a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011474:	4b09      	ldr	r3, [pc, #36]	@ (801149c <prvProcessTimerOrBlockTask+0x98>)
 8011476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801147a:	601a      	str	r2, [r3, #0]
 801147c:	f3bf 8f4f 	dsb	sy
 8011480:	f3bf 8f6f 	isb	sy
}
 8011484:	e001      	b.n	801148a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011486:	f7ff f9d7 	bl	8010838 <xTaskResumeAll>
}
 801148a:	bf00      	nop
 801148c:	3710      	adds	r7, #16
 801148e:	46bd      	mov	sp, r7
 8011490:	bd80      	pop	{r7, pc}
 8011492:	bf00      	nop
 8011494:	20002dd0 	.word	0x20002dd0
 8011498:	20002dd4 	.word	0x20002dd4
 801149c:	e000ed04 	.word	0xe000ed04

080114a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80114a0:	b480      	push	{r7}
 80114a2:	b085      	sub	sp, #20
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80114a8:	4b0e      	ldr	r3, [pc, #56]	@ (80114e4 <prvGetNextExpireTime+0x44>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d101      	bne.n	80114b6 <prvGetNextExpireTime+0x16>
 80114b2:	2201      	movs	r2, #1
 80114b4:	e000      	b.n	80114b8 <prvGetNextExpireTime+0x18>
 80114b6:	2200      	movs	r2, #0
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d105      	bne.n	80114d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80114c4:	4b07      	ldr	r3, [pc, #28]	@ (80114e4 <prvGetNextExpireTime+0x44>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	68db      	ldr	r3, [r3, #12]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	60fb      	str	r3, [r7, #12]
 80114ce:	e001      	b.n	80114d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80114d0:	2300      	movs	r3, #0
 80114d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80114d4:	68fb      	ldr	r3, [r7, #12]
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3714      	adds	r7, #20
 80114da:	46bd      	mov	sp, r7
 80114dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e0:	4770      	bx	lr
 80114e2:	bf00      	nop
 80114e4:	20002dcc 	.word	0x20002dcc

080114e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b084      	sub	sp, #16
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80114f0:	f7ff fa40 	bl	8010974 <xTaskGetTickCount>
 80114f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80114f6:	4b0b      	ldr	r3, [pc, #44]	@ (8011524 <prvSampleTimeNow+0x3c>)
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	68fa      	ldr	r2, [r7, #12]
 80114fc:	429a      	cmp	r2, r3
 80114fe:	d205      	bcs.n	801150c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011500:	f000 f93a 	bl	8011778 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2201      	movs	r2, #1
 8011508:	601a      	str	r2, [r3, #0]
 801150a:	e002      	b.n	8011512 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	2200      	movs	r2, #0
 8011510:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011512:	4a04      	ldr	r2, [pc, #16]	@ (8011524 <prvSampleTimeNow+0x3c>)
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011518:	68fb      	ldr	r3, [r7, #12]
}
 801151a:	4618      	mov	r0, r3
 801151c:	3710      	adds	r7, #16
 801151e:	46bd      	mov	sp, r7
 8011520:	bd80      	pop	{r7, pc}
 8011522:	bf00      	nop
 8011524:	20002ddc 	.word	0x20002ddc

08011528 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b086      	sub	sp, #24
 801152c:	af00      	add	r7, sp, #0
 801152e:	60f8      	str	r0, [r7, #12]
 8011530:	60b9      	str	r1, [r7, #8]
 8011532:	607a      	str	r2, [r7, #4]
 8011534:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011536:	2300      	movs	r3, #0
 8011538:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	68ba      	ldr	r2, [r7, #8]
 801153e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	68fa      	ldr	r2, [r7, #12]
 8011544:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011546:	68ba      	ldr	r2, [r7, #8]
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	429a      	cmp	r2, r3
 801154c:	d812      	bhi.n	8011574 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801154e:	687a      	ldr	r2, [r7, #4]
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	1ad2      	subs	r2, r2, r3
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	699b      	ldr	r3, [r3, #24]
 8011558:	429a      	cmp	r2, r3
 801155a:	d302      	bcc.n	8011562 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801155c:	2301      	movs	r3, #1
 801155e:	617b      	str	r3, [r7, #20]
 8011560:	e01b      	b.n	801159a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011562:	4b10      	ldr	r3, [pc, #64]	@ (80115a4 <prvInsertTimerInActiveList+0x7c>)
 8011564:	681a      	ldr	r2, [r3, #0]
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	3304      	adds	r3, #4
 801156a:	4619      	mov	r1, r3
 801156c:	4610      	mov	r0, r2
 801156e:	f7fe f94a 	bl	800f806 <vListInsert>
 8011572:	e012      	b.n	801159a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011574:	687a      	ldr	r2, [r7, #4]
 8011576:	683b      	ldr	r3, [r7, #0]
 8011578:	429a      	cmp	r2, r3
 801157a:	d206      	bcs.n	801158a <prvInsertTimerInActiveList+0x62>
 801157c:	68ba      	ldr	r2, [r7, #8]
 801157e:	683b      	ldr	r3, [r7, #0]
 8011580:	429a      	cmp	r2, r3
 8011582:	d302      	bcc.n	801158a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011584:	2301      	movs	r3, #1
 8011586:	617b      	str	r3, [r7, #20]
 8011588:	e007      	b.n	801159a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801158a:	4b07      	ldr	r3, [pc, #28]	@ (80115a8 <prvInsertTimerInActiveList+0x80>)
 801158c:	681a      	ldr	r2, [r3, #0]
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	3304      	adds	r3, #4
 8011592:	4619      	mov	r1, r3
 8011594:	4610      	mov	r0, r2
 8011596:	f7fe f936 	bl	800f806 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801159a:	697b      	ldr	r3, [r7, #20]
}
 801159c:	4618      	mov	r0, r3
 801159e:	3718      	adds	r7, #24
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	20002dd0 	.word	0x20002dd0
 80115a8:	20002dcc 	.word	0x20002dcc

080115ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b08e      	sub	sp, #56	@ 0x38
 80115b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80115b2:	e0ce      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	da19      	bge.n	80115ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80115ba:	1d3b      	adds	r3, r7, #4
 80115bc:	3304      	adds	r3, #4
 80115be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80115c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d10b      	bne.n	80115de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80115c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115ca:	f383 8811 	msr	BASEPRI, r3
 80115ce:	f3bf 8f6f 	isb	sy
 80115d2:	f3bf 8f4f 	dsb	sy
 80115d6:	61fb      	str	r3, [r7, #28]
}
 80115d8:	bf00      	nop
 80115da:	bf00      	nop
 80115dc:	e7fd      	b.n	80115da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80115de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80115e4:	6850      	ldr	r0, [r2, #4]
 80115e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80115e8:	6892      	ldr	r2, [r2, #8]
 80115ea:	4611      	mov	r1, r2
 80115ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	f2c0 80ae 	blt.w	8011752 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80115fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115fc:	695b      	ldr	r3, [r3, #20]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d004      	beq.n	801160c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011604:	3304      	adds	r3, #4
 8011606:	4618      	mov	r0, r3
 8011608:	f7fe f936 	bl	800f878 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801160c:	463b      	mov	r3, r7
 801160e:	4618      	mov	r0, r3
 8011610:	f7ff ff6a 	bl	80114e8 <prvSampleTimeNow>
 8011614:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	2b09      	cmp	r3, #9
 801161a:	f200 8097 	bhi.w	801174c <prvProcessReceivedCommands+0x1a0>
 801161e:	a201      	add	r2, pc, #4	@ (adr r2, 8011624 <prvProcessReceivedCommands+0x78>)
 8011620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011624:	0801164d 	.word	0x0801164d
 8011628:	0801164d 	.word	0x0801164d
 801162c:	0801164d 	.word	0x0801164d
 8011630:	080116c3 	.word	0x080116c3
 8011634:	080116d7 	.word	0x080116d7
 8011638:	08011723 	.word	0x08011723
 801163c:	0801164d 	.word	0x0801164d
 8011640:	0801164d 	.word	0x0801164d
 8011644:	080116c3 	.word	0x080116c3
 8011648:	080116d7 	.word	0x080116d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801164c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801164e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011652:	f043 0301 	orr.w	r3, r3, #1
 8011656:	b2da      	uxtb	r2, r3
 8011658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801165a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801165e:	68ba      	ldr	r2, [r7, #8]
 8011660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011662:	699b      	ldr	r3, [r3, #24]
 8011664:	18d1      	adds	r1, r2, r3
 8011666:	68bb      	ldr	r3, [r7, #8]
 8011668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801166a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801166c:	f7ff ff5c 	bl	8011528 <prvInsertTimerInActiveList>
 8011670:	4603      	mov	r3, r0
 8011672:	2b00      	cmp	r3, #0
 8011674:	d06c      	beq.n	8011750 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011678:	6a1b      	ldr	r3, [r3, #32]
 801167a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801167c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801167e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011684:	f003 0304 	and.w	r3, r3, #4
 8011688:	2b00      	cmp	r3, #0
 801168a:	d061      	beq.n	8011750 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801168c:	68ba      	ldr	r2, [r7, #8]
 801168e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011690:	699b      	ldr	r3, [r3, #24]
 8011692:	441a      	add	r2, r3
 8011694:	2300      	movs	r3, #0
 8011696:	9300      	str	r3, [sp, #0]
 8011698:	2300      	movs	r3, #0
 801169a:	2100      	movs	r1, #0
 801169c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801169e:	f7ff fe01 	bl	80112a4 <xTimerGenericCommand>
 80116a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80116a4:	6a3b      	ldr	r3, [r7, #32]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d152      	bne.n	8011750 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80116aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ae:	f383 8811 	msr	BASEPRI, r3
 80116b2:	f3bf 8f6f 	isb	sy
 80116b6:	f3bf 8f4f 	dsb	sy
 80116ba:	61bb      	str	r3, [r7, #24]
}
 80116bc:	bf00      	nop
 80116be:	bf00      	nop
 80116c0:	e7fd      	b.n	80116be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80116c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80116c8:	f023 0301 	bic.w	r3, r3, #1
 80116cc:	b2da      	uxtb	r2, r3
 80116ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80116d4:	e03d      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80116d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80116dc:	f043 0301 	orr.w	r3, r3, #1
 80116e0:	b2da      	uxtb	r2, r3
 80116e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80116e8:	68ba      	ldr	r2, [r7, #8]
 80116ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80116ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116f0:	699b      	ldr	r3, [r3, #24]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d10b      	bne.n	801170e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80116f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116fa:	f383 8811 	msr	BASEPRI, r3
 80116fe:	f3bf 8f6f 	isb	sy
 8011702:	f3bf 8f4f 	dsb	sy
 8011706:	617b      	str	r3, [r7, #20]
}
 8011708:	bf00      	nop
 801170a:	bf00      	nop
 801170c:	e7fd      	b.n	801170a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801170e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011710:	699a      	ldr	r2, [r3, #24]
 8011712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011714:	18d1      	adds	r1, r2, r3
 8011716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801171a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801171c:	f7ff ff04 	bl	8011528 <prvInsertTimerInActiveList>
					break;
 8011720:	e017      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011728:	f003 0302 	and.w	r3, r3, #2
 801172c:	2b00      	cmp	r3, #0
 801172e:	d103      	bne.n	8011738 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011732:	f000 fc01 	bl	8011f38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011736:	e00c      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801173a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801173e:	f023 0301 	bic.w	r3, r3, #1
 8011742:	b2da      	uxtb	r2, r3
 8011744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011746:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801174a:	e002      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 801174c:	bf00      	nop
 801174e:	e000      	b.n	8011752 <prvProcessReceivedCommands+0x1a6>
					break;
 8011750:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011752:	4b08      	ldr	r3, [pc, #32]	@ (8011774 <prvProcessReceivedCommands+0x1c8>)
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	1d39      	adds	r1, r7, #4
 8011758:	2200      	movs	r2, #0
 801175a:	4618      	mov	r0, r3
 801175c:	f7fe fb60 	bl	800fe20 <xQueueReceive>
 8011760:	4603      	mov	r3, r0
 8011762:	2b00      	cmp	r3, #0
 8011764:	f47f af26 	bne.w	80115b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011768:	bf00      	nop
 801176a:	bf00      	nop
 801176c:	3730      	adds	r7, #48	@ 0x30
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}
 8011772:	bf00      	nop
 8011774:	20002dd4 	.word	0x20002dd4

08011778 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b088      	sub	sp, #32
 801177c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801177e:	e049      	b.n	8011814 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011780:	4b2e      	ldr	r3, [pc, #184]	@ (801183c <prvSwitchTimerLists+0xc4>)
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	68db      	ldr	r3, [r3, #12]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801178a:	4b2c      	ldr	r3, [pc, #176]	@ (801183c <prvSwitchTimerLists+0xc4>)
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	68db      	ldr	r3, [r3, #12]
 8011790:	68db      	ldr	r3, [r3, #12]
 8011792:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	3304      	adds	r3, #4
 8011798:	4618      	mov	r0, r3
 801179a:	f7fe f86d 	bl	800f878 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	6a1b      	ldr	r3, [r3, #32]
 80117a2:	68f8      	ldr	r0, [r7, #12]
 80117a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117ac:	f003 0304 	and.w	r3, r3, #4
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d02f      	beq.n	8011814 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	699b      	ldr	r3, [r3, #24]
 80117b8:	693a      	ldr	r2, [r7, #16]
 80117ba:	4413      	add	r3, r2
 80117bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80117be:	68ba      	ldr	r2, [r7, #8]
 80117c0:	693b      	ldr	r3, [r7, #16]
 80117c2:	429a      	cmp	r2, r3
 80117c4:	d90e      	bls.n	80117e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	68ba      	ldr	r2, [r7, #8]
 80117ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	68fa      	ldr	r2, [r7, #12]
 80117d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80117d2:	4b1a      	ldr	r3, [pc, #104]	@ (801183c <prvSwitchTimerLists+0xc4>)
 80117d4:	681a      	ldr	r2, [r3, #0]
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	3304      	adds	r3, #4
 80117da:	4619      	mov	r1, r3
 80117dc:	4610      	mov	r0, r2
 80117de:	f7fe f812 	bl	800f806 <vListInsert>
 80117e2:	e017      	b.n	8011814 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80117e4:	2300      	movs	r3, #0
 80117e6:	9300      	str	r3, [sp, #0]
 80117e8:	2300      	movs	r3, #0
 80117ea:	693a      	ldr	r2, [r7, #16]
 80117ec:	2100      	movs	r1, #0
 80117ee:	68f8      	ldr	r0, [r7, #12]
 80117f0:	f7ff fd58 	bl	80112a4 <xTimerGenericCommand>
 80117f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d10b      	bne.n	8011814 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80117fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011800:	f383 8811 	msr	BASEPRI, r3
 8011804:	f3bf 8f6f 	isb	sy
 8011808:	f3bf 8f4f 	dsb	sy
 801180c:	603b      	str	r3, [r7, #0]
}
 801180e:	bf00      	nop
 8011810:	bf00      	nop
 8011812:	e7fd      	b.n	8011810 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011814:	4b09      	ldr	r3, [pc, #36]	@ (801183c <prvSwitchTimerLists+0xc4>)
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d1b0      	bne.n	8011780 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801181e:	4b07      	ldr	r3, [pc, #28]	@ (801183c <prvSwitchTimerLists+0xc4>)
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011824:	4b06      	ldr	r3, [pc, #24]	@ (8011840 <prvSwitchTimerLists+0xc8>)
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	4a04      	ldr	r2, [pc, #16]	@ (801183c <prvSwitchTimerLists+0xc4>)
 801182a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801182c:	4a04      	ldr	r2, [pc, #16]	@ (8011840 <prvSwitchTimerLists+0xc8>)
 801182e:	697b      	ldr	r3, [r7, #20]
 8011830:	6013      	str	r3, [r2, #0]
}
 8011832:	bf00      	nop
 8011834:	3718      	adds	r7, #24
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}
 801183a:	bf00      	nop
 801183c:	20002dcc 	.word	0x20002dcc
 8011840:	20002dd0 	.word	0x20002dd0

08011844 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011844:	b580      	push	{r7, lr}
 8011846:	b082      	sub	sp, #8
 8011848:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801184a:	f000 f97f 	bl	8011b4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801184e:	4b15      	ldr	r3, [pc, #84]	@ (80118a4 <prvCheckForValidListAndQueue+0x60>)
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d120      	bne.n	8011898 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011856:	4814      	ldr	r0, [pc, #80]	@ (80118a8 <prvCheckForValidListAndQueue+0x64>)
 8011858:	f7fd ff84 	bl	800f764 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801185c:	4813      	ldr	r0, [pc, #76]	@ (80118ac <prvCheckForValidListAndQueue+0x68>)
 801185e:	f7fd ff81 	bl	800f764 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011862:	4b13      	ldr	r3, [pc, #76]	@ (80118b0 <prvCheckForValidListAndQueue+0x6c>)
 8011864:	4a10      	ldr	r2, [pc, #64]	@ (80118a8 <prvCheckForValidListAndQueue+0x64>)
 8011866:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011868:	4b12      	ldr	r3, [pc, #72]	@ (80118b4 <prvCheckForValidListAndQueue+0x70>)
 801186a:	4a10      	ldr	r2, [pc, #64]	@ (80118ac <prvCheckForValidListAndQueue+0x68>)
 801186c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801186e:	2300      	movs	r3, #0
 8011870:	9300      	str	r3, [sp, #0]
 8011872:	4b11      	ldr	r3, [pc, #68]	@ (80118b8 <prvCheckForValidListAndQueue+0x74>)
 8011874:	4a11      	ldr	r2, [pc, #68]	@ (80118bc <prvCheckForValidListAndQueue+0x78>)
 8011876:	2110      	movs	r1, #16
 8011878:	200a      	movs	r0, #10
 801187a:	f7fe f891 	bl	800f9a0 <xQueueGenericCreateStatic>
 801187e:	4603      	mov	r3, r0
 8011880:	4a08      	ldr	r2, [pc, #32]	@ (80118a4 <prvCheckForValidListAndQueue+0x60>)
 8011882:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011884:	4b07      	ldr	r3, [pc, #28]	@ (80118a4 <prvCheckForValidListAndQueue+0x60>)
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	2b00      	cmp	r3, #0
 801188a:	d005      	beq.n	8011898 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801188c:	4b05      	ldr	r3, [pc, #20]	@ (80118a4 <prvCheckForValidListAndQueue+0x60>)
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	490b      	ldr	r1, [pc, #44]	@ (80118c0 <prvCheckForValidListAndQueue+0x7c>)
 8011892:	4618      	mov	r0, r3
 8011894:	f7fe fcb6 	bl	8010204 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011898:	f000 f98a 	bl	8011bb0 <vPortExitCritical>
}
 801189c:	bf00      	nop
 801189e:	46bd      	mov	sp, r7
 80118a0:	bd80      	pop	{r7, pc}
 80118a2:	bf00      	nop
 80118a4:	20002dd4 	.word	0x20002dd4
 80118a8:	20002da4 	.word	0x20002da4
 80118ac:	20002db8 	.word	0x20002db8
 80118b0:	20002dcc 	.word	0x20002dcc
 80118b4:	20002dd0 	.word	0x20002dd0
 80118b8:	20002e80 	.word	0x20002e80
 80118bc:	20002de0 	.word	0x20002de0
 80118c0:	08014c94 	.word	0x08014c94

080118c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80118c4:	b480      	push	{r7}
 80118c6:	b085      	sub	sp, #20
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	60f8      	str	r0, [r7, #12]
 80118cc:	60b9      	str	r1, [r7, #8]
 80118ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	3b04      	subs	r3, #4
 80118d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80118dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	3b04      	subs	r3, #4
 80118e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	f023 0201 	bic.w	r2, r3, #1
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	3b04      	subs	r3, #4
 80118f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80118f4:	4a0c      	ldr	r2, [pc, #48]	@ (8011928 <pxPortInitialiseStack+0x64>)
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	3b14      	subs	r3, #20
 80118fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011900:	687a      	ldr	r2, [r7, #4]
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	3b04      	subs	r3, #4
 801190a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	f06f 0202 	mvn.w	r2, #2
 8011912:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	3b20      	subs	r3, #32
 8011918:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801191a:	68fb      	ldr	r3, [r7, #12]
}
 801191c:	4618      	mov	r0, r3
 801191e:	3714      	adds	r7, #20
 8011920:	46bd      	mov	sp, r7
 8011922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011926:	4770      	bx	lr
 8011928:	0801192d 	.word	0x0801192d

0801192c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801192c:	b480      	push	{r7}
 801192e:	b085      	sub	sp, #20
 8011930:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011932:	2300      	movs	r3, #0
 8011934:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011936:	4b13      	ldr	r3, [pc, #76]	@ (8011984 <prvTaskExitError+0x58>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801193e:	d00b      	beq.n	8011958 <prvTaskExitError+0x2c>
	__asm volatile
 8011940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011944:	f383 8811 	msr	BASEPRI, r3
 8011948:	f3bf 8f6f 	isb	sy
 801194c:	f3bf 8f4f 	dsb	sy
 8011950:	60fb      	str	r3, [r7, #12]
}
 8011952:	bf00      	nop
 8011954:	bf00      	nop
 8011956:	e7fd      	b.n	8011954 <prvTaskExitError+0x28>
	__asm volatile
 8011958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801195c:	f383 8811 	msr	BASEPRI, r3
 8011960:	f3bf 8f6f 	isb	sy
 8011964:	f3bf 8f4f 	dsb	sy
 8011968:	60bb      	str	r3, [r7, #8]
}
 801196a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801196c:	bf00      	nop
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d0fc      	beq.n	801196e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011974:	bf00      	nop
 8011976:	bf00      	nop
 8011978:	3714      	adds	r7, #20
 801197a:	46bd      	mov	sp, r7
 801197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011980:	4770      	bx	lr
 8011982:	bf00      	nop
 8011984:	20000010 	.word	0x20000010
	...

08011990 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011990:	4b07      	ldr	r3, [pc, #28]	@ (80119b0 <pxCurrentTCBConst2>)
 8011992:	6819      	ldr	r1, [r3, #0]
 8011994:	6808      	ldr	r0, [r1, #0]
 8011996:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801199a:	f380 8809 	msr	PSP, r0
 801199e:	f3bf 8f6f 	isb	sy
 80119a2:	f04f 0000 	mov.w	r0, #0
 80119a6:	f380 8811 	msr	BASEPRI, r0
 80119aa:	4770      	bx	lr
 80119ac:	f3af 8000 	nop.w

080119b0 <pxCurrentTCBConst2>:
 80119b0:	200028a4 	.word	0x200028a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80119b4:	bf00      	nop
 80119b6:	bf00      	nop

080119b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80119b8:	4808      	ldr	r0, [pc, #32]	@ (80119dc <prvPortStartFirstTask+0x24>)
 80119ba:	6800      	ldr	r0, [r0, #0]
 80119bc:	6800      	ldr	r0, [r0, #0]
 80119be:	f380 8808 	msr	MSP, r0
 80119c2:	f04f 0000 	mov.w	r0, #0
 80119c6:	f380 8814 	msr	CONTROL, r0
 80119ca:	b662      	cpsie	i
 80119cc:	b661      	cpsie	f
 80119ce:	f3bf 8f4f 	dsb	sy
 80119d2:	f3bf 8f6f 	isb	sy
 80119d6:	df00      	svc	0
 80119d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80119da:	bf00      	nop
 80119dc:	e000ed08 	.word	0xe000ed08

080119e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b088      	sub	sp, #32
 80119e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80119e6:	4b50      	ldr	r3, [pc, #320]	@ (8011b28 <xPortStartScheduler+0x148>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	4a50      	ldr	r2, [pc, #320]	@ (8011b2c <xPortStartScheduler+0x14c>)
 80119ec:	4293      	cmp	r3, r2
 80119ee:	d10b      	bne.n	8011a08 <xPortStartScheduler+0x28>
	__asm volatile
 80119f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119f4:	f383 8811 	msr	BASEPRI, r3
 80119f8:	f3bf 8f6f 	isb	sy
 80119fc:	f3bf 8f4f 	dsb	sy
 8011a00:	617b      	str	r3, [r7, #20]
}
 8011a02:	bf00      	nop
 8011a04:	bf00      	nop
 8011a06:	e7fd      	b.n	8011a04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011a08:	4b47      	ldr	r3, [pc, #284]	@ (8011b28 <xPortStartScheduler+0x148>)
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	4a48      	ldr	r2, [pc, #288]	@ (8011b30 <xPortStartScheduler+0x150>)
 8011a0e:	4293      	cmp	r3, r2
 8011a10:	d10b      	bne.n	8011a2a <xPortStartScheduler+0x4a>
	__asm volatile
 8011a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a16:	f383 8811 	msr	BASEPRI, r3
 8011a1a:	f3bf 8f6f 	isb	sy
 8011a1e:	f3bf 8f4f 	dsb	sy
 8011a22:	61bb      	str	r3, [r7, #24]
}
 8011a24:	bf00      	nop
 8011a26:	bf00      	nop
 8011a28:	e7fd      	b.n	8011a26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011a2a:	4b42      	ldr	r3, [pc, #264]	@ (8011b34 <xPortStartScheduler+0x154>)
 8011a2c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011a2e:	69fb      	ldr	r3, [r7, #28]
 8011a30:	781b      	ldrb	r3, [r3, #0]
 8011a32:	b2db      	uxtb	r3, r3
 8011a34:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011a36:	69fb      	ldr	r3, [r7, #28]
 8011a38:	22ff      	movs	r2, #255	@ 0xff
 8011a3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011a3c:	69fb      	ldr	r3, [r7, #28]
 8011a3e:	781b      	ldrb	r3, [r3, #0]
 8011a40:	b2db      	uxtb	r3, r3
 8011a42:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011a44:	79fb      	ldrb	r3, [r7, #7]
 8011a46:	b2db      	uxtb	r3, r3
 8011a48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011a4c:	b2da      	uxtb	r2, r3
 8011a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8011b38 <xPortStartScheduler+0x158>)
 8011a50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011a52:	4b3a      	ldr	r3, [pc, #232]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011a54:	2207      	movs	r2, #7
 8011a56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011a58:	e009      	b.n	8011a6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011a5a:	4b38      	ldr	r3, [pc, #224]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	3b01      	subs	r3, #1
 8011a60:	4a36      	ldr	r2, [pc, #216]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011a62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011a64:	79fb      	ldrb	r3, [r7, #7]
 8011a66:	b2db      	uxtb	r3, r3
 8011a68:	005b      	lsls	r3, r3, #1
 8011a6a:	b2db      	uxtb	r3, r3
 8011a6c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011a6e:	79fb      	ldrb	r3, [r7, #7]
 8011a70:	b2db      	uxtb	r3, r3
 8011a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011a76:	2b80      	cmp	r3, #128	@ 0x80
 8011a78:	d0ef      	beq.n	8011a5a <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8011a7a:	4b30      	ldr	r3, [pc, #192]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	f1c3 0307 	rsb	r3, r3, #7
 8011a82:	2b04      	cmp	r3, #4
 8011a84:	d00b      	beq.n	8011a9e <xPortStartScheduler+0xbe>
	__asm volatile
 8011a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a8a:	f383 8811 	msr	BASEPRI, r3
 8011a8e:	f3bf 8f6f 	isb	sy
 8011a92:	f3bf 8f4f 	dsb	sy
 8011a96:	613b      	str	r3, [r7, #16]
}
 8011a98:	bf00      	nop
 8011a9a:	bf00      	nop
 8011a9c:	e7fd      	b.n	8011a9a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011a9e:	4b27      	ldr	r3, [pc, #156]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	f1c3 0307 	rsb	r3, r3, #7
 8011aa6:	2b04      	cmp	r3, #4
 8011aa8:	d00b      	beq.n	8011ac2 <xPortStartScheduler+0xe2>
	__asm volatile
 8011aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aae:	f383 8811 	msr	BASEPRI, r3
 8011ab2:	f3bf 8f6f 	isb	sy
 8011ab6:	f3bf 8f4f 	dsb	sy
 8011aba:	60fb      	str	r3, [r7, #12]
}
 8011abc:	bf00      	nop
 8011abe:	bf00      	nop
 8011ac0:	e7fd      	b.n	8011abe <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	021b      	lsls	r3, r3, #8
 8011ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011aca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011acc:	4b1b      	ldr	r3, [pc, #108]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011ad4:	4a19      	ldr	r2, [pc, #100]	@ (8011b3c <xPortStartScheduler+0x15c>)
 8011ad6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011ad8:	68bb      	ldr	r3, [r7, #8]
 8011ada:	b2da      	uxtb	r2, r3
 8011adc:	69fb      	ldr	r3, [r7, #28]
 8011ade:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011ae0:	4b17      	ldr	r3, [pc, #92]	@ (8011b40 <xPortStartScheduler+0x160>)
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	4a16      	ldr	r2, [pc, #88]	@ (8011b40 <xPortStartScheduler+0x160>)
 8011ae6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011aea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011aec:	4b14      	ldr	r3, [pc, #80]	@ (8011b40 <xPortStartScheduler+0x160>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	4a13      	ldr	r2, [pc, #76]	@ (8011b40 <xPortStartScheduler+0x160>)
 8011af2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011af6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011af8:	f000 f8e0 	bl	8011cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011afc:	4b11      	ldr	r3, [pc, #68]	@ (8011b44 <xPortStartScheduler+0x164>)
 8011afe:	2200      	movs	r2, #0
 8011b00:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011b02:	f000 f8ff 	bl	8011d04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011b06:	4b10      	ldr	r3, [pc, #64]	@ (8011b48 <xPortStartScheduler+0x168>)
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8011b48 <xPortStartScheduler+0x168>)
 8011b0c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011b10:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011b12:	f7ff ff51 	bl	80119b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011b16:	f7fe fff7 	bl	8010b08 <vTaskSwitchContext>
	prvTaskExitError();
 8011b1a:	f7ff ff07 	bl	801192c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011b1e:	2300      	movs	r3, #0
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3720      	adds	r7, #32
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}
 8011b28:	e000ed00 	.word	0xe000ed00
 8011b2c:	410fc271 	.word	0x410fc271
 8011b30:	410fc270 	.word	0x410fc270
 8011b34:	e000e400 	.word	0xe000e400
 8011b38:	20002ed0 	.word	0x20002ed0
 8011b3c:	20002ed4 	.word	0x20002ed4
 8011b40:	e000ed20 	.word	0xe000ed20
 8011b44:	20000010 	.word	0x20000010
 8011b48:	e000ef34 	.word	0xe000ef34

08011b4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011b4c:	b480      	push	{r7}
 8011b4e:	b083      	sub	sp, #12
 8011b50:	af00      	add	r7, sp, #0
	__asm volatile
 8011b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b56:	f383 8811 	msr	BASEPRI, r3
 8011b5a:	f3bf 8f6f 	isb	sy
 8011b5e:	f3bf 8f4f 	dsb	sy
 8011b62:	607b      	str	r3, [r7, #4]
}
 8011b64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011b66:	4b10      	ldr	r3, [pc, #64]	@ (8011ba8 <vPortEnterCritical+0x5c>)
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	3301      	adds	r3, #1
 8011b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8011ba8 <vPortEnterCritical+0x5c>)
 8011b6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011b70:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba8 <vPortEnterCritical+0x5c>)
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d110      	bne.n	8011b9a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011b78:	4b0c      	ldr	r3, [pc, #48]	@ (8011bac <vPortEnterCritical+0x60>)
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	b2db      	uxtb	r3, r3
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d00b      	beq.n	8011b9a <vPortEnterCritical+0x4e>
	__asm volatile
 8011b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b86:	f383 8811 	msr	BASEPRI, r3
 8011b8a:	f3bf 8f6f 	isb	sy
 8011b8e:	f3bf 8f4f 	dsb	sy
 8011b92:	603b      	str	r3, [r7, #0]
}
 8011b94:	bf00      	nop
 8011b96:	bf00      	nop
 8011b98:	e7fd      	b.n	8011b96 <vPortEnterCritical+0x4a>
	}
}
 8011b9a:	bf00      	nop
 8011b9c:	370c      	adds	r7, #12
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba4:	4770      	bx	lr
 8011ba6:	bf00      	nop
 8011ba8:	20000010 	.word	0x20000010
 8011bac:	e000ed04 	.word	0xe000ed04

08011bb0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011bb0:	b480      	push	{r7}
 8011bb2:	b083      	sub	sp, #12
 8011bb4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011bb6:	4b12      	ldr	r3, [pc, #72]	@ (8011c00 <vPortExitCritical+0x50>)
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d10b      	bne.n	8011bd6 <vPortExitCritical+0x26>
	__asm volatile
 8011bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bc2:	f383 8811 	msr	BASEPRI, r3
 8011bc6:	f3bf 8f6f 	isb	sy
 8011bca:	f3bf 8f4f 	dsb	sy
 8011bce:	607b      	str	r3, [r7, #4]
}
 8011bd0:	bf00      	nop
 8011bd2:	bf00      	nop
 8011bd4:	e7fd      	b.n	8011bd2 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8011c00 <vPortExitCritical+0x50>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	3b01      	subs	r3, #1
 8011bdc:	4a08      	ldr	r2, [pc, #32]	@ (8011c00 <vPortExitCritical+0x50>)
 8011bde:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011be0:	4b07      	ldr	r3, [pc, #28]	@ (8011c00 <vPortExitCritical+0x50>)
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d105      	bne.n	8011bf4 <vPortExitCritical+0x44>
 8011be8:	2300      	movs	r3, #0
 8011bea:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011bec:	683b      	ldr	r3, [r7, #0]
 8011bee:	f383 8811 	msr	BASEPRI, r3
}
 8011bf2:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011bf4:	bf00      	nop
 8011bf6:	370c      	adds	r7, #12
 8011bf8:	46bd      	mov	sp, r7
 8011bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfe:	4770      	bx	lr
 8011c00:	20000010 	.word	0x20000010
	...

08011c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011c10:	f3ef 8009 	mrs	r0, PSP
 8011c14:	f3bf 8f6f 	isb	sy
 8011c18:	4b15      	ldr	r3, [pc, #84]	@ (8011c70 <pxCurrentTCBConst>)
 8011c1a:	681a      	ldr	r2, [r3, #0]
 8011c1c:	f01e 0f10 	tst.w	lr, #16
 8011c20:	bf08      	it	eq
 8011c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c2a:	6010      	str	r0, [r2, #0]
 8011c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011c30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011c34:	f380 8811 	msr	BASEPRI, r0
 8011c38:	f3bf 8f4f 	dsb	sy
 8011c3c:	f3bf 8f6f 	isb	sy
 8011c40:	f7fe ff62 	bl	8010b08 <vTaskSwitchContext>
 8011c44:	f04f 0000 	mov.w	r0, #0
 8011c48:	f380 8811 	msr	BASEPRI, r0
 8011c4c:	bc09      	pop	{r0, r3}
 8011c4e:	6819      	ldr	r1, [r3, #0]
 8011c50:	6808      	ldr	r0, [r1, #0]
 8011c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c56:	f01e 0f10 	tst.w	lr, #16
 8011c5a:	bf08      	it	eq
 8011c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011c60:	f380 8809 	msr	PSP, r0
 8011c64:	f3bf 8f6f 	isb	sy
 8011c68:	4770      	bx	lr
 8011c6a:	bf00      	nop
 8011c6c:	f3af 8000 	nop.w

08011c70 <pxCurrentTCBConst>:
 8011c70:	200028a4 	.word	0x200028a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011c74:	bf00      	nop
 8011c76:	bf00      	nop

08011c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b082      	sub	sp, #8
 8011c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8011c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c82:	f383 8811 	msr	BASEPRI, r3
 8011c86:	f3bf 8f6f 	isb	sy
 8011c8a:	f3bf 8f4f 	dsb	sy
 8011c8e:	607b      	str	r3, [r7, #4]
}
 8011c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011c92:	f7fe fe7f 	bl	8010994 <xTaskIncrementTick>
 8011c96:	4603      	mov	r3, r0
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d003      	beq.n	8011ca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011c9c:	4b06      	ldr	r3, [pc, #24]	@ (8011cb8 <xPortSysTickHandler+0x40>)
 8011c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ca2:	601a      	str	r2, [r3, #0]
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	f383 8811 	msr	BASEPRI, r3
}
 8011cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011cb0:	bf00      	nop
 8011cb2:	3708      	adds	r7, #8
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd80      	pop	{r7, pc}
 8011cb8:	e000ed04 	.word	0xe000ed04

08011cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011cbc:	b480      	push	{r7}
 8011cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8011cf0 <vPortSetupTimerInterrupt+0x34>)
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8011cf4 <vPortSetupTimerInterrupt+0x38>)
 8011cc8:	2200      	movs	r2, #0
 8011cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8011cf8 <vPortSetupTimerInterrupt+0x3c>)
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8011cfc <vPortSetupTimerInterrupt+0x40>)
 8011cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8011cd6:	099b      	lsrs	r3, r3, #6
 8011cd8:	4a09      	ldr	r2, [pc, #36]	@ (8011d00 <vPortSetupTimerInterrupt+0x44>)
 8011cda:	3b01      	subs	r3, #1
 8011cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011cde:	4b04      	ldr	r3, [pc, #16]	@ (8011cf0 <vPortSetupTimerInterrupt+0x34>)
 8011ce0:	2207      	movs	r2, #7
 8011ce2:	601a      	str	r2, [r3, #0]
}
 8011ce4:	bf00      	nop
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cec:	4770      	bx	lr
 8011cee:	bf00      	nop
 8011cf0:	e000e010 	.word	0xe000e010
 8011cf4:	e000e018 	.word	0xe000e018
 8011cf8:	20000004 	.word	0x20000004
 8011cfc:	10624dd3 	.word	0x10624dd3
 8011d00:	e000e014 	.word	0xe000e014

08011d04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011d04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011d14 <vPortEnableVFP+0x10>
 8011d08:	6801      	ldr	r1, [r0, #0]
 8011d0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011d0e:	6001      	str	r1, [r0, #0]
 8011d10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011d12:	bf00      	nop
 8011d14:	e000ed88 	.word	0xe000ed88

08011d18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011d18:	b480      	push	{r7}
 8011d1a:	b085      	sub	sp, #20
 8011d1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011d1e:	f3ef 8305 	mrs	r3, IPSR
 8011d22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	2b0f      	cmp	r3, #15
 8011d28:	d915      	bls.n	8011d56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011d2a:	4a18      	ldr	r2, [pc, #96]	@ (8011d8c <vPortValidateInterruptPriority+0x74>)
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	4413      	add	r3, r2
 8011d30:	781b      	ldrb	r3, [r3, #0]
 8011d32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011d34:	4b16      	ldr	r3, [pc, #88]	@ (8011d90 <vPortValidateInterruptPriority+0x78>)
 8011d36:	781b      	ldrb	r3, [r3, #0]
 8011d38:	7afa      	ldrb	r2, [r7, #11]
 8011d3a:	429a      	cmp	r2, r3
 8011d3c:	d20b      	bcs.n	8011d56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d42:	f383 8811 	msr	BASEPRI, r3
 8011d46:	f3bf 8f6f 	isb	sy
 8011d4a:	f3bf 8f4f 	dsb	sy
 8011d4e:	607b      	str	r3, [r7, #4]
}
 8011d50:	bf00      	nop
 8011d52:	bf00      	nop
 8011d54:	e7fd      	b.n	8011d52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011d56:	4b0f      	ldr	r3, [pc, #60]	@ (8011d94 <vPortValidateInterruptPriority+0x7c>)
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8011d98 <vPortValidateInterruptPriority+0x80>)
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	429a      	cmp	r2, r3
 8011d64:	d90b      	bls.n	8011d7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d6a:	f383 8811 	msr	BASEPRI, r3
 8011d6e:	f3bf 8f6f 	isb	sy
 8011d72:	f3bf 8f4f 	dsb	sy
 8011d76:	603b      	str	r3, [r7, #0]
}
 8011d78:	bf00      	nop
 8011d7a:	bf00      	nop
 8011d7c:	e7fd      	b.n	8011d7a <vPortValidateInterruptPriority+0x62>
	}
 8011d7e:	bf00      	nop
 8011d80:	3714      	adds	r7, #20
 8011d82:	46bd      	mov	sp, r7
 8011d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d88:	4770      	bx	lr
 8011d8a:	bf00      	nop
 8011d8c:	e000e3f0 	.word	0xe000e3f0
 8011d90:	20002ed0 	.word	0x20002ed0
 8011d94:	e000ed0c 	.word	0xe000ed0c
 8011d98:	20002ed4 	.word	0x20002ed4

08011d9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b08a      	sub	sp, #40	@ 0x28
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011da4:	2300      	movs	r3, #0
 8011da6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011da8:	f7fe fd38 	bl	801081c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011dac:	4b5c      	ldr	r3, [pc, #368]	@ (8011f20 <pvPortMalloc+0x184>)
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d101      	bne.n	8011db8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011db4:	f000 f924 	bl	8012000 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011db8:	4b5a      	ldr	r3, [pc, #360]	@ (8011f24 <pvPortMalloc+0x188>)
 8011dba:	681a      	ldr	r2, [r3, #0]
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	4013      	ands	r3, r2
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	f040 8095 	bne.w	8011ef0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d01e      	beq.n	8011e0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011dcc:	2208      	movs	r2, #8
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	4413      	add	r3, r2
 8011dd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	f003 0307 	and.w	r3, r3, #7
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d015      	beq.n	8011e0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f023 0307 	bic.w	r3, r3, #7
 8011de4:	3308      	adds	r3, #8
 8011de6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f003 0307 	and.w	r3, r3, #7
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d00b      	beq.n	8011e0a <pvPortMalloc+0x6e>
	__asm volatile
 8011df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011df6:	f383 8811 	msr	BASEPRI, r3
 8011dfa:	f3bf 8f6f 	isb	sy
 8011dfe:	f3bf 8f4f 	dsb	sy
 8011e02:	617b      	str	r3, [r7, #20]
}
 8011e04:	bf00      	nop
 8011e06:	bf00      	nop
 8011e08:	e7fd      	b.n	8011e06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d06f      	beq.n	8011ef0 <pvPortMalloc+0x154>
 8011e10:	4b45      	ldr	r3, [pc, #276]	@ (8011f28 <pvPortMalloc+0x18c>)
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	687a      	ldr	r2, [r7, #4]
 8011e16:	429a      	cmp	r2, r3
 8011e18:	d86a      	bhi.n	8011ef0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011e1a:	4b44      	ldr	r3, [pc, #272]	@ (8011f2c <pvPortMalloc+0x190>)
 8011e1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011e1e:	4b43      	ldr	r3, [pc, #268]	@ (8011f2c <pvPortMalloc+0x190>)
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011e24:	e004      	b.n	8011e30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e32:	685b      	ldr	r3, [r3, #4]
 8011e34:	687a      	ldr	r2, [r7, #4]
 8011e36:	429a      	cmp	r2, r3
 8011e38:	d903      	bls.n	8011e42 <pvPortMalloc+0xa6>
 8011e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d1f1      	bne.n	8011e26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011e42:	4b37      	ldr	r3, [pc, #220]	@ (8011f20 <pvPortMalloc+0x184>)
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	d051      	beq.n	8011ef0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011e4c:	6a3b      	ldr	r3, [r7, #32]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	2208      	movs	r2, #8
 8011e52:	4413      	add	r3, r2
 8011e54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e58:	681a      	ldr	r2, [r3, #0]
 8011e5a:	6a3b      	ldr	r3, [r7, #32]
 8011e5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e60:	685a      	ldr	r2, [r3, #4]
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	1ad2      	subs	r2, r2, r3
 8011e66:	2308      	movs	r3, #8
 8011e68:	005b      	lsls	r3, r3, #1
 8011e6a:	429a      	cmp	r2, r3
 8011e6c:	d920      	bls.n	8011eb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	4413      	add	r3, r2
 8011e74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e76:	69bb      	ldr	r3, [r7, #24]
 8011e78:	f003 0307 	and.w	r3, r3, #7
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d00b      	beq.n	8011e98 <pvPortMalloc+0xfc>
	__asm volatile
 8011e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e84:	f383 8811 	msr	BASEPRI, r3
 8011e88:	f3bf 8f6f 	isb	sy
 8011e8c:	f3bf 8f4f 	dsb	sy
 8011e90:	613b      	str	r3, [r7, #16]
}
 8011e92:	bf00      	nop
 8011e94:	bf00      	nop
 8011e96:	e7fd      	b.n	8011e94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e9a:	685a      	ldr	r2, [r3, #4]
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	1ad2      	subs	r2, r2, r3
 8011ea0:	69bb      	ldr	r3, [r7, #24]
 8011ea2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ea6:	687a      	ldr	r2, [r7, #4]
 8011ea8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011eaa:	69b8      	ldr	r0, [r7, #24]
 8011eac:	f000 f90a 	bl	80120c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8011f28 <pvPortMalloc+0x18c>)
 8011eb2:	681a      	ldr	r2, [r3, #0]
 8011eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eb6:	685b      	ldr	r3, [r3, #4]
 8011eb8:	1ad3      	subs	r3, r2, r3
 8011eba:	4a1b      	ldr	r2, [pc, #108]	@ (8011f28 <pvPortMalloc+0x18c>)
 8011ebc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8011f28 <pvPortMalloc+0x18c>)
 8011ec0:	681a      	ldr	r2, [r3, #0]
 8011ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8011f30 <pvPortMalloc+0x194>)
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d203      	bcs.n	8011ed2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011eca:	4b17      	ldr	r3, [pc, #92]	@ (8011f28 <pvPortMalloc+0x18c>)
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	4a18      	ldr	r2, [pc, #96]	@ (8011f30 <pvPortMalloc+0x194>)
 8011ed0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ed4:	685a      	ldr	r2, [r3, #4]
 8011ed6:	4b13      	ldr	r3, [pc, #76]	@ (8011f24 <pvPortMalloc+0x188>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	431a      	orrs	r2, r3
 8011edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ede:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011ee6:	4b13      	ldr	r3, [pc, #76]	@ (8011f34 <pvPortMalloc+0x198>)
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	3301      	adds	r3, #1
 8011eec:	4a11      	ldr	r2, [pc, #68]	@ (8011f34 <pvPortMalloc+0x198>)
 8011eee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011ef0:	f7fe fca2 	bl	8010838 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ef4:	69fb      	ldr	r3, [r7, #28]
 8011ef6:	f003 0307 	and.w	r3, r3, #7
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d00b      	beq.n	8011f16 <pvPortMalloc+0x17a>
	__asm volatile
 8011efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f02:	f383 8811 	msr	BASEPRI, r3
 8011f06:	f3bf 8f6f 	isb	sy
 8011f0a:	f3bf 8f4f 	dsb	sy
 8011f0e:	60fb      	str	r3, [r7, #12]
}
 8011f10:	bf00      	nop
 8011f12:	bf00      	nop
 8011f14:	e7fd      	b.n	8011f12 <pvPortMalloc+0x176>
	return pvReturn;
 8011f16:	69fb      	ldr	r3, [r7, #28]
}
 8011f18:	4618      	mov	r0, r3
 8011f1a:	3728      	adds	r7, #40	@ 0x28
 8011f1c:	46bd      	mov	sp, r7
 8011f1e:	bd80      	pop	{r7, pc}
 8011f20:	20006ae0 	.word	0x20006ae0
 8011f24:	20006af4 	.word	0x20006af4
 8011f28:	20006ae4 	.word	0x20006ae4
 8011f2c:	20006ad8 	.word	0x20006ad8
 8011f30:	20006ae8 	.word	0x20006ae8
 8011f34:	20006aec 	.word	0x20006aec

08011f38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b086      	sub	sp, #24
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d04f      	beq.n	8011fea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011f4a:	2308      	movs	r3, #8
 8011f4c:	425b      	negs	r3, r3
 8011f4e:	697a      	ldr	r2, [r7, #20]
 8011f50:	4413      	add	r3, r2
 8011f52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011f54:	697b      	ldr	r3, [r7, #20]
 8011f56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011f58:	693b      	ldr	r3, [r7, #16]
 8011f5a:	685a      	ldr	r2, [r3, #4]
 8011f5c:	4b25      	ldr	r3, [pc, #148]	@ (8011ff4 <vPortFree+0xbc>)
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	4013      	ands	r3, r2
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d10b      	bne.n	8011f7e <vPortFree+0x46>
	__asm volatile
 8011f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6a:	f383 8811 	msr	BASEPRI, r3
 8011f6e:	f3bf 8f6f 	isb	sy
 8011f72:	f3bf 8f4f 	dsb	sy
 8011f76:	60fb      	str	r3, [r7, #12]
}
 8011f78:	bf00      	nop
 8011f7a:	bf00      	nop
 8011f7c:	e7fd      	b.n	8011f7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d00b      	beq.n	8011f9e <vPortFree+0x66>
	__asm volatile
 8011f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f8a:	f383 8811 	msr	BASEPRI, r3
 8011f8e:	f3bf 8f6f 	isb	sy
 8011f92:	f3bf 8f4f 	dsb	sy
 8011f96:	60bb      	str	r3, [r7, #8]
}
 8011f98:	bf00      	nop
 8011f9a:	bf00      	nop
 8011f9c:	e7fd      	b.n	8011f9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011f9e:	693b      	ldr	r3, [r7, #16]
 8011fa0:	685a      	ldr	r2, [r3, #4]
 8011fa2:	4b14      	ldr	r3, [pc, #80]	@ (8011ff4 <vPortFree+0xbc>)
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	4013      	ands	r3, r2
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d01e      	beq.n	8011fea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011fac:	693b      	ldr	r3, [r7, #16]
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d11a      	bne.n	8011fea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	685a      	ldr	r2, [r3, #4]
 8011fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8011ff4 <vPortFree+0xbc>)
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	43db      	mvns	r3, r3
 8011fbe:	401a      	ands	r2, r3
 8011fc0:	693b      	ldr	r3, [r7, #16]
 8011fc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011fc4:	f7fe fc2a 	bl	801081c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011fc8:	693b      	ldr	r3, [r7, #16]
 8011fca:	685a      	ldr	r2, [r3, #4]
 8011fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ff8 <vPortFree+0xc0>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	4413      	add	r3, r2
 8011fd2:	4a09      	ldr	r2, [pc, #36]	@ (8011ff8 <vPortFree+0xc0>)
 8011fd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011fd6:	6938      	ldr	r0, [r7, #16]
 8011fd8:	f000 f874 	bl	80120c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011fdc:	4b07      	ldr	r3, [pc, #28]	@ (8011ffc <vPortFree+0xc4>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	3301      	adds	r3, #1
 8011fe2:	4a06      	ldr	r2, [pc, #24]	@ (8011ffc <vPortFree+0xc4>)
 8011fe4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011fe6:	f7fe fc27 	bl	8010838 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011fea:	bf00      	nop
 8011fec:	3718      	adds	r7, #24
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd80      	pop	{r7, pc}
 8011ff2:	bf00      	nop
 8011ff4:	20006af4 	.word	0x20006af4
 8011ff8:	20006ae4 	.word	0x20006ae4
 8011ffc:	20006af0 	.word	0x20006af0

08012000 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012000:	b480      	push	{r7}
 8012002:	b085      	sub	sp, #20
 8012004:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012006:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801200a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801200c:	4b27      	ldr	r3, [pc, #156]	@ (80120ac <prvHeapInit+0xac>)
 801200e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	f003 0307 	and.w	r3, r3, #7
 8012016:	2b00      	cmp	r3, #0
 8012018:	d00c      	beq.n	8012034 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	3307      	adds	r3, #7
 801201e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	f023 0307 	bic.w	r3, r3, #7
 8012026:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012028:	68ba      	ldr	r2, [r7, #8]
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	1ad3      	subs	r3, r2, r3
 801202e:	4a1f      	ldr	r2, [pc, #124]	@ (80120ac <prvHeapInit+0xac>)
 8012030:	4413      	add	r3, r2
 8012032:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012038:	4a1d      	ldr	r2, [pc, #116]	@ (80120b0 <prvHeapInit+0xb0>)
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801203e:	4b1c      	ldr	r3, [pc, #112]	@ (80120b0 <prvHeapInit+0xb0>)
 8012040:	2200      	movs	r2, #0
 8012042:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	68ba      	ldr	r2, [r7, #8]
 8012048:	4413      	add	r3, r2
 801204a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801204c:	2208      	movs	r2, #8
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	1a9b      	subs	r3, r3, r2
 8012052:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	f023 0307 	bic.w	r3, r3, #7
 801205a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	4a15      	ldr	r2, [pc, #84]	@ (80120b4 <prvHeapInit+0xb4>)
 8012060:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012062:	4b14      	ldr	r3, [pc, #80]	@ (80120b4 <prvHeapInit+0xb4>)
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	2200      	movs	r2, #0
 8012068:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801206a:	4b12      	ldr	r3, [pc, #72]	@ (80120b4 <prvHeapInit+0xb4>)
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	2200      	movs	r2, #0
 8012070:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012076:	683b      	ldr	r3, [r7, #0]
 8012078:	68fa      	ldr	r2, [r7, #12]
 801207a:	1ad2      	subs	r2, r2, r3
 801207c:	683b      	ldr	r3, [r7, #0]
 801207e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012080:	4b0c      	ldr	r3, [pc, #48]	@ (80120b4 <prvHeapInit+0xb4>)
 8012082:	681a      	ldr	r2, [r3, #0]
 8012084:	683b      	ldr	r3, [r7, #0]
 8012086:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	685b      	ldr	r3, [r3, #4]
 801208c:	4a0a      	ldr	r2, [pc, #40]	@ (80120b8 <prvHeapInit+0xb8>)
 801208e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	685b      	ldr	r3, [r3, #4]
 8012094:	4a09      	ldr	r2, [pc, #36]	@ (80120bc <prvHeapInit+0xbc>)
 8012096:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012098:	4b09      	ldr	r3, [pc, #36]	@ (80120c0 <prvHeapInit+0xc0>)
 801209a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801209e:	601a      	str	r2, [r3, #0]
}
 80120a0:	bf00      	nop
 80120a2:	3714      	adds	r7, #20
 80120a4:	46bd      	mov	sp, r7
 80120a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120aa:	4770      	bx	lr
 80120ac:	20002ed8 	.word	0x20002ed8
 80120b0:	20006ad8 	.word	0x20006ad8
 80120b4:	20006ae0 	.word	0x20006ae0
 80120b8:	20006ae8 	.word	0x20006ae8
 80120bc:	20006ae4 	.word	0x20006ae4
 80120c0:	20006af4 	.word	0x20006af4

080120c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80120c4:	b480      	push	{r7}
 80120c6:	b085      	sub	sp, #20
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80120cc:	4b28      	ldr	r3, [pc, #160]	@ (8012170 <prvInsertBlockIntoFreeList+0xac>)
 80120ce:	60fb      	str	r3, [r7, #12]
 80120d0:	e002      	b.n	80120d8 <prvInsertBlockIntoFreeList+0x14>
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	60fb      	str	r3, [r7, #12]
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	687a      	ldr	r2, [r7, #4]
 80120de:	429a      	cmp	r2, r3
 80120e0:	d8f7      	bhi.n	80120d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	685b      	ldr	r3, [r3, #4]
 80120ea:	68ba      	ldr	r2, [r7, #8]
 80120ec:	4413      	add	r3, r2
 80120ee:	687a      	ldr	r2, [r7, #4]
 80120f0:	429a      	cmp	r2, r3
 80120f2:	d108      	bne.n	8012106 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	685a      	ldr	r2, [r3, #4]
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	685b      	ldr	r3, [r3, #4]
 80120fc:	441a      	add	r2, r3
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	685b      	ldr	r3, [r3, #4]
 801210e:	68ba      	ldr	r2, [r7, #8]
 8012110:	441a      	add	r2, r3
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	429a      	cmp	r2, r3
 8012118:	d118      	bne.n	801214c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	681a      	ldr	r2, [r3, #0]
 801211e:	4b15      	ldr	r3, [pc, #84]	@ (8012174 <prvInsertBlockIntoFreeList+0xb0>)
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	429a      	cmp	r2, r3
 8012124:	d00d      	beq.n	8012142 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	685a      	ldr	r2, [r3, #4]
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	685b      	ldr	r3, [r3, #4]
 8012130:	441a      	add	r2, r3
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	601a      	str	r2, [r3, #0]
 8012140:	e008      	b.n	8012154 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012142:	4b0c      	ldr	r3, [pc, #48]	@ (8012174 <prvInsertBlockIntoFreeList+0xb0>)
 8012144:	681a      	ldr	r2, [r3, #0]
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	601a      	str	r2, [r3, #0]
 801214a:	e003      	b.n	8012154 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	681a      	ldr	r2, [r3, #0]
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012154:	68fa      	ldr	r2, [r7, #12]
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	429a      	cmp	r2, r3
 801215a:	d002      	beq.n	8012162 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	687a      	ldr	r2, [r7, #4]
 8012160:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012162:	bf00      	nop
 8012164:	3714      	adds	r7, #20
 8012166:	46bd      	mov	sp, r7
 8012168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801216c:	4770      	bx	lr
 801216e:	bf00      	nop
 8012170:	20006ad8 	.word	0x20006ad8
 8012174:	20006ae0 	.word	0x20006ae0

08012178 <__cvt>:
 8012178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801217c:	ec57 6b10 	vmov	r6, r7, d0
 8012180:	2f00      	cmp	r7, #0
 8012182:	460c      	mov	r4, r1
 8012184:	4619      	mov	r1, r3
 8012186:	463b      	mov	r3, r7
 8012188:	bfbb      	ittet	lt
 801218a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801218e:	461f      	movlt	r7, r3
 8012190:	2300      	movge	r3, #0
 8012192:	232d      	movlt	r3, #45	@ 0x2d
 8012194:	700b      	strb	r3, [r1, #0]
 8012196:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012198:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801219c:	4691      	mov	r9, r2
 801219e:	f023 0820 	bic.w	r8, r3, #32
 80121a2:	bfbc      	itt	lt
 80121a4:	4632      	movlt	r2, r6
 80121a6:	4616      	movlt	r6, r2
 80121a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80121ac:	d005      	beq.n	80121ba <__cvt+0x42>
 80121ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80121b2:	d100      	bne.n	80121b6 <__cvt+0x3e>
 80121b4:	3401      	adds	r4, #1
 80121b6:	2102      	movs	r1, #2
 80121b8:	e000      	b.n	80121bc <__cvt+0x44>
 80121ba:	2103      	movs	r1, #3
 80121bc:	ab03      	add	r3, sp, #12
 80121be:	9301      	str	r3, [sp, #4]
 80121c0:	ab02      	add	r3, sp, #8
 80121c2:	9300      	str	r3, [sp, #0]
 80121c4:	ec47 6b10 	vmov	d0, r6, r7
 80121c8:	4653      	mov	r3, sl
 80121ca:	4622      	mov	r2, r4
 80121cc:	f000 fea4 	bl	8012f18 <_dtoa_r>
 80121d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80121d4:	4605      	mov	r5, r0
 80121d6:	d119      	bne.n	801220c <__cvt+0x94>
 80121d8:	f019 0f01 	tst.w	r9, #1
 80121dc:	d00e      	beq.n	80121fc <__cvt+0x84>
 80121de:	eb00 0904 	add.w	r9, r0, r4
 80121e2:	2200      	movs	r2, #0
 80121e4:	2300      	movs	r3, #0
 80121e6:	4630      	mov	r0, r6
 80121e8:	4639      	mov	r1, r7
 80121ea:	f7ee fc95 	bl	8000b18 <__aeabi_dcmpeq>
 80121ee:	b108      	cbz	r0, 80121f4 <__cvt+0x7c>
 80121f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80121f4:	2230      	movs	r2, #48	@ 0x30
 80121f6:	9b03      	ldr	r3, [sp, #12]
 80121f8:	454b      	cmp	r3, r9
 80121fa:	d31e      	bcc.n	801223a <__cvt+0xc2>
 80121fc:	9b03      	ldr	r3, [sp, #12]
 80121fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012200:	1b5b      	subs	r3, r3, r5
 8012202:	4628      	mov	r0, r5
 8012204:	6013      	str	r3, [r2, #0]
 8012206:	b004      	add	sp, #16
 8012208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801220c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012210:	eb00 0904 	add.w	r9, r0, r4
 8012214:	d1e5      	bne.n	80121e2 <__cvt+0x6a>
 8012216:	7803      	ldrb	r3, [r0, #0]
 8012218:	2b30      	cmp	r3, #48	@ 0x30
 801221a:	d10a      	bne.n	8012232 <__cvt+0xba>
 801221c:	2200      	movs	r2, #0
 801221e:	2300      	movs	r3, #0
 8012220:	4630      	mov	r0, r6
 8012222:	4639      	mov	r1, r7
 8012224:	f7ee fc78 	bl	8000b18 <__aeabi_dcmpeq>
 8012228:	b918      	cbnz	r0, 8012232 <__cvt+0xba>
 801222a:	f1c4 0401 	rsb	r4, r4, #1
 801222e:	f8ca 4000 	str.w	r4, [sl]
 8012232:	f8da 3000 	ldr.w	r3, [sl]
 8012236:	4499      	add	r9, r3
 8012238:	e7d3      	b.n	80121e2 <__cvt+0x6a>
 801223a:	1c59      	adds	r1, r3, #1
 801223c:	9103      	str	r1, [sp, #12]
 801223e:	701a      	strb	r2, [r3, #0]
 8012240:	e7d9      	b.n	80121f6 <__cvt+0x7e>

08012242 <__exponent>:
 8012242:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012244:	2900      	cmp	r1, #0
 8012246:	bfba      	itte	lt
 8012248:	4249      	neglt	r1, r1
 801224a:	232d      	movlt	r3, #45	@ 0x2d
 801224c:	232b      	movge	r3, #43	@ 0x2b
 801224e:	2909      	cmp	r1, #9
 8012250:	7002      	strb	r2, [r0, #0]
 8012252:	7043      	strb	r3, [r0, #1]
 8012254:	dd29      	ble.n	80122aa <__exponent+0x68>
 8012256:	f10d 0307 	add.w	r3, sp, #7
 801225a:	461d      	mov	r5, r3
 801225c:	270a      	movs	r7, #10
 801225e:	461a      	mov	r2, r3
 8012260:	fbb1 f6f7 	udiv	r6, r1, r7
 8012264:	fb07 1416 	mls	r4, r7, r6, r1
 8012268:	3430      	adds	r4, #48	@ 0x30
 801226a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801226e:	460c      	mov	r4, r1
 8012270:	2c63      	cmp	r4, #99	@ 0x63
 8012272:	f103 33ff 	add.w	r3, r3, #4294967295
 8012276:	4631      	mov	r1, r6
 8012278:	dcf1      	bgt.n	801225e <__exponent+0x1c>
 801227a:	3130      	adds	r1, #48	@ 0x30
 801227c:	1e94      	subs	r4, r2, #2
 801227e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012282:	1c41      	adds	r1, r0, #1
 8012284:	4623      	mov	r3, r4
 8012286:	42ab      	cmp	r3, r5
 8012288:	d30a      	bcc.n	80122a0 <__exponent+0x5e>
 801228a:	f10d 0309 	add.w	r3, sp, #9
 801228e:	1a9b      	subs	r3, r3, r2
 8012290:	42ac      	cmp	r4, r5
 8012292:	bf88      	it	hi
 8012294:	2300      	movhi	r3, #0
 8012296:	3302      	adds	r3, #2
 8012298:	4403      	add	r3, r0
 801229a:	1a18      	subs	r0, r3, r0
 801229c:	b003      	add	sp, #12
 801229e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80122a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80122a8:	e7ed      	b.n	8012286 <__exponent+0x44>
 80122aa:	2330      	movs	r3, #48	@ 0x30
 80122ac:	3130      	adds	r1, #48	@ 0x30
 80122ae:	7083      	strb	r3, [r0, #2]
 80122b0:	70c1      	strb	r1, [r0, #3]
 80122b2:	1d03      	adds	r3, r0, #4
 80122b4:	e7f1      	b.n	801229a <__exponent+0x58>
	...

080122b8 <_printf_float>:
 80122b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122bc:	b08d      	sub	sp, #52	@ 0x34
 80122be:	460c      	mov	r4, r1
 80122c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80122c4:	4616      	mov	r6, r2
 80122c6:	461f      	mov	r7, r3
 80122c8:	4605      	mov	r5, r0
 80122ca:	f000 fcb9 	bl	8012c40 <_localeconv_r>
 80122ce:	6803      	ldr	r3, [r0, #0]
 80122d0:	9304      	str	r3, [sp, #16]
 80122d2:	4618      	mov	r0, r3
 80122d4:	f7ed fff4 	bl	80002c0 <strlen>
 80122d8:	2300      	movs	r3, #0
 80122da:	930a      	str	r3, [sp, #40]	@ 0x28
 80122dc:	f8d8 3000 	ldr.w	r3, [r8]
 80122e0:	9005      	str	r0, [sp, #20]
 80122e2:	3307      	adds	r3, #7
 80122e4:	f023 0307 	bic.w	r3, r3, #7
 80122e8:	f103 0208 	add.w	r2, r3, #8
 80122ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80122f0:	f8d4 b000 	ldr.w	fp, [r4]
 80122f4:	f8c8 2000 	str.w	r2, [r8]
 80122f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80122fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012300:	9307      	str	r3, [sp, #28]
 8012302:	f8cd 8018 	str.w	r8, [sp, #24]
 8012306:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801230a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801230e:	4b9c      	ldr	r3, [pc, #624]	@ (8012580 <_printf_float+0x2c8>)
 8012310:	f04f 32ff 	mov.w	r2, #4294967295
 8012314:	f7ee fc32 	bl	8000b7c <__aeabi_dcmpun>
 8012318:	bb70      	cbnz	r0, 8012378 <_printf_float+0xc0>
 801231a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801231e:	4b98      	ldr	r3, [pc, #608]	@ (8012580 <_printf_float+0x2c8>)
 8012320:	f04f 32ff 	mov.w	r2, #4294967295
 8012324:	f7ee fc0c 	bl	8000b40 <__aeabi_dcmple>
 8012328:	bb30      	cbnz	r0, 8012378 <_printf_float+0xc0>
 801232a:	2200      	movs	r2, #0
 801232c:	2300      	movs	r3, #0
 801232e:	4640      	mov	r0, r8
 8012330:	4649      	mov	r1, r9
 8012332:	f7ee fbfb 	bl	8000b2c <__aeabi_dcmplt>
 8012336:	b110      	cbz	r0, 801233e <_printf_float+0x86>
 8012338:	232d      	movs	r3, #45	@ 0x2d
 801233a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801233e:	4a91      	ldr	r2, [pc, #580]	@ (8012584 <_printf_float+0x2cc>)
 8012340:	4b91      	ldr	r3, [pc, #580]	@ (8012588 <_printf_float+0x2d0>)
 8012342:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012346:	bf8c      	ite	hi
 8012348:	4690      	movhi	r8, r2
 801234a:	4698      	movls	r8, r3
 801234c:	2303      	movs	r3, #3
 801234e:	6123      	str	r3, [r4, #16]
 8012350:	f02b 0304 	bic.w	r3, fp, #4
 8012354:	6023      	str	r3, [r4, #0]
 8012356:	f04f 0900 	mov.w	r9, #0
 801235a:	9700      	str	r7, [sp, #0]
 801235c:	4633      	mov	r3, r6
 801235e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012360:	4621      	mov	r1, r4
 8012362:	4628      	mov	r0, r5
 8012364:	f000 f9d2 	bl	801270c <_printf_common>
 8012368:	3001      	adds	r0, #1
 801236a:	f040 808d 	bne.w	8012488 <_printf_float+0x1d0>
 801236e:	f04f 30ff 	mov.w	r0, #4294967295
 8012372:	b00d      	add	sp, #52	@ 0x34
 8012374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012378:	4642      	mov	r2, r8
 801237a:	464b      	mov	r3, r9
 801237c:	4640      	mov	r0, r8
 801237e:	4649      	mov	r1, r9
 8012380:	f7ee fbfc 	bl	8000b7c <__aeabi_dcmpun>
 8012384:	b140      	cbz	r0, 8012398 <_printf_float+0xe0>
 8012386:	464b      	mov	r3, r9
 8012388:	2b00      	cmp	r3, #0
 801238a:	bfbc      	itt	lt
 801238c:	232d      	movlt	r3, #45	@ 0x2d
 801238e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012392:	4a7e      	ldr	r2, [pc, #504]	@ (801258c <_printf_float+0x2d4>)
 8012394:	4b7e      	ldr	r3, [pc, #504]	@ (8012590 <_printf_float+0x2d8>)
 8012396:	e7d4      	b.n	8012342 <_printf_float+0x8a>
 8012398:	6863      	ldr	r3, [r4, #4]
 801239a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801239e:	9206      	str	r2, [sp, #24]
 80123a0:	1c5a      	adds	r2, r3, #1
 80123a2:	d13b      	bne.n	801241c <_printf_float+0x164>
 80123a4:	2306      	movs	r3, #6
 80123a6:	6063      	str	r3, [r4, #4]
 80123a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80123ac:	2300      	movs	r3, #0
 80123ae:	6022      	str	r2, [r4, #0]
 80123b0:	9303      	str	r3, [sp, #12]
 80123b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80123b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80123b8:	ab09      	add	r3, sp, #36	@ 0x24
 80123ba:	9300      	str	r3, [sp, #0]
 80123bc:	6861      	ldr	r1, [r4, #4]
 80123be:	ec49 8b10 	vmov	d0, r8, r9
 80123c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80123c6:	4628      	mov	r0, r5
 80123c8:	f7ff fed6 	bl	8012178 <__cvt>
 80123cc:	9b06      	ldr	r3, [sp, #24]
 80123ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80123d0:	2b47      	cmp	r3, #71	@ 0x47
 80123d2:	4680      	mov	r8, r0
 80123d4:	d129      	bne.n	801242a <_printf_float+0x172>
 80123d6:	1cc8      	adds	r0, r1, #3
 80123d8:	db02      	blt.n	80123e0 <_printf_float+0x128>
 80123da:	6863      	ldr	r3, [r4, #4]
 80123dc:	4299      	cmp	r1, r3
 80123de:	dd41      	ble.n	8012464 <_printf_float+0x1ac>
 80123e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80123e4:	fa5f fa8a 	uxtb.w	sl, sl
 80123e8:	3901      	subs	r1, #1
 80123ea:	4652      	mov	r2, sl
 80123ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80123f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80123f2:	f7ff ff26 	bl	8012242 <__exponent>
 80123f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123f8:	1813      	adds	r3, r2, r0
 80123fa:	2a01      	cmp	r2, #1
 80123fc:	4681      	mov	r9, r0
 80123fe:	6123      	str	r3, [r4, #16]
 8012400:	dc02      	bgt.n	8012408 <_printf_float+0x150>
 8012402:	6822      	ldr	r2, [r4, #0]
 8012404:	07d2      	lsls	r2, r2, #31
 8012406:	d501      	bpl.n	801240c <_printf_float+0x154>
 8012408:	3301      	adds	r3, #1
 801240a:	6123      	str	r3, [r4, #16]
 801240c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012410:	2b00      	cmp	r3, #0
 8012412:	d0a2      	beq.n	801235a <_printf_float+0xa2>
 8012414:	232d      	movs	r3, #45	@ 0x2d
 8012416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801241a:	e79e      	b.n	801235a <_printf_float+0xa2>
 801241c:	9a06      	ldr	r2, [sp, #24]
 801241e:	2a47      	cmp	r2, #71	@ 0x47
 8012420:	d1c2      	bne.n	80123a8 <_printf_float+0xf0>
 8012422:	2b00      	cmp	r3, #0
 8012424:	d1c0      	bne.n	80123a8 <_printf_float+0xf0>
 8012426:	2301      	movs	r3, #1
 8012428:	e7bd      	b.n	80123a6 <_printf_float+0xee>
 801242a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801242e:	d9db      	bls.n	80123e8 <_printf_float+0x130>
 8012430:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012434:	d118      	bne.n	8012468 <_printf_float+0x1b0>
 8012436:	2900      	cmp	r1, #0
 8012438:	6863      	ldr	r3, [r4, #4]
 801243a:	dd0b      	ble.n	8012454 <_printf_float+0x19c>
 801243c:	6121      	str	r1, [r4, #16]
 801243e:	b913      	cbnz	r3, 8012446 <_printf_float+0x18e>
 8012440:	6822      	ldr	r2, [r4, #0]
 8012442:	07d0      	lsls	r0, r2, #31
 8012444:	d502      	bpl.n	801244c <_printf_float+0x194>
 8012446:	3301      	adds	r3, #1
 8012448:	440b      	add	r3, r1
 801244a:	6123      	str	r3, [r4, #16]
 801244c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801244e:	f04f 0900 	mov.w	r9, #0
 8012452:	e7db      	b.n	801240c <_printf_float+0x154>
 8012454:	b913      	cbnz	r3, 801245c <_printf_float+0x1a4>
 8012456:	6822      	ldr	r2, [r4, #0]
 8012458:	07d2      	lsls	r2, r2, #31
 801245a:	d501      	bpl.n	8012460 <_printf_float+0x1a8>
 801245c:	3302      	adds	r3, #2
 801245e:	e7f4      	b.n	801244a <_printf_float+0x192>
 8012460:	2301      	movs	r3, #1
 8012462:	e7f2      	b.n	801244a <_printf_float+0x192>
 8012464:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801246a:	4299      	cmp	r1, r3
 801246c:	db05      	blt.n	801247a <_printf_float+0x1c2>
 801246e:	6823      	ldr	r3, [r4, #0]
 8012470:	6121      	str	r1, [r4, #16]
 8012472:	07d8      	lsls	r0, r3, #31
 8012474:	d5ea      	bpl.n	801244c <_printf_float+0x194>
 8012476:	1c4b      	adds	r3, r1, #1
 8012478:	e7e7      	b.n	801244a <_printf_float+0x192>
 801247a:	2900      	cmp	r1, #0
 801247c:	bfd4      	ite	le
 801247e:	f1c1 0202 	rsble	r2, r1, #2
 8012482:	2201      	movgt	r2, #1
 8012484:	4413      	add	r3, r2
 8012486:	e7e0      	b.n	801244a <_printf_float+0x192>
 8012488:	6823      	ldr	r3, [r4, #0]
 801248a:	055a      	lsls	r2, r3, #21
 801248c:	d407      	bmi.n	801249e <_printf_float+0x1e6>
 801248e:	6923      	ldr	r3, [r4, #16]
 8012490:	4642      	mov	r2, r8
 8012492:	4631      	mov	r1, r6
 8012494:	4628      	mov	r0, r5
 8012496:	47b8      	blx	r7
 8012498:	3001      	adds	r0, #1
 801249a:	d12b      	bne.n	80124f4 <_printf_float+0x23c>
 801249c:	e767      	b.n	801236e <_printf_float+0xb6>
 801249e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80124a2:	f240 80dd 	bls.w	8012660 <_printf_float+0x3a8>
 80124a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80124aa:	2200      	movs	r2, #0
 80124ac:	2300      	movs	r3, #0
 80124ae:	f7ee fb33 	bl	8000b18 <__aeabi_dcmpeq>
 80124b2:	2800      	cmp	r0, #0
 80124b4:	d033      	beq.n	801251e <_printf_float+0x266>
 80124b6:	4a37      	ldr	r2, [pc, #220]	@ (8012594 <_printf_float+0x2dc>)
 80124b8:	2301      	movs	r3, #1
 80124ba:	4631      	mov	r1, r6
 80124bc:	4628      	mov	r0, r5
 80124be:	47b8      	blx	r7
 80124c0:	3001      	adds	r0, #1
 80124c2:	f43f af54 	beq.w	801236e <_printf_float+0xb6>
 80124c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80124ca:	4543      	cmp	r3, r8
 80124cc:	db02      	blt.n	80124d4 <_printf_float+0x21c>
 80124ce:	6823      	ldr	r3, [r4, #0]
 80124d0:	07d8      	lsls	r0, r3, #31
 80124d2:	d50f      	bpl.n	80124f4 <_printf_float+0x23c>
 80124d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124d8:	4631      	mov	r1, r6
 80124da:	4628      	mov	r0, r5
 80124dc:	47b8      	blx	r7
 80124de:	3001      	adds	r0, #1
 80124e0:	f43f af45 	beq.w	801236e <_printf_float+0xb6>
 80124e4:	f04f 0900 	mov.w	r9, #0
 80124e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80124ec:	f104 0a1a 	add.w	sl, r4, #26
 80124f0:	45c8      	cmp	r8, r9
 80124f2:	dc09      	bgt.n	8012508 <_printf_float+0x250>
 80124f4:	6823      	ldr	r3, [r4, #0]
 80124f6:	079b      	lsls	r3, r3, #30
 80124f8:	f100 8103 	bmi.w	8012702 <_printf_float+0x44a>
 80124fc:	68e0      	ldr	r0, [r4, #12]
 80124fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012500:	4298      	cmp	r0, r3
 8012502:	bfb8      	it	lt
 8012504:	4618      	movlt	r0, r3
 8012506:	e734      	b.n	8012372 <_printf_float+0xba>
 8012508:	2301      	movs	r3, #1
 801250a:	4652      	mov	r2, sl
 801250c:	4631      	mov	r1, r6
 801250e:	4628      	mov	r0, r5
 8012510:	47b8      	blx	r7
 8012512:	3001      	adds	r0, #1
 8012514:	f43f af2b 	beq.w	801236e <_printf_float+0xb6>
 8012518:	f109 0901 	add.w	r9, r9, #1
 801251c:	e7e8      	b.n	80124f0 <_printf_float+0x238>
 801251e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012520:	2b00      	cmp	r3, #0
 8012522:	dc39      	bgt.n	8012598 <_printf_float+0x2e0>
 8012524:	4a1b      	ldr	r2, [pc, #108]	@ (8012594 <_printf_float+0x2dc>)
 8012526:	2301      	movs	r3, #1
 8012528:	4631      	mov	r1, r6
 801252a:	4628      	mov	r0, r5
 801252c:	47b8      	blx	r7
 801252e:	3001      	adds	r0, #1
 8012530:	f43f af1d 	beq.w	801236e <_printf_float+0xb6>
 8012534:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012538:	ea59 0303 	orrs.w	r3, r9, r3
 801253c:	d102      	bne.n	8012544 <_printf_float+0x28c>
 801253e:	6823      	ldr	r3, [r4, #0]
 8012540:	07d9      	lsls	r1, r3, #31
 8012542:	d5d7      	bpl.n	80124f4 <_printf_float+0x23c>
 8012544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012548:	4631      	mov	r1, r6
 801254a:	4628      	mov	r0, r5
 801254c:	47b8      	blx	r7
 801254e:	3001      	adds	r0, #1
 8012550:	f43f af0d 	beq.w	801236e <_printf_float+0xb6>
 8012554:	f04f 0a00 	mov.w	sl, #0
 8012558:	f104 0b1a 	add.w	fp, r4, #26
 801255c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801255e:	425b      	negs	r3, r3
 8012560:	4553      	cmp	r3, sl
 8012562:	dc01      	bgt.n	8012568 <_printf_float+0x2b0>
 8012564:	464b      	mov	r3, r9
 8012566:	e793      	b.n	8012490 <_printf_float+0x1d8>
 8012568:	2301      	movs	r3, #1
 801256a:	465a      	mov	r2, fp
 801256c:	4631      	mov	r1, r6
 801256e:	4628      	mov	r0, r5
 8012570:	47b8      	blx	r7
 8012572:	3001      	adds	r0, #1
 8012574:	f43f aefb 	beq.w	801236e <_printf_float+0xb6>
 8012578:	f10a 0a01 	add.w	sl, sl, #1
 801257c:	e7ee      	b.n	801255c <_printf_float+0x2a4>
 801257e:	bf00      	nop
 8012580:	7fefffff 	.word	0x7fefffff
 8012584:	08014d54 	.word	0x08014d54
 8012588:	08014d50 	.word	0x08014d50
 801258c:	08014d5c 	.word	0x08014d5c
 8012590:	08014d58 	.word	0x08014d58
 8012594:	08014d60 	.word	0x08014d60
 8012598:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801259a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801259e:	4553      	cmp	r3, sl
 80125a0:	bfa8      	it	ge
 80125a2:	4653      	movge	r3, sl
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	4699      	mov	r9, r3
 80125a8:	dc36      	bgt.n	8012618 <_printf_float+0x360>
 80125aa:	f04f 0b00 	mov.w	fp, #0
 80125ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125b2:	f104 021a 	add.w	r2, r4, #26
 80125b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80125b8:	9306      	str	r3, [sp, #24]
 80125ba:	eba3 0309 	sub.w	r3, r3, r9
 80125be:	455b      	cmp	r3, fp
 80125c0:	dc31      	bgt.n	8012626 <_printf_float+0x36e>
 80125c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125c4:	459a      	cmp	sl, r3
 80125c6:	dc3a      	bgt.n	801263e <_printf_float+0x386>
 80125c8:	6823      	ldr	r3, [r4, #0]
 80125ca:	07da      	lsls	r2, r3, #31
 80125cc:	d437      	bmi.n	801263e <_printf_float+0x386>
 80125ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125d0:	ebaa 0903 	sub.w	r9, sl, r3
 80125d4:	9b06      	ldr	r3, [sp, #24]
 80125d6:	ebaa 0303 	sub.w	r3, sl, r3
 80125da:	4599      	cmp	r9, r3
 80125dc:	bfa8      	it	ge
 80125de:	4699      	movge	r9, r3
 80125e0:	f1b9 0f00 	cmp.w	r9, #0
 80125e4:	dc33      	bgt.n	801264e <_printf_float+0x396>
 80125e6:	f04f 0800 	mov.w	r8, #0
 80125ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125ee:	f104 0b1a 	add.w	fp, r4, #26
 80125f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125f4:	ebaa 0303 	sub.w	r3, sl, r3
 80125f8:	eba3 0309 	sub.w	r3, r3, r9
 80125fc:	4543      	cmp	r3, r8
 80125fe:	f77f af79 	ble.w	80124f4 <_printf_float+0x23c>
 8012602:	2301      	movs	r3, #1
 8012604:	465a      	mov	r2, fp
 8012606:	4631      	mov	r1, r6
 8012608:	4628      	mov	r0, r5
 801260a:	47b8      	blx	r7
 801260c:	3001      	adds	r0, #1
 801260e:	f43f aeae 	beq.w	801236e <_printf_float+0xb6>
 8012612:	f108 0801 	add.w	r8, r8, #1
 8012616:	e7ec      	b.n	80125f2 <_printf_float+0x33a>
 8012618:	4642      	mov	r2, r8
 801261a:	4631      	mov	r1, r6
 801261c:	4628      	mov	r0, r5
 801261e:	47b8      	blx	r7
 8012620:	3001      	adds	r0, #1
 8012622:	d1c2      	bne.n	80125aa <_printf_float+0x2f2>
 8012624:	e6a3      	b.n	801236e <_printf_float+0xb6>
 8012626:	2301      	movs	r3, #1
 8012628:	4631      	mov	r1, r6
 801262a:	4628      	mov	r0, r5
 801262c:	9206      	str	r2, [sp, #24]
 801262e:	47b8      	blx	r7
 8012630:	3001      	adds	r0, #1
 8012632:	f43f ae9c 	beq.w	801236e <_printf_float+0xb6>
 8012636:	9a06      	ldr	r2, [sp, #24]
 8012638:	f10b 0b01 	add.w	fp, fp, #1
 801263c:	e7bb      	b.n	80125b6 <_printf_float+0x2fe>
 801263e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012642:	4631      	mov	r1, r6
 8012644:	4628      	mov	r0, r5
 8012646:	47b8      	blx	r7
 8012648:	3001      	adds	r0, #1
 801264a:	d1c0      	bne.n	80125ce <_printf_float+0x316>
 801264c:	e68f      	b.n	801236e <_printf_float+0xb6>
 801264e:	9a06      	ldr	r2, [sp, #24]
 8012650:	464b      	mov	r3, r9
 8012652:	4442      	add	r2, r8
 8012654:	4631      	mov	r1, r6
 8012656:	4628      	mov	r0, r5
 8012658:	47b8      	blx	r7
 801265a:	3001      	adds	r0, #1
 801265c:	d1c3      	bne.n	80125e6 <_printf_float+0x32e>
 801265e:	e686      	b.n	801236e <_printf_float+0xb6>
 8012660:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012664:	f1ba 0f01 	cmp.w	sl, #1
 8012668:	dc01      	bgt.n	801266e <_printf_float+0x3b6>
 801266a:	07db      	lsls	r3, r3, #31
 801266c:	d536      	bpl.n	80126dc <_printf_float+0x424>
 801266e:	2301      	movs	r3, #1
 8012670:	4642      	mov	r2, r8
 8012672:	4631      	mov	r1, r6
 8012674:	4628      	mov	r0, r5
 8012676:	47b8      	blx	r7
 8012678:	3001      	adds	r0, #1
 801267a:	f43f ae78 	beq.w	801236e <_printf_float+0xb6>
 801267e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012682:	4631      	mov	r1, r6
 8012684:	4628      	mov	r0, r5
 8012686:	47b8      	blx	r7
 8012688:	3001      	adds	r0, #1
 801268a:	f43f ae70 	beq.w	801236e <_printf_float+0xb6>
 801268e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012692:	2200      	movs	r2, #0
 8012694:	2300      	movs	r3, #0
 8012696:	f10a 3aff 	add.w	sl, sl, #4294967295
 801269a:	f7ee fa3d 	bl	8000b18 <__aeabi_dcmpeq>
 801269e:	b9c0      	cbnz	r0, 80126d2 <_printf_float+0x41a>
 80126a0:	4653      	mov	r3, sl
 80126a2:	f108 0201 	add.w	r2, r8, #1
 80126a6:	4631      	mov	r1, r6
 80126a8:	4628      	mov	r0, r5
 80126aa:	47b8      	blx	r7
 80126ac:	3001      	adds	r0, #1
 80126ae:	d10c      	bne.n	80126ca <_printf_float+0x412>
 80126b0:	e65d      	b.n	801236e <_printf_float+0xb6>
 80126b2:	2301      	movs	r3, #1
 80126b4:	465a      	mov	r2, fp
 80126b6:	4631      	mov	r1, r6
 80126b8:	4628      	mov	r0, r5
 80126ba:	47b8      	blx	r7
 80126bc:	3001      	adds	r0, #1
 80126be:	f43f ae56 	beq.w	801236e <_printf_float+0xb6>
 80126c2:	f108 0801 	add.w	r8, r8, #1
 80126c6:	45d0      	cmp	r8, sl
 80126c8:	dbf3      	blt.n	80126b2 <_printf_float+0x3fa>
 80126ca:	464b      	mov	r3, r9
 80126cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80126d0:	e6df      	b.n	8012492 <_printf_float+0x1da>
 80126d2:	f04f 0800 	mov.w	r8, #0
 80126d6:	f104 0b1a 	add.w	fp, r4, #26
 80126da:	e7f4      	b.n	80126c6 <_printf_float+0x40e>
 80126dc:	2301      	movs	r3, #1
 80126de:	4642      	mov	r2, r8
 80126e0:	e7e1      	b.n	80126a6 <_printf_float+0x3ee>
 80126e2:	2301      	movs	r3, #1
 80126e4:	464a      	mov	r2, r9
 80126e6:	4631      	mov	r1, r6
 80126e8:	4628      	mov	r0, r5
 80126ea:	47b8      	blx	r7
 80126ec:	3001      	adds	r0, #1
 80126ee:	f43f ae3e 	beq.w	801236e <_printf_float+0xb6>
 80126f2:	f108 0801 	add.w	r8, r8, #1
 80126f6:	68e3      	ldr	r3, [r4, #12]
 80126f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80126fa:	1a5b      	subs	r3, r3, r1
 80126fc:	4543      	cmp	r3, r8
 80126fe:	dcf0      	bgt.n	80126e2 <_printf_float+0x42a>
 8012700:	e6fc      	b.n	80124fc <_printf_float+0x244>
 8012702:	f04f 0800 	mov.w	r8, #0
 8012706:	f104 0919 	add.w	r9, r4, #25
 801270a:	e7f4      	b.n	80126f6 <_printf_float+0x43e>

0801270c <_printf_common>:
 801270c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012710:	4616      	mov	r6, r2
 8012712:	4698      	mov	r8, r3
 8012714:	688a      	ldr	r2, [r1, #8]
 8012716:	690b      	ldr	r3, [r1, #16]
 8012718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801271c:	4293      	cmp	r3, r2
 801271e:	bfb8      	it	lt
 8012720:	4613      	movlt	r3, r2
 8012722:	6033      	str	r3, [r6, #0]
 8012724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012728:	4607      	mov	r7, r0
 801272a:	460c      	mov	r4, r1
 801272c:	b10a      	cbz	r2, 8012732 <_printf_common+0x26>
 801272e:	3301      	adds	r3, #1
 8012730:	6033      	str	r3, [r6, #0]
 8012732:	6823      	ldr	r3, [r4, #0]
 8012734:	0699      	lsls	r1, r3, #26
 8012736:	bf42      	ittt	mi
 8012738:	6833      	ldrmi	r3, [r6, #0]
 801273a:	3302      	addmi	r3, #2
 801273c:	6033      	strmi	r3, [r6, #0]
 801273e:	6825      	ldr	r5, [r4, #0]
 8012740:	f015 0506 	ands.w	r5, r5, #6
 8012744:	d106      	bne.n	8012754 <_printf_common+0x48>
 8012746:	f104 0a19 	add.w	sl, r4, #25
 801274a:	68e3      	ldr	r3, [r4, #12]
 801274c:	6832      	ldr	r2, [r6, #0]
 801274e:	1a9b      	subs	r3, r3, r2
 8012750:	42ab      	cmp	r3, r5
 8012752:	dc26      	bgt.n	80127a2 <_printf_common+0x96>
 8012754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012758:	6822      	ldr	r2, [r4, #0]
 801275a:	3b00      	subs	r3, #0
 801275c:	bf18      	it	ne
 801275e:	2301      	movne	r3, #1
 8012760:	0692      	lsls	r2, r2, #26
 8012762:	d42b      	bmi.n	80127bc <_printf_common+0xb0>
 8012764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012768:	4641      	mov	r1, r8
 801276a:	4638      	mov	r0, r7
 801276c:	47c8      	blx	r9
 801276e:	3001      	adds	r0, #1
 8012770:	d01e      	beq.n	80127b0 <_printf_common+0xa4>
 8012772:	6823      	ldr	r3, [r4, #0]
 8012774:	6922      	ldr	r2, [r4, #16]
 8012776:	f003 0306 	and.w	r3, r3, #6
 801277a:	2b04      	cmp	r3, #4
 801277c:	bf02      	ittt	eq
 801277e:	68e5      	ldreq	r5, [r4, #12]
 8012780:	6833      	ldreq	r3, [r6, #0]
 8012782:	1aed      	subeq	r5, r5, r3
 8012784:	68a3      	ldr	r3, [r4, #8]
 8012786:	bf0c      	ite	eq
 8012788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801278c:	2500      	movne	r5, #0
 801278e:	4293      	cmp	r3, r2
 8012790:	bfc4      	itt	gt
 8012792:	1a9b      	subgt	r3, r3, r2
 8012794:	18ed      	addgt	r5, r5, r3
 8012796:	2600      	movs	r6, #0
 8012798:	341a      	adds	r4, #26
 801279a:	42b5      	cmp	r5, r6
 801279c:	d11a      	bne.n	80127d4 <_printf_common+0xc8>
 801279e:	2000      	movs	r0, #0
 80127a0:	e008      	b.n	80127b4 <_printf_common+0xa8>
 80127a2:	2301      	movs	r3, #1
 80127a4:	4652      	mov	r2, sl
 80127a6:	4641      	mov	r1, r8
 80127a8:	4638      	mov	r0, r7
 80127aa:	47c8      	blx	r9
 80127ac:	3001      	adds	r0, #1
 80127ae:	d103      	bne.n	80127b8 <_printf_common+0xac>
 80127b0:	f04f 30ff 	mov.w	r0, #4294967295
 80127b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127b8:	3501      	adds	r5, #1
 80127ba:	e7c6      	b.n	801274a <_printf_common+0x3e>
 80127bc:	18e1      	adds	r1, r4, r3
 80127be:	1c5a      	adds	r2, r3, #1
 80127c0:	2030      	movs	r0, #48	@ 0x30
 80127c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80127c6:	4422      	add	r2, r4
 80127c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80127cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80127d0:	3302      	adds	r3, #2
 80127d2:	e7c7      	b.n	8012764 <_printf_common+0x58>
 80127d4:	2301      	movs	r3, #1
 80127d6:	4622      	mov	r2, r4
 80127d8:	4641      	mov	r1, r8
 80127da:	4638      	mov	r0, r7
 80127dc:	47c8      	blx	r9
 80127de:	3001      	adds	r0, #1
 80127e0:	d0e6      	beq.n	80127b0 <_printf_common+0xa4>
 80127e2:	3601      	adds	r6, #1
 80127e4:	e7d9      	b.n	801279a <_printf_common+0x8e>
	...

080127e8 <_printf_i>:
 80127e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127ec:	7e0f      	ldrb	r7, [r1, #24]
 80127ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80127f0:	2f78      	cmp	r7, #120	@ 0x78
 80127f2:	4691      	mov	r9, r2
 80127f4:	4680      	mov	r8, r0
 80127f6:	460c      	mov	r4, r1
 80127f8:	469a      	mov	sl, r3
 80127fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80127fe:	d807      	bhi.n	8012810 <_printf_i+0x28>
 8012800:	2f62      	cmp	r7, #98	@ 0x62
 8012802:	d80a      	bhi.n	801281a <_printf_i+0x32>
 8012804:	2f00      	cmp	r7, #0
 8012806:	f000 80d1 	beq.w	80129ac <_printf_i+0x1c4>
 801280a:	2f58      	cmp	r7, #88	@ 0x58
 801280c:	f000 80b8 	beq.w	8012980 <_printf_i+0x198>
 8012810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012818:	e03a      	b.n	8012890 <_printf_i+0xa8>
 801281a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801281e:	2b15      	cmp	r3, #21
 8012820:	d8f6      	bhi.n	8012810 <_printf_i+0x28>
 8012822:	a101      	add	r1, pc, #4	@ (adr r1, 8012828 <_printf_i+0x40>)
 8012824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012828:	08012881 	.word	0x08012881
 801282c:	08012895 	.word	0x08012895
 8012830:	08012811 	.word	0x08012811
 8012834:	08012811 	.word	0x08012811
 8012838:	08012811 	.word	0x08012811
 801283c:	08012811 	.word	0x08012811
 8012840:	08012895 	.word	0x08012895
 8012844:	08012811 	.word	0x08012811
 8012848:	08012811 	.word	0x08012811
 801284c:	08012811 	.word	0x08012811
 8012850:	08012811 	.word	0x08012811
 8012854:	08012993 	.word	0x08012993
 8012858:	080128bf 	.word	0x080128bf
 801285c:	0801294d 	.word	0x0801294d
 8012860:	08012811 	.word	0x08012811
 8012864:	08012811 	.word	0x08012811
 8012868:	080129b5 	.word	0x080129b5
 801286c:	08012811 	.word	0x08012811
 8012870:	080128bf 	.word	0x080128bf
 8012874:	08012811 	.word	0x08012811
 8012878:	08012811 	.word	0x08012811
 801287c:	08012955 	.word	0x08012955
 8012880:	6833      	ldr	r3, [r6, #0]
 8012882:	1d1a      	adds	r2, r3, #4
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	6032      	str	r2, [r6, #0]
 8012888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801288c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012890:	2301      	movs	r3, #1
 8012892:	e09c      	b.n	80129ce <_printf_i+0x1e6>
 8012894:	6833      	ldr	r3, [r6, #0]
 8012896:	6820      	ldr	r0, [r4, #0]
 8012898:	1d19      	adds	r1, r3, #4
 801289a:	6031      	str	r1, [r6, #0]
 801289c:	0606      	lsls	r6, r0, #24
 801289e:	d501      	bpl.n	80128a4 <_printf_i+0xbc>
 80128a0:	681d      	ldr	r5, [r3, #0]
 80128a2:	e003      	b.n	80128ac <_printf_i+0xc4>
 80128a4:	0645      	lsls	r5, r0, #25
 80128a6:	d5fb      	bpl.n	80128a0 <_printf_i+0xb8>
 80128a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80128ac:	2d00      	cmp	r5, #0
 80128ae:	da03      	bge.n	80128b8 <_printf_i+0xd0>
 80128b0:	232d      	movs	r3, #45	@ 0x2d
 80128b2:	426d      	negs	r5, r5
 80128b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80128b8:	4858      	ldr	r0, [pc, #352]	@ (8012a1c <_printf_i+0x234>)
 80128ba:	230a      	movs	r3, #10
 80128bc:	e011      	b.n	80128e2 <_printf_i+0xfa>
 80128be:	6821      	ldr	r1, [r4, #0]
 80128c0:	6833      	ldr	r3, [r6, #0]
 80128c2:	0608      	lsls	r0, r1, #24
 80128c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80128c8:	d402      	bmi.n	80128d0 <_printf_i+0xe8>
 80128ca:	0649      	lsls	r1, r1, #25
 80128cc:	bf48      	it	mi
 80128ce:	b2ad      	uxthmi	r5, r5
 80128d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80128d2:	4852      	ldr	r0, [pc, #328]	@ (8012a1c <_printf_i+0x234>)
 80128d4:	6033      	str	r3, [r6, #0]
 80128d6:	bf14      	ite	ne
 80128d8:	230a      	movne	r3, #10
 80128da:	2308      	moveq	r3, #8
 80128dc:	2100      	movs	r1, #0
 80128de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80128e2:	6866      	ldr	r6, [r4, #4]
 80128e4:	60a6      	str	r6, [r4, #8]
 80128e6:	2e00      	cmp	r6, #0
 80128e8:	db05      	blt.n	80128f6 <_printf_i+0x10e>
 80128ea:	6821      	ldr	r1, [r4, #0]
 80128ec:	432e      	orrs	r6, r5
 80128ee:	f021 0104 	bic.w	r1, r1, #4
 80128f2:	6021      	str	r1, [r4, #0]
 80128f4:	d04b      	beq.n	801298e <_printf_i+0x1a6>
 80128f6:	4616      	mov	r6, r2
 80128f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80128fc:	fb03 5711 	mls	r7, r3, r1, r5
 8012900:	5dc7      	ldrb	r7, [r0, r7]
 8012902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012906:	462f      	mov	r7, r5
 8012908:	42bb      	cmp	r3, r7
 801290a:	460d      	mov	r5, r1
 801290c:	d9f4      	bls.n	80128f8 <_printf_i+0x110>
 801290e:	2b08      	cmp	r3, #8
 8012910:	d10b      	bne.n	801292a <_printf_i+0x142>
 8012912:	6823      	ldr	r3, [r4, #0]
 8012914:	07df      	lsls	r7, r3, #31
 8012916:	d508      	bpl.n	801292a <_printf_i+0x142>
 8012918:	6923      	ldr	r3, [r4, #16]
 801291a:	6861      	ldr	r1, [r4, #4]
 801291c:	4299      	cmp	r1, r3
 801291e:	bfde      	ittt	le
 8012920:	2330      	movle	r3, #48	@ 0x30
 8012922:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012926:	f106 36ff 	addle.w	r6, r6, #4294967295
 801292a:	1b92      	subs	r2, r2, r6
 801292c:	6122      	str	r2, [r4, #16]
 801292e:	f8cd a000 	str.w	sl, [sp]
 8012932:	464b      	mov	r3, r9
 8012934:	aa03      	add	r2, sp, #12
 8012936:	4621      	mov	r1, r4
 8012938:	4640      	mov	r0, r8
 801293a:	f7ff fee7 	bl	801270c <_printf_common>
 801293e:	3001      	adds	r0, #1
 8012940:	d14a      	bne.n	80129d8 <_printf_i+0x1f0>
 8012942:	f04f 30ff 	mov.w	r0, #4294967295
 8012946:	b004      	add	sp, #16
 8012948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801294c:	6823      	ldr	r3, [r4, #0]
 801294e:	f043 0320 	orr.w	r3, r3, #32
 8012952:	6023      	str	r3, [r4, #0]
 8012954:	4832      	ldr	r0, [pc, #200]	@ (8012a20 <_printf_i+0x238>)
 8012956:	2778      	movs	r7, #120	@ 0x78
 8012958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801295c:	6823      	ldr	r3, [r4, #0]
 801295e:	6831      	ldr	r1, [r6, #0]
 8012960:	061f      	lsls	r7, r3, #24
 8012962:	f851 5b04 	ldr.w	r5, [r1], #4
 8012966:	d402      	bmi.n	801296e <_printf_i+0x186>
 8012968:	065f      	lsls	r7, r3, #25
 801296a:	bf48      	it	mi
 801296c:	b2ad      	uxthmi	r5, r5
 801296e:	6031      	str	r1, [r6, #0]
 8012970:	07d9      	lsls	r1, r3, #31
 8012972:	bf44      	itt	mi
 8012974:	f043 0320 	orrmi.w	r3, r3, #32
 8012978:	6023      	strmi	r3, [r4, #0]
 801297a:	b11d      	cbz	r5, 8012984 <_printf_i+0x19c>
 801297c:	2310      	movs	r3, #16
 801297e:	e7ad      	b.n	80128dc <_printf_i+0xf4>
 8012980:	4826      	ldr	r0, [pc, #152]	@ (8012a1c <_printf_i+0x234>)
 8012982:	e7e9      	b.n	8012958 <_printf_i+0x170>
 8012984:	6823      	ldr	r3, [r4, #0]
 8012986:	f023 0320 	bic.w	r3, r3, #32
 801298a:	6023      	str	r3, [r4, #0]
 801298c:	e7f6      	b.n	801297c <_printf_i+0x194>
 801298e:	4616      	mov	r6, r2
 8012990:	e7bd      	b.n	801290e <_printf_i+0x126>
 8012992:	6833      	ldr	r3, [r6, #0]
 8012994:	6825      	ldr	r5, [r4, #0]
 8012996:	6961      	ldr	r1, [r4, #20]
 8012998:	1d18      	adds	r0, r3, #4
 801299a:	6030      	str	r0, [r6, #0]
 801299c:	062e      	lsls	r6, r5, #24
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	d501      	bpl.n	80129a6 <_printf_i+0x1be>
 80129a2:	6019      	str	r1, [r3, #0]
 80129a4:	e002      	b.n	80129ac <_printf_i+0x1c4>
 80129a6:	0668      	lsls	r0, r5, #25
 80129a8:	d5fb      	bpl.n	80129a2 <_printf_i+0x1ba>
 80129aa:	8019      	strh	r1, [r3, #0]
 80129ac:	2300      	movs	r3, #0
 80129ae:	6123      	str	r3, [r4, #16]
 80129b0:	4616      	mov	r6, r2
 80129b2:	e7bc      	b.n	801292e <_printf_i+0x146>
 80129b4:	6833      	ldr	r3, [r6, #0]
 80129b6:	1d1a      	adds	r2, r3, #4
 80129b8:	6032      	str	r2, [r6, #0]
 80129ba:	681e      	ldr	r6, [r3, #0]
 80129bc:	6862      	ldr	r2, [r4, #4]
 80129be:	2100      	movs	r1, #0
 80129c0:	4630      	mov	r0, r6
 80129c2:	f7ed fc2d 	bl	8000220 <memchr>
 80129c6:	b108      	cbz	r0, 80129cc <_printf_i+0x1e4>
 80129c8:	1b80      	subs	r0, r0, r6
 80129ca:	6060      	str	r0, [r4, #4]
 80129cc:	6863      	ldr	r3, [r4, #4]
 80129ce:	6123      	str	r3, [r4, #16]
 80129d0:	2300      	movs	r3, #0
 80129d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80129d6:	e7aa      	b.n	801292e <_printf_i+0x146>
 80129d8:	6923      	ldr	r3, [r4, #16]
 80129da:	4632      	mov	r2, r6
 80129dc:	4649      	mov	r1, r9
 80129de:	4640      	mov	r0, r8
 80129e0:	47d0      	blx	sl
 80129e2:	3001      	adds	r0, #1
 80129e4:	d0ad      	beq.n	8012942 <_printf_i+0x15a>
 80129e6:	6823      	ldr	r3, [r4, #0]
 80129e8:	079b      	lsls	r3, r3, #30
 80129ea:	d413      	bmi.n	8012a14 <_printf_i+0x22c>
 80129ec:	68e0      	ldr	r0, [r4, #12]
 80129ee:	9b03      	ldr	r3, [sp, #12]
 80129f0:	4298      	cmp	r0, r3
 80129f2:	bfb8      	it	lt
 80129f4:	4618      	movlt	r0, r3
 80129f6:	e7a6      	b.n	8012946 <_printf_i+0x15e>
 80129f8:	2301      	movs	r3, #1
 80129fa:	4632      	mov	r2, r6
 80129fc:	4649      	mov	r1, r9
 80129fe:	4640      	mov	r0, r8
 8012a00:	47d0      	blx	sl
 8012a02:	3001      	adds	r0, #1
 8012a04:	d09d      	beq.n	8012942 <_printf_i+0x15a>
 8012a06:	3501      	adds	r5, #1
 8012a08:	68e3      	ldr	r3, [r4, #12]
 8012a0a:	9903      	ldr	r1, [sp, #12]
 8012a0c:	1a5b      	subs	r3, r3, r1
 8012a0e:	42ab      	cmp	r3, r5
 8012a10:	dcf2      	bgt.n	80129f8 <_printf_i+0x210>
 8012a12:	e7eb      	b.n	80129ec <_printf_i+0x204>
 8012a14:	2500      	movs	r5, #0
 8012a16:	f104 0619 	add.w	r6, r4, #25
 8012a1a:	e7f5      	b.n	8012a08 <_printf_i+0x220>
 8012a1c:	08014d62 	.word	0x08014d62
 8012a20:	08014d73 	.word	0x08014d73

08012a24 <std>:
 8012a24:	2300      	movs	r3, #0
 8012a26:	b510      	push	{r4, lr}
 8012a28:	4604      	mov	r4, r0
 8012a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8012a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a32:	6083      	str	r3, [r0, #8]
 8012a34:	8181      	strh	r1, [r0, #12]
 8012a36:	6643      	str	r3, [r0, #100]	@ 0x64
 8012a38:	81c2      	strh	r2, [r0, #14]
 8012a3a:	6183      	str	r3, [r0, #24]
 8012a3c:	4619      	mov	r1, r3
 8012a3e:	2208      	movs	r2, #8
 8012a40:	305c      	adds	r0, #92	@ 0x5c
 8012a42:	f000 f8f4 	bl	8012c2e <memset>
 8012a46:	4b0d      	ldr	r3, [pc, #52]	@ (8012a7c <std+0x58>)
 8012a48:	6263      	str	r3, [r4, #36]	@ 0x24
 8012a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a80 <std+0x5c>)
 8012a4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8012a84 <std+0x60>)
 8012a50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012a52:	4b0d      	ldr	r3, [pc, #52]	@ (8012a88 <std+0x64>)
 8012a54:	6323      	str	r3, [r4, #48]	@ 0x30
 8012a56:	4b0d      	ldr	r3, [pc, #52]	@ (8012a8c <std+0x68>)
 8012a58:	6224      	str	r4, [r4, #32]
 8012a5a:	429c      	cmp	r4, r3
 8012a5c:	d006      	beq.n	8012a6c <std+0x48>
 8012a5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012a62:	4294      	cmp	r4, r2
 8012a64:	d002      	beq.n	8012a6c <std+0x48>
 8012a66:	33d0      	adds	r3, #208	@ 0xd0
 8012a68:	429c      	cmp	r4, r3
 8012a6a:	d105      	bne.n	8012a78 <std+0x54>
 8012a6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a74:	f000 b9b6 	b.w	8012de4 <__retarget_lock_init_recursive>
 8012a78:	bd10      	pop	{r4, pc}
 8012a7a:	bf00      	nop
 8012a7c:	08012ba9 	.word	0x08012ba9
 8012a80:	08012bcb 	.word	0x08012bcb
 8012a84:	08012c03 	.word	0x08012c03
 8012a88:	08012c27 	.word	0x08012c27
 8012a8c:	20006af8 	.word	0x20006af8

08012a90 <stdio_exit_handler>:
 8012a90:	4a02      	ldr	r2, [pc, #8]	@ (8012a9c <stdio_exit_handler+0xc>)
 8012a92:	4903      	ldr	r1, [pc, #12]	@ (8012aa0 <stdio_exit_handler+0x10>)
 8012a94:	4803      	ldr	r0, [pc, #12]	@ (8012aa4 <stdio_exit_handler+0x14>)
 8012a96:	f000 b869 	b.w	8012b6c <_fwalk_sglue>
 8012a9a:	bf00      	nop
 8012a9c:	20000014 	.word	0x20000014
 8012aa0:	080144b5 	.word	0x080144b5
 8012aa4:	20000024 	.word	0x20000024

08012aa8 <cleanup_stdio>:
 8012aa8:	6841      	ldr	r1, [r0, #4]
 8012aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8012adc <cleanup_stdio+0x34>)
 8012aac:	4299      	cmp	r1, r3
 8012aae:	b510      	push	{r4, lr}
 8012ab0:	4604      	mov	r4, r0
 8012ab2:	d001      	beq.n	8012ab8 <cleanup_stdio+0x10>
 8012ab4:	f001 fcfe 	bl	80144b4 <_fflush_r>
 8012ab8:	68a1      	ldr	r1, [r4, #8]
 8012aba:	4b09      	ldr	r3, [pc, #36]	@ (8012ae0 <cleanup_stdio+0x38>)
 8012abc:	4299      	cmp	r1, r3
 8012abe:	d002      	beq.n	8012ac6 <cleanup_stdio+0x1e>
 8012ac0:	4620      	mov	r0, r4
 8012ac2:	f001 fcf7 	bl	80144b4 <_fflush_r>
 8012ac6:	68e1      	ldr	r1, [r4, #12]
 8012ac8:	4b06      	ldr	r3, [pc, #24]	@ (8012ae4 <cleanup_stdio+0x3c>)
 8012aca:	4299      	cmp	r1, r3
 8012acc:	d004      	beq.n	8012ad8 <cleanup_stdio+0x30>
 8012ace:	4620      	mov	r0, r4
 8012ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ad4:	f001 bcee 	b.w	80144b4 <_fflush_r>
 8012ad8:	bd10      	pop	{r4, pc}
 8012ada:	bf00      	nop
 8012adc:	20006af8 	.word	0x20006af8
 8012ae0:	20006b60 	.word	0x20006b60
 8012ae4:	20006bc8 	.word	0x20006bc8

08012ae8 <global_stdio_init.part.0>:
 8012ae8:	b510      	push	{r4, lr}
 8012aea:	4b0b      	ldr	r3, [pc, #44]	@ (8012b18 <global_stdio_init.part.0+0x30>)
 8012aec:	4c0b      	ldr	r4, [pc, #44]	@ (8012b1c <global_stdio_init.part.0+0x34>)
 8012aee:	4a0c      	ldr	r2, [pc, #48]	@ (8012b20 <global_stdio_init.part.0+0x38>)
 8012af0:	601a      	str	r2, [r3, #0]
 8012af2:	4620      	mov	r0, r4
 8012af4:	2200      	movs	r2, #0
 8012af6:	2104      	movs	r1, #4
 8012af8:	f7ff ff94 	bl	8012a24 <std>
 8012afc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012b00:	2201      	movs	r2, #1
 8012b02:	2109      	movs	r1, #9
 8012b04:	f7ff ff8e 	bl	8012a24 <std>
 8012b08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012b0c:	2202      	movs	r2, #2
 8012b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b12:	2112      	movs	r1, #18
 8012b14:	f7ff bf86 	b.w	8012a24 <std>
 8012b18:	20006c30 	.word	0x20006c30
 8012b1c:	20006af8 	.word	0x20006af8
 8012b20:	08012a91 	.word	0x08012a91

08012b24 <__sfp_lock_acquire>:
 8012b24:	4801      	ldr	r0, [pc, #4]	@ (8012b2c <__sfp_lock_acquire+0x8>)
 8012b26:	f000 b95e 	b.w	8012de6 <__retarget_lock_acquire_recursive>
 8012b2a:	bf00      	nop
 8012b2c:	20006c39 	.word	0x20006c39

08012b30 <__sfp_lock_release>:
 8012b30:	4801      	ldr	r0, [pc, #4]	@ (8012b38 <__sfp_lock_release+0x8>)
 8012b32:	f000 b959 	b.w	8012de8 <__retarget_lock_release_recursive>
 8012b36:	bf00      	nop
 8012b38:	20006c39 	.word	0x20006c39

08012b3c <__sinit>:
 8012b3c:	b510      	push	{r4, lr}
 8012b3e:	4604      	mov	r4, r0
 8012b40:	f7ff fff0 	bl	8012b24 <__sfp_lock_acquire>
 8012b44:	6a23      	ldr	r3, [r4, #32]
 8012b46:	b11b      	cbz	r3, 8012b50 <__sinit+0x14>
 8012b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b4c:	f7ff bff0 	b.w	8012b30 <__sfp_lock_release>
 8012b50:	4b04      	ldr	r3, [pc, #16]	@ (8012b64 <__sinit+0x28>)
 8012b52:	6223      	str	r3, [r4, #32]
 8012b54:	4b04      	ldr	r3, [pc, #16]	@ (8012b68 <__sinit+0x2c>)
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d1f5      	bne.n	8012b48 <__sinit+0xc>
 8012b5c:	f7ff ffc4 	bl	8012ae8 <global_stdio_init.part.0>
 8012b60:	e7f2      	b.n	8012b48 <__sinit+0xc>
 8012b62:	bf00      	nop
 8012b64:	08012aa9 	.word	0x08012aa9
 8012b68:	20006c30 	.word	0x20006c30

08012b6c <_fwalk_sglue>:
 8012b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b70:	4607      	mov	r7, r0
 8012b72:	4688      	mov	r8, r1
 8012b74:	4614      	mov	r4, r2
 8012b76:	2600      	movs	r6, #0
 8012b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8012b80:	d505      	bpl.n	8012b8e <_fwalk_sglue+0x22>
 8012b82:	6824      	ldr	r4, [r4, #0]
 8012b84:	2c00      	cmp	r4, #0
 8012b86:	d1f7      	bne.n	8012b78 <_fwalk_sglue+0xc>
 8012b88:	4630      	mov	r0, r6
 8012b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b8e:	89ab      	ldrh	r3, [r5, #12]
 8012b90:	2b01      	cmp	r3, #1
 8012b92:	d907      	bls.n	8012ba4 <_fwalk_sglue+0x38>
 8012b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b98:	3301      	adds	r3, #1
 8012b9a:	d003      	beq.n	8012ba4 <_fwalk_sglue+0x38>
 8012b9c:	4629      	mov	r1, r5
 8012b9e:	4638      	mov	r0, r7
 8012ba0:	47c0      	blx	r8
 8012ba2:	4306      	orrs	r6, r0
 8012ba4:	3568      	adds	r5, #104	@ 0x68
 8012ba6:	e7e9      	b.n	8012b7c <_fwalk_sglue+0x10>

08012ba8 <__sread>:
 8012ba8:	b510      	push	{r4, lr}
 8012baa:	460c      	mov	r4, r1
 8012bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bb0:	f000 f8ca 	bl	8012d48 <_read_r>
 8012bb4:	2800      	cmp	r0, #0
 8012bb6:	bfab      	itete	ge
 8012bb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012bba:	89a3      	ldrhlt	r3, [r4, #12]
 8012bbc:	181b      	addge	r3, r3, r0
 8012bbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012bc2:	bfac      	ite	ge
 8012bc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012bc6:	81a3      	strhlt	r3, [r4, #12]
 8012bc8:	bd10      	pop	{r4, pc}

08012bca <__swrite>:
 8012bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bce:	461f      	mov	r7, r3
 8012bd0:	898b      	ldrh	r3, [r1, #12]
 8012bd2:	05db      	lsls	r3, r3, #23
 8012bd4:	4605      	mov	r5, r0
 8012bd6:	460c      	mov	r4, r1
 8012bd8:	4616      	mov	r6, r2
 8012bda:	d505      	bpl.n	8012be8 <__swrite+0x1e>
 8012bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012be0:	2302      	movs	r3, #2
 8012be2:	2200      	movs	r2, #0
 8012be4:	f000 f89e 	bl	8012d24 <_lseek_r>
 8012be8:	89a3      	ldrh	r3, [r4, #12]
 8012bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012bee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012bf2:	81a3      	strh	r3, [r4, #12]
 8012bf4:	4632      	mov	r2, r6
 8012bf6:	463b      	mov	r3, r7
 8012bf8:	4628      	mov	r0, r5
 8012bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bfe:	f000 b8b5 	b.w	8012d6c <_write_r>

08012c02 <__sseek>:
 8012c02:	b510      	push	{r4, lr}
 8012c04:	460c      	mov	r4, r1
 8012c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c0a:	f000 f88b 	bl	8012d24 <_lseek_r>
 8012c0e:	1c43      	adds	r3, r0, #1
 8012c10:	89a3      	ldrh	r3, [r4, #12]
 8012c12:	bf15      	itete	ne
 8012c14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c1e:	81a3      	strheq	r3, [r4, #12]
 8012c20:	bf18      	it	ne
 8012c22:	81a3      	strhne	r3, [r4, #12]
 8012c24:	bd10      	pop	{r4, pc}

08012c26 <__sclose>:
 8012c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c2a:	f000 b80d 	b.w	8012c48 <_close_r>

08012c2e <memset>:
 8012c2e:	4402      	add	r2, r0
 8012c30:	4603      	mov	r3, r0
 8012c32:	4293      	cmp	r3, r2
 8012c34:	d100      	bne.n	8012c38 <memset+0xa>
 8012c36:	4770      	bx	lr
 8012c38:	f803 1b01 	strb.w	r1, [r3], #1
 8012c3c:	e7f9      	b.n	8012c32 <memset+0x4>
	...

08012c40 <_localeconv_r>:
 8012c40:	4800      	ldr	r0, [pc, #0]	@ (8012c44 <_localeconv_r+0x4>)
 8012c42:	4770      	bx	lr
 8012c44:	20000160 	.word	0x20000160

08012c48 <_close_r>:
 8012c48:	b538      	push	{r3, r4, r5, lr}
 8012c4a:	4d06      	ldr	r5, [pc, #24]	@ (8012c64 <_close_r+0x1c>)
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	4604      	mov	r4, r0
 8012c50:	4608      	mov	r0, r1
 8012c52:	602b      	str	r3, [r5, #0]
 8012c54:	f7f4 ff0c 	bl	8007a70 <_close>
 8012c58:	1c43      	adds	r3, r0, #1
 8012c5a:	d102      	bne.n	8012c62 <_close_r+0x1a>
 8012c5c:	682b      	ldr	r3, [r5, #0]
 8012c5e:	b103      	cbz	r3, 8012c62 <_close_r+0x1a>
 8012c60:	6023      	str	r3, [r4, #0]
 8012c62:	bd38      	pop	{r3, r4, r5, pc}
 8012c64:	20006c34 	.word	0x20006c34

08012c68 <_reclaim_reent>:
 8012c68:	4b2d      	ldr	r3, [pc, #180]	@ (8012d20 <_reclaim_reent+0xb8>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	4283      	cmp	r3, r0
 8012c6e:	b570      	push	{r4, r5, r6, lr}
 8012c70:	4604      	mov	r4, r0
 8012c72:	d053      	beq.n	8012d1c <_reclaim_reent+0xb4>
 8012c74:	69c3      	ldr	r3, [r0, #28]
 8012c76:	b31b      	cbz	r3, 8012cc0 <_reclaim_reent+0x58>
 8012c78:	68db      	ldr	r3, [r3, #12]
 8012c7a:	b163      	cbz	r3, 8012c96 <_reclaim_reent+0x2e>
 8012c7c:	2500      	movs	r5, #0
 8012c7e:	69e3      	ldr	r3, [r4, #28]
 8012c80:	68db      	ldr	r3, [r3, #12]
 8012c82:	5959      	ldr	r1, [r3, r5]
 8012c84:	b9b1      	cbnz	r1, 8012cb4 <_reclaim_reent+0x4c>
 8012c86:	3504      	adds	r5, #4
 8012c88:	2d80      	cmp	r5, #128	@ 0x80
 8012c8a:	d1f8      	bne.n	8012c7e <_reclaim_reent+0x16>
 8012c8c:	69e3      	ldr	r3, [r4, #28]
 8012c8e:	4620      	mov	r0, r4
 8012c90:	68d9      	ldr	r1, [r3, #12]
 8012c92:	f000 ff11 	bl	8013ab8 <_free_r>
 8012c96:	69e3      	ldr	r3, [r4, #28]
 8012c98:	6819      	ldr	r1, [r3, #0]
 8012c9a:	b111      	cbz	r1, 8012ca2 <_reclaim_reent+0x3a>
 8012c9c:	4620      	mov	r0, r4
 8012c9e:	f000 ff0b 	bl	8013ab8 <_free_r>
 8012ca2:	69e3      	ldr	r3, [r4, #28]
 8012ca4:	689d      	ldr	r5, [r3, #8]
 8012ca6:	b15d      	cbz	r5, 8012cc0 <_reclaim_reent+0x58>
 8012ca8:	4629      	mov	r1, r5
 8012caa:	4620      	mov	r0, r4
 8012cac:	682d      	ldr	r5, [r5, #0]
 8012cae:	f000 ff03 	bl	8013ab8 <_free_r>
 8012cb2:	e7f8      	b.n	8012ca6 <_reclaim_reent+0x3e>
 8012cb4:	680e      	ldr	r6, [r1, #0]
 8012cb6:	4620      	mov	r0, r4
 8012cb8:	f000 fefe 	bl	8013ab8 <_free_r>
 8012cbc:	4631      	mov	r1, r6
 8012cbe:	e7e1      	b.n	8012c84 <_reclaim_reent+0x1c>
 8012cc0:	6961      	ldr	r1, [r4, #20]
 8012cc2:	b111      	cbz	r1, 8012cca <_reclaim_reent+0x62>
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	f000 fef7 	bl	8013ab8 <_free_r>
 8012cca:	69e1      	ldr	r1, [r4, #28]
 8012ccc:	b111      	cbz	r1, 8012cd4 <_reclaim_reent+0x6c>
 8012cce:	4620      	mov	r0, r4
 8012cd0:	f000 fef2 	bl	8013ab8 <_free_r>
 8012cd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012cd6:	b111      	cbz	r1, 8012cde <_reclaim_reent+0x76>
 8012cd8:	4620      	mov	r0, r4
 8012cda:	f000 feed 	bl	8013ab8 <_free_r>
 8012cde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ce0:	b111      	cbz	r1, 8012ce8 <_reclaim_reent+0x80>
 8012ce2:	4620      	mov	r0, r4
 8012ce4:	f000 fee8 	bl	8013ab8 <_free_r>
 8012ce8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012cea:	b111      	cbz	r1, 8012cf2 <_reclaim_reent+0x8a>
 8012cec:	4620      	mov	r0, r4
 8012cee:	f000 fee3 	bl	8013ab8 <_free_r>
 8012cf2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012cf4:	b111      	cbz	r1, 8012cfc <_reclaim_reent+0x94>
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	f000 fede 	bl	8013ab8 <_free_r>
 8012cfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012cfe:	b111      	cbz	r1, 8012d06 <_reclaim_reent+0x9e>
 8012d00:	4620      	mov	r0, r4
 8012d02:	f000 fed9 	bl	8013ab8 <_free_r>
 8012d06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012d08:	b111      	cbz	r1, 8012d10 <_reclaim_reent+0xa8>
 8012d0a:	4620      	mov	r0, r4
 8012d0c:	f000 fed4 	bl	8013ab8 <_free_r>
 8012d10:	6a23      	ldr	r3, [r4, #32]
 8012d12:	b11b      	cbz	r3, 8012d1c <_reclaim_reent+0xb4>
 8012d14:	4620      	mov	r0, r4
 8012d16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012d1a:	4718      	bx	r3
 8012d1c:	bd70      	pop	{r4, r5, r6, pc}
 8012d1e:	bf00      	nop
 8012d20:	20000020 	.word	0x20000020

08012d24 <_lseek_r>:
 8012d24:	b538      	push	{r3, r4, r5, lr}
 8012d26:	4d07      	ldr	r5, [pc, #28]	@ (8012d44 <_lseek_r+0x20>)
 8012d28:	4604      	mov	r4, r0
 8012d2a:	4608      	mov	r0, r1
 8012d2c:	4611      	mov	r1, r2
 8012d2e:	2200      	movs	r2, #0
 8012d30:	602a      	str	r2, [r5, #0]
 8012d32:	461a      	mov	r2, r3
 8012d34:	f7f4 fec3 	bl	8007abe <_lseek>
 8012d38:	1c43      	adds	r3, r0, #1
 8012d3a:	d102      	bne.n	8012d42 <_lseek_r+0x1e>
 8012d3c:	682b      	ldr	r3, [r5, #0]
 8012d3e:	b103      	cbz	r3, 8012d42 <_lseek_r+0x1e>
 8012d40:	6023      	str	r3, [r4, #0]
 8012d42:	bd38      	pop	{r3, r4, r5, pc}
 8012d44:	20006c34 	.word	0x20006c34

08012d48 <_read_r>:
 8012d48:	b538      	push	{r3, r4, r5, lr}
 8012d4a:	4d07      	ldr	r5, [pc, #28]	@ (8012d68 <_read_r+0x20>)
 8012d4c:	4604      	mov	r4, r0
 8012d4e:	4608      	mov	r0, r1
 8012d50:	4611      	mov	r1, r2
 8012d52:	2200      	movs	r2, #0
 8012d54:	602a      	str	r2, [r5, #0]
 8012d56:	461a      	mov	r2, r3
 8012d58:	f7f4 fe51 	bl	80079fe <_read>
 8012d5c:	1c43      	adds	r3, r0, #1
 8012d5e:	d102      	bne.n	8012d66 <_read_r+0x1e>
 8012d60:	682b      	ldr	r3, [r5, #0]
 8012d62:	b103      	cbz	r3, 8012d66 <_read_r+0x1e>
 8012d64:	6023      	str	r3, [r4, #0]
 8012d66:	bd38      	pop	{r3, r4, r5, pc}
 8012d68:	20006c34 	.word	0x20006c34

08012d6c <_write_r>:
 8012d6c:	b538      	push	{r3, r4, r5, lr}
 8012d6e:	4d07      	ldr	r5, [pc, #28]	@ (8012d8c <_write_r+0x20>)
 8012d70:	4604      	mov	r4, r0
 8012d72:	4608      	mov	r0, r1
 8012d74:	4611      	mov	r1, r2
 8012d76:	2200      	movs	r2, #0
 8012d78:	602a      	str	r2, [r5, #0]
 8012d7a:	461a      	mov	r2, r3
 8012d7c:	f7f4 fe5c 	bl	8007a38 <_write>
 8012d80:	1c43      	adds	r3, r0, #1
 8012d82:	d102      	bne.n	8012d8a <_write_r+0x1e>
 8012d84:	682b      	ldr	r3, [r5, #0]
 8012d86:	b103      	cbz	r3, 8012d8a <_write_r+0x1e>
 8012d88:	6023      	str	r3, [r4, #0]
 8012d8a:	bd38      	pop	{r3, r4, r5, pc}
 8012d8c:	20006c34 	.word	0x20006c34

08012d90 <__errno>:
 8012d90:	4b01      	ldr	r3, [pc, #4]	@ (8012d98 <__errno+0x8>)
 8012d92:	6818      	ldr	r0, [r3, #0]
 8012d94:	4770      	bx	lr
 8012d96:	bf00      	nop
 8012d98:	20000020 	.word	0x20000020

08012d9c <__libc_init_array>:
 8012d9c:	b570      	push	{r4, r5, r6, lr}
 8012d9e:	4d0d      	ldr	r5, [pc, #52]	@ (8012dd4 <__libc_init_array+0x38>)
 8012da0:	4c0d      	ldr	r4, [pc, #52]	@ (8012dd8 <__libc_init_array+0x3c>)
 8012da2:	1b64      	subs	r4, r4, r5
 8012da4:	10a4      	asrs	r4, r4, #2
 8012da6:	2600      	movs	r6, #0
 8012da8:	42a6      	cmp	r6, r4
 8012daa:	d109      	bne.n	8012dc0 <__libc_init_array+0x24>
 8012dac:	4d0b      	ldr	r5, [pc, #44]	@ (8012ddc <__libc_init_array+0x40>)
 8012dae:	4c0c      	ldr	r4, [pc, #48]	@ (8012de0 <__libc_init_array+0x44>)
 8012db0:	f001 ff40 	bl	8014c34 <_init>
 8012db4:	1b64      	subs	r4, r4, r5
 8012db6:	10a4      	asrs	r4, r4, #2
 8012db8:	2600      	movs	r6, #0
 8012dba:	42a6      	cmp	r6, r4
 8012dbc:	d105      	bne.n	8012dca <__libc_init_array+0x2e>
 8012dbe:	bd70      	pop	{r4, r5, r6, pc}
 8012dc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8012dc4:	4798      	blx	r3
 8012dc6:	3601      	adds	r6, #1
 8012dc8:	e7ee      	b.n	8012da8 <__libc_init_array+0xc>
 8012dca:	f855 3b04 	ldr.w	r3, [r5], #4
 8012dce:	4798      	blx	r3
 8012dd0:	3601      	adds	r6, #1
 8012dd2:	e7f2      	b.n	8012dba <__libc_init_array+0x1e>
 8012dd4:	080150cc 	.word	0x080150cc
 8012dd8:	080150cc 	.word	0x080150cc
 8012ddc:	080150cc 	.word	0x080150cc
 8012de0:	080150d0 	.word	0x080150d0

08012de4 <__retarget_lock_init_recursive>:
 8012de4:	4770      	bx	lr

08012de6 <__retarget_lock_acquire_recursive>:
 8012de6:	4770      	bx	lr

08012de8 <__retarget_lock_release_recursive>:
 8012de8:	4770      	bx	lr

08012dea <memcpy>:
 8012dea:	440a      	add	r2, r1
 8012dec:	4291      	cmp	r1, r2
 8012dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8012df2:	d100      	bne.n	8012df6 <memcpy+0xc>
 8012df4:	4770      	bx	lr
 8012df6:	b510      	push	{r4, lr}
 8012df8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012dfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012e00:	4291      	cmp	r1, r2
 8012e02:	d1f9      	bne.n	8012df8 <memcpy+0xe>
 8012e04:	bd10      	pop	{r4, pc}

08012e06 <quorem>:
 8012e06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e0a:	6903      	ldr	r3, [r0, #16]
 8012e0c:	690c      	ldr	r4, [r1, #16]
 8012e0e:	42a3      	cmp	r3, r4
 8012e10:	4607      	mov	r7, r0
 8012e12:	db7e      	blt.n	8012f12 <quorem+0x10c>
 8012e14:	3c01      	subs	r4, #1
 8012e16:	f101 0814 	add.w	r8, r1, #20
 8012e1a:	00a3      	lsls	r3, r4, #2
 8012e1c:	f100 0514 	add.w	r5, r0, #20
 8012e20:	9300      	str	r3, [sp, #0]
 8012e22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e26:	9301      	str	r3, [sp, #4]
 8012e28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012e2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e30:	3301      	adds	r3, #1
 8012e32:	429a      	cmp	r2, r3
 8012e34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012e38:	fbb2 f6f3 	udiv	r6, r2, r3
 8012e3c:	d32e      	bcc.n	8012e9c <quorem+0x96>
 8012e3e:	f04f 0a00 	mov.w	sl, #0
 8012e42:	46c4      	mov	ip, r8
 8012e44:	46ae      	mov	lr, r5
 8012e46:	46d3      	mov	fp, sl
 8012e48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012e4c:	b298      	uxth	r0, r3
 8012e4e:	fb06 a000 	mla	r0, r6, r0, sl
 8012e52:	0c02      	lsrs	r2, r0, #16
 8012e54:	0c1b      	lsrs	r3, r3, #16
 8012e56:	fb06 2303 	mla	r3, r6, r3, r2
 8012e5a:	f8de 2000 	ldr.w	r2, [lr]
 8012e5e:	b280      	uxth	r0, r0
 8012e60:	b292      	uxth	r2, r2
 8012e62:	1a12      	subs	r2, r2, r0
 8012e64:	445a      	add	r2, fp
 8012e66:	f8de 0000 	ldr.w	r0, [lr]
 8012e6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e6e:	b29b      	uxth	r3, r3
 8012e70:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012e74:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012e78:	b292      	uxth	r2, r2
 8012e7a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012e7e:	45e1      	cmp	r9, ip
 8012e80:	f84e 2b04 	str.w	r2, [lr], #4
 8012e84:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012e88:	d2de      	bcs.n	8012e48 <quorem+0x42>
 8012e8a:	9b00      	ldr	r3, [sp, #0]
 8012e8c:	58eb      	ldr	r3, [r5, r3]
 8012e8e:	b92b      	cbnz	r3, 8012e9c <quorem+0x96>
 8012e90:	9b01      	ldr	r3, [sp, #4]
 8012e92:	3b04      	subs	r3, #4
 8012e94:	429d      	cmp	r5, r3
 8012e96:	461a      	mov	r2, r3
 8012e98:	d32f      	bcc.n	8012efa <quorem+0xf4>
 8012e9a:	613c      	str	r4, [r7, #16]
 8012e9c:	4638      	mov	r0, r7
 8012e9e:	f001 f97d 	bl	801419c <__mcmp>
 8012ea2:	2800      	cmp	r0, #0
 8012ea4:	db25      	blt.n	8012ef2 <quorem+0xec>
 8012ea6:	4629      	mov	r1, r5
 8012ea8:	2000      	movs	r0, #0
 8012eaa:	f858 2b04 	ldr.w	r2, [r8], #4
 8012eae:	f8d1 c000 	ldr.w	ip, [r1]
 8012eb2:	fa1f fe82 	uxth.w	lr, r2
 8012eb6:	fa1f f38c 	uxth.w	r3, ip
 8012eba:	eba3 030e 	sub.w	r3, r3, lr
 8012ebe:	4403      	add	r3, r0
 8012ec0:	0c12      	lsrs	r2, r2, #16
 8012ec2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012ec6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012eca:	b29b      	uxth	r3, r3
 8012ecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ed0:	45c1      	cmp	r9, r8
 8012ed2:	f841 3b04 	str.w	r3, [r1], #4
 8012ed6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012eda:	d2e6      	bcs.n	8012eaa <quorem+0xa4>
 8012edc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ee0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ee4:	b922      	cbnz	r2, 8012ef0 <quorem+0xea>
 8012ee6:	3b04      	subs	r3, #4
 8012ee8:	429d      	cmp	r5, r3
 8012eea:	461a      	mov	r2, r3
 8012eec:	d30b      	bcc.n	8012f06 <quorem+0x100>
 8012eee:	613c      	str	r4, [r7, #16]
 8012ef0:	3601      	adds	r6, #1
 8012ef2:	4630      	mov	r0, r6
 8012ef4:	b003      	add	sp, #12
 8012ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012efa:	6812      	ldr	r2, [r2, #0]
 8012efc:	3b04      	subs	r3, #4
 8012efe:	2a00      	cmp	r2, #0
 8012f00:	d1cb      	bne.n	8012e9a <quorem+0x94>
 8012f02:	3c01      	subs	r4, #1
 8012f04:	e7c6      	b.n	8012e94 <quorem+0x8e>
 8012f06:	6812      	ldr	r2, [r2, #0]
 8012f08:	3b04      	subs	r3, #4
 8012f0a:	2a00      	cmp	r2, #0
 8012f0c:	d1ef      	bne.n	8012eee <quorem+0xe8>
 8012f0e:	3c01      	subs	r4, #1
 8012f10:	e7ea      	b.n	8012ee8 <quorem+0xe2>
 8012f12:	2000      	movs	r0, #0
 8012f14:	e7ee      	b.n	8012ef4 <quorem+0xee>
	...

08012f18 <_dtoa_r>:
 8012f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f1c:	69c7      	ldr	r7, [r0, #28]
 8012f1e:	b097      	sub	sp, #92	@ 0x5c
 8012f20:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012f24:	ec55 4b10 	vmov	r4, r5, d0
 8012f28:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012f2a:	9107      	str	r1, [sp, #28]
 8012f2c:	4681      	mov	r9, r0
 8012f2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012f30:	9311      	str	r3, [sp, #68]	@ 0x44
 8012f32:	b97f      	cbnz	r7, 8012f54 <_dtoa_r+0x3c>
 8012f34:	2010      	movs	r0, #16
 8012f36:	f000 fe09 	bl	8013b4c <malloc>
 8012f3a:	4602      	mov	r2, r0
 8012f3c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012f40:	b920      	cbnz	r0, 8012f4c <_dtoa_r+0x34>
 8012f42:	4ba9      	ldr	r3, [pc, #676]	@ (80131e8 <_dtoa_r+0x2d0>)
 8012f44:	21ef      	movs	r1, #239	@ 0xef
 8012f46:	48a9      	ldr	r0, [pc, #676]	@ (80131ec <_dtoa_r+0x2d4>)
 8012f48:	f001 faec 	bl	8014524 <__assert_func>
 8012f4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012f50:	6007      	str	r7, [r0, #0]
 8012f52:	60c7      	str	r7, [r0, #12]
 8012f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f58:	6819      	ldr	r1, [r3, #0]
 8012f5a:	b159      	cbz	r1, 8012f74 <_dtoa_r+0x5c>
 8012f5c:	685a      	ldr	r2, [r3, #4]
 8012f5e:	604a      	str	r2, [r1, #4]
 8012f60:	2301      	movs	r3, #1
 8012f62:	4093      	lsls	r3, r2
 8012f64:	608b      	str	r3, [r1, #8]
 8012f66:	4648      	mov	r0, r9
 8012f68:	f000 fee6 	bl	8013d38 <_Bfree>
 8012f6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f70:	2200      	movs	r2, #0
 8012f72:	601a      	str	r2, [r3, #0]
 8012f74:	1e2b      	subs	r3, r5, #0
 8012f76:	bfb9      	ittee	lt
 8012f78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012f7c:	9305      	strlt	r3, [sp, #20]
 8012f7e:	2300      	movge	r3, #0
 8012f80:	6033      	strge	r3, [r6, #0]
 8012f82:	9f05      	ldr	r7, [sp, #20]
 8012f84:	4b9a      	ldr	r3, [pc, #616]	@ (80131f0 <_dtoa_r+0x2d8>)
 8012f86:	bfbc      	itt	lt
 8012f88:	2201      	movlt	r2, #1
 8012f8a:	6032      	strlt	r2, [r6, #0]
 8012f8c:	43bb      	bics	r3, r7
 8012f8e:	d112      	bne.n	8012fb6 <_dtoa_r+0x9e>
 8012f90:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012f92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012f96:	6013      	str	r3, [r2, #0]
 8012f98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012f9c:	4323      	orrs	r3, r4
 8012f9e:	f000 855a 	beq.w	8013a56 <_dtoa_r+0xb3e>
 8012fa2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fa4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013204 <_dtoa_r+0x2ec>
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	f000 855c 	beq.w	8013a66 <_dtoa_r+0xb4e>
 8012fae:	f10a 0303 	add.w	r3, sl, #3
 8012fb2:	f000 bd56 	b.w	8013a62 <_dtoa_r+0xb4a>
 8012fb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012fba:	2200      	movs	r2, #0
 8012fbc:	ec51 0b17 	vmov	r0, r1, d7
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012fc6:	f7ed fda7 	bl	8000b18 <__aeabi_dcmpeq>
 8012fca:	4680      	mov	r8, r0
 8012fcc:	b158      	cbz	r0, 8012fe6 <_dtoa_r+0xce>
 8012fce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012fd0:	2301      	movs	r3, #1
 8012fd2:	6013      	str	r3, [r2, #0]
 8012fd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fd6:	b113      	cbz	r3, 8012fde <_dtoa_r+0xc6>
 8012fd8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012fda:	4b86      	ldr	r3, [pc, #536]	@ (80131f4 <_dtoa_r+0x2dc>)
 8012fdc:	6013      	str	r3, [r2, #0]
 8012fde:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013208 <_dtoa_r+0x2f0>
 8012fe2:	f000 bd40 	b.w	8013a66 <_dtoa_r+0xb4e>
 8012fe6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012fea:	aa14      	add	r2, sp, #80	@ 0x50
 8012fec:	a915      	add	r1, sp, #84	@ 0x54
 8012fee:	4648      	mov	r0, r9
 8012ff0:	f001 f984 	bl	80142fc <__d2b>
 8012ff4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012ff8:	9002      	str	r0, [sp, #8]
 8012ffa:	2e00      	cmp	r6, #0
 8012ffc:	d078      	beq.n	80130f0 <_dtoa_r+0x1d8>
 8012ffe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013000:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013008:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801300c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013010:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013014:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013018:	4619      	mov	r1, r3
 801301a:	2200      	movs	r2, #0
 801301c:	4b76      	ldr	r3, [pc, #472]	@ (80131f8 <_dtoa_r+0x2e0>)
 801301e:	f7ed f95b 	bl	80002d8 <__aeabi_dsub>
 8013022:	a36b      	add	r3, pc, #428	@ (adr r3, 80131d0 <_dtoa_r+0x2b8>)
 8013024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013028:	f7ed fb0e 	bl	8000648 <__aeabi_dmul>
 801302c:	a36a      	add	r3, pc, #424	@ (adr r3, 80131d8 <_dtoa_r+0x2c0>)
 801302e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013032:	f7ed f953 	bl	80002dc <__adddf3>
 8013036:	4604      	mov	r4, r0
 8013038:	4630      	mov	r0, r6
 801303a:	460d      	mov	r5, r1
 801303c:	f7ed fa9a 	bl	8000574 <__aeabi_i2d>
 8013040:	a367      	add	r3, pc, #412	@ (adr r3, 80131e0 <_dtoa_r+0x2c8>)
 8013042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013046:	f7ed faff 	bl	8000648 <__aeabi_dmul>
 801304a:	4602      	mov	r2, r0
 801304c:	460b      	mov	r3, r1
 801304e:	4620      	mov	r0, r4
 8013050:	4629      	mov	r1, r5
 8013052:	f7ed f943 	bl	80002dc <__adddf3>
 8013056:	4604      	mov	r4, r0
 8013058:	460d      	mov	r5, r1
 801305a:	f7ed fda5 	bl	8000ba8 <__aeabi_d2iz>
 801305e:	2200      	movs	r2, #0
 8013060:	4607      	mov	r7, r0
 8013062:	2300      	movs	r3, #0
 8013064:	4620      	mov	r0, r4
 8013066:	4629      	mov	r1, r5
 8013068:	f7ed fd60 	bl	8000b2c <__aeabi_dcmplt>
 801306c:	b140      	cbz	r0, 8013080 <_dtoa_r+0x168>
 801306e:	4638      	mov	r0, r7
 8013070:	f7ed fa80 	bl	8000574 <__aeabi_i2d>
 8013074:	4622      	mov	r2, r4
 8013076:	462b      	mov	r3, r5
 8013078:	f7ed fd4e 	bl	8000b18 <__aeabi_dcmpeq>
 801307c:	b900      	cbnz	r0, 8013080 <_dtoa_r+0x168>
 801307e:	3f01      	subs	r7, #1
 8013080:	2f16      	cmp	r7, #22
 8013082:	d852      	bhi.n	801312a <_dtoa_r+0x212>
 8013084:	4b5d      	ldr	r3, [pc, #372]	@ (80131fc <_dtoa_r+0x2e4>)
 8013086:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801308a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801308e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013092:	f7ed fd4b 	bl	8000b2c <__aeabi_dcmplt>
 8013096:	2800      	cmp	r0, #0
 8013098:	d049      	beq.n	801312e <_dtoa_r+0x216>
 801309a:	3f01      	subs	r7, #1
 801309c:	2300      	movs	r3, #0
 801309e:	9310      	str	r3, [sp, #64]	@ 0x40
 80130a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80130a2:	1b9b      	subs	r3, r3, r6
 80130a4:	1e5a      	subs	r2, r3, #1
 80130a6:	bf45      	ittet	mi
 80130a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80130ac:	9300      	strmi	r3, [sp, #0]
 80130ae:	2300      	movpl	r3, #0
 80130b0:	2300      	movmi	r3, #0
 80130b2:	9206      	str	r2, [sp, #24]
 80130b4:	bf54      	ite	pl
 80130b6:	9300      	strpl	r3, [sp, #0]
 80130b8:	9306      	strmi	r3, [sp, #24]
 80130ba:	2f00      	cmp	r7, #0
 80130bc:	db39      	blt.n	8013132 <_dtoa_r+0x21a>
 80130be:	9b06      	ldr	r3, [sp, #24]
 80130c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80130c2:	443b      	add	r3, r7
 80130c4:	9306      	str	r3, [sp, #24]
 80130c6:	2300      	movs	r3, #0
 80130c8:	9308      	str	r3, [sp, #32]
 80130ca:	9b07      	ldr	r3, [sp, #28]
 80130cc:	2b09      	cmp	r3, #9
 80130ce:	d863      	bhi.n	8013198 <_dtoa_r+0x280>
 80130d0:	2b05      	cmp	r3, #5
 80130d2:	bfc4      	itt	gt
 80130d4:	3b04      	subgt	r3, #4
 80130d6:	9307      	strgt	r3, [sp, #28]
 80130d8:	9b07      	ldr	r3, [sp, #28]
 80130da:	f1a3 0302 	sub.w	r3, r3, #2
 80130de:	bfcc      	ite	gt
 80130e0:	2400      	movgt	r4, #0
 80130e2:	2401      	movle	r4, #1
 80130e4:	2b03      	cmp	r3, #3
 80130e6:	d863      	bhi.n	80131b0 <_dtoa_r+0x298>
 80130e8:	e8df f003 	tbb	[pc, r3]
 80130ec:	2b375452 	.word	0x2b375452
 80130f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80130f4:	441e      	add	r6, r3
 80130f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80130fa:	2b20      	cmp	r3, #32
 80130fc:	bfc1      	itttt	gt
 80130fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013102:	409f      	lslgt	r7, r3
 8013104:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013108:	fa24 f303 	lsrgt.w	r3, r4, r3
 801310c:	bfd6      	itet	le
 801310e:	f1c3 0320 	rsble	r3, r3, #32
 8013112:	ea47 0003 	orrgt.w	r0, r7, r3
 8013116:	fa04 f003 	lslle.w	r0, r4, r3
 801311a:	f7ed fa1b 	bl	8000554 <__aeabi_ui2d>
 801311e:	2201      	movs	r2, #1
 8013120:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013124:	3e01      	subs	r6, #1
 8013126:	9212      	str	r2, [sp, #72]	@ 0x48
 8013128:	e776      	b.n	8013018 <_dtoa_r+0x100>
 801312a:	2301      	movs	r3, #1
 801312c:	e7b7      	b.n	801309e <_dtoa_r+0x186>
 801312e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013130:	e7b6      	b.n	80130a0 <_dtoa_r+0x188>
 8013132:	9b00      	ldr	r3, [sp, #0]
 8013134:	1bdb      	subs	r3, r3, r7
 8013136:	9300      	str	r3, [sp, #0]
 8013138:	427b      	negs	r3, r7
 801313a:	9308      	str	r3, [sp, #32]
 801313c:	2300      	movs	r3, #0
 801313e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013140:	e7c3      	b.n	80130ca <_dtoa_r+0x1b2>
 8013142:	2301      	movs	r3, #1
 8013144:	9309      	str	r3, [sp, #36]	@ 0x24
 8013146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013148:	eb07 0b03 	add.w	fp, r7, r3
 801314c:	f10b 0301 	add.w	r3, fp, #1
 8013150:	2b01      	cmp	r3, #1
 8013152:	9303      	str	r3, [sp, #12]
 8013154:	bfb8      	it	lt
 8013156:	2301      	movlt	r3, #1
 8013158:	e006      	b.n	8013168 <_dtoa_r+0x250>
 801315a:	2301      	movs	r3, #1
 801315c:	9309      	str	r3, [sp, #36]	@ 0x24
 801315e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013160:	2b00      	cmp	r3, #0
 8013162:	dd28      	ble.n	80131b6 <_dtoa_r+0x29e>
 8013164:	469b      	mov	fp, r3
 8013166:	9303      	str	r3, [sp, #12]
 8013168:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801316c:	2100      	movs	r1, #0
 801316e:	2204      	movs	r2, #4
 8013170:	f102 0514 	add.w	r5, r2, #20
 8013174:	429d      	cmp	r5, r3
 8013176:	d926      	bls.n	80131c6 <_dtoa_r+0x2ae>
 8013178:	6041      	str	r1, [r0, #4]
 801317a:	4648      	mov	r0, r9
 801317c:	f000 fd9c 	bl	8013cb8 <_Balloc>
 8013180:	4682      	mov	sl, r0
 8013182:	2800      	cmp	r0, #0
 8013184:	d142      	bne.n	801320c <_dtoa_r+0x2f4>
 8013186:	4b1e      	ldr	r3, [pc, #120]	@ (8013200 <_dtoa_r+0x2e8>)
 8013188:	4602      	mov	r2, r0
 801318a:	f240 11af 	movw	r1, #431	@ 0x1af
 801318e:	e6da      	b.n	8012f46 <_dtoa_r+0x2e>
 8013190:	2300      	movs	r3, #0
 8013192:	e7e3      	b.n	801315c <_dtoa_r+0x244>
 8013194:	2300      	movs	r3, #0
 8013196:	e7d5      	b.n	8013144 <_dtoa_r+0x22c>
 8013198:	2401      	movs	r4, #1
 801319a:	2300      	movs	r3, #0
 801319c:	9307      	str	r3, [sp, #28]
 801319e:	9409      	str	r4, [sp, #36]	@ 0x24
 80131a0:	f04f 3bff 	mov.w	fp, #4294967295
 80131a4:	2200      	movs	r2, #0
 80131a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80131aa:	2312      	movs	r3, #18
 80131ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80131ae:	e7db      	b.n	8013168 <_dtoa_r+0x250>
 80131b0:	2301      	movs	r3, #1
 80131b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80131b4:	e7f4      	b.n	80131a0 <_dtoa_r+0x288>
 80131b6:	f04f 0b01 	mov.w	fp, #1
 80131ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80131be:	465b      	mov	r3, fp
 80131c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80131c4:	e7d0      	b.n	8013168 <_dtoa_r+0x250>
 80131c6:	3101      	adds	r1, #1
 80131c8:	0052      	lsls	r2, r2, #1
 80131ca:	e7d1      	b.n	8013170 <_dtoa_r+0x258>
 80131cc:	f3af 8000 	nop.w
 80131d0:	636f4361 	.word	0x636f4361
 80131d4:	3fd287a7 	.word	0x3fd287a7
 80131d8:	8b60c8b3 	.word	0x8b60c8b3
 80131dc:	3fc68a28 	.word	0x3fc68a28
 80131e0:	509f79fb 	.word	0x509f79fb
 80131e4:	3fd34413 	.word	0x3fd34413
 80131e8:	08014d91 	.word	0x08014d91
 80131ec:	08014da8 	.word	0x08014da8
 80131f0:	7ff00000 	.word	0x7ff00000
 80131f4:	08014d61 	.word	0x08014d61
 80131f8:	3ff80000 	.word	0x3ff80000
 80131fc:	08014ef8 	.word	0x08014ef8
 8013200:	08014e00 	.word	0x08014e00
 8013204:	08014d8d 	.word	0x08014d8d
 8013208:	08014d60 	.word	0x08014d60
 801320c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013210:	6018      	str	r0, [r3, #0]
 8013212:	9b03      	ldr	r3, [sp, #12]
 8013214:	2b0e      	cmp	r3, #14
 8013216:	f200 80a1 	bhi.w	801335c <_dtoa_r+0x444>
 801321a:	2c00      	cmp	r4, #0
 801321c:	f000 809e 	beq.w	801335c <_dtoa_r+0x444>
 8013220:	2f00      	cmp	r7, #0
 8013222:	dd33      	ble.n	801328c <_dtoa_r+0x374>
 8013224:	4b9c      	ldr	r3, [pc, #624]	@ (8013498 <_dtoa_r+0x580>)
 8013226:	f007 020f 	and.w	r2, r7, #15
 801322a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801322e:	ed93 7b00 	vldr	d7, [r3]
 8013232:	05f8      	lsls	r0, r7, #23
 8013234:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013238:	ea4f 1427 	mov.w	r4, r7, asr #4
 801323c:	d516      	bpl.n	801326c <_dtoa_r+0x354>
 801323e:	4b97      	ldr	r3, [pc, #604]	@ (801349c <_dtoa_r+0x584>)
 8013240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013244:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013248:	f7ed fb28 	bl	800089c <__aeabi_ddiv>
 801324c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013250:	f004 040f 	and.w	r4, r4, #15
 8013254:	2603      	movs	r6, #3
 8013256:	4d91      	ldr	r5, [pc, #580]	@ (801349c <_dtoa_r+0x584>)
 8013258:	b954      	cbnz	r4, 8013270 <_dtoa_r+0x358>
 801325a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801325e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013262:	f7ed fb1b 	bl	800089c <__aeabi_ddiv>
 8013266:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801326a:	e028      	b.n	80132be <_dtoa_r+0x3a6>
 801326c:	2602      	movs	r6, #2
 801326e:	e7f2      	b.n	8013256 <_dtoa_r+0x33e>
 8013270:	07e1      	lsls	r1, r4, #31
 8013272:	d508      	bpl.n	8013286 <_dtoa_r+0x36e>
 8013274:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013278:	e9d5 2300 	ldrd	r2, r3, [r5]
 801327c:	f7ed f9e4 	bl	8000648 <__aeabi_dmul>
 8013280:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013284:	3601      	adds	r6, #1
 8013286:	1064      	asrs	r4, r4, #1
 8013288:	3508      	adds	r5, #8
 801328a:	e7e5      	b.n	8013258 <_dtoa_r+0x340>
 801328c:	f000 80af 	beq.w	80133ee <_dtoa_r+0x4d6>
 8013290:	427c      	negs	r4, r7
 8013292:	4b81      	ldr	r3, [pc, #516]	@ (8013498 <_dtoa_r+0x580>)
 8013294:	4d81      	ldr	r5, [pc, #516]	@ (801349c <_dtoa_r+0x584>)
 8013296:	f004 020f 	and.w	r2, r4, #15
 801329a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801329e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80132a6:	f7ed f9cf 	bl	8000648 <__aeabi_dmul>
 80132aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80132ae:	1124      	asrs	r4, r4, #4
 80132b0:	2300      	movs	r3, #0
 80132b2:	2602      	movs	r6, #2
 80132b4:	2c00      	cmp	r4, #0
 80132b6:	f040 808f 	bne.w	80133d8 <_dtoa_r+0x4c0>
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d1d3      	bne.n	8013266 <_dtoa_r+0x34e>
 80132be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80132c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	f000 8094 	beq.w	80133f2 <_dtoa_r+0x4da>
 80132ca:	4b75      	ldr	r3, [pc, #468]	@ (80134a0 <_dtoa_r+0x588>)
 80132cc:	2200      	movs	r2, #0
 80132ce:	4620      	mov	r0, r4
 80132d0:	4629      	mov	r1, r5
 80132d2:	f7ed fc2b 	bl	8000b2c <__aeabi_dcmplt>
 80132d6:	2800      	cmp	r0, #0
 80132d8:	f000 808b 	beq.w	80133f2 <_dtoa_r+0x4da>
 80132dc:	9b03      	ldr	r3, [sp, #12]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	f000 8087 	beq.w	80133f2 <_dtoa_r+0x4da>
 80132e4:	f1bb 0f00 	cmp.w	fp, #0
 80132e8:	dd34      	ble.n	8013354 <_dtoa_r+0x43c>
 80132ea:	4620      	mov	r0, r4
 80132ec:	4b6d      	ldr	r3, [pc, #436]	@ (80134a4 <_dtoa_r+0x58c>)
 80132ee:	2200      	movs	r2, #0
 80132f0:	4629      	mov	r1, r5
 80132f2:	f7ed f9a9 	bl	8000648 <__aeabi_dmul>
 80132f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80132fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80132fe:	3601      	adds	r6, #1
 8013300:	465c      	mov	r4, fp
 8013302:	4630      	mov	r0, r6
 8013304:	f7ed f936 	bl	8000574 <__aeabi_i2d>
 8013308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801330c:	f7ed f99c 	bl	8000648 <__aeabi_dmul>
 8013310:	4b65      	ldr	r3, [pc, #404]	@ (80134a8 <_dtoa_r+0x590>)
 8013312:	2200      	movs	r2, #0
 8013314:	f7ec ffe2 	bl	80002dc <__adddf3>
 8013318:	4605      	mov	r5, r0
 801331a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801331e:	2c00      	cmp	r4, #0
 8013320:	d16a      	bne.n	80133f8 <_dtoa_r+0x4e0>
 8013322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013326:	4b61      	ldr	r3, [pc, #388]	@ (80134ac <_dtoa_r+0x594>)
 8013328:	2200      	movs	r2, #0
 801332a:	f7ec ffd5 	bl	80002d8 <__aeabi_dsub>
 801332e:	4602      	mov	r2, r0
 8013330:	460b      	mov	r3, r1
 8013332:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013336:	462a      	mov	r2, r5
 8013338:	4633      	mov	r3, r6
 801333a:	f7ed fc15 	bl	8000b68 <__aeabi_dcmpgt>
 801333e:	2800      	cmp	r0, #0
 8013340:	f040 8298 	bne.w	8013874 <_dtoa_r+0x95c>
 8013344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013348:	462a      	mov	r2, r5
 801334a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801334e:	f7ed fbed 	bl	8000b2c <__aeabi_dcmplt>
 8013352:	bb38      	cbnz	r0, 80133a4 <_dtoa_r+0x48c>
 8013354:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013358:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801335c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801335e:	2b00      	cmp	r3, #0
 8013360:	f2c0 8157 	blt.w	8013612 <_dtoa_r+0x6fa>
 8013364:	2f0e      	cmp	r7, #14
 8013366:	f300 8154 	bgt.w	8013612 <_dtoa_r+0x6fa>
 801336a:	4b4b      	ldr	r3, [pc, #300]	@ (8013498 <_dtoa_r+0x580>)
 801336c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013370:	ed93 7b00 	vldr	d7, [r3]
 8013374:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013376:	2b00      	cmp	r3, #0
 8013378:	ed8d 7b00 	vstr	d7, [sp]
 801337c:	f280 80e5 	bge.w	801354a <_dtoa_r+0x632>
 8013380:	9b03      	ldr	r3, [sp, #12]
 8013382:	2b00      	cmp	r3, #0
 8013384:	f300 80e1 	bgt.w	801354a <_dtoa_r+0x632>
 8013388:	d10c      	bne.n	80133a4 <_dtoa_r+0x48c>
 801338a:	4b48      	ldr	r3, [pc, #288]	@ (80134ac <_dtoa_r+0x594>)
 801338c:	2200      	movs	r2, #0
 801338e:	ec51 0b17 	vmov	r0, r1, d7
 8013392:	f7ed f959 	bl	8000648 <__aeabi_dmul>
 8013396:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801339a:	f7ed fbdb 	bl	8000b54 <__aeabi_dcmpge>
 801339e:	2800      	cmp	r0, #0
 80133a0:	f000 8266 	beq.w	8013870 <_dtoa_r+0x958>
 80133a4:	2400      	movs	r4, #0
 80133a6:	4625      	mov	r5, r4
 80133a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80133aa:	4656      	mov	r6, sl
 80133ac:	ea6f 0803 	mvn.w	r8, r3
 80133b0:	2700      	movs	r7, #0
 80133b2:	4621      	mov	r1, r4
 80133b4:	4648      	mov	r0, r9
 80133b6:	f000 fcbf 	bl	8013d38 <_Bfree>
 80133ba:	2d00      	cmp	r5, #0
 80133bc:	f000 80bd 	beq.w	801353a <_dtoa_r+0x622>
 80133c0:	b12f      	cbz	r7, 80133ce <_dtoa_r+0x4b6>
 80133c2:	42af      	cmp	r7, r5
 80133c4:	d003      	beq.n	80133ce <_dtoa_r+0x4b6>
 80133c6:	4639      	mov	r1, r7
 80133c8:	4648      	mov	r0, r9
 80133ca:	f000 fcb5 	bl	8013d38 <_Bfree>
 80133ce:	4629      	mov	r1, r5
 80133d0:	4648      	mov	r0, r9
 80133d2:	f000 fcb1 	bl	8013d38 <_Bfree>
 80133d6:	e0b0      	b.n	801353a <_dtoa_r+0x622>
 80133d8:	07e2      	lsls	r2, r4, #31
 80133da:	d505      	bpl.n	80133e8 <_dtoa_r+0x4d0>
 80133dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80133e0:	f7ed f932 	bl	8000648 <__aeabi_dmul>
 80133e4:	3601      	adds	r6, #1
 80133e6:	2301      	movs	r3, #1
 80133e8:	1064      	asrs	r4, r4, #1
 80133ea:	3508      	adds	r5, #8
 80133ec:	e762      	b.n	80132b4 <_dtoa_r+0x39c>
 80133ee:	2602      	movs	r6, #2
 80133f0:	e765      	b.n	80132be <_dtoa_r+0x3a6>
 80133f2:	9c03      	ldr	r4, [sp, #12]
 80133f4:	46b8      	mov	r8, r7
 80133f6:	e784      	b.n	8013302 <_dtoa_r+0x3ea>
 80133f8:	4b27      	ldr	r3, [pc, #156]	@ (8013498 <_dtoa_r+0x580>)
 80133fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80133fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013400:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013404:	4454      	add	r4, sl
 8013406:	2900      	cmp	r1, #0
 8013408:	d054      	beq.n	80134b4 <_dtoa_r+0x59c>
 801340a:	4929      	ldr	r1, [pc, #164]	@ (80134b0 <_dtoa_r+0x598>)
 801340c:	2000      	movs	r0, #0
 801340e:	f7ed fa45 	bl	800089c <__aeabi_ddiv>
 8013412:	4633      	mov	r3, r6
 8013414:	462a      	mov	r2, r5
 8013416:	f7ec ff5f 	bl	80002d8 <__aeabi_dsub>
 801341a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801341e:	4656      	mov	r6, sl
 8013420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013424:	f7ed fbc0 	bl	8000ba8 <__aeabi_d2iz>
 8013428:	4605      	mov	r5, r0
 801342a:	f7ed f8a3 	bl	8000574 <__aeabi_i2d>
 801342e:	4602      	mov	r2, r0
 8013430:	460b      	mov	r3, r1
 8013432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013436:	f7ec ff4f 	bl	80002d8 <__aeabi_dsub>
 801343a:	3530      	adds	r5, #48	@ 0x30
 801343c:	4602      	mov	r2, r0
 801343e:	460b      	mov	r3, r1
 8013440:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013444:	f806 5b01 	strb.w	r5, [r6], #1
 8013448:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801344c:	f7ed fb6e 	bl	8000b2c <__aeabi_dcmplt>
 8013450:	2800      	cmp	r0, #0
 8013452:	d172      	bne.n	801353a <_dtoa_r+0x622>
 8013454:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013458:	4911      	ldr	r1, [pc, #68]	@ (80134a0 <_dtoa_r+0x588>)
 801345a:	2000      	movs	r0, #0
 801345c:	f7ec ff3c 	bl	80002d8 <__aeabi_dsub>
 8013460:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013464:	f7ed fb62 	bl	8000b2c <__aeabi_dcmplt>
 8013468:	2800      	cmp	r0, #0
 801346a:	f040 80b4 	bne.w	80135d6 <_dtoa_r+0x6be>
 801346e:	42a6      	cmp	r6, r4
 8013470:	f43f af70 	beq.w	8013354 <_dtoa_r+0x43c>
 8013474:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013478:	4b0a      	ldr	r3, [pc, #40]	@ (80134a4 <_dtoa_r+0x58c>)
 801347a:	2200      	movs	r2, #0
 801347c:	f7ed f8e4 	bl	8000648 <__aeabi_dmul>
 8013480:	4b08      	ldr	r3, [pc, #32]	@ (80134a4 <_dtoa_r+0x58c>)
 8013482:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013486:	2200      	movs	r2, #0
 8013488:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801348c:	f7ed f8dc 	bl	8000648 <__aeabi_dmul>
 8013490:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013494:	e7c4      	b.n	8013420 <_dtoa_r+0x508>
 8013496:	bf00      	nop
 8013498:	08014ef8 	.word	0x08014ef8
 801349c:	08014ed0 	.word	0x08014ed0
 80134a0:	3ff00000 	.word	0x3ff00000
 80134a4:	40240000 	.word	0x40240000
 80134a8:	401c0000 	.word	0x401c0000
 80134ac:	40140000 	.word	0x40140000
 80134b0:	3fe00000 	.word	0x3fe00000
 80134b4:	4631      	mov	r1, r6
 80134b6:	4628      	mov	r0, r5
 80134b8:	f7ed f8c6 	bl	8000648 <__aeabi_dmul>
 80134bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80134c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80134c2:	4656      	mov	r6, sl
 80134c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80134c8:	f7ed fb6e 	bl	8000ba8 <__aeabi_d2iz>
 80134cc:	4605      	mov	r5, r0
 80134ce:	f7ed f851 	bl	8000574 <__aeabi_i2d>
 80134d2:	4602      	mov	r2, r0
 80134d4:	460b      	mov	r3, r1
 80134d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80134da:	f7ec fefd 	bl	80002d8 <__aeabi_dsub>
 80134de:	3530      	adds	r5, #48	@ 0x30
 80134e0:	f806 5b01 	strb.w	r5, [r6], #1
 80134e4:	4602      	mov	r2, r0
 80134e6:	460b      	mov	r3, r1
 80134e8:	42a6      	cmp	r6, r4
 80134ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80134ee:	f04f 0200 	mov.w	r2, #0
 80134f2:	d124      	bne.n	801353e <_dtoa_r+0x626>
 80134f4:	4baf      	ldr	r3, [pc, #700]	@ (80137b4 <_dtoa_r+0x89c>)
 80134f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80134fa:	f7ec feef 	bl	80002dc <__adddf3>
 80134fe:	4602      	mov	r2, r0
 8013500:	460b      	mov	r3, r1
 8013502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013506:	f7ed fb2f 	bl	8000b68 <__aeabi_dcmpgt>
 801350a:	2800      	cmp	r0, #0
 801350c:	d163      	bne.n	80135d6 <_dtoa_r+0x6be>
 801350e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013512:	49a8      	ldr	r1, [pc, #672]	@ (80137b4 <_dtoa_r+0x89c>)
 8013514:	2000      	movs	r0, #0
 8013516:	f7ec fedf 	bl	80002d8 <__aeabi_dsub>
 801351a:	4602      	mov	r2, r0
 801351c:	460b      	mov	r3, r1
 801351e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013522:	f7ed fb03 	bl	8000b2c <__aeabi_dcmplt>
 8013526:	2800      	cmp	r0, #0
 8013528:	f43f af14 	beq.w	8013354 <_dtoa_r+0x43c>
 801352c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801352e:	1e73      	subs	r3, r6, #1
 8013530:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013532:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013536:	2b30      	cmp	r3, #48	@ 0x30
 8013538:	d0f8      	beq.n	801352c <_dtoa_r+0x614>
 801353a:	4647      	mov	r7, r8
 801353c:	e03b      	b.n	80135b6 <_dtoa_r+0x69e>
 801353e:	4b9e      	ldr	r3, [pc, #632]	@ (80137b8 <_dtoa_r+0x8a0>)
 8013540:	f7ed f882 	bl	8000648 <__aeabi_dmul>
 8013544:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013548:	e7bc      	b.n	80134c4 <_dtoa_r+0x5ac>
 801354a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801354e:	4656      	mov	r6, sl
 8013550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013554:	4620      	mov	r0, r4
 8013556:	4629      	mov	r1, r5
 8013558:	f7ed f9a0 	bl	800089c <__aeabi_ddiv>
 801355c:	f7ed fb24 	bl	8000ba8 <__aeabi_d2iz>
 8013560:	4680      	mov	r8, r0
 8013562:	f7ed f807 	bl	8000574 <__aeabi_i2d>
 8013566:	e9dd 2300 	ldrd	r2, r3, [sp]
 801356a:	f7ed f86d 	bl	8000648 <__aeabi_dmul>
 801356e:	4602      	mov	r2, r0
 8013570:	460b      	mov	r3, r1
 8013572:	4620      	mov	r0, r4
 8013574:	4629      	mov	r1, r5
 8013576:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801357a:	f7ec fead 	bl	80002d8 <__aeabi_dsub>
 801357e:	f806 4b01 	strb.w	r4, [r6], #1
 8013582:	9d03      	ldr	r5, [sp, #12]
 8013584:	eba6 040a 	sub.w	r4, r6, sl
 8013588:	42a5      	cmp	r5, r4
 801358a:	4602      	mov	r2, r0
 801358c:	460b      	mov	r3, r1
 801358e:	d133      	bne.n	80135f8 <_dtoa_r+0x6e0>
 8013590:	f7ec fea4 	bl	80002dc <__adddf3>
 8013594:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013598:	4604      	mov	r4, r0
 801359a:	460d      	mov	r5, r1
 801359c:	f7ed fae4 	bl	8000b68 <__aeabi_dcmpgt>
 80135a0:	b9c0      	cbnz	r0, 80135d4 <_dtoa_r+0x6bc>
 80135a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80135a6:	4620      	mov	r0, r4
 80135a8:	4629      	mov	r1, r5
 80135aa:	f7ed fab5 	bl	8000b18 <__aeabi_dcmpeq>
 80135ae:	b110      	cbz	r0, 80135b6 <_dtoa_r+0x69e>
 80135b0:	f018 0f01 	tst.w	r8, #1
 80135b4:	d10e      	bne.n	80135d4 <_dtoa_r+0x6bc>
 80135b6:	9902      	ldr	r1, [sp, #8]
 80135b8:	4648      	mov	r0, r9
 80135ba:	f000 fbbd 	bl	8013d38 <_Bfree>
 80135be:	2300      	movs	r3, #0
 80135c0:	7033      	strb	r3, [r6, #0]
 80135c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80135c4:	3701      	adds	r7, #1
 80135c6:	601f      	str	r7, [r3, #0]
 80135c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	f000 824b 	beq.w	8013a66 <_dtoa_r+0xb4e>
 80135d0:	601e      	str	r6, [r3, #0]
 80135d2:	e248      	b.n	8013a66 <_dtoa_r+0xb4e>
 80135d4:	46b8      	mov	r8, r7
 80135d6:	4633      	mov	r3, r6
 80135d8:	461e      	mov	r6, r3
 80135da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80135de:	2a39      	cmp	r2, #57	@ 0x39
 80135e0:	d106      	bne.n	80135f0 <_dtoa_r+0x6d8>
 80135e2:	459a      	cmp	sl, r3
 80135e4:	d1f8      	bne.n	80135d8 <_dtoa_r+0x6c0>
 80135e6:	2230      	movs	r2, #48	@ 0x30
 80135e8:	f108 0801 	add.w	r8, r8, #1
 80135ec:	f88a 2000 	strb.w	r2, [sl]
 80135f0:	781a      	ldrb	r2, [r3, #0]
 80135f2:	3201      	adds	r2, #1
 80135f4:	701a      	strb	r2, [r3, #0]
 80135f6:	e7a0      	b.n	801353a <_dtoa_r+0x622>
 80135f8:	4b6f      	ldr	r3, [pc, #444]	@ (80137b8 <_dtoa_r+0x8a0>)
 80135fa:	2200      	movs	r2, #0
 80135fc:	f7ed f824 	bl	8000648 <__aeabi_dmul>
 8013600:	2200      	movs	r2, #0
 8013602:	2300      	movs	r3, #0
 8013604:	4604      	mov	r4, r0
 8013606:	460d      	mov	r5, r1
 8013608:	f7ed fa86 	bl	8000b18 <__aeabi_dcmpeq>
 801360c:	2800      	cmp	r0, #0
 801360e:	d09f      	beq.n	8013550 <_dtoa_r+0x638>
 8013610:	e7d1      	b.n	80135b6 <_dtoa_r+0x69e>
 8013612:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013614:	2a00      	cmp	r2, #0
 8013616:	f000 80ea 	beq.w	80137ee <_dtoa_r+0x8d6>
 801361a:	9a07      	ldr	r2, [sp, #28]
 801361c:	2a01      	cmp	r2, #1
 801361e:	f300 80cd 	bgt.w	80137bc <_dtoa_r+0x8a4>
 8013622:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013624:	2a00      	cmp	r2, #0
 8013626:	f000 80c1 	beq.w	80137ac <_dtoa_r+0x894>
 801362a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801362e:	9c08      	ldr	r4, [sp, #32]
 8013630:	9e00      	ldr	r6, [sp, #0]
 8013632:	9a00      	ldr	r2, [sp, #0]
 8013634:	441a      	add	r2, r3
 8013636:	9200      	str	r2, [sp, #0]
 8013638:	9a06      	ldr	r2, [sp, #24]
 801363a:	2101      	movs	r1, #1
 801363c:	441a      	add	r2, r3
 801363e:	4648      	mov	r0, r9
 8013640:	9206      	str	r2, [sp, #24]
 8013642:	f000 fc2d 	bl	8013ea0 <__i2b>
 8013646:	4605      	mov	r5, r0
 8013648:	b166      	cbz	r6, 8013664 <_dtoa_r+0x74c>
 801364a:	9b06      	ldr	r3, [sp, #24]
 801364c:	2b00      	cmp	r3, #0
 801364e:	dd09      	ble.n	8013664 <_dtoa_r+0x74c>
 8013650:	42b3      	cmp	r3, r6
 8013652:	9a00      	ldr	r2, [sp, #0]
 8013654:	bfa8      	it	ge
 8013656:	4633      	movge	r3, r6
 8013658:	1ad2      	subs	r2, r2, r3
 801365a:	9200      	str	r2, [sp, #0]
 801365c:	9a06      	ldr	r2, [sp, #24]
 801365e:	1af6      	subs	r6, r6, r3
 8013660:	1ad3      	subs	r3, r2, r3
 8013662:	9306      	str	r3, [sp, #24]
 8013664:	9b08      	ldr	r3, [sp, #32]
 8013666:	b30b      	cbz	r3, 80136ac <_dtoa_r+0x794>
 8013668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801366a:	2b00      	cmp	r3, #0
 801366c:	f000 80c6 	beq.w	80137fc <_dtoa_r+0x8e4>
 8013670:	2c00      	cmp	r4, #0
 8013672:	f000 80c0 	beq.w	80137f6 <_dtoa_r+0x8de>
 8013676:	4629      	mov	r1, r5
 8013678:	4622      	mov	r2, r4
 801367a:	4648      	mov	r0, r9
 801367c:	f000 fcc8 	bl	8014010 <__pow5mult>
 8013680:	9a02      	ldr	r2, [sp, #8]
 8013682:	4601      	mov	r1, r0
 8013684:	4605      	mov	r5, r0
 8013686:	4648      	mov	r0, r9
 8013688:	f000 fc20 	bl	8013ecc <__multiply>
 801368c:	9902      	ldr	r1, [sp, #8]
 801368e:	4680      	mov	r8, r0
 8013690:	4648      	mov	r0, r9
 8013692:	f000 fb51 	bl	8013d38 <_Bfree>
 8013696:	9b08      	ldr	r3, [sp, #32]
 8013698:	1b1b      	subs	r3, r3, r4
 801369a:	9308      	str	r3, [sp, #32]
 801369c:	f000 80b1 	beq.w	8013802 <_dtoa_r+0x8ea>
 80136a0:	9a08      	ldr	r2, [sp, #32]
 80136a2:	4641      	mov	r1, r8
 80136a4:	4648      	mov	r0, r9
 80136a6:	f000 fcb3 	bl	8014010 <__pow5mult>
 80136aa:	9002      	str	r0, [sp, #8]
 80136ac:	2101      	movs	r1, #1
 80136ae:	4648      	mov	r0, r9
 80136b0:	f000 fbf6 	bl	8013ea0 <__i2b>
 80136b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80136b6:	4604      	mov	r4, r0
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	f000 81d8 	beq.w	8013a6e <_dtoa_r+0xb56>
 80136be:	461a      	mov	r2, r3
 80136c0:	4601      	mov	r1, r0
 80136c2:	4648      	mov	r0, r9
 80136c4:	f000 fca4 	bl	8014010 <__pow5mult>
 80136c8:	9b07      	ldr	r3, [sp, #28]
 80136ca:	2b01      	cmp	r3, #1
 80136cc:	4604      	mov	r4, r0
 80136ce:	f300 809f 	bgt.w	8013810 <_dtoa_r+0x8f8>
 80136d2:	9b04      	ldr	r3, [sp, #16]
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	f040 8097 	bne.w	8013808 <_dtoa_r+0x8f0>
 80136da:	9b05      	ldr	r3, [sp, #20]
 80136dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	f040 8093 	bne.w	801380c <_dtoa_r+0x8f4>
 80136e6:	9b05      	ldr	r3, [sp, #20]
 80136e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80136ec:	0d1b      	lsrs	r3, r3, #20
 80136ee:	051b      	lsls	r3, r3, #20
 80136f0:	b133      	cbz	r3, 8013700 <_dtoa_r+0x7e8>
 80136f2:	9b00      	ldr	r3, [sp, #0]
 80136f4:	3301      	adds	r3, #1
 80136f6:	9300      	str	r3, [sp, #0]
 80136f8:	9b06      	ldr	r3, [sp, #24]
 80136fa:	3301      	adds	r3, #1
 80136fc:	9306      	str	r3, [sp, #24]
 80136fe:	2301      	movs	r3, #1
 8013700:	9308      	str	r3, [sp, #32]
 8013702:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013704:	2b00      	cmp	r3, #0
 8013706:	f000 81b8 	beq.w	8013a7a <_dtoa_r+0xb62>
 801370a:	6923      	ldr	r3, [r4, #16]
 801370c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013710:	6918      	ldr	r0, [r3, #16]
 8013712:	f000 fb79 	bl	8013e08 <__hi0bits>
 8013716:	f1c0 0020 	rsb	r0, r0, #32
 801371a:	9b06      	ldr	r3, [sp, #24]
 801371c:	4418      	add	r0, r3
 801371e:	f010 001f 	ands.w	r0, r0, #31
 8013722:	f000 8082 	beq.w	801382a <_dtoa_r+0x912>
 8013726:	f1c0 0320 	rsb	r3, r0, #32
 801372a:	2b04      	cmp	r3, #4
 801372c:	dd73      	ble.n	8013816 <_dtoa_r+0x8fe>
 801372e:	9b00      	ldr	r3, [sp, #0]
 8013730:	f1c0 001c 	rsb	r0, r0, #28
 8013734:	4403      	add	r3, r0
 8013736:	9300      	str	r3, [sp, #0]
 8013738:	9b06      	ldr	r3, [sp, #24]
 801373a:	4403      	add	r3, r0
 801373c:	4406      	add	r6, r0
 801373e:	9306      	str	r3, [sp, #24]
 8013740:	9b00      	ldr	r3, [sp, #0]
 8013742:	2b00      	cmp	r3, #0
 8013744:	dd05      	ble.n	8013752 <_dtoa_r+0x83a>
 8013746:	9902      	ldr	r1, [sp, #8]
 8013748:	461a      	mov	r2, r3
 801374a:	4648      	mov	r0, r9
 801374c:	f000 fcba 	bl	80140c4 <__lshift>
 8013750:	9002      	str	r0, [sp, #8]
 8013752:	9b06      	ldr	r3, [sp, #24]
 8013754:	2b00      	cmp	r3, #0
 8013756:	dd05      	ble.n	8013764 <_dtoa_r+0x84c>
 8013758:	4621      	mov	r1, r4
 801375a:	461a      	mov	r2, r3
 801375c:	4648      	mov	r0, r9
 801375e:	f000 fcb1 	bl	80140c4 <__lshift>
 8013762:	4604      	mov	r4, r0
 8013764:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013766:	2b00      	cmp	r3, #0
 8013768:	d061      	beq.n	801382e <_dtoa_r+0x916>
 801376a:	9802      	ldr	r0, [sp, #8]
 801376c:	4621      	mov	r1, r4
 801376e:	f000 fd15 	bl	801419c <__mcmp>
 8013772:	2800      	cmp	r0, #0
 8013774:	da5b      	bge.n	801382e <_dtoa_r+0x916>
 8013776:	2300      	movs	r3, #0
 8013778:	9902      	ldr	r1, [sp, #8]
 801377a:	220a      	movs	r2, #10
 801377c:	4648      	mov	r0, r9
 801377e:	f000 fafd 	bl	8013d7c <__multadd>
 8013782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013784:	9002      	str	r0, [sp, #8]
 8013786:	f107 38ff 	add.w	r8, r7, #4294967295
 801378a:	2b00      	cmp	r3, #0
 801378c:	f000 8177 	beq.w	8013a7e <_dtoa_r+0xb66>
 8013790:	4629      	mov	r1, r5
 8013792:	2300      	movs	r3, #0
 8013794:	220a      	movs	r2, #10
 8013796:	4648      	mov	r0, r9
 8013798:	f000 faf0 	bl	8013d7c <__multadd>
 801379c:	f1bb 0f00 	cmp.w	fp, #0
 80137a0:	4605      	mov	r5, r0
 80137a2:	dc6f      	bgt.n	8013884 <_dtoa_r+0x96c>
 80137a4:	9b07      	ldr	r3, [sp, #28]
 80137a6:	2b02      	cmp	r3, #2
 80137a8:	dc49      	bgt.n	801383e <_dtoa_r+0x926>
 80137aa:	e06b      	b.n	8013884 <_dtoa_r+0x96c>
 80137ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80137ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80137b2:	e73c      	b.n	801362e <_dtoa_r+0x716>
 80137b4:	3fe00000 	.word	0x3fe00000
 80137b8:	40240000 	.word	0x40240000
 80137bc:	9b03      	ldr	r3, [sp, #12]
 80137be:	1e5c      	subs	r4, r3, #1
 80137c0:	9b08      	ldr	r3, [sp, #32]
 80137c2:	42a3      	cmp	r3, r4
 80137c4:	db09      	blt.n	80137da <_dtoa_r+0x8c2>
 80137c6:	1b1c      	subs	r4, r3, r4
 80137c8:	9b03      	ldr	r3, [sp, #12]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	f6bf af30 	bge.w	8013630 <_dtoa_r+0x718>
 80137d0:	9b00      	ldr	r3, [sp, #0]
 80137d2:	9a03      	ldr	r2, [sp, #12]
 80137d4:	1a9e      	subs	r6, r3, r2
 80137d6:	2300      	movs	r3, #0
 80137d8:	e72b      	b.n	8013632 <_dtoa_r+0x71a>
 80137da:	9b08      	ldr	r3, [sp, #32]
 80137dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80137de:	9408      	str	r4, [sp, #32]
 80137e0:	1ae3      	subs	r3, r4, r3
 80137e2:	441a      	add	r2, r3
 80137e4:	9e00      	ldr	r6, [sp, #0]
 80137e6:	9b03      	ldr	r3, [sp, #12]
 80137e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80137ea:	2400      	movs	r4, #0
 80137ec:	e721      	b.n	8013632 <_dtoa_r+0x71a>
 80137ee:	9c08      	ldr	r4, [sp, #32]
 80137f0:	9e00      	ldr	r6, [sp, #0]
 80137f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80137f4:	e728      	b.n	8013648 <_dtoa_r+0x730>
 80137f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80137fa:	e751      	b.n	80136a0 <_dtoa_r+0x788>
 80137fc:	9a08      	ldr	r2, [sp, #32]
 80137fe:	9902      	ldr	r1, [sp, #8]
 8013800:	e750      	b.n	80136a4 <_dtoa_r+0x78c>
 8013802:	f8cd 8008 	str.w	r8, [sp, #8]
 8013806:	e751      	b.n	80136ac <_dtoa_r+0x794>
 8013808:	2300      	movs	r3, #0
 801380a:	e779      	b.n	8013700 <_dtoa_r+0x7e8>
 801380c:	9b04      	ldr	r3, [sp, #16]
 801380e:	e777      	b.n	8013700 <_dtoa_r+0x7e8>
 8013810:	2300      	movs	r3, #0
 8013812:	9308      	str	r3, [sp, #32]
 8013814:	e779      	b.n	801370a <_dtoa_r+0x7f2>
 8013816:	d093      	beq.n	8013740 <_dtoa_r+0x828>
 8013818:	9a00      	ldr	r2, [sp, #0]
 801381a:	331c      	adds	r3, #28
 801381c:	441a      	add	r2, r3
 801381e:	9200      	str	r2, [sp, #0]
 8013820:	9a06      	ldr	r2, [sp, #24]
 8013822:	441a      	add	r2, r3
 8013824:	441e      	add	r6, r3
 8013826:	9206      	str	r2, [sp, #24]
 8013828:	e78a      	b.n	8013740 <_dtoa_r+0x828>
 801382a:	4603      	mov	r3, r0
 801382c:	e7f4      	b.n	8013818 <_dtoa_r+0x900>
 801382e:	9b03      	ldr	r3, [sp, #12]
 8013830:	2b00      	cmp	r3, #0
 8013832:	46b8      	mov	r8, r7
 8013834:	dc20      	bgt.n	8013878 <_dtoa_r+0x960>
 8013836:	469b      	mov	fp, r3
 8013838:	9b07      	ldr	r3, [sp, #28]
 801383a:	2b02      	cmp	r3, #2
 801383c:	dd1e      	ble.n	801387c <_dtoa_r+0x964>
 801383e:	f1bb 0f00 	cmp.w	fp, #0
 8013842:	f47f adb1 	bne.w	80133a8 <_dtoa_r+0x490>
 8013846:	4621      	mov	r1, r4
 8013848:	465b      	mov	r3, fp
 801384a:	2205      	movs	r2, #5
 801384c:	4648      	mov	r0, r9
 801384e:	f000 fa95 	bl	8013d7c <__multadd>
 8013852:	4601      	mov	r1, r0
 8013854:	4604      	mov	r4, r0
 8013856:	9802      	ldr	r0, [sp, #8]
 8013858:	f000 fca0 	bl	801419c <__mcmp>
 801385c:	2800      	cmp	r0, #0
 801385e:	f77f ada3 	ble.w	80133a8 <_dtoa_r+0x490>
 8013862:	4656      	mov	r6, sl
 8013864:	2331      	movs	r3, #49	@ 0x31
 8013866:	f806 3b01 	strb.w	r3, [r6], #1
 801386a:	f108 0801 	add.w	r8, r8, #1
 801386e:	e59f      	b.n	80133b0 <_dtoa_r+0x498>
 8013870:	9c03      	ldr	r4, [sp, #12]
 8013872:	46b8      	mov	r8, r7
 8013874:	4625      	mov	r5, r4
 8013876:	e7f4      	b.n	8013862 <_dtoa_r+0x94a>
 8013878:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801387c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801387e:	2b00      	cmp	r3, #0
 8013880:	f000 8101 	beq.w	8013a86 <_dtoa_r+0xb6e>
 8013884:	2e00      	cmp	r6, #0
 8013886:	dd05      	ble.n	8013894 <_dtoa_r+0x97c>
 8013888:	4629      	mov	r1, r5
 801388a:	4632      	mov	r2, r6
 801388c:	4648      	mov	r0, r9
 801388e:	f000 fc19 	bl	80140c4 <__lshift>
 8013892:	4605      	mov	r5, r0
 8013894:	9b08      	ldr	r3, [sp, #32]
 8013896:	2b00      	cmp	r3, #0
 8013898:	d05c      	beq.n	8013954 <_dtoa_r+0xa3c>
 801389a:	6869      	ldr	r1, [r5, #4]
 801389c:	4648      	mov	r0, r9
 801389e:	f000 fa0b 	bl	8013cb8 <_Balloc>
 80138a2:	4606      	mov	r6, r0
 80138a4:	b928      	cbnz	r0, 80138b2 <_dtoa_r+0x99a>
 80138a6:	4b82      	ldr	r3, [pc, #520]	@ (8013ab0 <_dtoa_r+0xb98>)
 80138a8:	4602      	mov	r2, r0
 80138aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80138ae:	f7ff bb4a 	b.w	8012f46 <_dtoa_r+0x2e>
 80138b2:	692a      	ldr	r2, [r5, #16]
 80138b4:	3202      	adds	r2, #2
 80138b6:	0092      	lsls	r2, r2, #2
 80138b8:	f105 010c 	add.w	r1, r5, #12
 80138bc:	300c      	adds	r0, #12
 80138be:	f7ff fa94 	bl	8012dea <memcpy>
 80138c2:	2201      	movs	r2, #1
 80138c4:	4631      	mov	r1, r6
 80138c6:	4648      	mov	r0, r9
 80138c8:	f000 fbfc 	bl	80140c4 <__lshift>
 80138cc:	f10a 0301 	add.w	r3, sl, #1
 80138d0:	9300      	str	r3, [sp, #0]
 80138d2:	eb0a 030b 	add.w	r3, sl, fp
 80138d6:	9308      	str	r3, [sp, #32]
 80138d8:	9b04      	ldr	r3, [sp, #16]
 80138da:	f003 0301 	and.w	r3, r3, #1
 80138de:	462f      	mov	r7, r5
 80138e0:	9306      	str	r3, [sp, #24]
 80138e2:	4605      	mov	r5, r0
 80138e4:	9b00      	ldr	r3, [sp, #0]
 80138e6:	9802      	ldr	r0, [sp, #8]
 80138e8:	4621      	mov	r1, r4
 80138ea:	f103 3bff 	add.w	fp, r3, #4294967295
 80138ee:	f7ff fa8a 	bl	8012e06 <quorem>
 80138f2:	4603      	mov	r3, r0
 80138f4:	3330      	adds	r3, #48	@ 0x30
 80138f6:	9003      	str	r0, [sp, #12]
 80138f8:	4639      	mov	r1, r7
 80138fa:	9802      	ldr	r0, [sp, #8]
 80138fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80138fe:	f000 fc4d 	bl	801419c <__mcmp>
 8013902:	462a      	mov	r2, r5
 8013904:	9004      	str	r0, [sp, #16]
 8013906:	4621      	mov	r1, r4
 8013908:	4648      	mov	r0, r9
 801390a:	f000 fc63 	bl	80141d4 <__mdiff>
 801390e:	68c2      	ldr	r2, [r0, #12]
 8013910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013912:	4606      	mov	r6, r0
 8013914:	bb02      	cbnz	r2, 8013958 <_dtoa_r+0xa40>
 8013916:	4601      	mov	r1, r0
 8013918:	9802      	ldr	r0, [sp, #8]
 801391a:	f000 fc3f 	bl	801419c <__mcmp>
 801391e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013920:	4602      	mov	r2, r0
 8013922:	4631      	mov	r1, r6
 8013924:	4648      	mov	r0, r9
 8013926:	920c      	str	r2, [sp, #48]	@ 0x30
 8013928:	9309      	str	r3, [sp, #36]	@ 0x24
 801392a:	f000 fa05 	bl	8013d38 <_Bfree>
 801392e:	9b07      	ldr	r3, [sp, #28]
 8013930:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013932:	9e00      	ldr	r6, [sp, #0]
 8013934:	ea42 0103 	orr.w	r1, r2, r3
 8013938:	9b06      	ldr	r3, [sp, #24]
 801393a:	4319      	orrs	r1, r3
 801393c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801393e:	d10d      	bne.n	801395c <_dtoa_r+0xa44>
 8013940:	2b39      	cmp	r3, #57	@ 0x39
 8013942:	d027      	beq.n	8013994 <_dtoa_r+0xa7c>
 8013944:	9a04      	ldr	r2, [sp, #16]
 8013946:	2a00      	cmp	r2, #0
 8013948:	dd01      	ble.n	801394e <_dtoa_r+0xa36>
 801394a:	9b03      	ldr	r3, [sp, #12]
 801394c:	3331      	adds	r3, #49	@ 0x31
 801394e:	f88b 3000 	strb.w	r3, [fp]
 8013952:	e52e      	b.n	80133b2 <_dtoa_r+0x49a>
 8013954:	4628      	mov	r0, r5
 8013956:	e7b9      	b.n	80138cc <_dtoa_r+0x9b4>
 8013958:	2201      	movs	r2, #1
 801395a:	e7e2      	b.n	8013922 <_dtoa_r+0xa0a>
 801395c:	9904      	ldr	r1, [sp, #16]
 801395e:	2900      	cmp	r1, #0
 8013960:	db04      	blt.n	801396c <_dtoa_r+0xa54>
 8013962:	9807      	ldr	r0, [sp, #28]
 8013964:	4301      	orrs	r1, r0
 8013966:	9806      	ldr	r0, [sp, #24]
 8013968:	4301      	orrs	r1, r0
 801396a:	d120      	bne.n	80139ae <_dtoa_r+0xa96>
 801396c:	2a00      	cmp	r2, #0
 801396e:	ddee      	ble.n	801394e <_dtoa_r+0xa36>
 8013970:	9902      	ldr	r1, [sp, #8]
 8013972:	9300      	str	r3, [sp, #0]
 8013974:	2201      	movs	r2, #1
 8013976:	4648      	mov	r0, r9
 8013978:	f000 fba4 	bl	80140c4 <__lshift>
 801397c:	4621      	mov	r1, r4
 801397e:	9002      	str	r0, [sp, #8]
 8013980:	f000 fc0c 	bl	801419c <__mcmp>
 8013984:	2800      	cmp	r0, #0
 8013986:	9b00      	ldr	r3, [sp, #0]
 8013988:	dc02      	bgt.n	8013990 <_dtoa_r+0xa78>
 801398a:	d1e0      	bne.n	801394e <_dtoa_r+0xa36>
 801398c:	07da      	lsls	r2, r3, #31
 801398e:	d5de      	bpl.n	801394e <_dtoa_r+0xa36>
 8013990:	2b39      	cmp	r3, #57	@ 0x39
 8013992:	d1da      	bne.n	801394a <_dtoa_r+0xa32>
 8013994:	2339      	movs	r3, #57	@ 0x39
 8013996:	f88b 3000 	strb.w	r3, [fp]
 801399a:	4633      	mov	r3, r6
 801399c:	461e      	mov	r6, r3
 801399e:	3b01      	subs	r3, #1
 80139a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80139a4:	2a39      	cmp	r2, #57	@ 0x39
 80139a6:	d04e      	beq.n	8013a46 <_dtoa_r+0xb2e>
 80139a8:	3201      	adds	r2, #1
 80139aa:	701a      	strb	r2, [r3, #0]
 80139ac:	e501      	b.n	80133b2 <_dtoa_r+0x49a>
 80139ae:	2a00      	cmp	r2, #0
 80139b0:	dd03      	ble.n	80139ba <_dtoa_r+0xaa2>
 80139b2:	2b39      	cmp	r3, #57	@ 0x39
 80139b4:	d0ee      	beq.n	8013994 <_dtoa_r+0xa7c>
 80139b6:	3301      	adds	r3, #1
 80139b8:	e7c9      	b.n	801394e <_dtoa_r+0xa36>
 80139ba:	9a00      	ldr	r2, [sp, #0]
 80139bc:	9908      	ldr	r1, [sp, #32]
 80139be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80139c2:	428a      	cmp	r2, r1
 80139c4:	d028      	beq.n	8013a18 <_dtoa_r+0xb00>
 80139c6:	9902      	ldr	r1, [sp, #8]
 80139c8:	2300      	movs	r3, #0
 80139ca:	220a      	movs	r2, #10
 80139cc:	4648      	mov	r0, r9
 80139ce:	f000 f9d5 	bl	8013d7c <__multadd>
 80139d2:	42af      	cmp	r7, r5
 80139d4:	9002      	str	r0, [sp, #8]
 80139d6:	f04f 0300 	mov.w	r3, #0
 80139da:	f04f 020a 	mov.w	r2, #10
 80139de:	4639      	mov	r1, r7
 80139e0:	4648      	mov	r0, r9
 80139e2:	d107      	bne.n	80139f4 <_dtoa_r+0xadc>
 80139e4:	f000 f9ca 	bl	8013d7c <__multadd>
 80139e8:	4607      	mov	r7, r0
 80139ea:	4605      	mov	r5, r0
 80139ec:	9b00      	ldr	r3, [sp, #0]
 80139ee:	3301      	adds	r3, #1
 80139f0:	9300      	str	r3, [sp, #0]
 80139f2:	e777      	b.n	80138e4 <_dtoa_r+0x9cc>
 80139f4:	f000 f9c2 	bl	8013d7c <__multadd>
 80139f8:	4629      	mov	r1, r5
 80139fa:	4607      	mov	r7, r0
 80139fc:	2300      	movs	r3, #0
 80139fe:	220a      	movs	r2, #10
 8013a00:	4648      	mov	r0, r9
 8013a02:	f000 f9bb 	bl	8013d7c <__multadd>
 8013a06:	4605      	mov	r5, r0
 8013a08:	e7f0      	b.n	80139ec <_dtoa_r+0xad4>
 8013a0a:	f1bb 0f00 	cmp.w	fp, #0
 8013a0e:	bfcc      	ite	gt
 8013a10:	465e      	movgt	r6, fp
 8013a12:	2601      	movle	r6, #1
 8013a14:	4456      	add	r6, sl
 8013a16:	2700      	movs	r7, #0
 8013a18:	9902      	ldr	r1, [sp, #8]
 8013a1a:	9300      	str	r3, [sp, #0]
 8013a1c:	2201      	movs	r2, #1
 8013a1e:	4648      	mov	r0, r9
 8013a20:	f000 fb50 	bl	80140c4 <__lshift>
 8013a24:	4621      	mov	r1, r4
 8013a26:	9002      	str	r0, [sp, #8]
 8013a28:	f000 fbb8 	bl	801419c <__mcmp>
 8013a2c:	2800      	cmp	r0, #0
 8013a2e:	dcb4      	bgt.n	801399a <_dtoa_r+0xa82>
 8013a30:	d102      	bne.n	8013a38 <_dtoa_r+0xb20>
 8013a32:	9b00      	ldr	r3, [sp, #0]
 8013a34:	07db      	lsls	r3, r3, #31
 8013a36:	d4b0      	bmi.n	801399a <_dtoa_r+0xa82>
 8013a38:	4633      	mov	r3, r6
 8013a3a:	461e      	mov	r6, r3
 8013a3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013a40:	2a30      	cmp	r2, #48	@ 0x30
 8013a42:	d0fa      	beq.n	8013a3a <_dtoa_r+0xb22>
 8013a44:	e4b5      	b.n	80133b2 <_dtoa_r+0x49a>
 8013a46:	459a      	cmp	sl, r3
 8013a48:	d1a8      	bne.n	801399c <_dtoa_r+0xa84>
 8013a4a:	2331      	movs	r3, #49	@ 0x31
 8013a4c:	f108 0801 	add.w	r8, r8, #1
 8013a50:	f88a 3000 	strb.w	r3, [sl]
 8013a54:	e4ad      	b.n	80133b2 <_dtoa_r+0x49a>
 8013a56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013a58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013ab4 <_dtoa_r+0xb9c>
 8013a5c:	b11b      	cbz	r3, 8013a66 <_dtoa_r+0xb4e>
 8013a5e:	f10a 0308 	add.w	r3, sl, #8
 8013a62:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013a64:	6013      	str	r3, [r2, #0]
 8013a66:	4650      	mov	r0, sl
 8013a68:	b017      	add	sp, #92	@ 0x5c
 8013a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a6e:	9b07      	ldr	r3, [sp, #28]
 8013a70:	2b01      	cmp	r3, #1
 8013a72:	f77f ae2e 	ble.w	80136d2 <_dtoa_r+0x7ba>
 8013a76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a78:	9308      	str	r3, [sp, #32]
 8013a7a:	2001      	movs	r0, #1
 8013a7c:	e64d      	b.n	801371a <_dtoa_r+0x802>
 8013a7e:	f1bb 0f00 	cmp.w	fp, #0
 8013a82:	f77f aed9 	ble.w	8013838 <_dtoa_r+0x920>
 8013a86:	4656      	mov	r6, sl
 8013a88:	9802      	ldr	r0, [sp, #8]
 8013a8a:	4621      	mov	r1, r4
 8013a8c:	f7ff f9bb 	bl	8012e06 <quorem>
 8013a90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013a94:	f806 3b01 	strb.w	r3, [r6], #1
 8013a98:	eba6 020a 	sub.w	r2, r6, sl
 8013a9c:	4593      	cmp	fp, r2
 8013a9e:	ddb4      	ble.n	8013a0a <_dtoa_r+0xaf2>
 8013aa0:	9902      	ldr	r1, [sp, #8]
 8013aa2:	2300      	movs	r3, #0
 8013aa4:	220a      	movs	r2, #10
 8013aa6:	4648      	mov	r0, r9
 8013aa8:	f000 f968 	bl	8013d7c <__multadd>
 8013aac:	9002      	str	r0, [sp, #8]
 8013aae:	e7eb      	b.n	8013a88 <_dtoa_r+0xb70>
 8013ab0:	08014e00 	.word	0x08014e00
 8013ab4:	08014d84 	.word	0x08014d84

08013ab8 <_free_r>:
 8013ab8:	b538      	push	{r3, r4, r5, lr}
 8013aba:	4605      	mov	r5, r0
 8013abc:	2900      	cmp	r1, #0
 8013abe:	d041      	beq.n	8013b44 <_free_r+0x8c>
 8013ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013ac4:	1f0c      	subs	r4, r1, #4
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	bfb8      	it	lt
 8013aca:	18e4      	addlt	r4, r4, r3
 8013acc:	f000 f8e8 	bl	8013ca0 <__malloc_lock>
 8013ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8013b48 <_free_r+0x90>)
 8013ad2:	6813      	ldr	r3, [r2, #0]
 8013ad4:	b933      	cbnz	r3, 8013ae4 <_free_r+0x2c>
 8013ad6:	6063      	str	r3, [r4, #4]
 8013ad8:	6014      	str	r4, [r2, #0]
 8013ada:	4628      	mov	r0, r5
 8013adc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ae0:	f000 b8e4 	b.w	8013cac <__malloc_unlock>
 8013ae4:	42a3      	cmp	r3, r4
 8013ae6:	d908      	bls.n	8013afa <_free_r+0x42>
 8013ae8:	6820      	ldr	r0, [r4, #0]
 8013aea:	1821      	adds	r1, r4, r0
 8013aec:	428b      	cmp	r3, r1
 8013aee:	bf01      	itttt	eq
 8013af0:	6819      	ldreq	r1, [r3, #0]
 8013af2:	685b      	ldreq	r3, [r3, #4]
 8013af4:	1809      	addeq	r1, r1, r0
 8013af6:	6021      	streq	r1, [r4, #0]
 8013af8:	e7ed      	b.n	8013ad6 <_free_r+0x1e>
 8013afa:	461a      	mov	r2, r3
 8013afc:	685b      	ldr	r3, [r3, #4]
 8013afe:	b10b      	cbz	r3, 8013b04 <_free_r+0x4c>
 8013b00:	42a3      	cmp	r3, r4
 8013b02:	d9fa      	bls.n	8013afa <_free_r+0x42>
 8013b04:	6811      	ldr	r1, [r2, #0]
 8013b06:	1850      	adds	r0, r2, r1
 8013b08:	42a0      	cmp	r0, r4
 8013b0a:	d10b      	bne.n	8013b24 <_free_r+0x6c>
 8013b0c:	6820      	ldr	r0, [r4, #0]
 8013b0e:	4401      	add	r1, r0
 8013b10:	1850      	adds	r0, r2, r1
 8013b12:	4283      	cmp	r3, r0
 8013b14:	6011      	str	r1, [r2, #0]
 8013b16:	d1e0      	bne.n	8013ada <_free_r+0x22>
 8013b18:	6818      	ldr	r0, [r3, #0]
 8013b1a:	685b      	ldr	r3, [r3, #4]
 8013b1c:	6053      	str	r3, [r2, #4]
 8013b1e:	4408      	add	r0, r1
 8013b20:	6010      	str	r0, [r2, #0]
 8013b22:	e7da      	b.n	8013ada <_free_r+0x22>
 8013b24:	d902      	bls.n	8013b2c <_free_r+0x74>
 8013b26:	230c      	movs	r3, #12
 8013b28:	602b      	str	r3, [r5, #0]
 8013b2a:	e7d6      	b.n	8013ada <_free_r+0x22>
 8013b2c:	6820      	ldr	r0, [r4, #0]
 8013b2e:	1821      	adds	r1, r4, r0
 8013b30:	428b      	cmp	r3, r1
 8013b32:	bf04      	itt	eq
 8013b34:	6819      	ldreq	r1, [r3, #0]
 8013b36:	685b      	ldreq	r3, [r3, #4]
 8013b38:	6063      	str	r3, [r4, #4]
 8013b3a:	bf04      	itt	eq
 8013b3c:	1809      	addeq	r1, r1, r0
 8013b3e:	6021      	streq	r1, [r4, #0]
 8013b40:	6054      	str	r4, [r2, #4]
 8013b42:	e7ca      	b.n	8013ada <_free_r+0x22>
 8013b44:	bd38      	pop	{r3, r4, r5, pc}
 8013b46:	bf00      	nop
 8013b48:	20006c40 	.word	0x20006c40

08013b4c <malloc>:
 8013b4c:	4b02      	ldr	r3, [pc, #8]	@ (8013b58 <malloc+0xc>)
 8013b4e:	4601      	mov	r1, r0
 8013b50:	6818      	ldr	r0, [r3, #0]
 8013b52:	f000 b825 	b.w	8013ba0 <_malloc_r>
 8013b56:	bf00      	nop
 8013b58:	20000020 	.word	0x20000020

08013b5c <sbrk_aligned>:
 8013b5c:	b570      	push	{r4, r5, r6, lr}
 8013b5e:	4e0f      	ldr	r6, [pc, #60]	@ (8013b9c <sbrk_aligned+0x40>)
 8013b60:	460c      	mov	r4, r1
 8013b62:	6831      	ldr	r1, [r6, #0]
 8013b64:	4605      	mov	r5, r0
 8013b66:	b911      	cbnz	r1, 8013b6e <sbrk_aligned+0x12>
 8013b68:	f000 fccc 	bl	8014504 <_sbrk_r>
 8013b6c:	6030      	str	r0, [r6, #0]
 8013b6e:	4621      	mov	r1, r4
 8013b70:	4628      	mov	r0, r5
 8013b72:	f000 fcc7 	bl	8014504 <_sbrk_r>
 8013b76:	1c43      	adds	r3, r0, #1
 8013b78:	d103      	bne.n	8013b82 <sbrk_aligned+0x26>
 8013b7a:	f04f 34ff 	mov.w	r4, #4294967295
 8013b7e:	4620      	mov	r0, r4
 8013b80:	bd70      	pop	{r4, r5, r6, pc}
 8013b82:	1cc4      	adds	r4, r0, #3
 8013b84:	f024 0403 	bic.w	r4, r4, #3
 8013b88:	42a0      	cmp	r0, r4
 8013b8a:	d0f8      	beq.n	8013b7e <sbrk_aligned+0x22>
 8013b8c:	1a21      	subs	r1, r4, r0
 8013b8e:	4628      	mov	r0, r5
 8013b90:	f000 fcb8 	bl	8014504 <_sbrk_r>
 8013b94:	3001      	adds	r0, #1
 8013b96:	d1f2      	bne.n	8013b7e <sbrk_aligned+0x22>
 8013b98:	e7ef      	b.n	8013b7a <sbrk_aligned+0x1e>
 8013b9a:	bf00      	nop
 8013b9c:	20006c3c 	.word	0x20006c3c

08013ba0 <_malloc_r>:
 8013ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ba4:	1ccd      	adds	r5, r1, #3
 8013ba6:	f025 0503 	bic.w	r5, r5, #3
 8013baa:	3508      	adds	r5, #8
 8013bac:	2d0c      	cmp	r5, #12
 8013bae:	bf38      	it	cc
 8013bb0:	250c      	movcc	r5, #12
 8013bb2:	2d00      	cmp	r5, #0
 8013bb4:	4606      	mov	r6, r0
 8013bb6:	db01      	blt.n	8013bbc <_malloc_r+0x1c>
 8013bb8:	42a9      	cmp	r1, r5
 8013bba:	d904      	bls.n	8013bc6 <_malloc_r+0x26>
 8013bbc:	230c      	movs	r3, #12
 8013bbe:	6033      	str	r3, [r6, #0]
 8013bc0:	2000      	movs	r0, #0
 8013bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013bc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013c9c <_malloc_r+0xfc>
 8013bca:	f000 f869 	bl	8013ca0 <__malloc_lock>
 8013bce:	f8d8 3000 	ldr.w	r3, [r8]
 8013bd2:	461c      	mov	r4, r3
 8013bd4:	bb44      	cbnz	r4, 8013c28 <_malloc_r+0x88>
 8013bd6:	4629      	mov	r1, r5
 8013bd8:	4630      	mov	r0, r6
 8013bda:	f7ff ffbf 	bl	8013b5c <sbrk_aligned>
 8013bde:	1c43      	adds	r3, r0, #1
 8013be0:	4604      	mov	r4, r0
 8013be2:	d158      	bne.n	8013c96 <_malloc_r+0xf6>
 8013be4:	f8d8 4000 	ldr.w	r4, [r8]
 8013be8:	4627      	mov	r7, r4
 8013bea:	2f00      	cmp	r7, #0
 8013bec:	d143      	bne.n	8013c76 <_malloc_r+0xd6>
 8013bee:	2c00      	cmp	r4, #0
 8013bf0:	d04b      	beq.n	8013c8a <_malloc_r+0xea>
 8013bf2:	6823      	ldr	r3, [r4, #0]
 8013bf4:	4639      	mov	r1, r7
 8013bf6:	4630      	mov	r0, r6
 8013bf8:	eb04 0903 	add.w	r9, r4, r3
 8013bfc:	f000 fc82 	bl	8014504 <_sbrk_r>
 8013c00:	4581      	cmp	r9, r0
 8013c02:	d142      	bne.n	8013c8a <_malloc_r+0xea>
 8013c04:	6821      	ldr	r1, [r4, #0]
 8013c06:	1a6d      	subs	r5, r5, r1
 8013c08:	4629      	mov	r1, r5
 8013c0a:	4630      	mov	r0, r6
 8013c0c:	f7ff ffa6 	bl	8013b5c <sbrk_aligned>
 8013c10:	3001      	adds	r0, #1
 8013c12:	d03a      	beq.n	8013c8a <_malloc_r+0xea>
 8013c14:	6823      	ldr	r3, [r4, #0]
 8013c16:	442b      	add	r3, r5
 8013c18:	6023      	str	r3, [r4, #0]
 8013c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8013c1e:	685a      	ldr	r2, [r3, #4]
 8013c20:	bb62      	cbnz	r2, 8013c7c <_malloc_r+0xdc>
 8013c22:	f8c8 7000 	str.w	r7, [r8]
 8013c26:	e00f      	b.n	8013c48 <_malloc_r+0xa8>
 8013c28:	6822      	ldr	r2, [r4, #0]
 8013c2a:	1b52      	subs	r2, r2, r5
 8013c2c:	d420      	bmi.n	8013c70 <_malloc_r+0xd0>
 8013c2e:	2a0b      	cmp	r2, #11
 8013c30:	d917      	bls.n	8013c62 <_malloc_r+0xc2>
 8013c32:	1961      	adds	r1, r4, r5
 8013c34:	42a3      	cmp	r3, r4
 8013c36:	6025      	str	r5, [r4, #0]
 8013c38:	bf18      	it	ne
 8013c3a:	6059      	strne	r1, [r3, #4]
 8013c3c:	6863      	ldr	r3, [r4, #4]
 8013c3e:	bf08      	it	eq
 8013c40:	f8c8 1000 	streq.w	r1, [r8]
 8013c44:	5162      	str	r2, [r4, r5]
 8013c46:	604b      	str	r3, [r1, #4]
 8013c48:	4630      	mov	r0, r6
 8013c4a:	f000 f82f 	bl	8013cac <__malloc_unlock>
 8013c4e:	f104 000b 	add.w	r0, r4, #11
 8013c52:	1d23      	adds	r3, r4, #4
 8013c54:	f020 0007 	bic.w	r0, r0, #7
 8013c58:	1ac2      	subs	r2, r0, r3
 8013c5a:	bf1c      	itt	ne
 8013c5c:	1a1b      	subne	r3, r3, r0
 8013c5e:	50a3      	strne	r3, [r4, r2]
 8013c60:	e7af      	b.n	8013bc2 <_malloc_r+0x22>
 8013c62:	6862      	ldr	r2, [r4, #4]
 8013c64:	42a3      	cmp	r3, r4
 8013c66:	bf0c      	ite	eq
 8013c68:	f8c8 2000 	streq.w	r2, [r8]
 8013c6c:	605a      	strne	r2, [r3, #4]
 8013c6e:	e7eb      	b.n	8013c48 <_malloc_r+0xa8>
 8013c70:	4623      	mov	r3, r4
 8013c72:	6864      	ldr	r4, [r4, #4]
 8013c74:	e7ae      	b.n	8013bd4 <_malloc_r+0x34>
 8013c76:	463c      	mov	r4, r7
 8013c78:	687f      	ldr	r7, [r7, #4]
 8013c7a:	e7b6      	b.n	8013bea <_malloc_r+0x4a>
 8013c7c:	461a      	mov	r2, r3
 8013c7e:	685b      	ldr	r3, [r3, #4]
 8013c80:	42a3      	cmp	r3, r4
 8013c82:	d1fb      	bne.n	8013c7c <_malloc_r+0xdc>
 8013c84:	2300      	movs	r3, #0
 8013c86:	6053      	str	r3, [r2, #4]
 8013c88:	e7de      	b.n	8013c48 <_malloc_r+0xa8>
 8013c8a:	230c      	movs	r3, #12
 8013c8c:	6033      	str	r3, [r6, #0]
 8013c8e:	4630      	mov	r0, r6
 8013c90:	f000 f80c 	bl	8013cac <__malloc_unlock>
 8013c94:	e794      	b.n	8013bc0 <_malloc_r+0x20>
 8013c96:	6005      	str	r5, [r0, #0]
 8013c98:	e7d6      	b.n	8013c48 <_malloc_r+0xa8>
 8013c9a:	bf00      	nop
 8013c9c:	20006c40 	.word	0x20006c40

08013ca0 <__malloc_lock>:
 8013ca0:	4801      	ldr	r0, [pc, #4]	@ (8013ca8 <__malloc_lock+0x8>)
 8013ca2:	f7ff b8a0 	b.w	8012de6 <__retarget_lock_acquire_recursive>
 8013ca6:	bf00      	nop
 8013ca8:	20006c38 	.word	0x20006c38

08013cac <__malloc_unlock>:
 8013cac:	4801      	ldr	r0, [pc, #4]	@ (8013cb4 <__malloc_unlock+0x8>)
 8013cae:	f7ff b89b 	b.w	8012de8 <__retarget_lock_release_recursive>
 8013cb2:	bf00      	nop
 8013cb4:	20006c38 	.word	0x20006c38

08013cb8 <_Balloc>:
 8013cb8:	b570      	push	{r4, r5, r6, lr}
 8013cba:	69c6      	ldr	r6, [r0, #28]
 8013cbc:	4604      	mov	r4, r0
 8013cbe:	460d      	mov	r5, r1
 8013cc0:	b976      	cbnz	r6, 8013ce0 <_Balloc+0x28>
 8013cc2:	2010      	movs	r0, #16
 8013cc4:	f7ff ff42 	bl	8013b4c <malloc>
 8013cc8:	4602      	mov	r2, r0
 8013cca:	61e0      	str	r0, [r4, #28]
 8013ccc:	b920      	cbnz	r0, 8013cd8 <_Balloc+0x20>
 8013cce:	4b18      	ldr	r3, [pc, #96]	@ (8013d30 <_Balloc+0x78>)
 8013cd0:	4818      	ldr	r0, [pc, #96]	@ (8013d34 <_Balloc+0x7c>)
 8013cd2:	216b      	movs	r1, #107	@ 0x6b
 8013cd4:	f000 fc26 	bl	8014524 <__assert_func>
 8013cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cdc:	6006      	str	r6, [r0, #0]
 8013cde:	60c6      	str	r6, [r0, #12]
 8013ce0:	69e6      	ldr	r6, [r4, #28]
 8013ce2:	68f3      	ldr	r3, [r6, #12]
 8013ce4:	b183      	cbz	r3, 8013d08 <_Balloc+0x50>
 8013ce6:	69e3      	ldr	r3, [r4, #28]
 8013ce8:	68db      	ldr	r3, [r3, #12]
 8013cea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013cee:	b9b8      	cbnz	r0, 8013d20 <_Balloc+0x68>
 8013cf0:	2101      	movs	r1, #1
 8013cf2:	fa01 f605 	lsl.w	r6, r1, r5
 8013cf6:	1d72      	adds	r2, r6, #5
 8013cf8:	0092      	lsls	r2, r2, #2
 8013cfa:	4620      	mov	r0, r4
 8013cfc:	f000 fc30 	bl	8014560 <_calloc_r>
 8013d00:	b160      	cbz	r0, 8013d1c <_Balloc+0x64>
 8013d02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013d06:	e00e      	b.n	8013d26 <_Balloc+0x6e>
 8013d08:	2221      	movs	r2, #33	@ 0x21
 8013d0a:	2104      	movs	r1, #4
 8013d0c:	4620      	mov	r0, r4
 8013d0e:	f000 fc27 	bl	8014560 <_calloc_r>
 8013d12:	69e3      	ldr	r3, [r4, #28]
 8013d14:	60f0      	str	r0, [r6, #12]
 8013d16:	68db      	ldr	r3, [r3, #12]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d1e4      	bne.n	8013ce6 <_Balloc+0x2e>
 8013d1c:	2000      	movs	r0, #0
 8013d1e:	bd70      	pop	{r4, r5, r6, pc}
 8013d20:	6802      	ldr	r2, [r0, #0]
 8013d22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013d26:	2300      	movs	r3, #0
 8013d28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013d2c:	e7f7      	b.n	8013d1e <_Balloc+0x66>
 8013d2e:	bf00      	nop
 8013d30:	08014d91 	.word	0x08014d91
 8013d34:	08014e11 	.word	0x08014e11

08013d38 <_Bfree>:
 8013d38:	b570      	push	{r4, r5, r6, lr}
 8013d3a:	69c6      	ldr	r6, [r0, #28]
 8013d3c:	4605      	mov	r5, r0
 8013d3e:	460c      	mov	r4, r1
 8013d40:	b976      	cbnz	r6, 8013d60 <_Bfree+0x28>
 8013d42:	2010      	movs	r0, #16
 8013d44:	f7ff ff02 	bl	8013b4c <malloc>
 8013d48:	4602      	mov	r2, r0
 8013d4a:	61e8      	str	r0, [r5, #28]
 8013d4c:	b920      	cbnz	r0, 8013d58 <_Bfree+0x20>
 8013d4e:	4b09      	ldr	r3, [pc, #36]	@ (8013d74 <_Bfree+0x3c>)
 8013d50:	4809      	ldr	r0, [pc, #36]	@ (8013d78 <_Bfree+0x40>)
 8013d52:	218f      	movs	r1, #143	@ 0x8f
 8013d54:	f000 fbe6 	bl	8014524 <__assert_func>
 8013d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013d5c:	6006      	str	r6, [r0, #0]
 8013d5e:	60c6      	str	r6, [r0, #12]
 8013d60:	b13c      	cbz	r4, 8013d72 <_Bfree+0x3a>
 8013d62:	69eb      	ldr	r3, [r5, #28]
 8013d64:	6862      	ldr	r2, [r4, #4]
 8013d66:	68db      	ldr	r3, [r3, #12]
 8013d68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013d6c:	6021      	str	r1, [r4, #0]
 8013d6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013d72:	bd70      	pop	{r4, r5, r6, pc}
 8013d74:	08014d91 	.word	0x08014d91
 8013d78:	08014e11 	.word	0x08014e11

08013d7c <__multadd>:
 8013d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d80:	690d      	ldr	r5, [r1, #16]
 8013d82:	4607      	mov	r7, r0
 8013d84:	460c      	mov	r4, r1
 8013d86:	461e      	mov	r6, r3
 8013d88:	f101 0c14 	add.w	ip, r1, #20
 8013d8c:	2000      	movs	r0, #0
 8013d8e:	f8dc 3000 	ldr.w	r3, [ip]
 8013d92:	b299      	uxth	r1, r3
 8013d94:	fb02 6101 	mla	r1, r2, r1, r6
 8013d98:	0c1e      	lsrs	r6, r3, #16
 8013d9a:	0c0b      	lsrs	r3, r1, #16
 8013d9c:	fb02 3306 	mla	r3, r2, r6, r3
 8013da0:	b289      	uxth	r1, r1
 8013da2:	3001      	adds	r0, #1
 8013da4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013da8:	4285      	cmp	r5, r0
 8013daa:	f84c 1b04 	str.w	r1, [ip], #4
 8013dae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013db2:	dcec      	bgt.n	8013d8e <__multadd+0x12>
 8013db4:	b30e      	cbz	r6, 8013dfa <__multadd+0x7e>
 8013db6:	68a3      	ldr	r3, [r4, #8]
 8013db8:	42ab      	cmp	r3, r5
 8013dba:	dc19      	bgt.n	8013df0 <__multadd+0x74>
 8013dbc:	6861      	ldr	r1, [r4, #4]
 8013dbe:	4638      	mov	r0, r7
 8013dc0:	3101      	adds	r1, #1
 8013dc2:	f7ff ff79 	bl	8013cb8 <_Balloc>
 8013dc6:	4680      	mov	r8, r0
 8013dc8:	b928      	cbnz	r0, 8013dd6 <__multadd+0x5a>
 8013dca:	4602      	mov	r2, r0
 8013dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8013e00 <__multadd+0x84>)
 8013dce:	480d      	ldr	r0, [pc, #52]	@ (8013e04 <__multadd+0x88>)
 8013dd0:	21ba      	movs	r1, #186	@ 0xba
 8013dd2:	f000 fba7 	bl	8014524 <__assert_func>
 8013dd6:	6922      	ldr	r2, [r4, #16]
 8013dd8:	3202      	adds	r2, #2
 8013dda:	f104 010c 	add.w	r1, r4, #12
 8013dde:	0092      	lsls	r2, r2, #2
 8013de0:	300c      	adds	r0, #12
 8013de2:	f7ff f802 	bl	8012dea <memcpy>
 8013de6:	4621      	mov	r1, r4
 8013de8:	4638      	mov	r0, r7
 8013dea:	f7ff ffa5 	bl	8013d38 <_Bfree>
 8013dee:	4644      	mov	r4, r8
 8013df0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013df4:	3501      	adds	r5, #1
 8013df6:	615e      	str	r6, [r3, #20]
 8013df8:	6125      	str	r5, [r4, #16]
 8013dfa:	4620      	mov	r0, r4
 8013dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e00:	08014e00 	.word	0x08014e00
 8013e04:	08014e11 	.word	0x08014e11

08013e08 <__hi0bits>:
 8013e08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013e0c:	4603      	mov	r3, r0
 8013e0e:	bf36      	itet	cc
 8013e10:	0403      	lslcc	r3, r0, #16
 8013e12:	2000      	movcs	r0, #0
 8013e14:	2010      	movcc	r0, #16
 8013e16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013e1a:	bf3c      	itt	cc
 8013e1c:	021b      	lslcc	r3, r3, #8
 8013e1e:	3008      	addcc	r0, #8
 8013e20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013e24:	bf3c      	itt	cc
 8013e26:	011b      	lslcc	r3, r3, #4
 8013e28:	3004      	addcc	r0, #4
 8013e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013e2e:	bf3c      	itt	cc
 8013e30:	009b      	lslcc	r3, r3, #2
 8013e32:	3002      	addcc	r0, #2
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	db05      	blt.n	8013e44 <__hi0bits+0x3c>
 8013e38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013e3c:	f100 0001 	add.w	r0, r0, #1
 8013e40:	bf08      	it	eq
 8013e42:	2020      	moveq	r0, #32
 8013e44:	4770      	bx	lr

08013e46 <__lo0bits>:
 8013e46:	6803      	ldr	r3, [r0, #0]
 8013e48:	4602      	mov	r2, r0
 8013e4a:	f013 0007 	ands.w	r0, r3, #7
 8013e4e:	d00b      	beq.n	8013e68 <__lo0bits+0x22>
 8013e50:	07d9      	lsls	r1, r3, #31
 8013e52:	d421      	bmi.n	8013e98 <__lo0bits+0x52>
 8013e54:	0798      	lsls	r0, r3, #30
 8013e56:	bf49      	itett	mi
 8013e58:	085b      	lsrmi	r3, r3, #1
 8013e5a:	089b      	lsrpl	r3, r3, #2
 8013e5c:	2001      	movmi	r0, #1
 8013e5e:	6013      	strmi	r3, [r2, #0]
 8013e60:	bf5c      	itt	pl
 8013e62:	6013      	strpl	r3, [r2, #0]
 8013e64:	2002      	movpl	r0, #2
 8013e66:	4770      	bx	lr
 8013e68:	b299      	uxth	r1, r3
 8013e6a:	b909      	cbnz	r1, 8013e70 <__lo0bits+0x2a>
 8013e6c:	0c1b      	lsrs	r3, r3, #16
 8013e6e:	2010      	movs	r0, #16
 8013e70:	b2d9      	uxtb	r1, r3
 8013e72:	b909      	cbnz	r1, 8013e78 <__lo0bits+0x32>
 8013e74:	3008      	adds	r0, #8
 8013e76:	0a1b      	lsrs	r3, r3, #8
 8013e78:	0719      	lsls	r1, r3, #28
 8013e7a:	bf04      	itt	eq
 8013e7c:	091b      	lsreq	r3, r3, #4
 8013e7e:	3004      	addeq	r0, #4
 8013e80:	0799      	lsls	r1, r3, #30
 8013e82:	bf04      	itt	eq
 8013e84:	089b      	lsreq	r3, r3, #2
 8013e86:	3002      	addeq	r0, #2
 8013e88:	07d9      	lsls	r1, r3, #31
 8013e8a:	d403      	bmi.n	8013e94 <__lo0bits+0x4e>
 8013e8c:	085b      	lsrs	r3, r3, #1
 8013e8e:	f100 0001 	add.w	r0, r0, #1
 8013e92:	d003      	beq.n	8013e9c <__lo0bits+0x56>
 8013e94:	6013      	str	r3, [r2, #0]
 8013e96:	4770      	bx	lr
 8013e98:	2000      	movs	r0, #0
 8013e9a:	4770      	bx	lr
 8013e9c:	2020      	movs	r0, #32
 8013e9e:	4770      	bx	lr

08013ea0 <__i2b>:
 8013ea0:	b510      	push	{r4, lr}
 8013ea2:	460c      	mov	r4, r1
 8013ea4:	2101      	movs	r1, #1
 8013ea6:	f7ff ff07 	bl	8013cb8 <_Balloc>
 8013eaa:	4602      	mov	r2, r0
 8013eac:	b928      	cbnz	r0, 8013eba <__i2b+0x1a>
 8013eae:	4b05      	ldr	r3, [pc, #20]	@ (8013ec4 <__i2b+0x24>)
 8013eb0:	4805      	ldr	r0, [pc, #20]	@ (8013ec8 <__i2b+0x28>)
 8013eb2:	f240 1145 	movw	r1, #325	@ 0x145
 8013eb6:	f000 fb35 	bl	8014524 <__assert_func>
 8013eba:	2301      	movs	r3, #1
 8013ebc:	6144      	str	r4, [r0, #20]
 8013ebe:	6103      	str	r3, [r0, #16]
 8013ec0:	bd10      	pop	{r4, pc}
 8013ec2:	bf00      	nop
 8013ec4:	08014e00 	.word	0x08014e00
 8013ec8:	08014e11 	.word	0x08014e11

08013ecc <__multiply>:
 8013ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ed0:	4617      	mov	r7, r2
 8013ed2:	690a      	ldr	r2, [r1, #16]
 8013ed4:	693b      	ldr	r3, [r7, #16]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	bfa8      	it	ge
 8013eda:	463b      	movge	r3, r7
 8013edc:	4689      	mov	r9, r1
 8013ede:	bfa4      	itt	ge
 8013ee0:	460f      	movge	r7, r1
 8013ee2:	4699      	movge	r9, r3
 8013ee4:	693d      	ldr	r5, [r7, #16]
 8013ee6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013eea:	68bb      	ldr	r3, [r7, #8]
 8013eec:	6879      	ldr	r1, [r7, #4]
 8013eee:	eb05 060a 	add.w	r6, r5, sl
 8013ef2:	42b3      	cmp	r3, r6
 8013ef4:	b085      	sub	sp, #20
 8013ef6:	bfb8      	it	lt
 8013ef8:	3101      	addlt	r1, #1
 8013efa:	f7ff fedd 	bl	8013cb8 <_Balloc>
 8013efe:	b930      	cbnz	r0, 8013f0e <__multiply+0x42>
 8013f00:	4602      	mov	r2, r0
 8013f02:	4b41      	ldr	r3, [pc, #260]	@ (8014008 <__multiply+0x13c>)
 8013f04:	4841      	ldr	r0, [pc, #260]	@ (801400c <__multiply+0x140>)
 8013f06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013f0a:	f000 fb0b 	bl	8014524 <__assert_func>
 8013f0e:	f100 0414 	add.w	r4, r0, #20
 8013f12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013f16:	4623      	mov	r3, r4
 8013f18:	2200      	movs	r2, #0
 8013f1a:	4573      	cmp	r3, lr
 8013f1c:	d320      	bcc.n	8013f60 <__multiply+0x94>
 8013f1e:	f107 0814 	add.w	r8, r7, #20
 8013f22:	f109 0114 	add.w	r1, r9, #20
 8013f26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013f2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013f2e:	9302      	str	r3, [sp, #8]
 8013f30:	1beb      	subs	r3, r5, r7
 8013f32:	3b15      	subs	r3, #21
 8013f34:	f023 0303 	bic.w	r3, r3, #3
 8013f38:	3304      	adds	r3, #4
 8013f3a:	3715      	adds	r7, #21
 8013f3c:	42bd      	cmp	r5, r7
 8013f3e:	bf38      	it	cc
 8013f40:	2304      	movcc	r3, #4
 8013f42:	9301      	str	r3, [sp, #4]
 8013f44:	9b02      	ldr	r3, [sp, #8]
 8013f46:	9103      	str	r1, [sp, #12]
 8013f48:	428b      	cmp	r3, r1
 8013f4a:	d80c      	bhi.n	8013f66 <__multiply+0x9a>
 8013f4c:	2e00      	cmp	r6, #0
 8013f4e:	dd03      	ble.n	8013f58 <__multiply+0x8c>
 8013f50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d055      	beq.n	8014004 <__multiply+0x138>
 8013f58:	6106      	str	r6, [r0, #16]
 8013f5a:	b005      	add	sp, #20
 8013f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f60:	f843 2b04 	str.w	r2, [r3], #4
 8013f64:	e7d9      	b.n	8013f1a <__multiply+0x4e>
 8013f66:	f8b1 a000 	ldrh.w	sl, [r1]
 8013f6a:	f1ba 0f00 	cmp.w	sl, #0
 8013f6e:	d01f      	beq.n	8013fb0 <__multiply+0xe4>
 8013f70:	46c4      	mov	ip, r8
 8013f72:	46a1      	mov	r9, r4
 8013f74:	2700      	movs	r7, #0
 8013f76:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013f7a:	f8d9 3000 	ldr.w	r3, [r9]
 8013f7e:	fa1f fb82 	uxth.w	fp, r2
 8013f82:	b29b      	uxth	r3, r3
 8013f84:	fb0a 330b 	mla	r3, sl, fp, r3
 8013f88:	443b      	add	r3, r7
 8013f8a:	f8d9 7000 	ldr.w	r7, [r9]
 8013f8e:	0c12      	lsrs	r2, r2, #16
 8013f90:	0c3f      	lsrs	r7, r7, #16
 8013f92:	fb0a 7202 	mla	r2, sl, r2, r7
 8013f96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013f9a:	b29b      	uxth	r3, r3
 8013f9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013fa0:	4565      	cmp	r5, ip
 8013fa2:	f849 3b04 	str.w	r3, [r9], #4
 8013fa6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013faa:	d8e4      	bhi.n	8013f76 <__multiply+0xaa>
 8013fac:	9b01      	ldr	r3, [sp, #4]
 8013fae:	50e7      	str	r7, [r4, r3]
 8013fb0:	9b03      	ldr	r3, [sp, #12]
 8013fb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013fb6:	3104      	adds	r1, #4
 8013fb8:	f1b9 0f00 	cmp.w	r9, #0
 8013fbc:	d020      	beq.n	8014000 <__multiply+0x134>
 8013fbe:	6823      	ldr	r3, [r4, #0]
 8013fc0:	4647      	mov	r7, r8
 8013fc2:	46a4      	mov	ip, r4
 8013fc4:	f04f 0a00 	mov.w	sl, #0
 8013fc8:	f8b7 b000 	ldrh.w	fp, [r7]
 8013fcc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013fd0:	fb09 220b 	mla	r2, r9, fp, r2
 8013fd4:	4452      	add	r2, sl
 8013fd6:	b29b      	uxth	r3, r3
 8013fd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013fdc:	f84c 3b04 	str.w	r3, [ip], #4
 8013fe0:	f857 3b04 	ldr.w	r3, [r7], #4
 8013fe4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013fe8:	f8bc 3000 	ldrh.w	r3, [ip]
 8013fec:	fb09 330a 	mla	r3, r9, sl, r3
 8013ff0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013ff4:	42bd      	cmp	r5, r7
 8013ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013ffa:	d8e5      	bhi.n	8013fc8 <__multiply+0xfc>
 8013ffc:	9a01      	ldr	r2, [sp, #4]
 8013ffe:	50a3      	str	r3, [r4, r2]
 8014000:	3404      	adds	r4, #4
 8014002:	e79f      	b.n	8013f44 <__multiply+0x78>
 8014004:	3e01      	subs	r6, #1
 8014006:	e7a1      	b.n	8013f4c <__multiply+0x80>
 8014008:	08014e00 	.word	0x08014e00
 801400c:	08014e11 	.word	0x08014e11

08014010 <__pow5mult>:
 8014010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014014:	4615      	mov	r5, r2
 8014016:	f012 0203 	ands.w	r2, r2, #3
 801401a:	4607      	mov	r7, r0
 801401c:	460e      	mov	r6, r1
 801401e:	d007      	beq.n	8014030 <__pow5mult+0x20>
 8014020:	4c25      	ldr	r4, [pc, #148]	@ (80140b8 <__pow5mult+0xa8>)
 8014022:	3a01      	subs	r2, #1
 8014024:	2300      	movs	r3, #0
 8014026:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801402a:	f7ff fea7 	bl	8013d7c <__multadd>
 801402e:	4606      	mov	r6, r0
 8014030:	10ad      	asrs	r5, r5, #2
 8014032:	d03d      	beq.n	80140b0 <__pow5mult+0xa0>
 8014034:	69fc      	ldr	r4, [r7, #28]
 8014036:	b97c      	cbnz	r4, 8014058 <__pow5mult+0x48>
 8014038:	2010      	movs	r0, #16
 801403a:	f7ff fd87 	bl	8013b4c <malloc>
 801403e:	4602      	mov	r2, r0
 8014040:	61f8      	str	r0, [r7, #28]
 8014042:	b928      	cbnz	r0, 8014050 <__pow5mult+0x40>
 8014044:	4b1d      	ldr	r3, [pc, #116]	@ (80140bc <__pow5mult+0xac>)
 8014046:	481e      	ldr	r0, [pc, #120]	@ (80140c0 <__pow5mult+0xb0>)
 8014048:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801404c:	f000 fa6a 	bl	8014524 <__assert_func>
 8014050:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014054:	6004      	str	r4, [r0, #0]
 8014056:	60c4      	str	r4, [r0, #12]
 8014058:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801405c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014060:	b94c      	cbnz	r4, 8014076 <__pow5mult+0x66>
 8014062:	f240 2171 	movw	r1, #625	@ 0x271
 8014066:	4638      	mov	r0, r7
 8014068:	f7ff ff1a 	bl	8013ea0 <__i2b>
 801406c:	2300      	movs	r3, #0
 801406e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014072:	4604      	mov	r4, r0
 8014074:	6003      	str	r3, [r0, #0]
 8014076:	f04f 0900 	mov.w	r9, #0
 801407a:	07eb      	lsls	r3, r5, #31
 801407c:	d50a      	bpl.n	8014094 <__pow5mult+0x84>
 801407e:	4631      	mov	r1, r6
 8014080:	4622      	mov	r2, r4
 8014082:	4638      	mov	r0, r7
 8014084:	f7ff ff22 	bl	8013ecc <__multiply>
 8014088:	4631      	mov	r1, r6
 801408a:	4680      	mov	r8, r0
 801408c:	4638      	mov	r0, r7
 801408e:	f7ff fe53 	bl	8013d38 <_Bfree>
 8014092:	4646      	mov	r6, r8
 8014094:	106d      	asrs	r5, r5, #1
 8014096:	d00b      	beq.n	80140b0 <__pow5mult+0xa0>
 8014098:	6820      	ldr	r0, [r4, #0]
 801409a:	b938      	cbnz	r0, 80140ac <__pow5mult+0x9c>
 801409c:	4622      	mov	r2, r4
 801409e:	4621      	mov	r1, r4
 80140a0:	4638      	mov	r0, r7
 80140a2:	f7ff ff13 	bl	8013ecc <__multiply>
 80140a6:	6020      	str	r0, [r4, #0]
 80140a8:	f8c0 9000 	str.w	r9, [r0]
 80140ac:	4604      	mov	r4, r0
 80140ae:	e7e4      	b.n	801407a <__pow5mult+0x6a>
 80140b0:	4630      	mov	r0, r6
 80140b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80140b6:	bf00      	nop
 80140b8:	08014ec4 	.word	0x08014ec4
 80140bc:	08014d91 	.word	0x08014d91
 80140c0:	08014e11 	.word	0x08014e11

080140c4 <__lshift>:
 80140c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140c8:	460c      	mov	r4, r1
 80140ca:	6849      	ldr	r1, [r1, #4]
 80140cc:	6923      	ldr	r3, [r4, #16]
 80140ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80140d2:	68a3      	ldr	r3, [r4, #8]
 80140d4:	4607      	mov	r7, r0
 80140d6:	4691      	mov	r9, r2
 80140d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80140dc:	f108 0601 	add.w	r6, r8, #1
 80140e0:	42b3      	cmp	r3, r6
 80140e2:	db0b      	blt.n	80140fc <__lshift+0x38>
 80140e4:	4638      	mov	r0, r7
 80140e6:	f7ff fde7 	bl	8013cb8 <_Balloc>
 80140ea:	4605      	mov	r5, r0
 80140ec:	b948      	cbnz	r0, 8014102 <__lshift+0x3e>
 80140ee:	4602      	mov	r2, r0
 80140f0:	4b28      	ldr	r3, [pc, #160]	@ (8014194 <__lshift+0xd0>)
 80140f2:	4829      	ldr	r0, [pc, #164]	@ (8014198 <__lshift+0xd4>)
 80140f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80140f8:	f000 fa14 	bl	8014524 <__assert_func>
 80140fc:	3101      	adds	r1, #1
 80140fe:	005b      	lsls	r3, r3, #1
 8014100:	e7ee      	b.n	80140e0 <__lshift+0x1c>
 8014102:	2300      	movs	r3, #0
 8014104:	f100 0114 	add.w	r1, r0, #20
 8014108:	f100 0210 	add.w	r2, r0, #16
 801410c:	4618      	mov	r0, r3
 801410e:	4553      	cmp	r3, sl
 8014110:	db33      	blt.n	801417a <__lshift+0xb6>
 8014112:	6920      	ldr	r0, [r4, #16]
 8014114:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014118:	f104 0314 	add.w	r3, r4, #20
 801411c:	f019 091f 	ands.w	r9, r9, #31
 8014120:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014124:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014128:	d02b      	beq.n	8014182 <__lshift+0xbe>
 801412a:	f1c9 0e20 	rsb	lr, r9, #32
 801412e:	468a      	mov	sl, r1
 8014130:	2200      	movs	r2, #0
 8014132:	6818      	ldr	r0, [r3, #0]
 8014134:	fa00 f009 	lsl.w	r0, r0, r9
 8014138:	4310      	orrs	r0, r2
 801413a:	f84a 0b04 	str.w	r0, [sl], #4
 801413e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014142:	459c      	cmp	ip, r3
 8014144:	fa22 f20e 	lsr.w	r2, r2, lr
 8014148:	d8f3      	bhi.n	8014132 <__lshift+0x6e>
 801414a:	ebac 0304 	sub.w	r3, ip, r4
 801414e:	3b15      	subs	r3, #21
 8014150:	f023 0303 	bic.w	r3, r3, #3
 8014154:	3304      	adds	r3, #4
 8014156:	f104 0015 	add.w	r0, r4, #21
 801415a:	4560      	cmp	r0, ip
 801415c:	bf88      	it	hi
 801415e:	2304      	movhi	r3, #4
 8014160:	50ca      	str	r2, [r1, r3]
 8014162:	b10a      	cbz	r2, 8014168 <__lshift+0xa4>
 8014164:	f108 0602 	add.w	r6, r8, #2
 8014168:	3e01      	subs	r6, #1
 801416a:	4638      	mov	r0, r7
 801416c:	612e      	str	r6, [r5, #16]
 801416e:	4621      	mov	r1, r4
 8014170:	f7ff fde2 	bl	8013d38 <_Bfree>
 8014174:	4628      	mov	r0, r5
 8014176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801417a:	f842 0f04 	str.w	r0, [r2, #4]!
 801417e:	3301      	adds	r3, #1
 8014180:	e7c5      	b.n	801410e <__lshift+0x4a>
 8014182:	3904      	subs	r1, #4
 8014184:	f853 2b04 	ldr.w	r2, [r3], #4
 8014188:	f841 2f04 	str.w	r2, [r1, #4]!
 801418c:	459c      	cmp	ip, r3
 801418e:	d8f9      	bhi.n	8014184 <__lshift+0xc0>
 8014190:	e7ea      	b.n	8014168 <__lshift+0xa4>
 8014192:	bf00      	nop
 8014194:	08014e00 	.word	0x08014e00
 8014198:	08014e11 	.word	0x08014e11

0801419c <__mcmp>:
 801419c:	690a      	ldr	r2, [r1, #16]
 801419e:	4603      	mov	r3, r0
 80141a0:	6900      	ldr	r0, [r0, #16]
 80141a2:	1a80      	subs	r0, r0, r2
 80141a4:	b530      	push	{r4, r5, lr}
 80141a6:	d10e      	bne.n	80141c6 <__mcmp+0x2a>
 80141a8:	3314      	adds	r3, #20
 80141aa:	3114      	adds	r1, #20
 80141ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80141b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80141b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80141b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80141bc:	4295      	cmp	r5, r2
 80141be:	d003      	beq.n	80141c8 <__mcmp+0x2c>
 80141c0:	d205      	bcs.n	80141ce <__mcmp+0x32>
 80141c2:	f04f 30ff 	mov.w	r0, #4294967295
 80141c6:	bd30      	pop	{r4, r5, pc}
 80141c8:	42a3      	cmp	r3, r4
 80141ca:	d3f3      	bcc.n	80141b4 <__mcmp+0x18>
 80141cc:	e7fb      	b.n	80141c6 <__mcmp+0x2a>
 80141ce:	2001      	movs	r0, #1
 80141d0:	e7f9      	b.n	80141c6 <__mcmp+0x2a>
	...

080141d4 <__mdiff>:
 80141d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d8:	4689      	mov	r9, r1
 80141da:	4606      	mov	r6, r0
 80141dc:	4611      	mov	r1, r2
 80141de:	4648      	mov	r0, r9
 80141e0:	4614      	mov	r4, r2
 80141e2:	f7ff ffdb 	bl	801419c <__mcmp>
 80141e6:	1e05      	subs	r5, r0, #0
 80141e8:	d112      	bne.n	8014210 <__mdiff+0x3c>
 80141ea:	4629      	mov	r1, r5
 80141ec:	4630      	mov	r0, r6
 80141ee:	f7ff fd63 	bl	8013cb8 <_Balloc>
 80141f2:	4602      	mov	r2, r0
 80141f4:	b928      	cbnz	r0, 8014202 <__mdiff+0x2e>
 80141f6:	4b3f      	ldr	r3, [pc, #252]	@ (80142f4 <__mdiff+0x120>)
 80141f8:	f240 2137 	movw	r1, #567	@ 0x237
 80141fc:	483e      	ldr	r0, [pc, #248]	@ (80142f8 <__mdiff+0x124>)
 80141fe:	f000 f991 	bl	8014524 <__assert_func>
 8014202:	2301      	movs	r3, #1
 8014204:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014208:	4610      	mov	r0, r2
 801420a:	b003      	add	sp, #12
 801420c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014210:	bfbc      	itt	lt
 8014212:	464b      	movlt	r3, r9
 8014214:	46a1      	movlt	r9, r4
 8014216:	4630      	mov	r0, r6
 8014218:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801421c:	bfba      	itte	lt
 801421e:	461c      	movlt	r4, r3
 8014220:	2501      	movlt	r5, #1
 8014222:	2500      	movge	r5, #0
 8014224:	f7ff fd48 	bl	8013cb8 <_Balloc>
 8014228:	4602      	mov	r2, r0
 801422a:	b918      	cbnz	r0, 8014234 <__mdiff+0x60>
 801422c:	4b31      	ldr	r3, [pc, #196]	@ (80142f4 <__mdiff+0x120>)
 801422e:	f240 2145 	movw	r1, #581	@ 0x245
 8014232:	e7e3      	b.n	80141fc <__mdiff+0x28>
 8014234:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014238:	6926      	ldr	r6, [r4, #16]
 801423a:	60c5      	str	r5, [r0, #12]
 801423c:	f109 0310 	add.w	r3, r9, #16
 8014240:	f109 0514 	add.w	r5, r9, #20
 8014244:	f104 0e14 	add.w	lr, r4, #20
 8014248:	f100 0b14 	add.w	fp, r0, #20
 801424c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014250:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014254:	9301      	str	r3, [sp, #4]
 8014256:	46d9      	mov	r9, fp
 8014258:	f04f 0c00 	mov.w	ip, #0
 801425c:	9b01      	ldr	r3, [sp, #4]
 801425e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014262:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014266:	9301      	str	r3, [sp, #4]
 8014268:	fa1f f38a 	uxth.w	r3, sl
 801426c:	4619      	mov	r1, r3
 801426e:	b283      	uxth	r3, r0
 8014270:	1acb      	subs	r3, r1, r3
 8014272:	0c00      	lsrs	r0, r0, #16
 8014274:	4463      	add	r3, ip
 8014276:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801427a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801427e:	b29b      	uxth	r3, r3
 8014280:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014284:	4576      	cmp	r6, lr
 8014286:	f849 3b04 	str.w	r3, [r9], #4
 801428a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801428e:	d8e5      	bhi.n	801425c <__mdiff+0x88>
 8014290:	1b33      	subs	r3, r6, r4
 8014292:	3b15      	subs	r3, #21
 8014294:	f023 0303 	bic.w	r3, r3, #3
 8014298:	3415      	adds	r4, #21
 801429a:	3304      	adds	r3, #4
 801429c:	42a6      	cmp	r6, r4
 801429e:	bf38      	it	cc
 80142a0:	2304      	movcc	r3, #4
 80142a2:	441d      	add	r5, r3
 80142a4:	445b      	add	r3, fp
 80142a6:	461e      	mov	r6, r3
 80142a8:	462c      	mov	r4, r5
 80142aa:	4544      	cmp	r4, r8
 80142ac:	d30e      	bcc.n	80142cc <__mdiff+0xf8>
 80142ae:	f108 0103 	add.w	r1, r8, #3
 80142b2:	1b49      	subs	r1, r1, r5
 80142b4:	f021 0103 	bic.w	r1, r1, #3
 80142b8:	3d03      	subs	r5, #3
 80142ba:	45a8      	cmp	r8, r5
 80142bc:	bf38      	it	cc
 80142be:	2100      	movcc	r1, #0
 80142c0:	440b      	add	r3, r1
 80142c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80142c6:	b191      	cbz	r1, 80142ee <__mdiff+0x11a>
 80142c8:	6117      	str	r7, [r2, #16]
 80142ca:	e79d      	b.n	8014208 <__mdiff+0x34>
 80142cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80142d0:	46e6      	mov	lr, ip
 80142d2:	0c08      	lsrs	r0, r1, #16
 80142d4:	fa1c fc81 	uxtah	ip, ip, r1
 80142d8:	4471      	add	r1, lr
 80142da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80142de:	b289      	uxth	r1, r1
 80142e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80142e4:	f846 1b04 	str.w	r1, [r6], #4
 80142e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80142ec:	e7dd      	b.n	80142aa <__mdiff+0xd6>
 80142ee:	3f01      	subs	r7, #1
 80142f0:	e7e7      	b.n	80142c2 <__mdiff+0xee>
 80142f2:	bf00      	nop
 80142f4:	08014e00 	.word	0x08014e00
 80142f8:	08014e11 	.word	0x08014e11

080142fc <__d2b>:
 80142fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014300:	460f      	mov	r7, r1
 8014302:	2101      	movs	r1, #1
 8014304:	ec59 8b10 	vmov	r8, r9, d0
 8014308:	4616      	mov	r6, r2
 801430a:	f7ff fcd5 	bl	8013cb8 <_Balloc>
 801430e:	4604      	mov	r4, r0
 8014310:	b930      	cbnz	r0, 8014320 <__d2b+0x24>
 8014312:	4602      	mov	r2, r0
 8014314:	4b23      	ldr	r3, [pc, #140]	@ (80143a4 <__d2b+0xa8>)
 8014316:	4824      	ldr	r0, [pc, #144]	@ (80143a8 <__d2b+0xac>)
 8014318:	f240 310f 	movw	r1, #783	@ 0x30f
 801431c:	f000 f902 	bl	8014524 <__assert_func>
 8014320:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014324:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014328:	b10d      	cbz	r5, 801432e <__d2b+0x32>
 801432a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801432e:	9301      	str	r3, [sp, #4]
 8014330:	f1b8 0300 	subs.w	r3, r8, #0
 8014334:	d023      	beq.n	801437e <__d2b+0x82>
 8014336:	4668      	mov	r0, sp
 8014338:	9300      	str	r3, [sp, #0]
 801433a:	f7ff fd84 	bl	8013e46 <__lo0bits>
 801433e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014342:	b1d0      	cbz	r0, 801437a <__d2b+0x7e>
 8014344:	f1c0 0320 	rsb	r3, r0, #32
 8014348:	fa02 f303 	lsl.w	r3, r2, r3
 801434c:	430b      	orrs	r3, r1
 801434e:	40c2      	lsrs	r2, r0
 8014350:	6163      	str	r3, [r4, #20]
 8014352:	9201      	str	r2, [sp, #4]
 8014354:	9b01      	ldr	r3, [sp, #4]
 8014356:	61a3      	str	r3, [r4, #24]
 8014358:	2b00      	cmp	r3, #0
 801435a:	bf0c      	ite	eq
 801435c:	2201      	moveq	r2, #1
 801435e:	2202      	movne	r2, #2
 8014360:	6122      	str	r2, [r4, #16]
 8014362:	b1a5      	cbz	r5, 801438e <__d2b+0x92>
 8014364:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014368:	4405      	add	r5, r0
 801436a:	603d      	str	r5, [r7, #0]
 801436c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014370:	6030      	str	r0, [r6, #0]
 8014372:	4620      	mov	r0, r4
 8014374:	b003      	add	sp, #12
 8014376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801437a:	6161      	str	r1, [r4, #20]
 801437c:	e7ea      	b.n	8014354 <__d2b+0x58>
 801437e:	a801      	add	r0, sp, #4
 8014380:	f7ff fd61 	bl	8013e46 <__lo0bits>
 8014384:	9b01      	ldr	r3, [sp, #4]
 8014386:	6163      	str	r3, [r4, #20]
 8014388:	3020      	adds	r0, #32
 801438a:	2201      	movs	r2, #1
 801438c:	e7e8      	b.n	8014360 <__d2b+0x64>
 801438e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014392:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014396:	6038      	str	r0, [r7, #0]
 8014398:	6918      	ldr	r0, [r3, #16]
 801439a:	f7ff fd35 	bl	8013e08 <__hi0bits>
 801439e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80143a2:	e7e5      	b.n	8014370 <__d2b+0x74>
 80143a4:	08014e00 	.word	0x08014e00
 80143a8:	08014e11 	.word	0x08014e11

080143ac <__sflush_r>:
 80143ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80143b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143b4:	0716      	lsls	r6, r2, #28
 80143b6:	4605      	mov	r5, r0
 80143b8:	460c      	mov	r4, r1
 80143ba:	d454      	bmi.n	8014466 <__sflush_r+0xba>
 80143bc:	684b      	ldr	r3, [r1, #4]
 80143be:	2b00      	cmp	r3, #0
 80143c0:	dc02      	bgt.n	80143c8 <__sflush_r+0x1c>
 80143c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	dd48      	ble.n	801445a <__sflush_r+0xae>
 80143c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80143ca:	2e00      	cmp	r6, #0
 80143cc:	d045      	beq.n	801445a <__sflush_r+0xae>
 80143ce:	2300      	movs	r3, #0
 80143d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80143d4:	682f      	ldr	r7, [r5, #0]
 80143d6:	6a21      	ldr	r1, [r4, #32]
 80143d8:	602b      	str	r3, [r5, #0]
 80143da:	d030      	beq.n	801443e <__sflush_r+0x92>
 80143dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80143de:	89a3      	ldrh	r3, [r4, #12]
 80143e0:	0759      	lsls	r1, r3, #29
 80143e2:	d505      	bpl.n	80143f0 <__sflush_r+0x44>
 80143e4:	6863      	ldr	r3, [r4, #4]
 80143e6:	1ad2      	subs	r2, r2, r3
 80143e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80143ea:	b10b      	cbz	r3, 80143f0 <__sflush_r+0x44>
 80143ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80143ee:	1ad2      	subs	r2, r2, r3
 80143f0:	2300      	movs	r3, #0
 80143f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80143f4:	6a21      	ldr	r1, [r4, #32]
 80143f6:	4628      	mov	r0, r5
 80143f8:	47b0      	blx	r6
 80143fa:	1c43      	adds	r3, r0, #1
 80143fc:	89a3      	ldrh	r3, [r4, #12]
 80143fe:	d106      	bne.n	801440e <__sflush_r+0x62>
 8014400:	6829      	ldr	r1, [r5, #0]
 8014402:	291d      	cmp	r1, #29
 8014404:	d82b      	bhi.n	801445e <__sflush_r+0xb2>
 8014406:	4a2a      	ldr	r2, [pc, #168]	@ (80144b0 <__sflush_r+0x104>)
 8014408:	40ca      	lsrs	r2, r1
 801440a:	07d6      	lsls	r6, r2, #31
 801440c:	d527      	bpl.n	801445e <__sflush_r+0xb2>
 801440e:	2200      	movs	r2, #0
 8014410:	6062      	str	r2, [r4, #4]
 8014412:	04d9      	lsls	r1, r3, #19
 8014414:	6922      	ldr	r2, [r4, #16]
 8014416:	6022      	str	r2, [r4, #0]
 8014418:	d504      	bpl.n	8014424 <__sflush_r+0x78>
 801441a:	1c42      	adds	r2, r0, #1
 801441c:	d101      	bne.n	8014422 <__sflush_r+0x76>
 801441e:	682b      	ldr	r3, [r5, #0]
 8014420:	b903      	cbnz	r3, 8014424 <__sflush_r+0x78>
 8014422:	6560      	str	r0, [r4, #84]	@ 0x54
 8014424:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014426:	602f      	str	r7, [r5, #0]
 8014428:	b1b9      	cbz	r1, 801445a <__sflush_r+0xae>
 801442a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801442e:	4299      	cmp	r1, r3
 8014430:	d002      	beq.n	8014438 <__sflush_r+0x8c>
 8014432:	4628      	mov	r0, r5
 8014434:	f7ff fb40 	bl	8013ab8 <_free_r>
 8014438:	2300      	movs	r3, #0
 801443a:	6363      	str	r3, [r4, #52]	@ 0x34
 801443c:	e00d      	b.n	801445a <__sflush_r+0xae>
 801443e:	2301      	movs	r3, #1
 8014440:	4628      	mov	r0, r5
 8014442:	47b0      	blx	r6
 8014444:	4602      	mov	r2, r0
 8014446:	1c50      	adds	r0, r2, #1
 8014448:	d1c9      	bne.n	80143de <__sflush_r+0x32>
 801444a:	682b      	ldr	r3, [r5, #0]
 801444c:	2b00      	cmp	r3, #0
 801444e:	d0c6      	beq.n	80143de <__sflush_r+0x32>
 8014450:	2b1d      	cmp	r3, #29
 8014452:	d001      	beq.n	8014458 <__sflush_r+0xac>
 8014454:	2b16      	cmp	r3, #22
 8014456:	d11e      	bne.n	8014496 <__sflush_r+0xea>
 8014458:	602f      	str	r7, [r5, #0]
 801445a:	2000      	movs	r0, #0
 801445c:	e022      	b.n	80144a4 <__sflush_r+0xf8>
 801445e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014462:	b21b      	sxth	r3, r3
 8014464:	e01b      	b.n	801449e <__sflush_r+0xf2>
 8014466:	690f      	ldr	r7, [r1, #16]
 8014468:	2f00      	cmp	r7, #0
 801446a:	d0f6      	beq.n	801445a <__sflush_r+0xae>
 801446c:	0793      	lsls	r3, r2, #30
 801446e:	680e      	ldr	r6, [r1, #0]
 8014470:	bf08      	it	eq
 8014472:	694b      	ldreq	r3, [r1, #20]
 8014474:	600f      	str	r7, [r1, #0]
 8014476:	bf18      	it	ne
 8014478:	2300      	movne	r3, #0
 801447a:	eba6 0807 	sub.w	r8, r6, r7
 801447e:	608b      	str	r3, [r1, #8]
 8014480:	f1b8 0f00 	cmp.w	r8, #0
 8014484:	dde9      	ble.n	801445a <__sflush_r+0xae>
 8014486:	6a21      	ldr	r1, [r4, #32]
 8014488:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801448a:	4643      	mov	r3, r8
 801448c:	463a      	mov	r2, r7
 801448e:	4628      	mov	r0, r5
 8014490:	47b0      	blx	r6
 8014492:	2800      	cmp	r0, #0
 8014494:	dc08      	bgt.n	80144a8 <__sflush_r+0xfc>
 8014496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801449a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801449e:	81a3      	strh	r3, [r4, #12]
 80144a0:	f04f 30ff 	mov.w	r0, #4294967295
 80144a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80144a8:	4407      	add	r7, r0
 80144aa:	eba8 0800 	sub.w	r8, r8, r0
 80144ae:	e7e7      	b.n	8014480 <__sflush_r+0xd4>
 80144b0:	20400001 	.word	0x20400001

080144b4 <_fflush_r>:
 80144b4:	b538      	push	{r3, r4, r5, lr}
 80144b6:	690b      	ldr	r3, [r1, #16]
 80144b8:	4605      	mov	r5, r0
 80144ba:	460c      	mov	r4, r1
 80144bc:	b913      	cbnz	r3, 80144c4 <_fflush_r+0x10>
 80144be:	2500      	movs	r5, #0
 80144c0:	4628      	mov	r0, r5
 80144c2:	bd38      	pop	{r3, r4, r5, pc}
 80144c4:	b118      	cbz	r0, 80144ce <_fflush_r+0x1a>
 80144c6:	6a03      	ldr	r3, [r0, #32]
 80144c8:	b90b      	cbnz	r3, 80144ce <_fflush_r+0x1a>
 80144ca:	f7fe fb37 	bl	8012b3c <__sinit>
 80144ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d0f3      	beq.n	80144be <_fflush_r+0xa>
 80144d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80144d8:	07d0      	lsls	r0, r2, #31
 80144da:	d404      	bmi.n	80144e6 <_fflush_r+0x32>
 80144dc:	0599      	lsls	r1, r3, #22
 80144de:	d402      	bmi.n	80144e6 <_fflush_r+0x32>
 80144e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80144e2:	f7fe fc80 	bl	8012de6 <__retarget_lock_acquire_recursive>
 80144e6:	4628      	mov	r0, r5
 80144e8:	4621      	mov	r1, r4
 80144ea:	f7ff ff5f 	bl	80143ac <__sflush_r>
 80144ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80144f0:	07da      	lsls	r2, r3, #31
 80144f2:	4605      	mov	r5, r0
 80144f4:	d4e4      	bmi.n	80144c0 <_fflush_r+0xc>
 80144f6:	89a3      	ldrh	r3, [r4, #12]
 80144f8:	059b      	lsls	r3, r3, #22
 80144fa:	d4e1      	bmi.n	80144c0 <_fflush_r+0xc>
 80144fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80144fe:	f7fe fc73 	bl	8012de8 <__retarget_lock_release_recursive>
 8014502:	e7dd      	b.n	80144c0 <_fflush_r+0xc>

08014504 <_sbrk_r>:
 8014504:	b538      	push	{r3, r4, r5, lr}
 8014506:	4d06      	ldr	r5, [pc, #24]	@ (8014520 <_sbrk_r+0x1c>)
 8014508:	2300      	movs	r3, #0
 801450a:	4604      	mov	r4, r0
 801450c:	4608      	mov	r0, r1
 801450e:	602b      	str	r3, [r5, #0]
 8014510:	f7f3 fae2 	bl	8007ad8 <_sbrk>
 8014514:	1c43      	adds	r3, r0, #1
 8014516:	d102      	bne.n	801451e <_sbrk_r+0x1a>
 8014518:	682b      	ldr	r3, [r5, #0]
 801451a:	b103      	cbz	r3, 801451e <_sbrk_r+0x1a>
 801451c:	6023      	str	r3, [r4, #0]
 801451e:	bd38      	pop	{r3, r4, r5, pc}
 8014520:	20006c34 	.word	0x20006c34

08014524 <__assert_func>:
 8014524:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014526:	4614      	mov	r4, r2
 8014528:	461a      	mov	r2, r3
 801452a:	4b09      	ldr	r3, [pc, #36]	@ (8014550 <__assert_func+0x2c>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	4605      	mov	r5, r0
 8014530:	68d8      	ldr	r0, [r3, #12]
 8014532:	b14c      	cbz	r4, 8014548 <__assert_func+0x24>
 8014534:	4b07      	ldr	r3, [pc, #28]	@ (8014554 <__assert_func+0x30>)
 8014536:	9100      	str	r1, [sp, #0]
 8014538:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801453c:	4906      	ldr	r1, [pc, #24]	@ (8014558 <__assert_func+0x34>)
 801453e:	462b      	mov	r3, r5
 8014540:	f000 f842 	bl	80145c8 <fiprintf>
 8014544:	f000 f852 	bl	80145ec <abort>
 8014548:	4b04      	ldr	r3, [pc, #16]	@ (801455c <__assert_func+0x38>)
 801454a:	461c      	mov	r4, r3
 801454c:	e7f3      	b.n	8014536 <__assert_func+0x12>
 801454e:	bf00      	nop
 8014550:	20000020 	.word	0x20000020
 8014554:	08014e74 	.word	0x08014e74
 8014558:	08014e81 	.word	0x08014e81
 801455c:	08014eaf 	.word	0x08014eaf

08014560 <_calloc_r>:
 8014560:	b570      	push	{r4, r5, r6, lr}
 8014562:	fba1 5402 	umull	r5, r4, r1, r2
 8014566:	b934      	cbnz	r4, 8014576 <_calloc_r+0x16>
 8014568:	4629      	mov	r1, r5
 801456a:	f7ff fb19 	bl	8013ba0 <_malloc_r>
 801456e:	4606      	mov	r6, r0
 8014570:	b928      	cbnz	r0, 801457e <_calloc_r+0x1e>
 8014572:	4630      	mov	r0, r6
 8014574:	bd70      	pop	{r4, r5, r6, pc}
 8014576:	220c      	movs	r2, #12
 8014578:	6002      	str	r2, [r0, #0]
 801457a:	2600      	movs	r6, #0
 801457c:	e7f9      	b.n	8014572 <_calloc_r+0x12>
 801457e:	462a      	mov	r2, r5
 8014580:	4621      	mov	r1, r4
 8014582:	f7fe fb54 	bl	8012c2e <memset>
 8014586:	e7f4      	b.n	8014572 <_calloc_r+0x12>

08014588 <__ascii_mbtowc>:
 8014588:	b082      	sub	sp, #8
 801458a:	b901      	cbnz	r1, 801458e <__ascii_mbtowc+0x6>
 801458c:	a901      	add	r1, sp, #4
 801458e:	b142      	cbz	r2, 80145a2 <__ascii_mbtowc+0x1a>
 8014590:	b14b      	cbz	r3, 80145a6 <__ascii_mbtowc+0x1e>
 8014592:	7813      	ldrb	r3, [r2, #0]
 8014594:	600b      	str	r3, [r1, #0]
 8014596:	7812      	ldrb	r2, [r2, #0]
 8014598:	1e10      	subs	r0, r2, #0
 801459a:	bf18      	it	ne
 801459c:	2001      	movne	r0, #1
 801459e:	b002      	add	sp, #8
 80145a0:	4770      	bx	lr
 80145a2:	4610      	mov	r0, r2
 80145a4:	e7fb      	b.n	801459e <__ascii_mbtowc+0x16>
 80145a6:	f06f 0001 	mvn.w	r0, #1
 80145aa:	e7f8      	b.n	801459e <__ascii_mbtowc+0x16>

080145ac <__ascii_wctomb>:
 80145ac:	4603      	mov	r3, r0
 80145ae:	4608      	mov	r0, r1
 80145b0:	b141      	cbz	r1, 80145c4 <__ascii_wctomb+0x18>
 80145b2:	2aff      	cmp	r2, #255	@ 0xff
 80145b4:	d904      	bls.n	80145c0 <__ascii_wctomb+0x14>
 80145b6:	228a      	movs	r2, #138	@ 0x8a
 80145b8:	601a      	str	r2, [r3, #0]
 80145ba:	f04f 30ff 	mov.w	r0, #4294967295
 80145be:	4770      	bx	lr
 80145c0:	700a      	strb	r2, [r1, #0]
 80145c2:	2001      	movs	r0, #1
 80145c4:	4770      	bx	lr
	...

080145c8 <fiprintf>:
 80145c8:	b40e      	push	{r1, r2, r3}
 80145ca:	b503      	push	{r0, r1, lr}
 80145cc:	4601      	mov	r1, r0
 80145ce:	ab03      	add	r3, sp, #12
 80145d0:	4805      	ldr	r0, [pc, #20]	@ (80145e8 <fiprintf+0x20>)
 80145d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80145d6:	6800      	ldr	r0, [r0, #0]
 80145d8:	9301      	str	r3, [sp, #4]
 80145da:	f000 f837 	bl	801464c <_vfiprintf_r>
 80145de:	b002      	add	sp, #8
 80145e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80145e4:	b003      	add	sp, #12
 80145e6:	4770      	bx	lr
 80145e8:	20000020 	.word	0x20000020

080145ec <abort>:
 80145ec:	b508      	push	{r3, lr}
 80145ee:	2006      	movs	r0, #6
 80145f0:	f000 fa00 	bl	80149f4 <raise>
 80145f4:	2001      	movs	r0, #1
 80145f6:	f7f3 f9f7 	bl	80079e8 <_exit>

080145fa <__sfputc_r>:
 80145fa:	6893      	ldr	r3, [r2, #8]
 80145fc:	3b01      	subs	r3, #1
 80145fe:	2b00      	cmp	r3, #0
 8014600:	b410      	push	{r4}
 8014602:	6093      	str	r3, [r2, #8]
 8014604:	da08      	bge.n	8014618 <__sfputc_r+0x1e>
 8014606:	6994      	ldr	r4, [r2, #24]
 8014608:	42a3      	cmp	r3, r4
 801460a:	db01      	blt.n	8014610 <__sfputc_r+0x16>
 801460c:	290a      	cmp	r1, #10
 801460e:	d103      	bne.n	8014618 <__sfputc_r+0x1e>
 8014610:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014614:	f000 b932 	b.w	801487c <__swbuf_r>
 8014618:	6813      	ldr	r3, [r2, #0]
 801461a:	1c58      	adds	r0, r3, #1
 801461c:	6010      	str	r0, [r2, #0]
 801461e:	7019      	strb	r1, [r3, #0]
 8014620:	4608      	mov	r0, r1
 8014622:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014626:	4770      	bx	lr

08014628 <__sfputs_r>:
 8014628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801462a:	4606      	mov	r6, r0
 801462c:	460f      	mov	r7, r1
 801462e:	4614      	mov	r4, r2
 8014630:	18d5      	adds	r5, r2, r3
 8014632:	42ac      	cmp	r4, r5
 8014634:	d101      	bne.n	801463a <__sfputs_r+0x12>
 8014636:	2000      	movs	r0, #0
 8014638:	e007      	b.n	801464a <__sfputs_r+0x22>
 801463a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801463e:	463a      	mov	r2, r7
 8014640:	4630      	mov	r0, r6
 8014642:	f7ff ffda 	bl	80145fa <__sfputc_r>
 8014646:	1c43      	adds	r3, r0, #1
 8014648:	d1f3      	bne.n	8014632 <__sfputs_r+0xa>
 801464a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801464c <_vfiprintf_r>:
 801464c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014650:	460d      	mov	r5, r1
 8014652:	b09d      	sub	sp, #116	@ 0x74
 8014654:	4614      	mov	r4, r2
 8014656:	4698      	mov	r8, r3
 8014658:	4606      	mov	r6, r0
 801465a:	b118      	cbz	r0, 8014664 <_vfiprintf_r+0x18>
 801465c:	6a03      	ldr	r3, [r0, #32]
 801465e:	b90b      	cbnz	r3, 8014664 <_vfiprintf_r+0x18>
 8014660:	f7fe fa6c 	bl	8012b3c <__sinit>
 8014664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014666:	07d9      	lsls	r1, r3, #31
 8014668:	d405      	bmi.n	8014676 <_vfiprintf_r+0x2a>
 801466a:	89ab      	ldrh	r3, [r5, #12]
 801466c:	059a      	lsls	r2, r3, #22
 801466e:	d402      	bmi.n	8014676 <_vfiprintf_r+0x2a>
 8014670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014672:	f7fe fbb8 	bl	8012de6 <__retarget_lock_acquire_recursive>
 8014676:	89ab      	ldrh	r3, [r5, #12]
 8014678:	071b      	lsls	r3, r3, #28
 801467a:	d501      	bpl.n	8014680 <_vfiprintf_r+0x34>
 801467c:	692b      	ldr	r3, [r5, #16]
 801467e:	b99b      	cbnz	r3, 80146a8 <_vfiprintf_r+0x5c>
 8014680:	4629      	mov	r1, r5
 8014682:	4630      	mov	r0, r6
 8014684:	f000 f938 	bl	80148f8 <__swsetup_r>
 8014688:	b170      	cbz	r0, 80146a8 <_vfiprintf_r+0x5c>
 801468a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801468c:	07dc      	lsls	r4, r3, #31
 801468e:	d504      	bpl.n	801469a <_vfiprintf_r+0x4e>
 8014690:	f04f 30ff 	mov.w	r0, #4294967295
 8014694:	b01d      	add	sp, #116	@ 0x74
 8014696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801469a:	89ab      	ldrh	r3, [r5, #12]
 801469c:	0598      	lsls	r0, r3, #22
 801469e:	d4f7      	bmi.n	8014690 <_vfiprintf_r+0x44>
 80146a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80146a2:	f7fe fba1 	bl	8012de8 <__retarget_lock_release_recursive>
 80146a6:	e7f3      	b.n	8014690 <_vfiprintf_r+0x44>
 80146a8:	2300      	movs	r3, #0
 80146aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80146ac:	2320      	movs	r3, #32
 80146ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80146b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80146b6:	2330      	movs	r3, #48	@ 0x30
 80146b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014868 <_vfiprintf_r+0x21c>
 80146bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80146c0:	f04f 0901 	mov.w	r9, #1
 80146c4:	4623      	mov	r3, r4
 80146c6:	469a      	mov	sl, r3
 80146c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146cc:	b10a      	cbz	r2, 80146d2 <_vfiprintf_r+0x86>
 80146ce:	2a25      	cmp	r2, #37	@ 0x25
 80146d0:	d1f9      	bne.n	80146c6 <_vfiprintf_r+0x7a>
 80146d2:	ebba 0b04 	subs.w	fp, sl, r4
 80146d6:	d00b      	beq.n	80146f0 <_vfiprintf_r+0xa4>
 80146d8:	465b      	mov	r3, fp
 80146da:	4622      	mov	r2, r4
 80146dc:	4629      	mov	r1, r5
 80146de:	4630      	mov	r0, r6
 80146e0:	f7ff ffa2 	bl	8014628 <__sfputs_r>
 80146e4:	3001      	adds	r0, #1
 80146e6:	f000 80a7 	beq.w	8014838 <_vfiprintf_r+0x1ec>
 80146ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80146ec:	445a      	add	r2, fp
 80146ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80146f0:	f89a 3000 	ldrb.w	r3, [sl]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	f000 809f 	beq.w	8014838 <_vfiprintf_r+0x1ec>
 80146fa:	2300      	movs	r3, #0
 80146fc:	f04f 32ff 	mov.w	r2, #4294967295
 8014700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014704:	f10a 0a01 	add.w	sl, sl, #1
 8014708:	9304      	str	r3, [sp, #16]
 801470a:	9307      	str	r3, [sp, #28]
 801470c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014710:	931a      	str	r3, [sp, #104]	@ 0x68
 8014712:	4654      	mov	r4, sl
 8014714:	2205      	movs	r2, #5
 8014716:	f814 1b01 	ldrb.w	r1, [r4], #1
 801471a:	4853      	ldr	r0, [pc, #332]	@ (8014868 <_vfiprintf_r+0x21c>)
 801471c:	f7eb fd80 	bl	8000220 <memchr>
 8014720:	9a04      	ldr	r2, [sp, #16]
 8014722:	b9d8      	cbnz	r0, 801475c <_vfiprintf_r+0x110>
 8014724:	06d1      	lsls	r1, r2, #27
 8014726:	bf44      	itt	mi
 8014728:	2320      	movmi	r3, #32
 801472a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801472e:	0713      	lsls	r3, r2, #28
 8014730:	bf44      	itt	mi
 8014732:	232b      	movmi	r3, #43	@ 0x2b
 8014734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014738:	f89a 3000 	ldrb.w	r3, [sl]
 801473c:	2b2a      	cmp	r3, #42	@ 0x2a
 801473e:	d015      	beq.n	801476c <_vfiprintf_r+0x120>
 8014740:	9a07      	ldr	r2, [sp, #28]
 8014742:	4654      	mov	r4, sl
 8014744:	2000      	movs	r0, #0
 8014746:	f04f 0c0a 	mov.w	ip, #10
 801474a:	4621      	mov	r1, r4
 801474c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014750:	3b30      	subs	r3, #48	@ 0x30
 8014752:	2b09      	cmp	r3, #9
 8014754:	d94b      	bls.n	80147ee <_vfiprintf_r+0x1a2>
 8014756:	b1b0      	cbz	r0, 8014786 <_vfiprintf_r+0x13a>
 8014758:	9207      	str	r2, [sp, #28]
 801475a:	e014      	b.n	8014786 <_vfiprintf_r+0x13a>
 801475c:	eba0 0308 	sub.w	r3, r0, r8
 8014760:	fa09 f303 	lsl.w	r3, r9, r3
 8014764:	4313      	orrs	r3, r2
 8014766:	9304      	str	r3, [sp, #16]
 8014768:	46a2      	mov	sl, r4
 801476a:	e7d2      	b.n	8014712 <_vfiprintf_r+0xc6>
 801476c:	9b03      	ldr	r3, [sp, #12]
 801476e:	1d19      	adds	r1, r3, #4
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	9103      	str	r1, [sp, #12]
 8014774:	2b00      	cmp	r3, #0
 8014776:	bfbb      	ittet	lt
 8014778:	425b      	neglt	r3, r3
 801477a:	f042 0202 	orrlt.w	r2, r2, #2
 801477e:	9307      	strge	r3, [sp, #28]
 8014780:	9307      	strlt	r3, [sp, #28]
 8014782:	bfb8      	it	lt
 8014784:	9204      	strlt	r2, [sp, #16]
 8014786:	7823      	ldrb	r3, [r4, #0]
 8014788:	2b2e      	cmp	r3, #46	@ 0x2e
 801478a:	d10a      	bne.n	80147a2 <_vfiprintf_r+0x156>
 801478c:	7863      	ldrb	r3, [r4, #1]
 801478e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014790:	d132      	bne.n	80147f8 <_vfiprintf_r+0x1ac>
 8014792:	9b03      	ldr	r3, [sp, #12]
 8014794:	1d1a      	adds	r2, r3, #4
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	9203      	str	r2, [sp, #12]
 801479a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801479e:	3402      	adds	r4, #2
 80147a0:	9305      	str	r3, [sp, #20]
 80147a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014878 <_vfiprintf_r+0x22c>
 80147a6:	7821      	ldrb	r1, [r4, #0]
 80147a8:	2203      	movs	r2, #3
 80147aa:	4650      	mov	r0, sl
 80147ac:	f7eb fd38 	bl	8000220 <memchr>
 80147b0:	b138      	cbz	r0, 80147c2 <_vfiprintf_r+0x176>
 80147b2:	9b04      	ldr	r3, [sp, #16]
 80147b4:	eba0 000a 	sub.w	r0, r0, sl
 80147b8:	2240      	movs	r2, #64	@ 0x40
 80147ba:	4082      	lsls	r2, r0
 80147bc:	4313      	orrs	r3, r2
 80147be:	3401      	adds	r4, #1
 80147c0:	9304      	str	r3, [sp, #16]
 80147c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147c6:	4829      	ldr	r0, [pc, #164]	@ (801486c <_vfiprintf_r+0x220>)
 80147c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80147cc:	2206      	movs	r2, #6
 80147ce:	f7eb fd27 	bl	8000220 <memchr>
 80147d2:	2800      	cmp	r0, #0
 80147d4:	d03f      	beq.n	8014856 <_vfiprintf_r+0x20a>
 80147d6:	4b26      	ldr	r3, [pc, #152]	@ (8014870 <_vfiprintf_r+0x224>)
 80147d8:	bb1b      	cbnz	r3, 8014822 <_vfiprintf_r+0x1d6>
 80147da:	9b03      	ldr	r3, [sp, #12]
 80147dc:	3307      	adds	r3, #7
 80147de:	f023 0307 	bic.w	r3, r3, #7
 80147e2:	3308      	adds	r3, #8
 80147e4:	9303      	str	r3, [sp, #12]
 80147e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147e8:	443b      	add	r3, r7
 80147ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80147ec:	e76a      	b.n	80146c4 <_vfiprintf_r+0x78>
 80147ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80147f2:	460c      	mov	r4, r1
 80147f4:	2001      	movs	r0, #1
 80147f6:	e7a8      	b.n	801474a <_vfiprintf_r+0xfe>
 80147f8:	2300      	movs	r3, #0
 80147fa:	3401      	adds	r4, #1
 80147fc:	9305      	str	r3, [sp, #20]
 80147fe:	4619      	mov	r1, r3
 8014800:	f04f 0c0a 	mov.w	ip, #10
 8014804:	4620      	mov	r0, r4
 8014806:	f810 2b01 	ldrb.w	r2, [r0], #1
 801480a:	3a30      	subs	r2, #48	@ 0x30
 801480c:	2a09      	cmp	r2, #9
 801480e:	d903      	bls.n	8014818 <_vfiprintf_r+0x1cc>
 8014810:	2b00      	cmp	r3, #0
 8014812:	d0c6      	beq.n	80147a2 <_vfiprintf_r+0x156>
 8014814:	9105      	str	r1, [sp, #20]
 8014816:	e7c4      	b.n	80147a2 <_vfiprintf_r+0x156>
 8014818:	fb0c 2101 	mla	r1, ip, r1, r2
 801481c:	4604      	mov	r4, r0
 801481e:	2301      	movs	r3, #1
 8014820:	e7f0      	b.n	8014804 <_vfiprintf_r+0x1b8>
 8014822:	ab03      	add	r3, sp, #12
 8014824:	9300      	str	r3, [sp, #0]
 8014826:	462a      	mov	r2, r5
 8014828:	4b12      	ldr	r3, [pc, #72]	@ (8014874 <_vfiprintf_r+0x228>)
 801482a:	a904      	add	r1, sp, #16
 801482c:	4630      	mov	r0, r6
 801482e:	f7fd fd43 	bl	80122b8 <_printf_float>
 8014832:	4607      	mov	r7, r0
 8014834:	1c78      	adds	r0, r7, #1
 8014836:	d1d6      	bne.n	80147e6 <_vfiprintf_r+0x19a>
 8014838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801483a:	07d9      	lsls	r1, r3, #31
 801483c:	d405      	bmi.n	801484a <_vfiprintf_r+0x1fe>
 801483e:	89ab      	ldrh	r3, [r5, #12]
 8014840:	059a      	lsls	r2, r3, #22
 8014842:	d402      	bmi.n	801484a <_vfiprintf_r+0x1fe>
 8014844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014846:	f7fe facf 	bl	8012de8 <__retarget_lock_release_recursive>
 801484a:	89ab      	ldrh	r3, [r5, #12]
 801484c:	065b      	lsls	r3, r3, #25
 801484e:	f53f af1f 	bmi.w	8014690 <_vfiprintf_r+0x44>
 8014852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014854:	e71e      	b.n	8014694 <_vfiprintf_r+0x48>
 8014856:	ab03      	add	r3, sp, #12
 8014858:	9300      	str	r3, [sp, #0]
 801485a:	462a      	mov	r2, r5
 801485c:	4b05      	ldr	r3, [pc, #20]	@ (8014874 <_vfiprintf_r+0x228>)
 801485e:	a904      	add	r1, sp, #16
 8014860:	4630      	mov	r0, r6
 8014862:	f7fd ffc1 	bl	80127e8 <_printf_i>
 8014866:	e7e4      	b.n	8014832 <_vfiprintf_r+0x1e6>
 8014868:	08014eb0 	.word	0x08014eb0
 801486c:	08014eba 	.word	0x08014eba
 8014870:	080122b9 	.word	0x080122b9
 8014874:	08014629 	.word	0x08014629
 8014878:	08014eb6 	.word	0x08014eb6

0801487c <__swbuf_r>:
 801487c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801487e:	460e      	mov	r6, r1
 8014880:	4614      	mov	r4, r2
 8014882:	4605      	mov	r5, r0
 8014884:	b118      	cbz	r0, 801488e <__swbuf_r+0x12>
 8014886:	6a03      	ldr	r3, [r0, #32]
 8014888:	b90b      	cbnz	r3, 801488e <__swbuf_r+0x12>
 801488a:	f7fe f957 	bl	8012b3c <__sinit>
 801488e:	69a3      	ldr	r3, [r4, #24]
 8014890:	60a3      	str	r3, [r4, #8]
 8014892:	89a3      	ldrh	r3, [r4, #12]
 8014894:	071a      	lsls	r2, r3, #28
 8014896:	d501      	bpl.n	801489c <__swbuf_r+0x20>
 8014898:	6923      	ldr	r3, [r4, #16]
 801489a:	b943      	cbnz	r3, 80148ae <__swbuf_r+0x32>
 801489c:	4621      	mov	r1, r4
 801489e:	4628      	mov	r0, r5
 80148a0:	f000 f82a 	bl	80148f8 <__swsetup_r>
 80148a4:	b118      	cbz	r0, 80148ae <__swbuf_r+0x32>
 80148a6:	f04f 37ff 	mov.w	r7, #4294967295
 80148aa:	4638      	mov	r0, r7
 80148ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148ae:	6823      	ldr	r3, [r4, #0]
 80148b0:	6922      	ldr	r2, [r4, #16]
 80148b2:	1a98      	subs	r0, r3, r2
 80148b4:	6963      	ldr	r3, [r4, #20]
 80148b6:	b2f6      	uxtb	r6, r6
 80148b8:	4283      	cmp	r3, r0
 80148ba:	4637      	mov	r7, r6
 80148bc:	dc05      	bgt.n	80148ca <__swbuf_r+0x4e>
 80148be:	4621      	mov	r1, r4
 80148c0:	4628      	mov	r0, r5
 80148c2:	f7ff fdf7 	bl	80144b4 <_fflush_r>
 80148c6:	2800      	cmp	r0, #0
 80148c8:	d1ed      	bne.n	80148a6 <__swbuf_r+0x2a>
 80148ca:	68a3      	ldr	r3, [r4, #8]
 80148cc:	3b01      	subs	r3, #1
 80148ce:	60a3      	str	r3, [r4, #8]
 80148d0:	6823      	ldr	r3, [r4, #0]
 80148d2:	1c5a      	adds	r2, r3, #1
 80148d4:	6022      	str	r2, [r4, #0]
 80148d6:	701e      	strb	r6, [r3, #0]
 80148d8:	6962      	ldr	r2, [r4, #20]
 80148da:	1c43      	adds	r3, r0, #1
 80148dc:	429a      	cmp	r2, r3
 80148de:	d004      	beq.n	80148ea <__swbuf_r+0x6e>
 80148e0:	89a3      	ldrh	r3, [r4, #12]
 80148e2:	07db      	lsls	r3, r3, #31
 80148e4:	d5e1      	bpl.n	80148aa <__swbuf_r+0x2e>
 80148e6:	2e0a      	cmp	r6, #10
 80148e8:	d1df      	bne.n	80148aa <__swbuf_r+0x2e>
 80148ea:	4621      	mov	r1, r4
 80148ec:	4628      	mov	r0, r5
 80148ee:	f7ff fde1 	bl	80144b4 <_fflush_r>
 80148f2:	2800      	cmp	r0, #0
 80148f4:	d0d9      	beq.n	80148aa <__swbuf_r+0x2e>
 80148f6:	e7d6      	b.n	80148a6 <__swbuf_r+0x2a>

080148f8 <__swsetup_r>:
 80148f8:	b538      	push	{r3, r4, r5, lr}
 80148fa:	4b29      	ldr	r3, [pc, #164]	@ (80149a0 <__swsetup_r+0xa8>)
 80148fc:	4605      	mov	r5, r0
 80148fe:	6818      	ldr	r0, [r3, #0]
 8014900:	460c      	mov	r4, r1
 8014902:	b118      	cbz	r0, 801490c <__swsetup_r+0x14>
 8014904:	6a03      	ldr	r3, [r0, #32]
 8014906:	b90b      	cbnz	r3, 801490c <__swsetup_r+0x14>
 8014908:	f7fe f918 	bl	8012b3c <__sinit>
 801490c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014910:	0719      	lsls	r1, r3, #28
 8014912:	d422      	bmi.n	801495a <__swsetup_r+0x62>
 8014914:	06da      	lsls	r2, r3, #27
 8014916:	d407      	bmi.n	8014928 <__swsetup_r+0x30>
 8014918:	2209      	movs	r2, #9
 801491a:	602a      	str	r2, [r5, #0]
 801491c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014920:	81a3      	strh	r3, [r4, #12]
 8014922:	f04f 30ff 	mov.w	r0, #4294967295
 8014926:	e033      	b.n	8014990 <__swsetup_r+0x98>
 8014928:	0758      	lsls	r0, r3, #29
 801492a:	d512      	bpl.n	8014952 <__swsetup_r+0x5a>
 801492c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801492e:	b141      	cbz	r1, 8014942 <__swsetup_r+0x4a>
 8014930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014934:	4299      	cmp	r1, r3
 8014936:	d002      	beq.n	801493e <__swsetup_r+0x46>
 8014938:	4628      	mov	r0, r5
 801493a:	f7ff f8bd 	bl	8013ab8 <_free_r>
 801493e:	2300      	movs	r3, #0
 8014940:	6363      	str	r3, [r4, #52]	@ 0x34
 8014942:	89a3      	ldrh	r3, [r4, #12]
 8014944:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014948:	81a3      	strh	r3, [r4, #12]
 801494a:	2300      	movs	r3, #0
 801494c:	6063      	str	r3, [r4, #4]
 801494e:	6923      	ldr	r3, [r4, #16]
 8014950:	6023      	str	r3, [r4, #0]
 8014952:	89a3      	ldrh	r3, [r4, #12]
 8014954:	f043 0308 	orr.w	r3, r3, #8
 8014958:	81a3      	strh	r3, [r4, #12]
 801495a:	6923      	ldr	r3, [r4, #16]
 801495c:	b94b      	cbnz	r3, 8014972 <__swsetup_r+0x7a>
 801495e:	89a3      	ldrh	r3, [r4, #12]
 8014960:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014968:	d003      	beq.n	8014972 <__swsetup_r+0x7a>
 801496a:	4621      	mov	r1, r4
 801496c:	4628      	mov	r0, r5
 801496e:	f000 f883 	bl	8014a78 <__smakebuf_r>
 8014972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014976:	f013 0201 	ands.w	r2, r3, #1
 801497a:	d00a      	beq.n	8014992 <__swsetup_r+0x9a>
 801497c:	2200      	movs	r2, #0
 801497e:	60a2      	str	r2, [r4, #8]
 8014980:	6962      	ldr	r2, [r4, #20]
 8014982:	4252      	negs	r2, r2
 8014984:	61a2      	str	r2, [r4, #24]
 8014986:	6922      	ldr	r2, [r4, #16]
 8014988:	b942      	cbnz	r2, 801499c <__swsetup_r+0xa4>
 801498a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801498e:	d1c5      	bne.n	801491c <__swsetup_r+0x24>
 8014990:	bd38      	pop	{r3, r4, r5, pc}
 8014992:	0799      	lsls	r1, r3, #30
 8014994:	bf58      	it	pl
 8014996:	6962      	ldrpl	r2, [r4, #20]
 8014998:	60a2      	str	r2, [r4, #8]
 801499a:	e7f4      	b.n	8014986 <__swsetup_r+0x8e>
 801499c:	2000      	movs	r0, #0
 801499e:	e7f7      	b.n	8014990 <__swsetup_r+0x98>
 80149a0:	20000020 	.word	0x20000020

080149a4 <_raise_r>:
 80149a4:	291f      	cmp	r1, #31
 80149a6:	b538      	push	{r3, r4, r5, lr}
 80149a8:	4605      	mov	r5, r0
 80149aa:	460c      	mov	r4, r1
 80149ac:	d904      	bls.n	80149b8 <_raise_r+0x14>
 80149ae:	2316      	movs	r3, #22
 80149b0:	6003      	str	r3, [r0, #0]
 80149b2:	f04f 30ff 	mov.w	r0, #4294967295
 80149b6:	bd38      	pop	{r3, r4, r5, pc}
 80149b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80149ba:	b112      	cbz	r2, 80149c2 <_raise_r+0x1e>
 80149bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80149c0:	b94b      	cbnz	r3, 80149d6 <_raise_r+0x32>
 80149c2:	4628      	mov	r0, r5
 80149c4:	f000 f830 	bl	8014a28 <_getpid_r>
 80149c8:	4622      	mov	r2, r4
 80149ca:	4601      	mov	r1, r0
 80149cc:	4628      	mov	r0, r5
 80149ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149d2:	f000 b817 	b.w	8014a04 <_kill_r>
 80149d6:	2b01      	cmp	r3, #1
 80149d8:	d00a      	beq.n	80149f0 <_raise_r+0x4c>
 80149da:	1c59      	adds	r1, r3, #1
 80149dc:	d103      	bne.n	80149e6 <_raise_r+0x42>
 80149de:	2316      	movs	r3, #22
 80149e0:	6003      	str	r3, [r0, #0]
 80149e2:	2001      	movs	r0, #1
 80149e4:	e7e7      	b.n	80149b6 <_raise_r+0x12>
 80149e6:	2100      	movs	r1, #0
 80149e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80149ec:	4620      	mov	r0, r4
 80149ee:	4798      	blx	r3
 80149f0:	2000      	movs	r0, #0
 80149f2:	e7e0      	b.n	80149b6 <_raise_r+0x12>

080149f4 <raise>:
 80149f4:	4b02      	ldr	r3, [pc, #8]	@ (8014a00 <raise+0xc>)
 80149f6:	4601      	mov	r1, r0
 80149f8:	6818      	ldr	r0, [r3, #0]
 80149fa:	f7ff bfd3 	b.w	80149a4 <_raise_r>
 80149fe:	bf00      	nop
 8014a00:	20000020 	.word	0x20000020

08014a04 <_kill_r>:
 8014a04:	b538      	push	{r3, r4, r5, lr}
 8014a06:	4d07      	ldr	r5, [pc, #28]	@ (8014a24 <_kill_r+0x20>)
 8014a08:	2300      	movs	r3, #0
 8014a0a:	4604      	mov	r4, r0
 8014a0c:	4608      	mov	r0, r1
 8014a0e:	4611      	mov	r1, r2
 8014a10:	602b      	str	r3, [r5, #0]
 8014a12:	f7f2 ffd9 	bl	80079c8 <_kill>
 8014a16:	1c43      	adds	r3, r0, #1
 8014a18:	d102      	bne.n	8014a20 <_kill_r+0x1c>
 8014a1a:	682b      	ldr	r3, [r5, #0]
 8014a1c:	b103      	cbz	r3, 8014a20 <_kill_r+0x1c>
 8014a1e:	6023      	str	r3, [r4, #0]
 8014a20:	bd38      	pop	{r3, r4, r5, pc}
 8014a22:	bf00      	nop
 8014a24:	20006c34 	.word	0x20006c34

08014a28 <_getpid_r>:
 8014a28:	f7f2 bfc6 	b.w	80079b8 <_getpid>

08014a2c <__swhatbuf_r>:
 8014a2c:	b570      	push	{r4, r5, r6, lr}
 8014a2e:	460c      	mov	r4, r1
 8014a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a34:	2900      	cmp	r1, #0
 8014a36:	b096      	sub	sp, #88	@ 0x58
 8014a38:	4615      	mov	r5, r2
 8014a3a:	461e      	mov	r6, r3
 8014a3c:	da0d      	bge.n	8014a5a <__swhatbuf_r+0x2e>
 8014a3e:	89a3      	ldrh	r3, [r4, #12]
 8014a40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014a44:	f04f 0100 	mov.w	r1, #0
 8014a48:	bf14      	ite	ne
 8014a4a:	2340      	movne	r3, #64	@ 0x40
 8014a4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014a50:	2000      	movs	r0, #0
 8014a52:	6031      	str	r1, [r6, #0]
 8014a54:	602b      	str	r3, [r5, #0]
 8014a56:	b016      	add	sp, #88	@ 0x58
 8014a58:	bd70      	pop	{r4, r5, r6, pc}
 8014a5a:	466a      	mov	r2, sp
 8014a5c:	f000 f848 	bl	8014af0 <_fstat_r>
 8014a60:	2800      	cmp	r0, #0
 8014a62:	dbec      	blt.n	8014a3e <__swhatbuf_r+0x12>
 8014a64:	9901      	ldr	r1, [sp, #4]
 8014a66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014a6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014a6e:	4259      	negs	r1, r3
 8014a70:	4159      	adcs	r1, r3
 8014a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014a76:	e7eb      	b.n	8014a50 <__swhatbuf_r+0x24>

08014a78 <__smakebuf_r>:
 8014a78:	898b      	ldrh	r3, [r1, #12]
 8014a7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a7c:	079d      	lsls	r5, r3, #30
 8014a7e:	4606      	mov	r6, r0
 8014a80:	460c      	mov	r4, r1
 8014a82:	d507      	bpl.n	8014a94 <__smakebuf_r+0x1c>
 8014a84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014a88:	6023      	str	r3, [r4, #0]
 8014a8a:	6123      	str	r3, [r4, #16]
 8014a8c:	2301      	movs	r3, #1
 8014a8e:	6163      	str	r3, [r4, #20]
 8014a90:	b003      	add	sp, #12
 8014a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014a94:	ab01      	add	r3, sp, #4
 8014a96:	466a      	mov	r2, sp
 8014a98:	f7ff ffc8 	bl	8014a2c <__swhatbuf_r>
 8014a9c:	9f00      	ldr	r7, [sp, #0]
 8014a9e:	4605      	mov	r5, r0
 8014aa0:	4639      	mov	r1, r7
 8014aa2:	4630      	mov	r0, r6
 8014aa4:	f7ff f87c 	bl	8013ba0 <_malloc_r>
 8014aa8:	b948      	cbnz	r0, 8014abe <__smakebuf_r+0x46>
 8014aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014aae:	059a      	lsls	r2, r3, #22
 8014ab0:	d4ee      	bmi.n	8014a90 <__smakebuf_r+0x18>
 8014ab2:	f023 0303 	bic.w	r3, r3, #3
 8014ab6:	f043 0302 	orr.w	r3, r3, #2
 8014aba:	81a3      	strh	r3, [r4, #12]
 8014abc:	e7e2      	b.n	8014a84 <__smakebuf_r+0xc>
 8014abe:	89a3      	ldrh	r3, [r4, #12]
 8014ac0:	6020      	str	r0, [r4, #0]
 8014ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014ac6:	81a3      	strh	r3, [r4, #12]
 8014ac8:	9b01      	ldr	r3, [sp, #4]
 8014aca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014ace:	b15b      	cbz	r3, 8014ae8 <__smakebuf_r+0x70>
 8014ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014ad4:	4630      	mov	r0, r6
 8014ad6:	f000 f81d 	bl	8014b14 <_isatty_r>
 8014ada:	b128      	cbz	r0, 8014ae8 <__smakebuf_r+0x70>
 8014adc:	89a3      	ldrh	r3, [r4, #12]
 8014ade:	f023 0303 	bic.w	r3, r3, #3
 8014ae2:	f043 0301 	orr.w	r3, r3, #1
 8014ae6:	81a3      	strh	r3, [r4, #12]
 8014ae8:	89a3      	ldrh	r3, [r4, #12]
 8014aea:	431d      	orrs	r5, r3
 8014aec:	81a5      	strh	r5, [r4, #12]
 8014aee:	e7cf      	b.n	8014a90 <__smakebuf_r+0x18>

08014af0 <_fstat_r>:
 8014af0:	b538      	push	{r3, r4, r5, lr}
 8014af2:	4d07      	ldr	r5, [pc, #28]	@ (8014b10 <_fstat_r+0x20>)
 8014af4:	2300      	movs	r3, #0
 8014af6:	4604      	mov	r4, r0
 8014af8:	4608      	mov	r0, r1
 8014afa:	4611      	mov	r1, r2
 8014afc:	602b      	str	r3, [r5, #0]
 8014afe:	f7f2 ffc3 	bl	8007a88 <_fstat>
 8014b02:	1c43      	adds	r3, r0, #1
 8014b04:	d102      	bne.n	8014b0c <_fstat_r+0x1c>
 8014b06:	682b      	ldr	r3, [r5, #0]
 8014b08:	b103      	cbz	r3, 8014b0c <_fstat_r+0x1c>
 8014b0a:	6023      	str	r3, [r4, #0]
 8014b0c:	bd38      	pop	{r3, r4, r5, pc}
 8014b0e:	bf00      	nop
 8014b10:	20006c34 	.word	0x20006c34

08014b14 <_isatty_r>:
 8014b14:	b538      	push	{r3, r4, r5, lr}
 8014b16:	4d06      	ldr	r5, [pc, #24]	@ (8014b30 <_isatty_r+0x1c>)
 8014b18:	2300      	movs	r3, #0
 8014b1a:	4604      	mov	r4, r0
 8014b1c:	4608      	mov	r0, r1
 8014b1e:	602b      	str	r3, [r5, #0]
 8014b20:	f7f2 ffc2 	bl	8007aa8 <_isatty>
 8014b24:	1c43      	adds	r3, r0, #1
 8014b26:	d102      	bne.n	8014b2e <_isatty_r+0x1a>
 8014b28:	682b      	ldr	r3, [r5, #0]
 8014b2a:	b103      	cbz	r3, 8014b2e <_isatty_r+0x1a>
 8014b2c:	6023      	str	r3, [r4, #0]
 8014b2e:	bd38      	pop	{r3, r4, r5, pc}
 8014b30:	20006c34 	.word	0x20006c34

08014b34 <fmaxf>:
 8014b34:	b508      	push	{r3, lr}
 8014b36:	ed2d 8b02 	vpush	{d8}
 8014b3a:	eeb0 8a40 	vmov.f32	s16, s0
 8014b3e:	eef0 8a60 	vmov.f32	s17, s1
 8014b42:	f000 f815 	bl	8014b70 <__fpclassifyf>
 8014b46:	b930      	cbnz	r0, 8014b56 <fmaxf+0x22>
 8014b48:	eeb0 8a68 	vmov.f32	s16, s17
 8014b4c:	eeb0 0a48 	vmov.f32	s0, s16
 8014b50:	ecbd 8b02 	vpop	{d8}
 8014b54:	bd08      	pop	{r3, pc}
 8014b56:	eeb0 0a68 	vmov.f32	s0, s17
 8014b5a:	f000 f809 	bl	8014b70 <__fpclassifyf>
 8014b5e:	2800      	cmp	r0, #0
 8014b60:	d0f4      	beq.n	8014b4c <fmaxf+0x18>
 8014b62:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b6a:	dded      	ble.n	8014b48 <fmaxf+0x14>
 8014b6c:	e7ee      	b.n	8014b4c <fmaxf+0x18>
	...

08014b70 <__fpclassifyf>:
 8014b70:	ee10 3a10 	vmov	r3, s0
 8014b74:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8014b78:	d00d      	beq.n	8014b96 <__fpclassifyf+0x26>
 8014b7a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8014b7e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8014b82:	d30a      	bcc.n	8014b9a <__fpclassifyf+0x2a>
 8014b84:	4b07      	ldr	r3, [pc, #28]	@ (8014ba4 <__fpclassifyf+0x34>)
 8014b86:	1e42      	subs	r2, r0, #1
 8014b88:	429a      	cmp	r2, r3
 8014b8a:	d908      	bls.n	8014b9e <__fpclassifyf+0x2e>
 8014b8c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8014b90:	4258      	negs	r0, r3
 8014b92:	4158      	adcs	r0, r3
 8014b94:	4770      	bx	lr
 8014b96:	2002      	movs	r0, #2
 8014b98:	4770      	bx	lr
 8014b9a:	2004      	movs	r0, #4
 8014b9c:	4770      	bx	lr
 8014b9e:	2003      	movs	r0, #3
 8014ba0:	4770      	bx	lr
 8014ba2:	bf00      	nop
 8014ba4:	007ffffe 	.word	0x007ffffe

08014ba8 <round>:
 8014ba8:	ec51 0b10 	vmov	r0, r1, d0
 8014bac:	b570      	push	{r4, r5, r6, lr}
 8014bae:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8014bb2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8014bb6:	2a13      	cmp	r2, #19
 8014bb8:	460b      	mov	r3, r1
 8014bba:	4605      	mov	r5, r0
 8014bbc:	dc1b      	bgt.n	8014bf6 <round+0x4e>
 8014bbe:	2a00      	cmp	r2, #0
 8014bc0:	da0b      	bge.n	8014bda <round+0x32>
 8014bc2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8014bc6:	3201      	adds	r2, #1
 8014bc8:	bf04      	itt	eq
 8014bca:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8014bce:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	4619      	mov	r1, r3
 8014bd6:	4610      	mov	r0, r2
 8014bd8:	e015      	b.n	8014c06 <round+0x5e>
 8014bda:	4c15      	ldr	r4, [pc, #84]	@ (8014c30 <round+0x88>)
 8014bdc:	4114      	asrs	r4, r2
 8014bde:	ea04 0601 	and.w	r6, r4, r1
 8014be2:	4306      	orrs	r6, r0
 8014be4:	d00f      	beq.n	8014c06 <round+0x5e>
 8014be6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8014bea:	fa41 f202 	asr.w	r2, r1, r2
 8014bee:	4413      	add	r3, r2
 8014bf0:	ea23 0304 	bic.w	r3, r3, r4
 8014bf4:	e7ed      	b.n	8014bd2 <round+0x2a>
 8014bf6:	2a33      	cmp	r2, #51	@ 0x33
 8014bf8:	dd08      	ble.n	8014c0c <round+0x64>
 8014bfa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8014bfe:	d102      	bne.n	8014c06 <round+0x5e>
 8014c00:	4602      	mov	r2, r0
 8014c02:	f7eb fb6b 	bl	80002dc <__adddf3>
 8014c06:	ec41 0b10 	vmov	d0, r0, r1
 8014c0a:	bd70      	pop	{r4, r5, r6, pc}
 8014c0c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8014c10:	f04f 34ff 	mov.w	r4, #4294967295
 8014c14:	40f4      	lsrs	r4, r6
 8014c16:	4204      	tst	r4, r0
 8014c18:	d0f5      	beq.n	8014c06 <round+0x5e>
 8014c1a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8014c1e:	2201      	movs	r2, #1
 8014c20:	408a      	lsls	r2, r1
 8014c22:	1952      	adds	r2, r2, r5
 8014c24:	bf28      	it	cs
 8014c26:	3301      	addcs	r3, #1
 8014c28:	ea22 0204 	bic.w	r2, r2, r4
 8014c2c:	e7d2      	b.n	8014bd4 <round+0x2c>
 8014c2e:	bf00      	nop
 8014c30:	000fffff 	.word	0x000fffff

08014c34 <_init>:
 8014c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c36:	bf00      	nop
 8014c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014c3a:	bc08      	pop	{r3}
 8014c3c:	469e      	mov	lr, r3
 8014c3e:	4770      	bx	lr

08014c40 <_fini>:
 8014c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c42:	bf00      	nop
 8014c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014c46:	bc08      	pop	{r3}
 8014c48:	469e      	mov	lr, r3
 8014c4a:	4770      	bx	lr
