INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_counter_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_counter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_custom_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/counter_PS/counter_PS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
