. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7431: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7440: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7496: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7546: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7642: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7673: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7701: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7732: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7760: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7791: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7819: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7850: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7878: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7909: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7937: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7968: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7996: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8027: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8055: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8086: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8114: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8145: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8173: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8204: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8232: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8263: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8291: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8322: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8350: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8381: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8409: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8440: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8468: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8499: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8527: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8558: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8586: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8612: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 55: Using initial value of memtestsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 74: Using initial value of memtestsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 87: Using initial value of memtestsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 115: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 119: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 124: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 158: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 350: Using initial value of controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 366: Using initial value of controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 446: Using initial value of controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 447: Using initial value of controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 475: Using initial value of controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 490: Using initial value of controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 536: Using initial value of controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 551: Using initial value of controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 597: Using initial value of controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 612: Using initial value of controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 658: Using initial value of controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 673: Using initial value of controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 698: Using initial value of controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 699: Using initial value of controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 700: Using initial value of controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 717: Using initial value of controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 732: Using initial value of controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 733: Using initial value of controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 734: Using initial value of controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 735: Using initial value of controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 736: Using initial value of controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 750: Using initial value of controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 753: Using initial value of controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 866: Using initial value of uartwishbonebridge_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 894: Using initial value of uartwishbonebridge_wishbone_cti since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 895: Using initial value of uartwishbonebridge_wishbone_bte since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 917: Using initial value of io_input since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 925: Using initial value of frontend_sink_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 927: Using initial value of frontend_sink_sink_payload_hit since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1051: Using initial value of storage_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1064: Using initial value of storage_mem_ready_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1083: Using initial value of storage_mem_replace since it is never assigned
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1829: Assignment to memtestsoc_irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1848: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1849: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1905: Assignment to controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 1920: Assignment to controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2191: Assignment to controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2340: Assignment to controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2489: Assignment to controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2638: Assignment to controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2787: Assignment to controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 2848: Assignment to controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3039: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3040: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3044: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3045: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3049: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3050: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3054: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3055: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3133: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3138: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3208: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3216: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3392: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3404: Assignment to uartwishbonebridge_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3405: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3433: Assignment to uartwishbonebridge_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3542: Assignment to io_output ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3553: Assignment to frontend_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3593: Assignment to frontend_strideconverter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3648: Assignment to frontend_sink_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3686: Assignment to storage_mem_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3771: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3772: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3776: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3788: Assignment to uartwishbonebridge_wishbone_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3789: Assignment to memtestsoc_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3810: Assignment to memtestsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3811: Assignment to memtestsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3814: Assignment to memtestsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3817: Assignment to memtestsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3818: Assignment to memtestsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3901: Assignment to storage_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3911: Assignment to memtestsoc_csrbank0_storage_idle_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3912: Assignment to memtestsoc_csrbank0_storage_idle_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3913: Assignment to memtestsoc_csrbank0_storage_wait_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3914: Assignment to memtestsoc_csrbank0_storage_wait_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3915: Assignment to memtestsoc_csrbank0_storage_run_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3916: Assignment to memtestsoc_csrbank0_storage_run_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3917: Assignment to memtestsoc_csrbank0_storage_mem_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3918: Assignment to memtestsoc_csrbank0_storage_mem_valid_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3921: Assignment to memtestsoc_csrbank0_storage_mem_data13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3922: Assignment to memtestsoc_csrbank0_storage_mem_data13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3923: Assignment to memtestsoc_csrbank0_storage_mem_data12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3924: Assignment to memtestsoc_csrbank0_storage_mem_data12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3925: Assignment to memtestsoc_csrbank0_storage_mem_data11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3926: Assignment to memtestsoc_csrbank0_storage_mem_data11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3927: Assignment to memtestsoc_csrbank0_storage_mem_data10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3928: Assignment to memtestsoc_csrbank0_storage_mem_data10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3929: Assignment to memtestsoc_csrbank0_storage_mem_data9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3930: Assignment to memtestsoc_csrbank0_storage_mem_data9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3931: Assignment to memtestsoc_csrbank0_storage_mem_data8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3932: Assignment to memtestsoc_csrbank0_storage_mem_data8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3933: Assignment to memtestsoc_csrbank0_storage_mem_data7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3934: Assignment to memtestsoc_csrbank0_storage_mem_data7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3935: Assignment to memtestsoc_csrbank0_storage_mem_data6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3936: Assignment to memtestsoc_csrbank0_storage_mem_data6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3937: Assignment to memtestsoc_csrbank0_storage_mem_data5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3938: Assignment to memtestsoc_csrbank0_storage_mem_data5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3939: Assignment to memtestsoc_csrbank0_storage_mem_data4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3940: Assignment to memtestsoc_csrbank0_storage_mem_data4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3941: Assignment to memtestsoc_csrbank0_storage_mem_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3942: Assignment to memtestsoc_csrbank0_storage_mem_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3943: Assignment to memtestsoc_csrbank0_storage_mem_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3944: Assignment to memtestsoc_csrbank0_storage_mem_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3945: Assignment to memtestsoc_csrbank0_storage_mem_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3946: Assignment to memtestsoc_csrbank0_storage_mem_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3947: Assignment to memtestsoc_csrbank0_storage_mem_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 3948: Assignment to memtestsoc_csrbank0_storage_mem_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4009: Assignment to memtestsoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4010: Assignment to memtestsoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4011: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4012: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4023: Assignment to memtestsoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4024: Assignment to memtestsoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4025: Assignment to memtestsoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4026: Assignment to memtestsoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4027: Assignment to memtestsoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4028: Assignment to memtestsoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4029: Assignment to memtestsoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4030: Assignment to memtestsoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4031: Assignment to memtestsoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4032: Assignment to memtestsoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4033: Assignment to memtestsoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4034: Assignment to memtestsoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4035: Assignment to memtestsoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4036: Assignment to memtestsoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4037: Assignment to memtestsoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4038: Assignment to memtestsoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4039: Assignment to memtestsoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4040: Assignment to memtestsoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4041: Assignment to memtestsoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4042: Assignment to memtestsoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4043: Assignment to memtestsoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4044: Assignment to memtestsoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4045: Assignment to memtestsoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4046: Assignment to memtestsoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4047: Assignment to memtestsoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4048: Assignment to memtestsoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4049: Assignment to memtestsoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4050: Assignment to memtestsoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4051: Assignment to memtestsoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4052: Assignment to memtestsoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4053: Assignment to memtestsoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4054: Assignment to memtestsoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4055: Assignment to memtestsoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4056: Assignment to memtestsoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4057: Assignment to memtestsoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4058: Assignment to memtestsoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4059: Assignment to memtestsoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4060: Assignment to memtestsoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4061: Assignment to memtestsoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4062: Assignment to memtestsoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4063: Assignment to memtestsoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4064: Assignment to memtestsoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4065: Assignment to memtestsoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4066: Assignment to memtestsoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4067: Assignment to memtestsoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4068: Assignment to memtestsoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4069: Assignment to memtestsoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4070: Assignment to memtestsoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4071: Assignment to memtestsoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4072: Assignment to memtestsoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4073: Assignment to memtestsoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4074: Assignment to memtestsoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4075: Assignment to memtestsoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4076: Assignment to memtestsoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4077: Assignment to memtestsoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4078: Assignment to memtestsoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4079: Assignment to memtestsoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4080: Assignment to memtestsoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4081: Assignment to memtestsoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4082: Assignment to memtestsoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4083: Assignment to memtestsoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4084: Assignment to memtestsoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4085: Assignment to memtestsoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4086: Assignment to memtestsoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4087: Assignment to memtestsoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4088: Assignment to memtestsoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4089: Assignment to memtestsoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4090: Assignment to memtestsoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4091: Assignment to memtestsoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4092: Assignment to memtestsoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4093: Assignment to memtestsoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4094: Assignment to memtestsoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4095: Assignment to memtestsoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4096: Assignment to memtestsoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4097: Assignment to memtestsoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4098: Assignment to memtestsoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4099: Assignment to memtestsoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4100: Assignment to memtestsoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4101: Assignment to memtestsoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4102: Assignment to memtestsoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4103: Assignment to memtestsoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4104: Assignment to memtestsoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4105: Assignment to memtestsoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4106: Assignment to memtestsoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4107: Assignment to memtestsoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4108: Assignment to memtestsoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4109: Assignment to memtestsoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4110: Assignment to memtestsoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4156: Assignment to memtestsoc_csrbank3_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4157: Assignment to memtestsoc_csrbank3_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4168: Assignment to controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4184: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4185: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4186: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4187: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4188: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4189: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4190: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4191: Assignment to memtestsoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4194: Assignment to controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4210: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4211: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4212: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4213: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4214: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4215: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4216: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4217: Assignment to memtestsoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4218: Assignment to controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4220: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4221: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4222: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4223: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4224: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4225: Assignment to memtestsoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4226: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4227: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4228: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4229: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4230: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4231: Assignment to memtestsoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4232: Assignment to memtestsoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4233: Assignment to memtestsoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4294: Assignment to memtestsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4296: Assignment to memtestsoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4297: Assignment to memtestsoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4298: Assignment to memtestsoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4299: Assignment to memtestsoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4300: Assignment to memtestsoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4301: Assignment to memtestsoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4302: Assignment to memtestsoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4303: Assignment to memtestsoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4304: Assignment to memtestsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 4305: Assignment to memtestsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 5796: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 5734: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 6019: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 6020: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 6060: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 6079: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 5800: Assignment to memtestsoc_load_re ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7474: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7477: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7483: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 7486: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8649: Assignment to controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8663: Assignment to controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8677: Assignment to controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8691: Assignment to controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8741: Assignment to frontend_asyncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8758: Assignment to storage_mem_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v" Line 8818: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8x23-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 8x23-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x110-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 1024x109-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_6> equivalent to <memadr_5> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <memtestsoc_sram_bus_ack>.
    Found 14-bit register for signal <memtestsoc_interface_adr>.
    Found 1-bit register for signal <memtestsoc_interface_we>.
    Found 8-bit register for signal <memtestsoc_interface_dat_w>.
    Found 32-bit register for signal <memtestsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <memtestsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <memtestsoc_counter>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_en_storage_full>.
    Found 32-bit register for signal <memtestsoc_value_status>.
    Found 1-bit register for signal <memtestsoc_zero_pending>.
    Found 1-bit register for signal <memtestsoc_zero_old_trigger>.
    Found 1-bit register for signal <memtestsoc_eventmanager_storage_full>.
    Found 32-bit register for signal <memtestsoc_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <bus_ack>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 32-bit register for signal <sr>.
    Found 2-bit register for signal <i>.
    Found 1-bit register for signal <miso>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <controllerinjector_storage_full>.
    Found 6-bit register for signal <controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector0_status>.
    Found 6-bit register for signal <controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector1_status>.
    Found 13-bit register for signal <controllerinjector_dfi_p0_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_rddata_en>.
    Found 13-bit register for signal <controllerinjector_dfi_p1_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_rddata_en>.
    Found 13-bit register for signal <controllerinjector_cmd_payload_a>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <controllerinjector_seq_done>.
    Found 4-bit register for signal <controllerinjector_counter>.
    Found 10-bit register for signal <controllerinjector_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine0_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine1_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine2_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine3_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_count>.
    Found 2-bit register for signal <controllerinjector_choose_cmd_grant>.
    Found 2-bit register for signal <controllerinjector_choose_req_grant>.
    Found 5-bit register for signal <controllerinjector_time0>.
    Found 4-bit register for signal <controllerinjector_time1>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_r>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 1-bit register for signal <serial_tx>.
    Found 1-bit register for signal <uartwishbonebridge_sink_ready>.
    Found 1-bit register for signal <uartwishbonebridge_uart_clk_txen>.
    Found 32-bit register for signal <uartwishbonebridge_phase_accumulator_tx>.
    Found 8-bit register for signal <uartwishbonebridge_tx_reg>.
    Found 4-bit register for signal <uartwishbonebridge_tx_bitcount>.
    Found 1-bit register for signal <uartwishbonebridge_tx_busy>.
    Found 1-bit register for signal <uartwishbonebridge_source_valid>.
    Found 8-bit register for signal <uartwishbonebridge_source_payload_data>.
    Found 1-bit register for signal <uartwishbonebridge_uart_clk_rxen>.
    Found 32-bit register for signal <uartwishbonebridge_phase_accumulator_rx>.
    Found 1-bit register for signal <uartwishbonebridge_rx_r>.
    Found 8-bit register for signal <uartwishbonebridge_rx_reg>.
    Found 4-bit register for signal <uartwishbonebridge_rx_bitcount>.
    Found 1-bit register for signal <uartwishbonebridge_rx_busy>.
    Found 3-bit register for signal <uartwishbonebridge_byte_counter>.
    Found 3-bit register for signal <uartwishbonebridge_word_counter>.
    Found 8-bit register for signal <uartwishbonebridge_cmd>.
    Found 8-bit register for signal <uartwishbonebridge_length>.
    Found 32-bit register for signal <uartwishbonebridge_address>.
    Found 32-bit register for signal <uartwishbonebridge_data>.
    Found 23-bit register for signal <uartwishbonebridge_count>.
    Found 8-bit register for signal <io_storage_full>.
    Found 108-bit register for signal <frontend_buffer_source_payload_data>.
    Found 1-bit register for signal <frontend_buffer_valid_n>.
    Found 1-bit register for signal <frontend_buffer_last_n>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<107>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<106>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<105>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<104>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<103>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<102>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<101>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<100>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<99>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<98>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<97>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<96>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<95>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<94>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<93>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<92>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<91>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<90>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<89>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<0>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<107>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<106>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<105>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<104>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<103>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<102>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<101>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<100>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<99>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<98>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<97>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<96>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<95>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<94>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<93>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<92>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<91>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<90>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<89>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<0>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<0>>.
    Found 16-bit register for signal <frontend_subsampler_counter>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q_binary>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q_binary>.
    Found 1-bit register for signal <storage_length_storage_full<10>>.
    Found 1-bit register for signal <storage_length_storage_full<9>>.
    Found 1-bit register for signal <storage_length_storage_full<8>>.
    Found 1-bit register for signal <storage_length_storage_full<7>>.
    Found 1-bit register for signal <storage_length_storage_full<6>>.
    Found 1-bit register for signal <storage_length_storage_full<5>>.
    Found 1-bit register for signal <storage_length_storage_full<4>>.
    Found 1-bit register for signal <storage_length_storage_full<3>>.
    Found 1-bit register for signal <storage_length_storage_full<2>>.
    Found 1-bit register for signal <storage_length_storage_full<1>>.
    Found 1-bit register for signal <storage_length_storage_full<0>>.
    Found 1-bit register for signal <storage_offset_storage_full<10>>.
    Found 1-bit register for signal <storage_offset_storage_full<9>>.
    Found 1-bit register for signal <storage_offset_storage_full<8>>.
    Found 1-bit register for signal <storage_offset_storage_full<7>>.
    Found 1-bit register for signal <storage_offset_storage_full<6>>.
    Found 1-bit register for signal <storage_offset_storage_full<5>>.
    Found 1-bit register for signal <storage_offset_storage_full<4>>.
    Found 1-bit register for signal <storage_offset_storage_full<3>>.
    Found 1-bit register for signal <storage_offset_storage_full<2>>.
    Found 1-bit register for signal <storage_offset_storage_full<1>>.
    Found 1-bit register for signal <storage_offset_storage_full<0>>.
    Found 1-bit register for signal <storage_mem_readable>.
    Found 11-bit register for signal <storage_mem_level0>.
    Found 10-bit register for signal <storage_mem_produce>.
    Found 10-bit register for signal <storage_mem_consume>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 3-bit register for signal <uartwishbonebridge_state>.
    Found 2-bit register for signal <litescopeanalyzer_state>.
    Found 4-bit register for signal <memtestsoc_slave_sel_r>.
    Found 8-bit register for signal <memtestsoc_interface0_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface1_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface2_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface3_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface4_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface5_dat_r>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 108-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 108-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 108-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 108-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_5>.
    Found 3-bit register for signal <memadr_8>.
    Found 10-bit register for signal <memadr_10>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <uartwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 31                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <litescopeanalyzer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <uartwishbonebridge_length[7]_GND_1_o_sub_404_OUT> created at line 3516.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1168_OUT> created at line 5729.
    Found 32-bit subtractor for signal <memtestsoc_value[31]_GND_1_o_sub_1192_OUT> created at line 6042.
    Found 10-bit subtractor for signal <controllerinjector_count[9]_GND_1_o_sub_1234_OUT> created at line 6153.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_sub_1245_OUT> created at line 6179.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine0_count[2]_GND_1_o_sub_1248_OUT> created at line 6184.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_sub_1259_OUT> created at line 6210.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine1_count[2]_GND_1_o_sub_1262_OUT> created at line 6215.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_sub_1273_OUT> created at line 6241.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine2_count[2]_GND_1_o_sub_1276_OUT> created at line 6246.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_sub_1287_OUT> created at line 6272.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine3_count[2]_GND_1_o_sub_1290_OUT> created at line 6277.
    Found 5-bit subtractor for signal <controllerinjector_time0[4]_GND_1_o_sub_1293_OUT> created at line 6287.
    Found 4-bit subtractor for signal <controllerinjector_time1[3]_GND_1_o_sub_1296_OUT> created at line 6294.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1348_OUT> created at line 6495.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1351_OUT> created at line 6502.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1354_OUT> created at line 6509.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1357_OUT> created at line 6516.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1360_OUT> created at line 6523.
    Found 23-bit subtractor for signal <uartwishbonebridge_count[22]_GND_1_o_sub_1403_OUT> created at line 6625.
    Found 11-bit subtractor for signal <storage_mem_level0[10]_GND_1_o_sub_1417_OUT> created at line 6672.
    Found 32-bit adder for signal <n3341> created at line 3405.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter0_q_binary[3]_GND_1_o_add_452_OUT> created at line 3622.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter1_q_binary[3]_GND_1_o_add_455_OUT> created at line 3638.
    Found 11-bit adder for signal <storage_mem_level1> created at line 3690.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1173_OUT<0>> created at line 5768.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1174_OUT<0>> created at line 5770.
    Found 2-bit adder for signal <memtestsoc_counter[1]_GND_1_o_add_1187_OUT> created at line 6032.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1196_OUT> created at line 6058.
    Found 2-bit adder for signal <i[1]_GND_1_o_add_1202_OUT> created at line 6072.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_1214_OUT> created at line 6096.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1220_OUT> created at line 6107.
    Found 4-bit adder for signal <controllerinjector_counter[3]_GND_1_o_add_1229_OUT> created at line 6144.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_produce[2]_GND_1_o_add_1238_OUT> created at line 6168.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_consume[2]_GND_1_o_add_1240_OUT> created at line 6171.
    Found 4-bit adder for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_add_1242_OUT> created at line 6175.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_produce[2]_GND_1_o_add_1252_OUT> created at line 6199.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_consume[2]_GND_1_o_add_1254_OUT> created at line 6202.
    Found 4-bit adder for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_add_1256_OUT> created at line 6206.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_produce[2]_GND_1_o_add_1266_OUT> created at line 6230.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_consume[2]_GND_1_o_add_1268_OUT> created at line 6233.
    Found 4-bit adder for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_add_1270_OUT> created at line 6237.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_produce[2]_GND_1_o_add_1280_OUT> created at line 6261.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_consume[2]_GND_1_o_add_1282_OUT> created at line 6264.
    Found 4-bit adder for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_add_1284_OUT> created at line 6268.
    Found 25-bit adder for signal <n4369> created at line 6428.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nreads[23]_GND_1_o_add_1327_OUT> created at line 6437.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_1329_OUT> created at line 6440.
    Found 3-bit adder for signal <uartwishbonebridge_byte_counter[2]_GND_1_o_add_1362_OUT> created at line 6532.
    Found 3-bit adder for signal <uartwishbonebridge_word_counter[2]_GND_1_o_add_1365_OUT> created at line 6539.
    Found 4-bit adder for signal <uartwishbonebridge_tx_bitcount[3]_GND_1_o_add_1373_OUT> created at line 6566.
    Found 33-bit adder for signal <n4381> created at line 6582.
    Found 4-bit adder for signal <uartwishbonebridge_rx_bitcount[3]_GND_1_o_add_1385_OUT> created at line 6595.
    Found 33-bit adder for signal <n4385> created at line 6614.
    Found 16-bit adder for signal <frontend_subsampler_counter[15]_GND_1_o_add_1406_OUT> created at line 6645.
    Found 10-bit adder for signal <storage_mem_produce[9]_GND_1_o_add_1410_OUT> created at line 6661.
    Found 10-bit adder for signal <storage_mem_consume[9]_GND_1_o_add_1412_OUT> created at line 6664.
    Found 11-bit adder for signal <storage_mem_level0[10]_GND_1_o_add_1414_OUT> created at line 6668.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 3224.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 4425.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 4449.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 4497.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 4521.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 4569.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4593.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4617.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4641.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4665.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4713.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4737.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4785.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4809.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4833.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 5385.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 5409.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 5433.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 5457.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 5481.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 5505.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 5529.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 5553.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 5577.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 5601.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 5625.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 5649.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 5673.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 5697.
    Found 8-bit 56-to-1 multiplexer for signal <memtestsoc_interface0_adr[5]_GND_1_o_wide_mux_1419_OUT> created at line 6679.
    Found 8-bit 7-to-1 multiplexer for signal <memtestsoc_interface1_adr[2]_GND_1_o_wide_mux_1421_OUT> created at line 6953.
    Found 8-bit 21-to-1 multiplexer for signal <memtestsoc_interface5_adr[4]_GND_1_o_wide_mux_1437_OUT> created at line 7303.
    Found 8-bit 4-to-1 multiplexer for signal <_n6070> created at line 870.
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine0_hit> created at line 2165
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine1_hit> created at line 2314
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine2_hit> created at line 2463
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine3_hit> created at line 2612
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_232_o> created at line 2834
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_233_o> created at line 2834
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_234_o> created at line 2835
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_235_o> created at line 2835
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_236_o> created at line 2836
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_237_o> created at line 2836
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_238_o> created at line 2837
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_239_o> created at line 2837
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_331_o> created at line 3153
    Found 8-bit comparator equal for signal <GND_1_o_uartwishbonebridge_length[7]_equal_405_o> created at line 3516
    Found 108-bit comparator equal for signal <frontend_trigger_source_payload_hit> created at line 3566
    Found 16-bit comparator equal for signal <frontend_subsampler_done> created at line 3571
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[3]_frontend_asyncfifo_consume_wdomain[3]_equal_445_o> created at line 3608
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[2]_frontend_asyncfifo_consume_wdomain[2]_equal_446_o> created at line 3608
    Found 2-bit comparator not equal for signal <n0798> created at line 3608
    Found 4-bit comparator equal for signal <n0801> created at line 3609
    Found 11-bit comparator lessequal for signal <n0868> created at line 3739
    Found 11-bit comparator lessequal for signal <n0871> created at line 3747
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1173_o> created at line 5765
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1196_o> created at line 6057
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1721_o> created at line 7565
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1832_o> created at line 8787
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl2_regs0<7:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl2_regs1<7:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred   9 RAM(s).
	inferred  53 Adder/Subtractor(s).
	inferred 2340 D-type flip-flop(s).
	inferred  26 Comparator(s).
	inferred 388 Multiplexer(s).
	inferred  12 Finite State Machine(s).
Unit <top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1024x109-bit dual-port RAM                            : 1
 1024x22-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 4096x32-bit dual-port RAM                             : 1
 8x110-bit dual-port RAM                               : 1
 8x23-bit dual-port RAM                                : 4
# Adders/Subtractors                                   : 53
 1-bit adder                                           : 2
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 20-bit subtractor                                     : 5
 23-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 10
 3-bit subtractor                                      : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 4-bit adder                                           : 6
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 275
 1-bit register                                        : 105
 10-bit register                                       : 5
 108-bit register                                      : 5
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 11
 20-bit register                                       : 5
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 15
 32-bit register                                       : 11
 4-bit register                                        : 20
 5-bit register                                        : 3
 57-bit register                                       : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 64
 9-bit register                                        : 1
# Comparators                                          : 26
 1-bit comparator equal                                : 11
 108-bit comparator equal                              : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 388
 1-bit 2-to-1 multiplexer                              : 254
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 22
 10-bit 2-to-1 multiplexer                             : 1
 109-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 5
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 8
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 48
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 56-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 12
# Xors                                                 : 2
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter1_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter0_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <controllerinjector_count>: 1 register on signal <controllerinjector_count>.
The following registers are absorbed into counter <memtestsoc_counter>: 1 register on signal <memtestsoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_level>: 1 register on signal <controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_produce>: 1 register on signal <controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_consume>: 1 register on signal <controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_level>: 1 register on signal <controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_produce>: 1 register on signal <controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_consume>: 1 register on signal <controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_level>: 1 register on signal <controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_consume>: 1 register on signal <controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_produce>: 1 register on signal <controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_produce>: 1 register on signal <controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_level>: 1 register on signal <controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_consume>: 1 register on signal <controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nreads>: 1 register on signal <controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nwrites>: 1 register on signal <controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <uartwishbonebridge_tx_bitcount>: 1 register on signal <uartwishbonebridge_tx_bitcount>.
The following registers are absorbed into counter <uartwishbonebridge_byte_counter>: 1 register on signal <uartwishbonebridge_byte_counter>.
The following registers are absorbed into counter <uartwishbonebridge_rx_bitcount>: 1 register on signal <uartwishbonebridge_rx_bitcount>.
The following registers are absorbed into counter <uartwishbonebridge_word_counter>: 1 register on signal <uartwishbonebridge_word_counter>.
The following registers are absorbed into counter <frontend_subsampler_counter>: 1 register on signal <frontend_subsampler_counter>.
The following registers are absorbed into counter <storage_mem_level0>: 1 register on signal <storage_mem_level0>.
The following registers are absorbed into counter <storage_mem_produce>: 1 register on signal <storage_mem_produce>.
The following registers are absorbed into counter <storage_mem_consume>: 1 register on signal <storage_mem_consume>.
The following registers are absorbed into counter <controllerinjector_time0>: 1 register on signal <controllerinjector_time0>.
The following registers are absorbed into counter <controllerinjector_time1>: 1 register on signal <controllerinjector_time1>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_count>: 1 register on signal <controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_count>: 1 register on signal <controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_count>: 1 register on signal <controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <uartwishbonebridge_count>: 1 register on signal <uartwishbonebridge_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_count>: 1 register on signal <controllerinjector_bankmachine3_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <n3341<10:1>>   |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_5> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 109-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <storage_mem_wrport_we> | high     |
    |     addrA          | connected to signal <storage_mem_produce> |          |
    |     diA            | connected to signal <storage_mem_syncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 109-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <storage_mem_consume> |          |
    |     doB            | connected to signal <storage_mem_syncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 110-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <frontend_asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <frontend_asyncfifo_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <("0",frontend_trigger_source_payload_hit,frontend_buffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 110-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <frontend_asyncfifo_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to signal <frontend_asyncfifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <n3341<10:1>>   |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",n3341<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <memtestsoc_sram_we<3>> | high     |
    |     addrA          | connected to signal <n3341<11:0>>   |          |
    |     diA            | connected to signal <uartwishbonebridge_data> |          |
    |     doA            | connected to signal <memtestsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("0",_n4492<12:0>,n3341<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("0",_n4492<12:0>,n3341<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("0",_n4492<12:0>,n3341<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("0",_n4492<12:0>,n3341<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <uartwishbonebridge_address_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_address_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1024x109-bit dual-port block RAM                      : 1
 1024x22-bit single-port block RAM                     : 1
 1024x64-bit single-port block RAM                     : 1
 4096x32-bit single-port block RAM                     : 1
 8x110-bit dual-port block RAM                         : 1
 8x23-bit dual-port distributed RAM                    : 4
# Adders/Subtractors                                   : 11
 11-bit adder                                          : 1
 25-bit adder                                          : 1
 30-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 4-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 44
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 10-bit up counter                                     : 2
 11-bit down counter                                   : 1
 11-bit updown counter                                 : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 5
 23-bit down counter                                   : 1
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 10
 4-bit down counter                                    : 1
 4-bit up counter                                      : 5
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 7-bit up counter                                      : 1
# Registers                                            : 1977
 Flip-Flops                                            : 1977
# Comparators                                          : 26
 1-bit comparator equal                                : 11
 108-bit comparator equal                              : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 611
 1-bit 2-to-1 multiplexer                              : 492
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 48
 1-bit 56-to-1 multiplexer                             : 8
 109-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 12
# Xors                                                 : 2
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_102> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_103> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_104> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_105> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_106> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_107> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_107> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_107> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_106> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_106> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_105> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_105> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_104> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_104> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_103> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_103> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs0_102> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl4_regs1_102> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <memtestsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <frontend_buffer_source_payload_data_94> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <frontend_buffer_source_payload_data_95> <frontend_buffer_source_payload_data_96> <frontend_buffer_source_payload_data_97> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 111   | 011
 100   | 100
 101   | 101
 110   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <uartwishbonebridge_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 100
 100   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <litescopeanalyzer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <controllerinjector_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <controllerinjector_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <Mram_storage23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_57> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_2> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> <ddrphy_record2_wrdata_mask_0> <ddrphy_record2_wrdata_mask_1> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <controllerinjector_bandwidth_counter_0> <i_1> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i_0> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <new_master_wdata_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <controllerinjector_dfi_p1_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_cmd_payload_a_10> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <frontend_buffer_valid_n> <frontend_buffer_source_payload_data_94> <ddrphy_bitslip_cnt_0> 
INFO:Xst:3203 - The FF/Latch <new_master_wdata_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <controllerinjector_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 72.
Forward register balancing over carry chain Madd_n4369_cy<0>
Forward register balancing over carry chain Madd_n4381_cy<3>
Forward register balancing over carry chain Madd_n4385_cy<3>

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Mmux_memtestsoc_interface5_adr[4]_GND_1_o_wide_mux_1437_OUT1141_FRB memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n770011_FRB.
	Register(s) _n774511_FRB memtestsoc_interface_adr_3 memtestsoc_interface_adr_2 memtestsoc_interface_adr_1 has(ve) been forward balanced into : _n77811_FRB.
	Register(s) controllerinjector_seq_done refresher_state_FSM_FFd1 refresher_state_FSM_FFd2 has(ve) been forward balanced into : controllerinjector_cmd_valid1_FRB.
	Register(s) memtestsoc_interface_adr_0 memtestsoc_interface_adr_1 memtestsoc_interface_adr_2 has(ve) been forward balanced into : Mmux_memtestsoc_interface5_adr[4]_GND_1_o_wide_mux_1437_OUT1141_FRB.
	Register(s) memtestsoc_interface_adr_0 memtestsoc_interface_adr_2 memtestsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_GND_1_o_memtestsoc_interface1_adr[2]_mux_1422_OUT10211_FRB.
	Register(s) memtestsoc_interface_adr_1 memtestsoc_interface_adr_2 _n774511_FRB has(ve) been forward balanced into : _n776311_FRB.
	Register(s) memtestsoc_interface_adr_11 memtestsoc_interface_adr_12 memtestsoc_interface_adr_9 memtestsoc_interface_adr_10 memtestsoc_interface_adr_13 has(ve) been forward balanced into : memtestsoc_csrbank4_sel<13>1_FRB.
	Register(s) memtestsoc_interface_adr_2 memtestsoc_interface_adr_0 memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n769711_FRB.
	Register(s) memtestsoc_interface_adr_2 memtestsoc_interface_adr_1 memtestsoc_interface_adr_0 memtestsoc_interface_adr_5 memtestsoc_interface_adr_4 memtestsoc_interface_adr_3 has(ve) been forward balanced into : _n77841_FRB.
	Register(s) memtestsoc_interface_adr_3 memtestsoc_interface_adr_2 memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n770611_FRB.
	Register(s) memtestsoc_interface_adr_3 memtestsoc_interface_adr_5 _n770011_FRB has(ve) been forward balanced into : _n77961_FRB.
	Register(s) memtestsoc_interface_adr_4 memtestsoc_interface_adr_3 Mmux_GND_1_o_memtestsoc_interface1_adr[2]_mux_1422_OUT10211_FRB memtestsoc_interface_adr_5 has(ve) been forward balanced into : _n77781_FRB.
	Register(s) memtestsoc_interface_adr_5 memtestsoc_interface_adr_4 memtestsoc_interface_adr_0 has(ve) been forward balanced into : _n774511_FRB.
	Register(s) controllerinjector_bankmachine0_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_0_BRB0 controllerinjector_bankmachine0_count_0_BRB1 controllerinjector_bankmachine0_count_0_BRB2 controllerinjector_bankmachine0_count_0_BRB3.
	Register(s) controllerinjector_bankmachine0_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_1_BRB0 controllerinjector_bankmachine0_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine0_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_2_BRB0 controllerinjector_bankmachine0_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine1_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_0_BRB0 controllerinjector_bankmachine1_count_0_BRB1 controllerinjector_bankmachine1_count_0_BRB2 controllerinjector_bankmachine1_count_0_BRB3.
	Register(s) controllerinjector_bankmachine1_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_1_BRB0 controllerinjector_bankmachine1_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine1_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_2_BRB0 controllerinjector_bankmachine1_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine2_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_0_BRB0 controllerinjector_bankmachine2_count_0_BRB1 controllerinjector_bankmachine2_count_0_BRB2 controllerinjector_bankmachine2_count_0_BRB3.
	Register(s) controllerinjector_bankmachine2_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_1_BRB0 controllerinjector_bankmachine2_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine2_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_2_BRB0 controllerinjector_bankmachine2_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine3_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_0_BRB0 controllerinjector_bankmachine3_count_0_BRB1 controllerinjector_bankmachine3_count_0_BRB2 controllerinjector_bankmachine3_count_0_BRB3.
	Register(s) controllerinjector_bankmachine3_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_1_BRB0 controllerinjector_bankmachine3_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine3_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_2_BRB0 controllerinjector_bankmachine3_count_2_BRB2 .
	Register(s) controllerinjector_dfi_p0_rddata_en has(ve) been backward balanced into : controllerinjector_dfi_p0_rddata_en_BRB0 controllerinjector_dfi_p0_rddata_en_BRB1 controllerinjector_dfi_p0_rddata_en_BRB2.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 ddrphy_rddata_sr_1_BRB5.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10.
	Register(s) ddrphy_record0_cas_n has(ve) been backward balanced into : ddrphy_record0_cas_n_BRB0 ddrphy_record0_cas_n_BRB1 ddrphy_record0_cas_n_BRB2 ddrphy_record0_cas_n_BRB3.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 .
	Register(s) ddrphy_record0_ras_n has(ve) been backward balanced into : ddrphy_record0_ras_n_BRB1 ddrphy_record0_ras_n_BRB3.
	Register(s) ddrphy_record0_we_n has(ve) been backward balanced into : ddrphy_record0_we_n_BRB1 ddrphy_record0_we_n_BRB3.
	Register(s) ddrphy_record1_ras_n has(ve) been backward balanced into : ddrphy_record1_ras_n_BRB0 ddrphy_record1_ras_n_BRB1 ddrphy_record1_ras_n_BRB2 ddrphy_record1_ras_n_BRB3 ddrphy_record1_ras_n_BRB4 ddrphy_record1_ras_n_BRB5.
	Register(s) ddrphy_record1_we_n has(ve) been backward balanced into : ddrphy_record1_we_n_BRB1 ddrphy_record1_we_n_BRB5.
	Register(s) ddrphy_record2_wrdata_0 has(ve) been backward balanced into : ddrphy_record2_wrdata_0_BRB2 ddrphy_record2_wrdata_0_BRB4 ddrphy_record2_wrdata_0_BRB5.
	Register(s) ddrphy_record2_wrdata_1 has(ve) been backward balanced into : ddrphy_record2_wrdata_1_BRB2 ddrphy_record2_wrdata_1_BRB4 ddrphy_record2_wrdata_1_BRB5.
	Register(s) ddrphy_record2_wrdata_10 has(ve) been backward balanced into : ddrphy_record2_wrdata_10_BRB2 ddrphy_record2_wrdata_10_BRB4 ddrphy_record2_wrdata_10_BRB5.
	Register(s) ddrphy_record2_wrdata_11 has(ve) been backward balanced into : ddrphy_record2_wrdata_11_BRB2 ddrphy_record2_wrdata_11_BRB4 ddrphy_record2_wrdata_11_BRB5.
	Register(s) ddrphy_record2_wrdata_12 has(ve) been backward balanced into : ddrphy_record2_wrdata_12_BRB2 ddrphy_record2_wrdata_12_BRB4 ddrphy_record2_wrdata_12_BRB5.
	Register(s) ddrphy_record2_wrdata_13 has(ve) been backward balanced into : ddrphy_record2_wrdata_13_BRB2 ddrphy_record2_wrdata_13_BRB4 ddrphy_record2_wrdata_13_BRB5.
	Register(s) ddrphy_record2_wrdata_14 has(ve) been backward balanced into : ddrphy_record2_wrdata_14_BRB2 ddrphy_record2_wrdata_14_BRB4 ddrphy_record2_wrdata_14_BRB5.
	Register(s) ddrphy_record2_wrdata_15 has(ve) been backward balanced into : ddrphy_record2_wrdata_15_BRB2 ddrphy_record2_wrdata_15_BRB4 ddrphy_record2_wrdata_15_BRB5.
	Register(s) ddrphy_record2_wrdata_2 has(ve) been backward balanced into : ddrphy_record2_wrdata_2_BRB2 ddrphy_record2_wrdata_2_BRB4 ddrphy_record2_wrdata_2_BRB5.
	Register(s) ddrphy_record2_wrdata_3 has(ve) been backward balanced into : ddrphy_record2_wrdata_3_BRB2 ddrphy_record2_wrdata_3_BRB4 ddrphy_record2_wrdata_3_BRB5.
	Register(s) ddrphy_record2_wrdata_4 has(ve) been backward balanced into : ddrphy_record2_wrdata_4_BRB2 ddrphy_record2_wrdata_4_BRB4 ddrphy_record2_wrdata_4_BRB5.
	Register(s) ddrphy_record2_wrdata_5 has(ve) been backward balanced into : ddrphy_record2_wrdata_5_BRB2 ddrphy_record2_wrdata_5_BRB4 ddrphy_record2_wrdata_5_BRB5.
	Register(s) ddrphy_record2_wrdata_6 has(ve) been backward balanced into : ddrphy_record2_wrdata_6_BRB2 ddrphy_record2_wrdata_6_BRB4 ddrphy_record2_wrdata_6_BRB5.
	Register(s) ddrphy_record2_wrdata_7 has(ve) been backward balanced into : ddrphy_record2_wrdata_7_BRB2 ddrphy_record2_wrdata_7_BRB4 ddrphy_record2_wrdata_7_BRB5.
	Register(s) ddrphy_record2_wrdata_8 has(ve) been backward balanced into : ddrphy_record2_wrdata_8_BRB2 ddrphy_record2_wrdata_8_BRB4 ddrphy_record2_wrdata_8_BRB5.
	Register(s) ddrphy_record2_wrdata_9 has(ve) been backward balanced into : ddrphy_record2_wrdata_9_BRB2 ddrphy_record2_wrdata_9_BRB4 ddrphy_record2_wrdata_9_BRB5.
	Register(s) ddrphy_record3_wrdata_0 has(ve) been backward balanced into : ddrphy_record3_wrdata_0_BRB1 ddrphy_record3_wrdata_0_BRB2 ddrphy_record3_wrdata_0_BRB3 ddrphy_record3_wrdata_0_BRB4 ddrphy_record3_wrdata_0_BRB5.
	Register(s) ddrphy_record3_wrdata_1 has(ve) been backward balanced into : ddrphy_record3_wrdata_1_BRB2 ddrphy_record3_wrdata_1_BRB4 ddrphy_record3_wrdata_1_BRB5.
	Register(s) ddrphy_record3_wrdata_10 has(ve) been backward balanced into : ddrphy_record3_wrdata_10_BRB2 ddrphy_record3_wrdata_10_BRB4 ddrphy_record3_wrdata_10_BRB5.
	Register(s) ddrphy_record3_wrdata_11 has(ve) been backward balanced into : ddrphy_record3_wrdata_11_BRB2 ddrphy_record3_wrdata_11_BRB4 ddrphy_record3_wrdata_11_BRB5.
	Register(s) ddrphy_record3_wrdata_12 has(ve) been backward balanced into : ddrphy_record3_wrdata_12_BRB2 ddrphy_record3_wrdata_12_BRB4 ddrphy_record3_wrdata_12_BRB5.
	Register(s) ddrphy_record3_wrdata_13 has(ve) been backward balanced into : ddrphy_record3_wrdata_13_BRB2 ddrphy_record3_wrdata_13_BRB4 ddrphy_record3_wrdata_13_BRB5.
	Register(s) ddrphy_record3_wrdata_14 has(ve) been backward balanced into : ddrphy_record3_wrdata_14_BRB2 ddrphy_record3_wrdata_14_BRB4 ddrphy_record3_wrdata_14_BRB5.
	Register(s) ddrphy_record3_wrdata_15 has(ve) been backward balanced into : ddrphy_record3_wrdata_15_BRB2 ddrphy_record3_wrdata_15_BRB4 ddrphy_record3_wrdata_15_BRB5.
	Register(s) ddrphy_record3_wrdata_16 has(ve) been backward balanced into : ddrphy_record3_wrdata_16_BRB2 ddrphy_record3_wrdata_16_BRB4 ddrphy_record3_wrdata_16_BRB5.
	Register(s) ddrphy_record3_wrdata_17 has(ve) been backward balanced into : ddrphy_record3_wrdata_17_BRB2 ddrphy_record3_wrdata_17_BRB4 ddrphy_record3_wrdata_17_BRB5.
	Register(s) ddrphy_record3_wrdata_18 has(ve) been backward balanced into : ddrphy_record3_wrdata_18_BRB2 ddrphy_record3_wrdata_18_BRB4 ddrphy_record3_wrdata_18_BRB5.
	Register(s) ddrphy_record3_wrdata_19 has(ve) been backward balanced into : ddrphy_record3_wrdata_19_BRB2 ddrphy_record3_wrdata_19_BRB4 ddrphy_record3_wrdata_19_BRB5.
	Register(s) ddrphy_record3_wrdata_2 has(ve) been backward balanced into : ddrphy_record3_wrdata_2_BRB2 ddrphy_record3_wrdata_2_BRB4 ddrphy_record3_wrdata_2_BRB5.
	Register(s) ddrphy_record3_wrdata_20 has(ve) been backward balanced into : ddrphy_record3_wrdata_20_BRB2 ddrphy_record3_wrdata_20_BRB4 ddrphy_record3_wrdata_20_BRB5.
	Register(s) ddrphy_record3_wrdata_21 has(ve) been backward balanced into : ddrphy_record3_wrdata_21_BRB2 ddrphy_record3_wrdata_21_BRB4 ddrphy_record3_wrdata_21_BRB5.
	Register(s) ddrphy_record3_wrdata_22 has(ve) been backward balanced into : ddrphy_record3_wrdata_22_BRB2 ddrphy_record3_wrdata_22_BRB4 ddrphy_record3_wrdata_22_BRB5.
	Register(s) ddrphy_record3_wrdata_23 has(ve) been backward balanced into : ddrphy_record3_wrdata_23_BRB2 ddrphy_record3_wrdata_23_BRB4 ddrphy_record3_wrdata_23_BRB5.
	Register(s) ddrphy_record3_wrdata_24 has(ve) been backward balanced into : ddrphy_record3_wrdata_24_BRB2 ddrphy_record3_wrdata_24_BRB4 ddrphy_record3_wrdata_24_BRB5.
	Register(s) ddrphy_record3_wrdata_25 has(ve) been backward balanced into : ddrphy_record3_wrdata_25_BRB2 ddrphy_record3_wrdata_25_BRB4 ddrphy_record3_wrdata_25_BRB5.
	Register(s) ddrphy_record3_wrdata_26 has(ve) been backward balanced into : ddrphy_record3_wrdata_26_BRB2 ddrphy_record3_wrdata_26_BRB4 ddrphy_record3_wrdata_26_BRB5.
	Register(s) ddrphy_record3_wrdata_27 has(ve) been backward balanced into : ddrphy_record3_wrdata_27_BRB2 ddrphy_record3_wrdata_27_BRB4 ddrphy_record3_wrdata_27_BRB5.
	Register(s) ddrphy_record3_wrdata_28 has(ve) been backward balanced into : ddrphy_record3_wrdata_28_BRB2 ddrphy_record3_wrdata_28_BRB4 ddrphy_record3_wrdata_28_BRB5.
	Register(s) ddrphy_record3_wrdata_29 has(ve) been backward balanced into : ddrphy_record3_wrdata_29_BRB2 ddrphy_record3_wrdata_29_BRB4 ddrphy_record3_wrdata_29_BRB5.
	Register(s) ddrphy_record3_wrdata_3 has(ve) been backward balanced into : ddrphy_record3_wrdata_3_BRB2 ddrphy_record3_wrdata_3_BRB4 ddrphy_record3_wrdata_3_BRB5.
	Register(s) ddrphy_record3_wrdata_30 has(ve) been backward balanced into : ddrphy_record3_wrdata_30_BRB2 ddrphy_record3_wrdata_30_BRB4 ddrphy_record3_wrdata_30_BRB5.
	Register(s) ddrphy_record3_wrdata_31 has(ve) been backward balanced into : ddrphy_record3_wrdata_31_BRB2 ddrphy_record3_wrdata_31_BRB4 ddrphy_record3_wrdata_31_BRB5.
	Register(s) ddrphy_record3_wrdata_4 has(ve) been backward balanced into : ddrphy_record3_wrdata_4_BRB2 ddrphy_record3_wrdata_4_BRB4 ddrphy_record3_wrdata_4_BRB5.
	Register(s) ddrphy_record3_wrdata_5 has(ve) been backward balanced into : ddrphy_record3_wrdata_5_BRB2 ddrphy_record3_wrdata_5_BRB4 ddrphy_record3_wrdata_5_BRB5.
	Register(s) ddrphy_record3_wrdata_6 has(ve) been backward balanced into : ddrphy_record3_wrdata_6_BRB2 ddrphy_record3_wrdata_6_BRB4 ddrphy_record3_wrdata_6_BRB5.
	Register(s) ddrphy_record3_wrdata_7 has(ve) been backward balanced into : ddrphy_record3_wrdata_7_BRB2 ddrphy_record3_wrdata_7_BRB4 ddrphy_record3_wrdata_7_BRB5.
	Register(s) ddrphy_record3_wrdata_8 has(ve) been backward balanced into : ddrphy_record3_wrdata_8_BRB2 ddrphy_record3_wrdata_8_BRB4 ddrphy_record3_wrdata_8_BRB5.
	Register(s) ddrphy_record3_wrdata_9 has(ve) been backward balanced into : ddrphy_record3_wrdata_9_BRB2 ddrphy_record3_wrdata_9_BRB4 ddrphy_record3_wrdata_9_BRB5.
	Register(s) memtestsoc_interface4_dat_r_0 has(ve) been backward balanced into : memtestsoc_interface4_dat_r_0_BRB3 memtestsoc_interface4_dat_r_0_BRB4 memtestsoc_interface4_dat_r_0_BRB5.
	Register(s) memtestsoc_interface4_dat_r_1 has(ve) been backward balanced into : memtestsoc_interface4_dat_r_1_BRB3 memtestsoc_interface4_dat_r_1_BRB4 memtestsoc_interface4_dat_r_1_BRB5.
	Register(s) memtestsoc_interface4_dat_r_2 has(ve) been backward balanced into : memtestsoc_interface4_dat_r_2_BRB0 memtestsoc_interface4_dat_r_2_BRB1 memtestsoc_interface4_dat_r_2_BRB2 memtestsoc_interface4_dat_r_2_BRB3.
	Register(s) memtestsoc_interface4_dat_r_3 has(ve) been backward balanced into : memtestsoc_interface4_dat_r_3_BRB2 memtestsoc_interface4_dat_r_3_BRB3.
	Register(s) memtestsoc_interface4_dat_r_5 has(ve) been backward balanced into : memtestsoc_interface4_dat_r_5_BRB2 memtestsoc_interface4_dat_r_5_BRB3 memtestsoc_interface4_dat_r_5_BRB4.
	Register(s) multiplexer_state_FSM_FFd1 has(ve) been backward balanced into : multiplexer_state_FSM_FFd1_BRB0 multiplexer_state_FSM_FFd1_BRB1 multiplexer_state_FSM_FFd1_BRB2 multiplexer_state_FSM_FFd1_BRB3 multiplexer_state_FSM_FFd1_BRB4 .
	Register(s) multiplexer_state_FSM_FFd3 has(ve) been backward balanced into : multiplexer_state_FSM_FFd3_BRB0 multiplexer_state_FSM_FFd3_BRB1 multiplexer_state_FSM_FFd3_BRB2 multiplexer_state_FSM_FFd3_BRB3 multiplexer_state_FSM_FFd3_BRB4 multiplexer_state_FSM_FFd3_BRB5.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1.
Unit <top> processed.
FlipFlop controllerinjector_bankmachine0_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine1_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_1 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_1 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_storage_full_0 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_3 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_5 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_we has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2448
 Flip-Flops                                            : 2448
# Shift Registers                                      : 23
 2-bit shift register                                  : 1
 3-bit shift register                                  : 6
 4-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3163
#      GND                         : 1
#      INV                         : 74
#      LUT1                        : 115
#      LUT2                        : 292
#      LUT3                        : 342
#      LUT4                        : 289
#      LUT5                        : 356
#      LUT6                        : 817
#      MUXCY                       : 462
#      MUXF7                       : 21
#      VCC                         : 1
#      XORCY                       : 393
# FlipFlops/Latches                : 2485
#      FD                          : 686
#      FDE                         : 49
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 427
#      FDRE                        : 1180
#      FDS                         : 36
#      FDSE                        : 95
#      ODDR2                       : 6
# RAMS                             : 112
#      RAM16X1D                    : 88
#      RAMB16BWER                  : 19
#      RAMB8BWER                   : 5
# Shift Registers                  : 23
#      SRLC16E                     : 23
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2485  out of  11440    21%  
 Number of Slice LUTs:                 2484  out of   5720    43%  
    Number used as Logic:              2285  out of   5720    39%  
    Number used as Memory:              199  out of   1440    13%  
       Number used as RAM:              176
       Number used as SRL:               23

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3940
   Number with an unused Flip Flop:    1455  out of   3940    36%  
   Number with an unused LUT:          1456  out of   3940    36%  
   Number of fully used LUT-FF pairs:  1029  out of   3940    26%  
   Number of unique control sets:       128

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               22  out of     32    68%  
    Number using Block RAM only:         22
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 2540  |
clk100                             | PLL_ADV:CLKOUT2        | 84    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 27.837ns (Maximum Frequency: 35.923MHz)
   Minimum input arrival time before clock: 4.779ns
   Maximum output required time after clock: 6.033ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 27.837ns (frequency: 35.923MHz)
  Total number of paths / destination ports: 334844 / 7006
-------------------------------------------------------------------------
Delay:               11.135ns (Levels of Logic = 12)
  Source:            controllerinjector_bankmachine0_consume_2 (FF)
  Destination:       controllerinjector_bankmachine3_count_0_BRB0 (FF)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: controllerinjector_bankmachine0_consume_2 to controllerinjector_bankmachine3_count_0_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.525   1.260  controllerinjector_bankmachine0_consume_2 (controllerinjector_bankmachine0_consume_2)
     RAM16X1D:DPRA2->DPO    3   0.235   0.874  Mram_storage11 (controllerinjector_bankmachine0_syncfifo0_dout<10>)
     LUT6:I4->O            1   0.250   0.000  Mcompar_controllerinjector_bankmachine0_hit_lut<0> (Mcompar_controllerinjector_bankmachine0_hit_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_controllerinjector_bankmachine0_hit_cy<0> (Mcompar_controllerinjector_bankmachine0_hit_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_controllerinjector_bankmachine0_hit_cy<1> (Mcompar_controllerinjector_bankmachine0_hit_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_controllerinjector_bankmachine0_hit_cy<2> (Mcompar_controllerinjector_bankmachine0_hit_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_controllerinjector_bankmachine0_hit_cy<3> (Mcompar_controllerinjector_bankmachine0_hit_cy<3>)
     MUXCY:CI->O          13   0.023   1.098  Mcompar_controllerinjector_bankmachine0_hit_cy<4> (controllerinjector_bankmachine0_hit)
     LUT6:I5->O            9   0.254   0.976  Mmux_controllerinjector_bankmachine0_cmd_valid31 (controllerinjector_bankmachine0_cmd_valid)
     LUT3:I2->O            3   0.254   0.994  Mmux_rhs_array_muxed61_SW0 (N701)
     LUT6:I3->O            7   0.235   0.910  Mmux_rhs_array_muxed61 (rhs_array_muxed6)
     LUT6:I5->O           17   0.254   1.209  Mmux_controllerinjector_bankmachine3_cmd_ready11 (controllerinjector_bankmachine3_cmd_ready)
     LUT6:I5->O            8   0.254   0.943  _n6746_inv1 (_n6746_inv)
     FDSE:CE                   0.302          controllerinjector_bankmachine3_count_0_BRB0
    ----------------------------------------
    Total                     11.135ns (2.871ns logic, 8.264ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (rst12)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1455 / 405
-------------------------------------------------------------------------
Offset:              4.779ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       waittimer1_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to waittimer1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I2->O           20   0.254   1.285  _n6752_inv1 (_n6752_inv)
     FDSE:CE                   0.302          waittimer1_count_0
    ----------------------------------------
    Total                      4.779ns (1.884ns logic, 2.895ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  sys_rst_crg_dcm_base50_locked_OR_455_o1 (sys_rst_crg_dcm_base50_locked_OR_455_o)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 754 / 203
-------------------------------------------------------------------------
Offset:              6.033ns (Levels of Logic = 2)
  Source:            memtestsoc_interface_adr_0 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: memtestsoc_interface_adr_0 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            235   0.525   2.654  memtestsoc_interface_adr_0 (memtestsoc_interface_adr_0)
     LUT4:I1->O            2   0.235   1.156  ddrphy_wrdata_en_SW0 (N981)
     LUT6:I1->O           17   0.254   1.208  ddrphy_drive_dq_n01 (ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      6.033ns (1.014ns logic, 5.018ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.768|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   11.135|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.01 secs
 
--> 


Total memory usage is 437776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  393 (   0 filtered)
Number of infos    :   21 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_lm32/g
ateware/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk100b = PERIOD "crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT3: <TIMESPEC TS_crg_unbuf_sdram_half_b = PERIOD
   "crg_unbuf_sdram_half_b" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT5: <TIMESPEC TS_crg_unbuf_sys = PERIOD "crg_unbuf_sys" TS_crg_clk100b /
   0.833333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT0: <TIMESPEC TS_crg_unbuf_sdram_full = PERIOD "crg_unbuf_sdram_full"
   TS_crg_clk100b / 3.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT2: <TIMESPEC TS_crg_unbuf_sdram_half_a = PERIOD
   "crg_unbuf_sdram_half_a" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "PRDbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "PRDbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5f467a6e) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5f467a6e) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:63092bf6) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:70661f56) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:70661f56) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:70661f56) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:70661f56) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:70661f56) REAL time: 18 secs 

Phase 9.8  Global Placement
..............................
.......................................................
....................................................................................................................................................................
......................................................................................................................................................................
..................
Phase 9.8  Global Placement (Checksum:53fffb33) REAL time: 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:53fffb33) REAL time: 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c3dd3e36) REAL time: 51 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c3dd3e36) REAL time: 51 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:aea9cc7f) REAL time: 51 secs 

Total REAL time to Placer completion: 51 secs 
Total CPU  time to Placer completion: 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,477 out of  11,440   21%
    Number used as Flip Flops:               2,477
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,177 out of   5,720   38%
    Number used as logic:                    1,912 out of   5,720   33%
      Number using O6 output only:           1,184
      Number using O5 output only:              95
      Number using O5 and O6:                  633
      Number used as ROM:                        0
    Number used as Memory:                     131 out of   1,440    9%
      Number used as Dual Port RAM:            116
        Number using O6 output only:            16
        Number using O5 output only:            40
        Number using O5 and O6:                 60
      Number used as Single Port RAM:            0
      Number used as Shift Register:            15
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    134
      Number with same-slice register load:    129
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   977 out of   1,430   68%
  Number of MUXCYs used:                       520 out of   2,860   18%
  Number of LUT Flip Flop pairs used:        3,060
    Number with an unused Flip Flop:           803 out of   3,060   26%
    Number with an unused LUT:                 883 out of   3,060   28%
    Number of fully used LUT-FF pairs:       1,374 out of   3,060   44%
    Number of unique control sets:             129
    Number of slice register sites lost
      to control set restrictions:             268 out of  11,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of      32   59%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.30

Peak Memory Usage:  726 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   54 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,477 out of  11,440   21%
    Number used as Flip Flops:               2,477
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,177 out of   5,720   38%
    Number used as logic:                    1,912 out of   5,720   33%
      Number using O6 output only:           1,184
      Number using O5 output only:              95
      Number using O5 and O6:                  633
      Number used as ROM:                        0
    Number used as Memory:                     131 out of   1,440    9%
      Number used as Dual Port RAM:            116
        Number using O6 output only:            16
        Number using O5 output only:            40
        Number using O5 and O6:                 60
      Number used as Single Port RAM:            0
      Number used as Shift Register:            15
        Number using O6 output only:             7
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    134
      Number with same-slice register load:    129
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   977 out of   1,430   68%
  Number of MUXCYs used:                       520 out of   2,860   18%
  Number of LUT Flip Flop pairs used:        3,060
    Number with an unused Flip Flop:           803 out of   3,060   26%
    Number with an unused LUT:                 883 out of   3,060   28%
    Number of fully used LUT-FF pairs:       1,374 out of   3,060   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of      32   59%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

Starting Router


Phase  1  : 15310 unrouted;      REAL time: 6 secs 

Phase  2  : 12987 unrouted;      REAL time: 7 secs 

Phase  3  : 5503 unrouted;      REAL time: 13 secs 

Phase  4  : 5506 unrouted; (Setup:509, Hold:10369, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:509, Hold:9667, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:509, Hold:9667, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:509, Hold:9667, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:509, Hold:9667, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:509, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Setup:509, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   |  815 |  0.184     |  1.575      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  2.017      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   25 |  0.712     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    7 |  0.000     |  1.479      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 509 (Setup: 509, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_un | SETUP       |    -0.509ns|    16.072ns|       1|         509
  buf_sys" TS_crg_clk100b / 0.833333333     | HOLD        |     0.306ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_a = PERIOD TIMEGR | SETUP       |     0.100ns|     5.865ns|       0|           0
  P "crg_unbuf_sdram_half_a"         TS_crg | HOLD        |     0.426ns|            |       0|           0
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_clk100b = PERIOD TIMEGRP "crg_clk1 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  00b" TSclk100 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_b = PERIOD TIMEGR | MINPERIOD   |     3.334ns|     2.666ns|       0|           0
  P "crg_unbuf_sdram_half_b"         TS_crg |             |            |            |        |            
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     8.430ns|     3.570ns|       0|           0
  2 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     8.948ns|     1.052ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_full = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "crg_unbuf_sdram_full" TS_crg_clk100b     |             |            |            |        |            
       / 3.33333333 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      1.052ns|     13.393ns|            0|            1|            0|       340576|
| TS_crg_clk100b                |     10.000ns|      3.334ns|     13.393ns|            0|            1|            0|       340576|
|  TS_crg_unbuf_sdram_half_b    |      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sys             |     12.000ns|     16.072ns|          N/A|            1|            0|       340359|            0|
|  TS_crg_unbuf_sdram_full      |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sdram_half_a    |      6.000ns|      5.865ns|          N/A|            0|            0|          217|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  710 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file top.pcf.

Mon Apr 24 03:47:16 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
