# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Mersenne-Twister/3.Docs/verilog-mersenne/rtl/axis_mt19937.v" \
"../../../../../../../Mersenne-Twister/3.Docs/verilog-mersenne/tb/test_axis_mt19937.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
