-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun May 30 13:52:20 2021
-- Host        : Parker-Win10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach.gen/sources_1/bd/design_1/ip/design_1_inst_recv_0_0/design_1_inst_recv_0_0_sim_netlist.vhdl
-- Design      : design_1_inst_recv_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_inst_recv_0_0_inst_recv is
  port (
    inst_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    inst_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_inst_recv_0_0_inst_recv : entity is "inst_recv";
end design_1_inst_recv_0_0_inst_recv;

architecture STRUCTURE of design_1_inst_recv_0_0_inst_recv is
begin
\inst_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(0),
      Q => inst_out(0),
      R => '0'
    );
\inst_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(10),
      Q => inst_out(10),
      R => '0'
    );
\inst_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(11),
      Q => inst_out(11),
      R => '0'
    );
\inst_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(12),
      Q => inst_out(12),
      R => '0'
    );
\inst_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(13),
      Q => inst_out(13),
      R => '0'
    );
\inst_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(14),
      Q => inst_out(14),
      R => '0'
    );
\inst_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(15),
      Q => inst_out(15),
      R => '0'
    );
\inst_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(16),
      Q => inst_out(16),
      R => '0'
    );
\inst_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(17),
      Q => inst_out(17),
      R => '0'
    );
\inst_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(18),
      Q => inst_out(18),
      R => '0'
    );
\inst_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(19),
      Q => inst_out(19),
      R => '0'
    );
\inst_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(1),
      Q => inst_out(1),
      R => '0'
    );
\inst_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(20),
      Q => inst_out(20),
      R => '0'
    );
\inst_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(21),
      Q => inst_out(21),
      R => '0'
    );
\inst_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(22),
      Q => inst_out(22),
      R => '0'
    );
\inst_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(23),
      Q => inst_out(23),
      R => '0'
    );
\inst_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(24),
      Q => inst_out(24),
      R => '0'
    );
\inst_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(25),
      Q => inst_out(25),
      R => '0'
    );
\inst_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(26),
      Q => inst_out(26),
      R => '0'
    );
\inst_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(27),
      Q => inst_out(27),
      R => '0'
    );
\inst_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(28),
      Q => inst_out(28),
      R => '0'
    );
\inst_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(29),
      Q => inst_out(29),
      R => '0'
    );
\inst_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(2),
      Q => inst_out(2),
      R => '0'
    );
\inst_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(30),
      Q => inst_out(30),
      R => '0'
    );
\inst_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(31),
      Q => inst_out(31),
      R => '0'
    );
\inst_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(3),
      Q => inst_out(3),
      R => '0'
    );
\inst_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(4),
      Q => inst_out(4),
      R => '0'
    );
\inst_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(5),
      Q => inst_out(5),
      R => '0'
    );
\inst_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(6),
      Q => inst_out(6),
      R => '0'
    );
\inst_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(7),
      Q => inst_out(7),
      R => '0'
    );
\inst_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(8),
      Q => inst_out(8),
      R => '0'
    );
\inst_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inst_in(9),
      Q => inst_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_inst_recv_0_0 is
  port (
    inst_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inst_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_inst_recv_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_inst_recv_0_0 : entity is "design_1_inst_recv_0_0,inst_recv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_inst_recv_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_inst_recv_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_inst_recv_0_0 : entity is "inst_recv,Vivado 2020.2";
end design_1_inst_recv_0_0;

architecture STRUCTURE of design_1_inst_recv_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
inst: entity work.design_1_inst_recv_0_0_inst_recv
     port map (
      clk => clk,
      inst_in(31 downto 0) => inst_in(31 downto 0),
      inst_out(31 downto 0) => inst_out(31 downto 0)
    );
end STRUCTURE;
