Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,28822
design__instance__area,392988
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.01922461949288845
power__switching__total,0.003400430316105485
power__leakage__total,0.000007147727956180461
power__total,0.02263219654560089
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2937702109168455
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.311230661163365
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11740464488460842
timing__setup__ws__corner:nom_fast_1p32V_m40C,4.795763921725277
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117405
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,4.950879
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3136095638610849
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.32964062967854935
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6066308738154892
timing__setup__ws__corner:nom_slow_1p08V_125C,0.023090863208418067
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632648
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.023091
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.29736761117412863
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.31394451815708746
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3064850682215415
timing__setup__ws__corner:nom_typ_1p20V_25C,3.1920103019817816
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306485
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.192010
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2937702109168455
clock__skew__worst_setup,0.311230661163365
timing__hold__ws,0.11740464488460842
timing__setup__ws,0.023090863208418067
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117405
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.023091
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1289.28 313.74
design__core__bbox,2.88 3.78 1286.4 309.96
design__io,45
design__die__area,404499
design__core__area,392988
design__instance__count__stdcell,20345
design__instance__area__stdcell,353817
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.900325
design__instance__utilization__stdcell,0.900325
design__rows,81
design__rows:CoreSite,81
design__sites,216594
design__sites:CoreSite,216594
design__instance__count__class:buffer,10
design__instance__area__class:buffer,139.709
design__instance__count__class:inverter,653
design__instance__area__class:inverter,4178.56
design__instance__count__class:sequential_cell,2538
design__instance__area__class:sequential_cell,126475
design__instance__count__class:multi_input_combinational_cell,11101
design__instance__area__class:multi_input_combinational_cell,109653
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,5643
design__instance__area__class:timing_repair_buffer,104056
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,922914
design__violations,0
design__instance__count__class:clock_buffer,393
design__instance__area__class:clock_buffer,9269.77
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,18.144
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3331
global_route__vias,175422
global_route__wirelength,1432317
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
design__instance__area__class:antenna_cell,27.216
route__net,20355
route__net__special,2
route__drc_errors__iter:0,11687
route__wirelength__iter:0,1063455
route__drc_errors__iter:1,6110
route__wirelength__iter:1,1057436
route__drc_errors__iter:2,5771
route__wirelength__iter:2,1056220
route__drc_errors__iter:3,573
route__wirelength__iter:3,1055194
route__drc_errors__iter:4,85
route__wirelength__iter:4,1055117
route__drc_errors__iter:5,57
route__wirelength__iter:5,1055128
route__drc_errors__iter:6,10
route__wirelength__iter:6,1055165
route__drc_errors__iter:7,0
route__wirelength__iter:7,1055160
route__drc_errors,0
route__wirelength,1055160
route__vias,161529
route__vias__singlecut,161529
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1095.57
design__instance__count__class:fill_cell,8477
design__instance__area__class:fill_cell,39171.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,8
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,8
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,8
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,8
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19944
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19976
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000556837
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000510809
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000241831
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000510809
design_powergrid__voltage__worst,0.000510809
design_powergrid__voltage__worst__net:VPWR,1.19944
design_powergrid__drop__worst,0.000556837
design_powergrid__drop__worst__net:VPWR,0.000556837
design_powergrid__voltage__worst__net:VGND,0.000510809
design_powergrid__drop__worst__net:VGND,0.000510809
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00024200000000000000048398784979752917934092693030834197998046875
ir__drop__worst,0.00055699999999999998644140131176527575007639825344085693359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
