# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../_Cnt.srcs/sources_1/new/_Cnt.v" \
"../../../../_Cnt.srcs/sim_1/new/_Cnt_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
