Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 22:59:08 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.191        0.000                      0                 1541        0.067        0.000                      0                 1541       54.305        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.191        0.000                      0                 1537        0.067        0.000                      0                 1537       54.305        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.935        0.000                      0                    4        0.960        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.047ns  (logic 60.229ns (59.021%)  route 41.818ns (40.979%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.220   105.368    sm/M_alum_out[0]
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.150   105.518 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.733   106.251    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.361   106.612 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.589   107.201    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -107.201    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.005ns  (logic 60.200ns (59.017%)  route 41.805ns (40.983%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.220   105.368    sm/M_alum_out[0]
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.150   105.518 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.733   106.251    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.332   106.583 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   107.159    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.159    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.299ns  (logic 60.090ns (58.740%)  route 42.209ns (41.260%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.949   105.097    sm/M_alum_out[0]
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124   105.221 r  sm/D_states_q[2]_i_7/O
                         net (fo=2, routed)           0.820   106.042    sm/D_states_q[2]_i_7_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I3_O)        0.124   106.166 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.785   106.950    sm/D_states_q[2]_i_2_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   107.074 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   107.453    sm/D_states_d__0[2]
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.067   116.119    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -107.453    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.121ns  (logic 60.090ns (58.842%)  route 42.031ns (41.158%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.885   105.034    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124   105.158 r  sm/D_states_q[2]_i_18/O
                         net (fo=3, routed)           0.469   105.627    sm/D_states_q[2]_i_18_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   105.751 f  sm/D_states_q[0]_i_2/O
                         net (fo=3, routed)           0.881   106.632    sm/D_states_q[0]_i_2_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.756 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.519   107.275    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X15Y3          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X15Y3          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X15Y3          FDSE (Setup_fdse_C_D)       -0.067   116.137    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -107.275    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.090ns  (logic 60.090ns (58.860%)  route 42.000ns (41.140%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.885   105.034    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124   105.158 r  sm/D_states_q[2]_i_18/O
                         net (fo=3, routed)           0.469   105.627    sm/D_states_q[2]_i_18_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   105.751 f  sm/D_states_q[0]_i_2/O
                         net (fo=3, routed)           0.898   106.649    sm/D_states_q[0]_i_2_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.124   106.773 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.244    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.298   116.265    
                         clock uncertainty           -0.035   116.230    
    SLICE_X15Y2          FDSE (Setup_fdse_C_D)       -0.067   116.163    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.163    
                         arrival time                        -107.244    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.927ns  (logic 60.289ns (59.149%)  route 41.638ns (40.851%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.885   105.034    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I1_O)        0.120   105.154 f  sm/D_states_q[2]_i_21/O
                         net (fo=2, routed)           0.433   105.587    sm/D_states_q[2]_i_21_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.327   105.914 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.702   106.617    sm/D_states_q[1]_i_2_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.741 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340   107.081    sm/D_states_d__0[1]
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.047   116.138    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -107.081    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.157ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.830ns  (logic 60.090ns (59.010%)  route 41.740ns (40.990%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.538   103.944    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124   104.068 f  sm/D_states_q[4]_i_13/O
                         net (fo=1, routed)           0.606   104.674    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I3_O)        0.124   104.798 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.471   105.269    sm/D_states_q[4]_i_5_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124   105.393 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.946   106.340    sm/D_states_q[4]_i_3_n_0
    SLICE_X30Y1          LUT4 (Prop_lut4_I3_O)        0.124   106.464 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.521   106.984    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X30Y1          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X30Y1          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X30Y1          FDSE (Setup_fdse_C_D)       -0.045   116.141    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -106.984    
  -------------------------------------------------------------------
                         slack                                  9.157    

Slack (MET) :             9.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.926ns  (logic 60.090ns (58.954%)  route 41.836ns (41.046%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.885   105.034    sm/M_alum_out[0]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124   105.158 r  sm/D_states_q[2]_i_18/O
                         net (fo=3, routed)           0.837   105.994    sm/D_states_q[2]_i_18_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I4_O)        0.124   106.118 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.838   106.956    sm/D_states_q[0]_i_3_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124   107.080 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   107.080    sm/D_states_d__0[0]
    SLICE_X14Y2          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X14Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.276   116.243    
                         clock uncertainty           -0.035   116.208    
    SLICE_X14Y2          FDSE (Setup_fdse_C_D)        0.077   116.285    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.285    
                         arrival time                        -107.081    
  -------------------------------------------------------------------
                         slack                                  9.204    

Slack (MET) :             9.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.690ns  (logic 60.090ns (59.091%)  route 41.600ns (40.909%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.538   103.944    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124   104.068 f  sm/D_states_q[4]_i_13/O
                         net (fo=1, routed)           0.606   104.674    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I3_O)        0.124   104.798 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.471   105.269    sm/D_states_q[4]_i_5_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.124   105.393 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.767   106.160    sm/D_states_q[4]_i_3_n_0
    SLICE_X33Y2          LUT4 (Prop_lut4_I3_O)        0.124   106.284 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.561   106.845    sm/D_states_d__0[4]
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDSE (Setup_fdse_C_D)       -0.081   116.105    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.105    
                         arrival time                        -106.845    
  -------------------------------------------------------------------
                         slack                                  9.260    

Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.730ns  (logic 60.324ns (59.298%)  route 41.406ns (40.702%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.570     5.154    sm/clk_IBUF_BUFG
    SLICE_X15Y2          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDSE (Prop_fdse_C_Q)         0.456     5.610 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         2.200     7.810    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.960 f  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.433     8.394    sm/ram_reg_i_165_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.326     8.720 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.771     9.490    sm/ram_reg_i_143_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.614 f  sm/ram_reg_i_114/O
                         net (fo=1, routed)           0.582    10.197    sm/ram_reg_i_114_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/ram_reg_i_58/O
                         net (fo=35, routed)          1.418    11.739    L_reg/M_sm_ra1[2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.148    11.887 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=42, routed)          0.827    12.715    sm/M_alum_a[31]
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.328    13.043 r  sm/D_registers_q[7][31]_i_166/O
                         net (fo=1, routed)           0.000    13.043    alum/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.575 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.575    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.689 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.689    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.803 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.803    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.917    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.031    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.145 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.259 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.373 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.373    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.644 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          0.978    15.621    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.465 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.465    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.582 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.582    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.699 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.699    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.816 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.816    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.933    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.050 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.167 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.167    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.284    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.441 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.141    18.582    alum/temp_out0[30]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.370 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.370    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.484    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.598 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.598    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.712 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.712    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.826 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.826    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.940 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.940    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.054 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.054    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.168 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.168    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.325 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          0.938    21.263    alum/temp_out0[29]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.592 r  alum/D_registers_q[7][28]_i_70/O
                         net (fo=1, routed)           0.000    21.592    alum/D_registers_q[7][28]_i_70_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.142 r  alum/D_registers_q_reg[7][28]_i_63/CO[3]
                         net (fo=1, routed)           0.000    22.142    alum/D_registers_q_reg[7][28]_i_63_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.256 r  alum/D_registers_q_reg[7][28]_i_58/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.370 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.370    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.484 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.484    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.598 r  alum/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.712 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.712    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.826 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.826    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.940    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.097 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=38, routed)          1.101    24.198    alum/temp_out0[28]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    24.527 r  alum/D_registers_q[7][27]_i_87/O
                         net (fo=1, routed)           0.000    24.527    alum/D_registers_q[7][27]_i_87_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.060 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.060    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.177 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.177    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.294 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.294    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.411 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.411    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.528    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.645    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  alum/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.879 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.879    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.036 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=37, routed)          0.889    26.925    alum/temp_out0[27]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.257 r  alum/D_registers_q[7][26]_i_78/O
                         net (fo=1, routed)           0.000    27.257    alum/D_registers_q[7][26]_i_78_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.807 r  alum/D_registers_q_reg[7][26]_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.807    alum/D_registers_q_reg[7][26]_i_71_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.921 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    27.921    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.035 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.035    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.149 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.149    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.263 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.263    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.377 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    28.377    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.491 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.491    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.605 r  alum/D_registers_q_reg[7][26]_i_22/CO[3]
                         net (fo=1, routed)           0.009    28.614    alum/D_registers_q_reg[7][26]_i_22_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.030    29.801    alum/temp_out0[26]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.586 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.586    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.700 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.700    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.814 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.814    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.928 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.928    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.042 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.042    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.156 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.270 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.270    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.384 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.009    31.393    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.550 r  alum/D_registers_q_reg[7][25]_i_9/CO[1]
                         net (fo=36, routed)          1.079    32.629    alum/temp_out0[25]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.414 r  alum/D_registers_q_reg[7][24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.414    alum/D_registers_q_reg[7][24]_i_53_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.528    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.642 r  alum/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.642    alum/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.756 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    33.756    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.870 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.870    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.984 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.984    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.098 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.098    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.212 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.009    34.221    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.378 r  alum/D_registers_q_reg[7][24]_i_15/CO[1]
                         net (fo=36, routed)          1.043    35.420    alum/temp_out0[24]
    SLICE_X41Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.205 r  alum/D_registers_q_reg[7][23]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.205    alum/D_registers_q_reg[7][23]_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  alum/D_registers_q_reg[7][23]_i_59/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          1.165    38.334    alum/temp_out0[23]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.663 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.663    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.196 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.196    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.313 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.313    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.430 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.547 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.547    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.664 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.664    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.781 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.898 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.898    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.015 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.015    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.172 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.918    41.090    alum/temp_out0[22]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.878 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.878    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.992 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.992    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.106 r  alum/D_registers_q_reg[7][21]_i_41/CO[3]
                         net (fo=1, routed)           0.000    42.106    alum/D_registers_q_reg[7][21]_i_41_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.220 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    42.220    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.334 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.334    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.448 r  alum/D_registers_q_reg[7][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_26_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.562 r  alum/D_registers_q_reg[7][21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.562    alum/D_registers_q_reg[7][21]_i_20_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.676 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.833 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          0.905    43.739    alum/temp_out0[21]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    44.068 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.068    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.601 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.601    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.718 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.718    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.835 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.835    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.952 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.952    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.069 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.186 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.186    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.303 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.420 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.577 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.096    46.673    alum/temp_out0[20]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.332    47.005 r  alum/D_registers_q[7][19]_i_51/O
                         net (fo=1, routed)           0.000    47.005    alum/D_registers_q[7][19]_i_51_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.555 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.555    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.669 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.669    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.783 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.783    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.897 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.897    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.011 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.011    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.125 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.125    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.239 r  alum/D_registers_q_reg[7][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.239    alum/D_registers_q_reg[7][19]_i_14_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.396 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.043    49.439    alum/temp_out0[19]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    49.768 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.768    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.301 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.301    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.418 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.418    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.535 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.652 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.652    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.769 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.769    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.886 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.886    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.003 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.120 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.120    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.277 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.969    52.246    alum/temp_out0[18]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.332    52.578 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.578    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.128 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.128    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.242 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    53.242    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.356 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.356    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.470 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.470    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.584 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.584    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.698 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.698    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.812 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.812    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.926 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.926    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.083 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.075    55.158    alum/temp_out0[17]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.487 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.487    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.037 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.037    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.151 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.151    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.265 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.265    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.379 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.379    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.493 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.493    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.607 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.607    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.721 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.721    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.835 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.835    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.992 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.917    57.909    alum/temp_out0[16]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    58.238 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.238    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.788 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.788    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.902 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.902    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.016 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.016    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.130 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.130    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.244    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.472 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.472    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.586 r  alum/D_registers_q_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.586    alum/D_registers_q_reg[7][15]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.743 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.010    60.753    alum/temp_out0[15]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    61.082 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    61.082    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.615 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.732 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.732    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.849 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.849    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.966 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    61.966    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.083 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.083    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.200 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.200    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.317 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.434 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.434    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.591 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.822    63.412    alum/temp_out0[14]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    63.744 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.744    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.294 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.294    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.408 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.408    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.522 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.522    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.636 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.636    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.750 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.750    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.864 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.864    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.978 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.978    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.092 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.092    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.249 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.912    66.161    alum/temp_out0[13]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    66.490 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.490    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.040 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.040    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.154 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.154    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.268 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.268    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.382 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.382    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.496 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.995 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.929    68.924    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.253 r  alum/D_registers_q[7][11]_i_66/O
                         net (fo=1, routed)           0.000    69.253    alum/D_registers_q[7][11]_i_66_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.786 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    69.786    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.903 r  alum/D_registers_q_reg[7][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.903    alum/D_registers_q_reg[7][11]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.020 r  alum/D_registers_q_reg[7][11]_i_49/CO[3]
                         net (fo=1, routed)           0.000    70.020    alum/D_registers_q_reg[7][11]_i_49_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.137 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.137    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.254 r  alum/D_registers_q_reg[7][11]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.254    alum/D_registers_q_reg[7][11]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.371 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.371    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.488 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.488    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.605 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.605    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.762 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.047    71.809    alum/temp_out0[11]
    SLICE_X47Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.597 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.597    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.711 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    72.711    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.825 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    72.825    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.939 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    72.939    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.053 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.053    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.167 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.167    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.281 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.281    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.395 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.395    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.552 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.131    74.683    alum/temp_out0[10]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    75.012 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.562 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    75.562    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.676 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.676    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.790 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.904 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.904    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.018 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.018    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.132 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.132    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.246    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.360    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.517 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          0.977    77.494    alum/temp_out0[9]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    77.823 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    77.823    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.373 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.601 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.601    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.715 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.715    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.829 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.829    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.943 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.943    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.057 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.057    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.171 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.171    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.328 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.905    80.233    alum/temp_out0[8]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    80.562 r  alum/D_registers_q[7][3]_i_182/O
                         net (fo=1, routed)           0.000    80.562    alum/D_registers_q[7][3]_i_182_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.095 r  alum/D_registers_q_reg[7][3]_i_159/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][3]_i_159_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][3]_i_134_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][3]_i_109_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][3]_i_84/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][3]_i_84_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.563 r  alum/D_registers_q_reg[7][3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][3]_i_63_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.680 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.680    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.797 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.914 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.914    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.071 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.881    82.952    alum/temp_out0[7]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.332    83.284 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    83.284    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.834 r  alum/D_registers_q_reg[7][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    83.834    alum/D_registers_q_reg[7][3]_i_154_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.948 r  alum/D_registers_q_reg[7][3]_i_129/CO[3]
                         net (fo=1, routed)           0.000    83.948    alum/D_registers_q_reg[7][3]_i_129_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.062 r  alum/D_registers_q_reg[7][3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    84.062    alum/D_registers_q_reg[7][3]_i_104_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.176 r  alum/D_registers_q_reg[7][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    84.176    alum/D_registers_q_reg[7][3]_i_79_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.290 r  alum/D_registers_q_reg[7][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.290    alum/D_registers_q_reg[7][3]_i_58_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  alum/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.404    alum/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.518    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.632    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.789 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.326    86.115    alum/temp_out0[6]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.444 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.444    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.977 r  alum/D_registers_q_reg[7][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    86.977    alum/D_registers_q_reg[7][3]_i_149_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.094 r  alum/D_registers_q_reg[7][3]_i_124/CO[3]
                         net (fo=1, routed)           0.000    87.094    alum/D_registers_q_reg[7][3]_i_124_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.211 r  alum/D_registers_q_reg[7][3]_i_99/CO[3]
                         net (fo=1, routed)           0.000    87.211    alum/D_registers_q_reg[7][3]_i_99_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.328 r  alum/D_registers_q_reg[7][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][3]_i_74_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.445 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    87.445    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.562 r  alum/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.562    alum/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.679 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.679    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.796 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.796    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.953 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.306    89.260    alum/temp_out0[5]
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.048 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    90.048    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.162 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    90.162    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.276 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    90.276    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.390 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.390    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.504 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    90.504    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.618 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    90.618    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.732 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.732    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.846 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.846    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.003 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.949    91.951    alum/temp_out0[4]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.280 r  alum/D_registers_q[7][3]_i_168/O
                         net (fo=1, routed)           0.000    92.280    alum/D_registers_q[7][3]_i_168_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    92.681 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.681    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.795 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.795    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.909 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.023 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.023    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.137 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.137    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.251 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.251    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.365 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.365    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.479 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.479    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.636 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.731    94.367    alum/temp_out0[3]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.696 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.696    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.246 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.474 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.474    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.588 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.588    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.702 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.702    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.816 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.816    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.930 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.930    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.044 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.044    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.201 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.152    97.354    alum/temp_out0[2]
    SLICE_X37Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.139 r  alum/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.139    alum/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.253 r  alum/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    98.253    alum/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.367 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.367    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.481 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.481    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.595 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.595    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.709 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.709    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.823 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.823    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.937 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    98.937    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.094 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.935   100.029    alum/temp_out0[1]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.329   100.358 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.358    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.908 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.908    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.022 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.022    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.136 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.136    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.250 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.250    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.364 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.364    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.478 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.478    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.592 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.592    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.706 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.706    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.863 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.647   102.509    sm/temp_out0[0]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.329   102.838 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.444   103.282    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y14         LUT4 (Prop_lut4_I0_O)        0.124   103.406 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.618   104.025    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.149 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.054   105.203    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.150   105.353 f  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.434   105.787    sm/D_states_q[1]_i_19_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.332   106.119 f  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.642   106.760    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.124   106.884 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.884    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)        0.029   116.214    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -106.885    
  -------------------------------------------------------------------
                         slack                                  9.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.918    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.918    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.918    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.193%)  route 0.271ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.918    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.690%)  route 0.271ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    gamecounter/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=6, routed)           0.271     1.941    timerclk/M_gamecounter_value[0]
    SLICE_X39Y1          FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.833     2.023    timerclk/clk_IBUF_BUFG
    SLICE_X39Y1          FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.772    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.070     1.842    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.551     1.495    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.818     2.008    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.714    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X28Y1          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.129%)  route 0.327ns (69.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.327     1.974    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.129%)  route 0.327ns (69.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.327     1.974    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.129%)  route 0.327ns (69.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.327     1.974    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y11   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.038ns (21.875%)  route 3.707ns (78.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=115, routed)         1.978     7.545    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.293     7.838 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.005     8.843    sm/D_stage_q[3]_i_3_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.326     9.169 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.725     9.894    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                105.935    

Slack (MET) :             105.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.038ns (21.875%)  route 3.707ns (78.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=115, routed)         1.978     7.545    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.293     7.838 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.005     8.843    sm/D_stage_q[3]_i_3_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.326     9.169 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.725     9.894    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                105.935    

Slack (MET) :             105.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.038ns (21.875%)  route 3.707ns (78.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=115, routed)         1.978     7.545    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.293     7.838 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.005     8.843    sm/D_stage_q[3]_i_3_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.326     9.169 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.725     9.894    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                105.935    

Slack (MET) :             105.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.038ns (21.875%)  route 3.707ns (78.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[5]_rep/Q
                         net (fo=115, routed)         1.978     7.545    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.293     7.838 r  sm/D_stage_q[3]_i_3/O
                         net (fo=4, routed)           1.005     8.843    sm/D_stage_q[3]_i_3_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.326     9.169 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.725     9.894    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X28Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                105.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.227ns (25.156%)  route 0.675ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[1]/Q
                         net (fo=100, routed)         0.417     2.051    sm/D_states_q[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.099     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.409    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X28Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.227ns (25.156%)  route 0.675ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[1]/Q
                         net (fo=100, routed)         0.417     2.051    sm/D_states_q[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.099     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.409    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X28Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.227ns (25.156%)  route 0.675ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[1]/Q
                         net (fo=100, routed)         0.417     2.051    sm/D_states_q[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.099     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.409    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X28Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.227ns (25.156%)  route 0.675ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[1]/Q
                         net (fo=100, routed)         0.417     2.051    sm/D_states_q[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.099     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.409    fifo_reset_cond/AS[0]
    SLICE_X28Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X28Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.960    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.154ns  (logic 11.547ns (31.078%)  route 25.607ns (68.922%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.162     7.802    L_reg/M_sm_timer[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.299     8.101 f  L_reg/L_26efdd5c_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.835     8.935    L_reg/L_26efdd5c_remainder0_carry_i_24__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.059 f  L_reg/L_26efdd5c_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.798     9.857    L_reg/L_26efdd5c_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.009 f  L_reg/L_26efdd5c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.692    L_reg/L_26efdd5c_remainder0_carry_i_20__1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.360    11.052 r  L_reg/L_26efdd5c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.002    12.053    L_reg/L_26efdd5c_remainder0_carry_i_10__1_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.379 r  L_reg/L_26efdd5c_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.379    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.926 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.590    13.516    L_reg/L_26efdd5c_remainder0_3[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.844 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.403    15.247    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.328    15.575 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.840    16.415    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.539 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.974    17.513    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.152    17.665 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.516    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.354    18.870 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.102    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.332    20.304 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.967    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.474 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.588    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.810 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.833    22.643    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.299    22.942 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.375    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.499 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.988    24.487    L_reg/i__carry_i_14__1_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.312    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    25.436 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.807    26.242    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.366 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.304    27.670    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.822 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.661    28.483    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.809 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.359 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.473 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.473    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.807 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.768    30.575    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.303    30.878 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.322    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.446 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.799    32.244    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.368 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.165    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.289 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.237    34.527    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.150    34.677 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.935    38.612    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.374 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.374    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.096ns  (logic 11.559ns (31.160%)  route 25.537ns (68.840%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.162     7.802    L_reg/M_sm_timer[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.299     8.101 f  L_reg/L_26efdd5c_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.835     8.935    L_reg/L_26efdd5c_remainder0_carry_i_24__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.059 f  L_reg/L_26efdd5c_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.798     9.857    L_reg/L_26efdd5c_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.009 f  L_reg/L_26efdd5c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.692    L_reg/L_26efdd5c_remainder0_carry_i_20__1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.360    11.052 r  L_reg/L_26efdd5c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.002    12.053    L_reg/L_26efdd5c_remainder0_carry_i_10__1_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.379 r  L_reg/L_26efdd5c_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.379    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.926 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.590    13.516    L_reg/L_26efdd5c_remainder0_3[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.844 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.403    15.247    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.328    15.575 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.840    16.415    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.539 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.974    17.513    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.152    17.665 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.516    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.354    18.870 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.102    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.332    20.304 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.967    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.474 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.588    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.810 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.833    22.643    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.299    22.942 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.375    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.499 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.988    24.487    L_reg/i__carry_i_14__1_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.312    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    25.436 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.807    26.242    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.366 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.304    27.670    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.822 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.661    28.483    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.809 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.359 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.473 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.473    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.807 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.768    30.575    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.303    30.878 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.322    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.446 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.799    32.244    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.368 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.165    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.289 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.227    34.517    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.152    34.669 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.875    38.543    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.316 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.316    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.043ns  (logic 12.098ns (32.659%)  route 24.945ns (67.341%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.018     7.691    L_reg/M_sm_pac[12]
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.152     7.843 f  L_reg/L_26efdd5c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.741     8.584    L_reg/L_26efdd5c_remainder0_carry_i_23_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.910 f  L_reg/L_26efdd5c_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.767    L_reg/L_26efdd5c_remainder0_carry_i_12_n_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.919 f  L_reg/L_26efdd5c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.588    L_reg/L_26efdd5c_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.360    10.948 r  L_reg/L_26efdd5c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_26efdd5c_remainder0_carry_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_26efdd5c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.145    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.809    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.138    14.186    L_reg/L_26efdd5c_remainder0[10]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.488 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    15.325    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.449 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.423    15.872    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.996 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.744    16.739    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.889 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.006    17.895    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.249 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    19.077    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.403 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.685    20.088    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.595 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.595    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.709 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.709    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.022 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.950    21.972    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.278 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.543    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.436    24.102    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.226 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.984    25.210    L_reg/i__carry_i_13_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.152    25.362 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.652    26.014    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.340 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.820    27.160    L_reg/i__carry_i_13_n_0
    SLICE_X61Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    28.130    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.456 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.006 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.234 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.234    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.456 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.254    30.710    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.009 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.160    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.284 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.631    31.915    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.039 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.009    33.049    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.173 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.047    34.219    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.150    34.369 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.112    38.482    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.259 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.259    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.508ns  (logic 11.302ns (30.958%)  route 25.206ns (69.042%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.162     7.802    L_reg/M_sm_timer[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.299     8.101 f  L_reg/L_26efdd5c_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.835     8.935    L_reg/L_26efdd5c_remainder0_carry_i_24__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.059 f  L_reg/L_26efdd5c_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.798     9.857    L_reg/L_26efdd5c_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.009 f  L_reg/L_26efdd5c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.692    L_reg/L_26efdd5c_remainder0_carry_i_20__1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.360    11.052 r  L_reg/L_26efdd5c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.002    12.053    L_reg/L_26efdd5c_remainder0_carry_i_10__1_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.379 r  L_reg/L_26efdd5c_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.379    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.926 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.590    13.516    L_reg/L_26efdd5c_remainder0_3[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.844 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.403    15.247    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.328    15.575 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.840    16.415    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.539 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.974    17.513    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.152    17.665 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.516    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.354    18.870 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.102    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.332    20.304 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.967    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.474 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.588    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.810 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.833    22.643    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.299    22.942 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.375    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.499 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.988    24.487    L_reg/i__carry_i_14__1_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.312    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    25.436 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.807    26.242    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.366 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.304    27.670    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.822 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.661    28.483    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.809 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.359 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.473 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.473    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.807 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.768    30.575    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.303    30.878 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.322    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.446 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.799    32.244    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.368 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.165    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.289 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.227    34.517    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    34.641 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.544    38.184    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.728 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.728    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.403ns  (logic 11.313ns (31.078%)  route 25.090ns (68.922%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.162     7.802    L_reg/M_sm_timer[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.299     8.101 f  L_reg/L_26efdd5c_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.835     8.935    L_reg/L_26efdd5c_remainder0_carry_i_24__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.059 f  L_reg/L_26efdd5c_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.798     9.857    L_reg/L_26efdd5c_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.009 f  L_reg/L_26efdd5c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.692    L_reg/L_26efdd5c_remainder0_carry_i_20__1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.360    11.052 r  L_reg/L_26efdd5c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.002    12.053    L_reg/L_26efdd5c_remainder0_carry_i_10__1_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.379 r  L_reg/L_26efdd5c_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.379    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.926 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.590    13.516    L_reg/L_26efdd5c_remainder0_3[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.844 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.403    15.247    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.328    15.575 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.840    16.415    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.539 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.974    17.513    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.152    17.665 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.516    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.354    18.870 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.102    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.332    20.304 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.967    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.474 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.588    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.810 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.833    22.643    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.299    22.942 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.375    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.499 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.988    24.487    L_reg/i__carry_i_14__1_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.312    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    25.436 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.807    26.242    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.366 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.304    27.670    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.822 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.661    28.483    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.809 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.359 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.473 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.473    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.807 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.768    30.575    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.303    30.878 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.322    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.446 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.799    32.244    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.368 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.165    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.289 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.873    34.163    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    34.287 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.782    38.068    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.624 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.624    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.375ns  (logic 11.867ns (32.625%)  route 24.508ns (67.375%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.018     7.691    L_reg/M_sm_pac[12]
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.152     7.843 f  L_reg/L_26efdd5c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.741     8.584    L_reg/L_26efdd5c_remainder0_carry_i_23_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.910 f  L_reg/L_26efdd5c_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.767    L_reg/L_26efdd5c_remainder0_carry_i_12_n_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.919 f  L_reg/L_26efdd5c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.588    L_reg/L_26efdd5c_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.360    10.948 r  L_reg/L_26efdd5c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_26efdd5c_remainder0_carry_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_26efdd5c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.145    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.809    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.138    14.186    L_reg/L_26efdd5c_remainder0[10]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.488 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    15.325    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.449 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.423    15.872    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.996 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.744    16.739    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.889 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.006    17.895    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.249 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    19.077    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.403 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.685    20.088    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.595 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.595    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.709 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.709    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.022 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.950    21.972    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.278 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.543    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.436    24.102    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.226 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.984    25.210    L_reg/i__carry_i_13_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.152    25.362 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.652    26.014    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.340 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.820    27.160    L_reg/i__carry_i_13_n_0
    SLICE_X61Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    28.130    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.456 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.006 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.234 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.234    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.456 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.254    30.710    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.009 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.160    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.284 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.765    32.049    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.173 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.661    32.835    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.959 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.236    34.195    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I2_O)        0.124    34.319 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.700    38.018    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.592 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.592    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.350ns  (logic 11.311ns (31.118%)  route 25.038ns (68.882%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.162     7.802    L_reg/M_sm_timer[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.299     8.101 f  L_reg/L_26efdd5c_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.835     8.935    L_reg/L_26efdd5c_remainder0_carry_i_24__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.059 f  L_reg/L_26efdd5c_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.798     9.857    L_reg/L_26efdd5c_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.009 f  L_reg/L_26efdd5c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.692    L_reg/L_26efdd5c_remainder0_carry_i_20__1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.360    11.052 r  L_reg/L_26efdd5c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.002    12.053    L_reg/L_26efdd5c_remainder0_carry_i_10__1_n_0
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.326    12.379 r  L_reg/L_26efdd5c_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.379    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.926 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/O[2]
                         net (fo=1, routed)           0.590    13.516    L_reg/L_26efdd5c_remainder0_3[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.844 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.403    15.247    L_reg/i__carry_i_13__4_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.328    15.575 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.840    16.415    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.539 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.974    17.513    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.152    17.665 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.516    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.354    18.870 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.102    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.332    20.304 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.663    20.967    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.474 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.588 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.588    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.810 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.833    22.643    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.299    22.942 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.375    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.124    23.499 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.988    24.487    L_reg/i__carry_i_14__1_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124    24.611 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    25.312    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    25.436 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.807    26.242    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.366 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.304    27.670    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.822 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.661    28.483    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.809 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.809    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.359 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.473 r  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.473    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.807 f  timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.768    30.575    timerseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.303    30.878 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.322    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.446 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.799    32.244    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.368 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.165    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124    33.289 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.882    34.172    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124    34.296 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.721    38.017    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.570 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.570    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.297ns  (logic 12.075ns (33.267%)  route 24.222ns (66.733%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.018     7.691    L_reg/M_sm_pac[12]
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.152     7.843 f  L_reg/L_26efdd5c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.741     8.584    L_reg/L_26efdd5c_remainder0_carry_i_23_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.910 f  L_reg/L_26efdd5c_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.767    L_reg/L_26efdd5c_remainder0_carry_i_12_n_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.919 f  L_reg/L_26efdd5c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.588    L_reg/L_26efdd5c_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.360    10.948 r  L_reg/L_26efdd5c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_26efdd5c_remainder0_carry_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_26efdd5c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.145    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.809    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.138    14.186    L_reg/L_26efdd5c_remainder0[10]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.488 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    15.325    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.449 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.423    15.872    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.996 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.744    16.739    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.889 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.006    17.895    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.249 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    19.077    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.403 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.685    20.088    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.595 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.595    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.709 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.709    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.022 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.950    21.972    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.278 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.543    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.436    24.102    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.226 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.984    25.210    L_reg/i__carry_i_13_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.152    25.362 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.652    26.014    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.340 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.820    27.160    L_reg/i__carry_i_13_n_0
    SLICE_X61Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    28.130    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.456 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.006 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.234 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.234    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.456 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.254    30.710    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.009 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.160    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.284 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.631    31.915    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.039 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.009    33.049    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.173 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.493    34.665    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I1_O)        0.152    34.817 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.943    37.760    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.513 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.513    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.260ns  (logic 12.047ns (33.224%)  route 24.213ns (66.776%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.018     7.691    L_reg/M_sm_pac[12]
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.152     7.843 f  L_reg/L_26efdd5c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.741     8.584    L_reg/L_26efdd5c_remainder0_carry_i_23_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.910 f  L_reg/L_26efdd5c_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.767    L_reg/L_26efdd5c_remainder0_carry_i_12_n_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.919 f  L_reg/L_26efdd5c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.588    L_reg/L_26efdd5c_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.360    10.948 r  L_reg/L_26efdd5c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_26efdd5c_remainder0_carry_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_26efdd5c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.145    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.809    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.138    14.186    L_reg/L_26efdd5c_remainder0[10]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.488 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    15.325    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.449 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.423    15.872    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.996 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.744    16.739    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.889 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.006    17.895    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.249 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    19.077    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.403 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.685    20.088    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.595 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.595    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.709 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.709    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.022 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.950    21.972    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.278 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.543    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.436    24.102    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.226 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.984    25.210    L_reg/i__carry_i_13_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.152    25.362 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.652    26.014    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.340 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.820    27.160    L_reg/i__carry_i_13_n_0
    SLICE_X61Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    28.130    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.456 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.006 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.234 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.234    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.456 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.254    30.710    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.009 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.160    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.284 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.631    31.915    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.039 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.009    33.049    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.173 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.503    34.675    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.150    34.825 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.924    37.749    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    41.476 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.476    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.245ns  (logic 11.862ns (32.728%)  route 24.383ns (67.272%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.018     7.691    L_reg/M_sm_pac[12]
    SLICE_X58Y1          LUT2 (Prop_lut2_I0_O)        0.152     7.843 f  L_reg/L_26efdd5c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.741     8.584    L_reg/L_26efdd5c_remainder0_carry_i_23_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.910 f  L_reg/L_26efdd5c_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.857     9.767    L_reg/L_26efdd5c_remainder0_carry_i_12_n_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.919 f  L_reg/L_26efdd5c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.588    L_reg/L_26efdd5c_remainder0_carry_i_20_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.360    10.948 r  L_reg/L_26efdd5c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.871    11.819    L_reg/L_26efdd5c_remainder0_carry_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.145 r  L_reg/L_26efdd5c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.145    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.695 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.695    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.809 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.809    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__0_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.048 f  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.138    14.186    L_reg/L_26efdd5c_remainder0[10]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.488 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.837    15.325    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.449 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.423    15.872    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.996 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.744    16.739    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.889 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.006    17.895    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.249 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    19.077    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.403 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.685    20.088    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.595 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.595    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.709 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.709    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.022 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.950    21.972    L_reg/L_26efdd5c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.278 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.264    22.543    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.436    24.102    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.226 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.984    25.210    L_reg/i__carry_i_13_0
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.152    25.362 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.652    26.014    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.340 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.820    27.160    L_reg/i__carry_i_13_n_0
    SLICE_X61Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.312 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    28.130    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.456 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.456    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.006 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.234 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.234    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.456 r  aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.254    30.710    aseg_driver/decimal_renderer/L_26efdd5c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.299    31.009 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.160    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.284 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.631    31.915    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.039 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.009    33.049    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.173 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.047    34.219    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y7          LUT4 (Prop_lut4_I2_O)        0.124    34.343 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.550    37.893    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.462 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.462    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.430ns (59.823%)  route 0.960ns (40.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.960     2.632    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.898 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.898    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.430ns (59.487%)  route 0.974ns (40.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.974     2.646    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.912 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.912    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.350ns (55.369%)  route 1.088ns (44.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.088     2.738    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.947 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.947    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.408ns (56.855%)  route 1.069ns (43.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.069     2.719    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.986 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.986    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.432ns (58.160%)  route 1.030ns (41.840%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.313     2.015    aseg_driver/ctr/S[0]
    SLICE_X64Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.060 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.778    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.001 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.001    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.420ns (56.203%)  route 1.107ns (43.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.107     2.757    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.036 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.036    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.357ns (53.392%)  route 1.185ns (46.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           1.185     2.833    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     4.049 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.049    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.426ns (55.745%)  route 1.132ns (44.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  sm/D_debug_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_debug_dff_q_reg[4]/Q
                         net (fo=1, routed)           1.132     2.802    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     4.064 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.064    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.367ns (53.265%)  route 1.200ns (46.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X28Y5          FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           1.200     2.847    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     4.073 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.073    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.355ns (52.724%)  route 1.215ns (47.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.215     2.862    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     4.076 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.076    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.643ns (29.560%)  route 3.915ns (70.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.268    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.166     5.558    reset_cond/M_reset_cond_in
    SLICE_X52Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.643ns (31.661%)  route 3.546ns (68.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.268    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.797     5.189    reset_cond/M_reset_cond_in
    SLICE_X46Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.179ns  (logic 1.643ns (31.725%)  route 3.536ns (68.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.268    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.787     5.179    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.179ns  (logic 1.643ns (31.725%)  route 3.536ns (68.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.749     4.268    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.392 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.787     5.179    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.630ns (38.805%)  route 2.571ns (61.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.571     4.077    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.201 r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.201    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.428     4.833    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.641ns (39.461%)  route 2.518ns (60.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.518     4.036    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.160    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.448     4.853    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.624ns (39.709%)  route 2.466ns (60.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.466     3.966    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.090    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.431     4.836    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.640ns (41.057%)  route 2.355ns (58.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.355     3.871    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.995 r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.995    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.431     4.836    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.658ns (41.646%)  route 2.324ns (58.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.324     3.858    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.982 r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.982    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.432     4.837    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 1.653ns (46.192%)  route 1.926ns (53.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.926     3.455    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.579 r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.579    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.431     4.836    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.327ns (31.683%)  route 0.705ns (68.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.987    forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.032    forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y21         FDRE                                         r  forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.824     2.014    forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  forLoop_idx_0_15254023[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.341ns (28.957%)  route 0.838ns (71.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.838     1.134    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.179    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1184582514[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.329ns (24.247%)  route 1.027ns (75.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.310    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.355 r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.355    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_15254023[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.347ns (24.917%)  route 1.045ns (75.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.045     1.346    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.391 r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.391    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.818     2.008    forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_1184582514[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.313ns (22.142%)  route 1.100ns (77.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.100     1.368    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.413    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.819     2.009    forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  forLoop_idx_0_1184582514[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.330ns (22.767%)  route 1.119ns (77.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.404    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.449 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.449    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.319ns (21.490%)  route 1.165ns (78.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.165     1.439    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.484 r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.484    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.816     2.006    forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1184582514[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.331ns (17.765%)  route 1.534ns (82.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.522    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.567 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.298     1.865    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.331ns (17.765%)  route 1.534ns (82.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.522    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.567 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.298     1.865    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.331ns (17.190%)  route 1.596ns (82.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.522    reset_cond/butt_reset_IBUF
    SLICE_X50Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.567 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.360     1.927    reset_cond/M_reset_cond_in
    SLICE_X46Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





