#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x136e605c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x136e58eb0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x136e754e0_0 .net "active", 0 0, v0x136e73a40_0;  1 drivers
v0x136e75570_0 .var "clk", 0 0;
v0x136e75600_0 .var "clk_enable", 0 0;
v0x136e75690_0 .net "data_address", 31 0, L_0x136e78bc0;  1 drivers
v0x136e75720_0 .net "data_read", 0 0, v0x136e74500_0;  1 drivers
v0x136e757f0_0 .var "data_readdata", 31 0;
v0x136e75880_0 .net "data_write", 0 0, v0x136e74630_0;  1 drivers
v0x136e75930_0 .net "data_writedata", 31 0, v0x136e746d0_0;  1 drivers
v0x136e759e0_0 .net "instr_address", 31 0, L_0x136e79d90;  1 drivers
v0x136e75b10_0 .var "instr_readdata", 31 0;
v0x136e75ba0_0 .net "register_v0", 31 0, L_0x136e78630;  1 drivers
v0x136e75c70_0 .var "reset", 0 0;
S_0x136e46cf0 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x136e58eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x136e78020 .functor BUFZ 1, L_0x136e77420, C4<0>, C4<0>, C4<0>;
L_0x136e78780 .functor BUFZ 32, L_0x136e78290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136e78bc0 .functor BUFZ 32, v0x136e6f3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136e793c0 .functor OR 1, L_0x136e79060, L_0x136e792e0, C4<0>, C4<0>;
L_0x136e79bb0 .functor OR 1, L_0x136e79940, L_0x136e79760, C4<0>, C4<0>;
L_0x136e79ca0 .functor AND 1, L_0x136e79620, L_0x136e79bb0, C4<1>, C4<1>;
L_0x136e79d90 .functor BUFZ 32, v0x136e710e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e72820_0 .net/2u *"_ivl_20", 15 0, L_0x138078208;  1 drivers
v0x136e728b0_0 .net *"_ivl_23", 15 0, L_0x136e78830;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x136e72940_0 .net/2u *"_ivl_30", 31 0, L_0x138078298;  1 drivers
v0x136e729d0_0 .net *"_ivl_34", 31 0, L_0x136e78f10;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e72a60_0 .net *"_ivl_37", 25 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x136e72b10_0 .net/2u *"_ivl_38", 31 0, L_0x138078328;  1 drivers
v0x136e72bc0_0 .net *"_ivl_40", 0 0, L_0x136e79060;  1 drivers
v0x136e72c60_0 .net *"_ivl_42", 31 0, L_0x136e79140;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e72d10_0 .net *"_ivl_45", 25 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x136e72e20_0 .net/2u *"_ivl_46", 31 0, L_0x1380783b8;  1 drivers
v0x136e72ed0_0 .net *"_ivl_48", 0 0, L_0x136e792e0;  1 drivers
v0x136e72f70_0 .net *"_ivl_52", 31 0, L_0x136e794b0;  1 drivers
L_0x138078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e73020_0 .net *"_ivl_55", 25 0, L_0x138078400;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e730d0_0 .net/2u *"_ivl_56", 31 0, L_0x138078448;  1 drivers
v0x136e73180_0 .net *"_ivl_58", 0 0, L_0x136e79620;  1 drivers
v0x136e73220_0 .net *"_ivl_60", 31 0, L_0x136e796c0;  1 drivers
L_0x138078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e732d0_0 .net *"_ivl_63", 25 0, L_0x138078490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x136e73460_0 .net/2u *"_ivl_64", 31 0, L_0x1380784d8;  1 drivers
v0x136e734f0_0 .net *"_ivl_66", 0 0, L_0x136e79940;  1 drivers
v0x136e73590_0 .net *"_ivl_68", 31 0, L_0x136e799e0;  1 drivers
v0x136e73640_0 .net *"_ivl_7", 4 0, L_0x136e77c20;  1 drivers
L_0x138078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e736f0_0 .net *"_ivl_71", 25 0, L_0x138078520;  1 drivers
L_0x138078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x136e737a0_0 .net/2u *"_ivl_72", 31 0, L_0x138078568;  1 drivers
v0x136e73850_0 .net *"_ivl_74", 0 0, L_0x136e79760;  1 drivers
v0x136e738f0_0 .net *"_ivl_77", 0 0, L_0x136e79bb0;  1 drivers
v0x136e73990_0 .net *"_ivl_9", 4 0, L_0x136e77cc0;  1 drivers
v0x136e73a40_0 .var "active", 0 0;
v0x136e73ae0_0 .net "alu_control_out", 3 0, v0x136e6f840_0;  1 drivers
v0x136e73bc0_0 .net "alu_fcode", 5 0, L_0x136e786a0;  1 drivers
v0x136e73c50_0 .net "alu_op", 1 0, L_0x136e77840;  1 drivers
v0x136e73ce0_0 .net "alu_op1", 31 0, L_0x136e78780;  1 drivers
v0x136e73d70_0 .net "alu_op2", 31 0, L_0x136e78ac0;  1 drivers
v0x136e73e00_0 .net "alu_out", 31 0, v0x136e6f3f0_0;  1 drivers
v0x136e73380_0 .net "alu_src", 0 0, L_0x136e77240;  1 drivers
v0x136e74090_0 .net "alu_z_flag", 0 0, L_0x136e78cf0;  1 drivers
v0x136e74120_0 .net "branch", 0 0, L_0x136e776a0;  1 drivers
v0x136e741d0_0 .net "clk", 0 0, v0x136e75570_0;  1 drivers
v0x136e742a0_0 .net "clk_enable", 0 0, v0x136e75600_0;  1 drivers
v0x136e74330_0 .net "curr_addr", 31 0, v0x136e710e0_0;  1 drivers
v0x136e743e0_0 .net "curr_addr_p4", 31 0, L_0x136e78e10;  1 drivers
v0x136e74470_0 .net "data_address", 31 0, L_0x136e78bc0;  alias, 1 drivers
v0x136e74500_0 .var "data_read", 0 0;
v0x136e74590_0 .net "data_readdata", 31 0, v0x136e757f0_0;  1 drivers
v0x136e74630_0 .var "data_write", 0 0;
v0x136e746d0_0 .var "data_writedata", 31 0;
v0x136e74780_0 .net "instr_address", 31 0, L_0x136e79d90;  alias, 1 drivers
v0x136e74830_0 .net "instr_opcode", 5 0, L_0x136e76a30;  1 drivers
v0x136e748f0_0 .net "instr_readdata", 31 0, v0x136e75b10_0;  1 drivers
v0x136e74990_0 .net "j_type", 0 0, L_0x136e793c0;  1 drivers
v0x136e74a30_0 .net "jr_type", 0 0, L_0x136e79ca0;  1 drivers
v0x136e74ad0_0 .net "mem_read", 0 0, L_0x136e77550;  1 drivers
v0x136e74b80_0 .net "mem_to_reg", 0 0, L_0x136e77370;  1 drivers
v0x136e74c30_0 .net "mem_write", 0 0, L_0x136e775f0;  1 drivers
v0x136e74ce0_0 .var "next_instr_addr", 31 0;
v0x136e74d90_0 .net "offset", 31 0, L_0x136e78a20;  1 drivers
v0x136e74e20_0 .net "reg_a_read_data", 31 0, L_0x136e78290;  1 drivers
v0x136e74ed0_0 .net "reg_a_read_index", 4 0, L_0x136e77a20;  1 drivers
v0x136e74f80_0 .net "reg_b_read_data", 31 0, L_0x136e78540;  1 drivers
v0x136e75030_0 .net "reg_b_read_index", 4 0, L_0x136e77ac0;  1 drivers
v0x136e750e0_0 .net "reg_dst", 0 0, L_0x136e77150;  1 drivers
v0x136e75190_0 .net "reg_write", 0 0, L_0x136e77420;  1 drivers
v0x136e75240_0 .net "reg_write_data", 31 0, L_0x136e77e80;  1 drivers
v0x136e752f0_0 .net "reg_write_enable", 0 0, L_0x136e78020;  1 drivers
v0x136e753a0_0 .net "reg_write_index", 4 0, L_0x136e77d60;  1 drivers
v0x136e75450_0 .net "register_v0", 31 0, L_0x136e78630;  alias, 1 drivers
v0x136e73eb0_0 .net "reset", 0 0, v0x136e75c70_0;  1 drivers
E_0x136e51030/0 .event edge, v0x136e705d0_0, v0x136e6f4e0_0, v0x136e743e0_0, v0x136e74d90_0;
E_0x136e51030/1 .event edge, v0x136e74990_0, v0x136e748f0_0, v0x136e74a30_0, v0x136e71c20_0;
E_0x136e51030 .event/or E_0x136e51030/0, E_0x136e51030/1;
L_0x136e76a30 .part v0x136e75b10_0, 26, 6;
L_0x136e77a20 .part v0x136e75b10_0, 21, 5;
L_0x136e77ac0 .part v0x136e75b10_0, 16, 5;
L_0x136e77c20 .part v0x136e75b10_0, 11, 5;
L_0x136e77cc0 .part v0x136e75b10_0, 16, 5;
L_0x136e77d60 .functor MUXZ 5, L_0x136e77cc0, L_0x136e77c20, L_0x136e77150, C4<>;
L_0x136e77e80 .functor MUXZ 32, v0x136e6f3f0_0, v0x136e757f0_0, L_0x136e77370, C4<>;
L_0x136e786a0 .part v0x136e75b10_0, 0, 6;
L_0x136e78830 .part v0x136e75b10_0, 0, 16;
L_0x136e78a20 .concat [ 16 16 0 0], L_0x136e78830, L_0x138078208;
L_0x136e78ac0 .functor MUXZ 32, L_0x136e78540, L_0x136e78a20, L_0x136e77240, C4<>;
L_0x136e78e10 .arith/sum 32, v0x136e710e0_0, L_0x138078298;
L_0x136e78f10 .concat [ 6 26 0 0], L_0x136e76a30, L_0x1380782e0;
L_0x136e79060 .cmp/eq 32, L_0x136e78f10, L_0x138078328;
L_0x136e79140 .concat [ 6 26 0 0], L_0x136e76a30, L_0x138078370;
L_0x136e792e0 .cmp/eq 32, L_0x136e79140, L_0x1380783b8;
L_0x136e794b0 .concat [ 6 26 0 0], L_0x136e76a30, L_0x138078400;
L_0x136e79620 .cmp/eq 32, L_0x136e794b0, L_0x138078448;
L_0x136e796c0 .concat [ 6 26 0 0], L_0x136e786a0, L_0x138078490;
L_0x136e79940 .cmp/eq 32, L_0x136e796c0, L_0x1380784d8;
L_0x136e799e0 .concat [ 6 26 0 0], L_0x136e786a0, L_0x138078520;
L_0x136e79760 .cmp/eq 32, L_0x136e799e0, L_0x138078568;
S_0x136e46650 .scope module, "cpu_alu" "alu" 4 114, 5 1 0, S_0x136e46cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e142b0_0 .net/2u *"_ivl_0", 31 0, L_0x138078250;  1 drivers
v0x136e6f1d0_0 .net "control", 3 0, v0x136e6f840_0;  alias, 1 drivers
v0x136e6f280_0 .net "op1", 31 0, L_0x136e78780;  alias, 1 drivers
v0x136e6f340_0 .net "op2", 31 0, L_0x136e78ac0;  alias, 1 drivers
v0x136e6f3f0_0 .var "result", 31 0;
v0x136e6f4e0_0 .net "z_flag", 0 0, L_0x136e78cf0;  alias, 1 drivers
E_0x136e57cf0 .event edge, v0x136e6f340_0, v0x136e6f280_0, v0x136e6f1d0_0;
L_0x136e78cf0 .cmp/eq 32, v0x136e6f3f0_0, L_0x138078250;
S_0x136e6f600 .scope module, "cpu_alu_control" "alu_control" 4 99, 6 1 0, S_0x136e46cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x136e6f840_0 .var "alu_control_out", 3 0;
v0x136e6f900_0 .net "alu_fcode", 5 0, L_0x136e786a0;  alias, 1 drivers
v0x136e6f9a0_0 .net "alu_opcode", 1 0, L_0x136e77840;  alias, 1 drivers
E_0x136e6f810 .event edge, v0x136e6f9a0_0, v0x136e6f900_0;
S_0x136e6fab0 .scope module, "cpu_control" "control" 4 42, 7 1 0, S_0x136e46cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x136e77150 .functor BUFZ 1, L_0x136e76c80, C4<0>, C4<0>, C4<0>;
L_0x136e77240 .functor OR 1, L_0x136e76da0, L_0x136e76f00, C4<0>, C4<0>;
L_0x136e77370 .functor BUFZ 1, L_0x136e76da0, C4<0>, C4<0>, C4<0>;
L_0x136e77420 .functor BUFZ 1, L_0x136e76da0, C4<0>, C4<0>, C4<0>;
L_0x136e77550 .functor BUFZ 1, L_0x136e76da0, C4<0>, C4<0>, C4<0>;
L_0x136e775f0 .functor BUFZ 1, L_0x136e76f00, C4<0>, C4<0>, C4<0>;
L_0x136e776a0 .functor BUFZ 1, L_0x136e77040, C4<0>, C4<0>, C4<0>;
L_0x136e777d0 .functor BUFZ 1, L_0x136e76c80, C4<0>, C4<0>, C4<0>;
L_0x136e77920 .functor BUFZ 1, L_0x136e77040, C4<0>, C4<0>, C4<0>;
v0x136e6fdb0_0 .net *"_ivl_0", 31 0, L_0x136e76b50;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x136e6fe60_0 .net/2u *"_ivl_12", 5 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x136e6ff10_0 .net/2u *"_ivl_16", 5 0, L_0x138078130;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e6ffd0_0 .net *"_ivl_3", 25 0, L_0x138078010;  1 drivers
v0x136e70080_0 .net *"_ivl_37", 0 0, L_0x136e777d0;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136e70170_0 .net/2u *"_ivl_4", 31 0, L_0x138078058;  1 drivers
v0x136e70220_0 .net *"_ivl_42", 0 0, L_0x136e77920;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x136e702d0_0 .net/2u *"_ivl_8", 5 0, L_0x1380780a0;  1 drivers
v0x136e70380_0 .net "alu_op", 1 0, L_0x136e77840;  alias, 1 drivers
v0x136e704b0_0 .net "alu_src", 0 0, L_0x136e77240;  alias, 1 drivers
v0x136e70540_0 .net "beq", 0 0, L_0x136e77040;  1 drivers
v0x136e705d0_0 .net "branch", 0 0, L_0x136e776a0;  alias, 1 drivers
v0x136e70660_0 .net "instr_opcode", 5 0, L_0x136e76a30;  alias, 1 drivers
v0x136e706f0_0 .var "jump", 0 0;
v0x136e70780_0 .net "lw", 0 0, L_0x136e76da0;  1 drivers
v0x136e70820_0 .net "mem_read", 0 0, L_0x136e77550;  alias, 1 drivers
v0x136e708c0_0 .net "mem_to_reg", 0 0, L_0x136e77370;  alias, 1 drivers
v0x136e70a60_0 .net "mem_write", 0 0, L_0x136e775f0;  alias, 1 drivers
v0x136e70b00_0 .net "r_format", 0 0, L_0x136e76c80;  1 drivers
v0x136e70ba0_0 .net "reg_dst", 0 0, L_0x136e77150;  alias, 1 drivers
v0x136e70c40_0 .net "reg_write", 0 0, L_0x136e77420;  alias, 1 drivers
v0x136e70ce0_0 .net "sw", 0 0, L_0x136e76f00;  1 drivers
L_0x136e76b50 .concat [ 6 26 0 0], L_0x136e76a30, L_0x138078010;
L_0x136e76c80 .cmp/eq 32, L_0x136e76b50, L_0x138078058;
L_0x136e76da0 .cmp/eq 6, L_0x136e76a30, L_0x1380780a0;
L_0x136e76f00 .cmp/eq 6, L_0x136e76a30, L_0x1380780e8;
L_0x136e77040 .cmp/eq 6, L_0x136e76a30, L_0x138078130;
L_0x136e77840 .concat8 [ 1 1 0 0], L_0x136e77920, L_0x136e777d0;
S_0x136e70e70 .scope module, "cpu_pc" "pc" 4 151, 8 1 0, S_0x136e46cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x136e71030_0 .net "clk", 0 0, v0x136e75570_0;  alias, 1 drivers
v0x136e710e0_0 .var "curr_addr", 31 0;
v0x136e71190_0 .net "next_addr", 31 0, v0x136e74ce0_0;  1 drivers
v0x136e71250_0 .net "reset", 0 0, v0x136e75c70_0;  alias, 1 drivers
E_0x136e70fe0 .event posedge, v0x136e71030_0;
S_0x136e71350 .scope module, "register" "regfile" 4 73, 9 1 0, S_0x136e46cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x136e78290 .functor BUFZ 32, L_0x136e780d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x136e78540 .functor BUFZ 32, L_0x136e78380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x136e72010_12 .array/port v0x136e72010, 12;
L_0x136e78630 .functor BUFZ 32, v0x136e72010_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x136e716c0_0 .net *"_ivl_0", 31 0, L_0x136e780d0;  1 drivers
v0x136e71760_0 .net *"_ivl_10", 6 0, L_0x136e78420;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e71800_0 .net *"_ivl_13", 1 0, L_0x1380781c0;  1 drivers
v0x136e718b0_0 .net *"_ivl_2", 6 0, L_0x136e78170;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x136e71960_0 .net *"_ivl_5", 1 0, L_0x138078178;  1 drivers
v0x136e71a50_0 .net *"_ivl_8", 31 0, L_0x136e78380;  1 drivers
v0x136e71b00_0 .net "r_clk", 0 0, v0x136e75570_0;  alias, 1 drivers
v0x136e71b90_0 .net "r_clk_enable", 0 0, v0x136e75600_0;  alias, 1 drivers
v0x136e71c20_0 .net "read_data1", 31 0, L_0x136e78290;  alias, 1 drivers
v0x136e71d50_0 .net "read_data2", 31 0, L_0x136e78540;  alias, 1 drivers
v0x136e71e00_0 .net "read_reg1", 4 0, L_0x136e77a20;  alias, 1 drivers
v0x136e71eb0_0 .net "read_reg2", 4 0, L_0x136e77ac0;  alias, 1 drivers
v0x136e71f60_0 .net "register_v0", 31 0, L_0x136e78630;  alias, 1 drivers
v0x136e72010 .array "registers", 0 31, 31 0;
v0x136e723b0_0 .net "reset", 0 0, v0x136e75c70_0;  alias, 1 drivers
v0x136e72460_0 .net "write_control", 0 0, L_0x136e78020;  alias, 1 drivers
v0x136e724f0_0 .net "write_data", 31 0, L_0x136e77e80;  alias, 1 drivers
v0x136e72680_0 .net "write_reg", 4 0, L_0x136e77d60;  alias, 1 drivers
L_0x136e780d0 .array/port v0x136e72010, L_0x136e78170;
L_0x136e78170 .concat [ 5 2 0 0], L_0x136e77a20, L_0x138078178;
L_0x136e78380 .array/port v0x136e72010, L_0x136e78420;
L_0x136e78420 .concat [ 5 2 0 0], L_0x136e77ac0, L_0x1380781c0;
S_0x136e49ce0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x136e79f20 .functor BUFZ 32, L_0x136e79e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x136e75d30_0 .net *"_ivl_0", 31 0, L_0x136e79e80;  1 drivers
o0x138041ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x136e75dc0_0 .net "clk", 0 0, o0x138041ed0;  0 drivers
o0x138041f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136e75e60_0 .net "data_address", 31 0, o0x138041f00;  0 drivers
o0x138041f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x136e75f00_0 .net "data_read", 0 0, o0x138041f30;  0 drivers
v0x136e75fa0_0 .net "data_readdata", 31 0, L_0x136e79f20;  1 drivers
o0x138041f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x136e76090_0 .net "data_write", 0 0, o0x138041f90;  0 drivers
o0x138041fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136e76130_0 .net "data_writedata", 31 0, o0x138041fc0;  0 drivers
v0x136e761e0_0 .var/i "i", 31 0;
v0x136e76290 .array "ram", 0 65535, 31 0;
E_0x136e75d00 .event posedge, v0x136e75dc0_0;
L_0x136e79e80 .array/port v0x136e76290, o0x138041f00;
S_0x136e47390 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x136e4b8f0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x136e7a150 .functor BUFZ 32, L_0x136e79fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x136e76670_0 .net *"_ivl_0", 31 0, L_0x136e79fd0;  1 drivers
v0x136e76730_0 .net *"_ivl_3", 29 0, L_0x136e7a070;  1 drivers
o0x1380421d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136e767d0_0 .net "instr_address", 31 0, o0x1380421d0;  0 drivers
v0x136e76870_0 .net "instr_readdata", 31 0, L_0x136e7a150;  1 drivers
v0x136e76920 .array "memory1", 0 65535, 31 0;
L_0x136e79fd0 .array/port v0x136e76920, L_0x136e7a070;
L_0x136e7a070 .part o0x1380421d0, 0, 30;
S_0x136e76420 .scope begin, "$unm_blk_17" "$unm_blk_17" 11 9, 11 9 0, S_0x136e47390;
 .timescale 0 0;
v0x136e765e0_0 .var/i "i", 31 0;
    .scope S_0x136e71350;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e72010, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x136e71350;
T_1 ;
    %wait E_0x136e70fe0;
    %load/vec4 v0x136e723b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x136e71b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x136e72460_0;
    %load/vec4 v0x136e72680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x136e724f0_0;
    %load/vec4 v0x136e72680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e72010, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136e6f600;
T_2 ;
    %wait E_0x136e6f810;
    %load/vec4 v0x136e6f9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x136e6f9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x136e6f9a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x136e6f900_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x136e6f840_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x136e46650;
T_3 ;
    %wait E_0x136e57cf0;
    %load/vec4 v0x136e6f1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %and;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %or;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %add;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %sub;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x136e6f280_0;
    %load/vec4 v0x136e6f340_0;
    %or;
    %inv;
    %assign/vec4 v0x136e6f3f0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x136e70e70;
T_4 ;
    %wait E_0x136e70fe0;
    %load/vec4 v0x136e71250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x136e710e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x136e71190_0;
    %assign/vec4 v0x136e710e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136e46cf0;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x136e70fe0;
    %delay 1, 0;
    %vpi_call/w 4 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x136e74b80_0, v0x136e748f0_0, v0x136e75240_0, v0x136e742a0_0, v0x136e753a0_0, v0x136e752f0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x136e46cf0;
T_6 ;
    %wait E_0x136e51030;
    %load/vec4 v0x136e74120_0;
    %load/vec4 v0x136e74090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x136e743e0_0;
    %load/vec4 v0x136e74d90_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x136e74ce0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x136e74990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x136e743e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x136e748f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x136e74ce0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x136e74a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x136e74e20_0;
    %store/vec4 v0x136e74ce0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x136e743e0_0;
    %store/vec4 v0x136e74ce0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x136e58eb0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e75570_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x136e75570_0;
    %inv;
    %store/vec4 v0x136e75570_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000010, "clock ran to the end" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x136e58eb0;
T_8 ;
    %wait E_0x136e70fe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e75c70_0, 0, 1;
    %wait E_0x136e70fe0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136e75c70_0, 0, 1;
    %wait E_0x136e70fe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136e75c70_0, 0, 1;
    %wait E_0x136e70fe0;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x136e75b10_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x136e757f0_0, 0, 32;
    %wait E_0x136e70fe0;
    %pushi/vec4 2097160, 0, 32;
    %store/vec4 v0x136e75b10_0, 0, 32;
    %wait E_0x136e70fe0;
    %vpi_call/w 3 64 "$display", v0x136e759e0_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "succ" {0 0 0};
    %vpi_call/w 3 68 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x136e49ce0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e761e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x136e761e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x136e761e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e76290, 0, 4;
    %load/vec4 v0x136e761e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136e761e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x136e49ce0;
T_10 ;
    %wait E_0x136e75d00;
    %load/vec4 v0x136e76090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x136e76130_0;
    %ix/getv 3, v0x136e75e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136e76290, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x136e47390;
T_11 ;
    %fork t_1, S_0x136e76420;
    %jmp t_0;
    .scope S_0x136e76420;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136e765e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x136e765e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x136e765e0_0;
    %store/vec4a v0x136e76920, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x136e765e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x136e765e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e76920, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e76920, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136e76920, 4, 0;
    %end;
    .scope S_0x136e47390;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
