// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vpicorv32core.h for the primary calling header

#include "Vpicorv32core__pch.h"
#include "Vpicorv32core_picorv32.h"

VL_ATTR_COLD void Vpicorv32core_picorv32___eval_initial__TOP__picorv32core__picorv32_core(Vpicorv32core_picorv32* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vpicorv32core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vpicorv32core_picorv32___eval_initial__TOP__picorv32core__picorv32_core\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__PVT__pcpi_int_wr = 0U;
    vlSelfRef.__PVT__pcpi_int_rd = 0U;
    vlSelfRef.__PVT__pcpi_int_wait = 0U;
    vlSelfRef.__PVT__pcpi_int_ready = 0U;
    vlSelfRef.__PVT__pcpi_mul_wr = 0U;
    vlSelfRef.__PVT__pcpi_mul_wait = 0U;
    vlSelfRef.__PVT__pcpi_mul_ready = 0U;
    vlSelfRef.__PVT__pcpi_div_wr = 0U;
    vlSelfRef.__PVT__pcpi_div_wait = 0U;
    vlSelfRef.__PVT__pcpi_div_ready = 0U;
    vlSelfRef.__PVT__mem_la_firstword = 0U;
    vlSelfRef.__PVT__mem_la_firstword_xfer = 0U;
    vlSelfRef.__PVT__mem_la_use_prefetched_high_word = 0U;
    vlSelfRef.__PVT__pcpi_mul_rd = 0U;
    vlSelfRef.__PVT__pcpi_div_rd = 0U;
}

VL_ATTR_COLD void Vpicorv32core_picorv32___ctor_var_reset(Vpicorv32core_picorv32* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vpicorv32core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vpicorv32core_picorv32___ctor_var_reset\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->__PVT__clk = VL_RAND_RESET_I(1);
    vlSelf->__PVT__resetn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__trap = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_instr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_addr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_wstrb = VL_RAND_RESET_I(4);
    vlSelf->__PVT__mem_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_la_read = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_write = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_addr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_la_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_la_wstrb = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pcpi_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_insn = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_rs1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_rs2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_wr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_rd = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_wait = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__irq = VL_RAND_RESET_I(32);
    vlSelf->__PVT__eoi = VL_RAND_RESET_I(32);
    vlSelf->__PVT__trace_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__trace_data = VL_RAND_RESET_Q(36);
    vlSelf->__PVT__count_cycle = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__count_instr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__reg_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__reg_next_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__reg_op1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__reg_op2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__reg_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__reg_sh = VL_RAND_RESET_I(5);
    vlSelf->__PVT__next_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_insn_addr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dbg_mem_instr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dbg_mem_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dbg_mem_addr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_mem_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_mem_wstrb = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dbg_mem_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__next_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__irq_delay = VL_RAND_RESET_I(1);
    vlSelf->__PVT__irq_active = VL_RAND_RESET_I(1);
    vlSelf->__PVT__irq_mask = VL_RAND_RESET_I(32);
    vlSelf->__PVT__irq_pending = VL_RAND_RESET_I(32);
    vlSelf->__PVT__timer = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_mul_wr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_mul_rd = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_mul_wait = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_mul_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_div_wr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_div_rd = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_div_wait = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_div_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_int_wr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_int_rd = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_int_wait = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pcpi_int_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_state = VL_RAND_RESET_I(2);
    vlSelf->__PVT__mem_wordsize = VL_RAND_RESET_I(2);
    vlSelf->__PVT__mem_rdata_word = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_rdata_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_do_prefetch = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_do_rinst = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_do_rdata = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_do_wdata = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_xfer = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_secondword = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_firstword_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__last_mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_firstword = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_la_firstword_xfer = VL_RAND_RESET_I(1);
    vlSelf->__PVT__prefetched_high_word = VL_RAND_RESET_I(1);
    vlSelf->__PVT__clear_prefetched_high_word = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_16bit_buffer = VL_RAND_RESET_I(16);
    vlSelf->__PVT__mem_rdata_latched_noshuffle = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_rdata_latched = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_la_use_prefetched_high_word = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_busy = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_done = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lui = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_auipc = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_jal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_jalr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_beq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_bne = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_blt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_bge = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_bltu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_bgeu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lw = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lbu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_lhu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sw = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_addi = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_slti = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sltiu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_xori = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_ori = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_andi = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_slli = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_srli = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_srai = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_add = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sub = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sll = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sltu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_xor = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_srl = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_sra = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_or = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_and = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_rdcycle = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_rdcycleh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_rdinstr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_rdinstrh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_ecall_ebreak = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_getq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_setq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_retirq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_maskirq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_waitirq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_timer = VL_RAND_RESET_I(1);
    vlSelf->__PVT__instr_trap = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decoded_rd = VL_RAND_RESET_I(5);
    vlSelf->__PVT__decoded_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__decoded_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__decoded_imm = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decoded_imm_j = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decoder_trigger = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decoder_trigger_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decoder_pseudo_trigger = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decoder_pseudo_trigger_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__compressed_instr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_lui_auipc_jal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_lb_lh_lw_lbu_lhu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_slli_srli_srai = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_jalr_addi_slti_sltiu_xori_ori_andi = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_sb_sh_sw = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_sll_srl_sra = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_lui_auipc_jal_jalr_addi_add_sub = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_slti_blt_slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_sltiu_bltu_sltu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_beq_bne_blt_bge_bltu_bgeu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_lbu_lhu_lw = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_alu_reg_imm = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_alu_reg_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_compare = VL_RAND_RESET_I(1);
    vlSelf->__PVT__is_rdcycle_rdcycleh_rdinstr_rdinstrh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__new_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dbg_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dbg_insn_imm = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_insn_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dbg_insn_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dbg_insn_rd = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dbg_rs1val = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_rs2val = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dbg_rs1val_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dbg_rs2val_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__q_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__q_insn_imm = VL_RAND_RESET_I(32);
    vlSelf->__PVT__q_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__PVT__q_insn_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__q_insn_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__q_insn_rd = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dbg_next = VL_RAND_RESET_I(1);
    vlSelf->__PVT__launch_next_insn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dbg_valid_insn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__cached_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__cached_insn_imm = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cached_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cached_insn_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cached_insn_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cached_insn_rd = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cpu_state = VL_RAND_RESET_I(8);
    vlSelf->__PVT__irq_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128, vlSelf->__PVT__dbg_ascii_state);
    vlSelf->__PVT__set_mem_do_rinst = VL_RAND_RESET_I(1);
    vlSelf->__PVT__set_mem_do_rdata = VL_RAND_RESET_I(1);
    vlSelf->__PVT__set_mem_do_wdata = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_store = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_stalu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_branch = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_compr = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_trace = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_is_lu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_is_lh = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_is_lb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__latched_rd = VL_RAND_RESET_I(5);
    vlSelf->__PVT__current_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pcpi_timeout_counter = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pcpi_timeout = VL_RAND_RESET_I(1);
    vlSelf->__PVT__next_irq_pending = VL_RAND_RESET_I(32);
    vlSelf->__PVT__do_waitirq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__alu_out_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__alu_out_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_out_0_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_wait = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_wait_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_add_sub = VL_RAND_RESET_I(32);
    vlSelf->__PVT__alu_shl = VL_RAND_RESET_I(32);
    vlSelf->__PVT__alu_shr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__alu_eq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_ltu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__alu_lts = VL_RAND_RESET_I(1);
    vlSelf->__PVT__clear_prefetched_high_word_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__cpuregs_write = VL_RAND_RESET_I(1);
    vlSelf->__PVT__cpuregs_wrdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cpuregs_rs1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cpuregs_rs2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decoded_rs = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cpuregs_rdata1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cpuregs_rdata2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cpuregs_waddr = VL_RAND_RESET_I(6);
    vlSelf->__PVT__cpuregs_raddr1 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__cpuregs_raddr2 = VL_RAND_RESET_I(6);
    vlSelf->__Vcellinp__cpuregs__wen = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_la_firstword_reg = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__last_mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_rdata_q = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__next_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__mem_state = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_la_secondword = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__prefetched_high_word = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_addr = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__mem_wstrb = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__mem_wdata = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__mem_instr = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__q_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__q_insn_imm = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__q_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__q_insn_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__q_insn_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__q_insn_rd = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__dbg_next = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dbg_valid_insn = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cached_ascii_instr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__cached_insn_imm = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__cached_insn_opcode = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__cached_insn_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cached_insn_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__cached_insn_rd = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__dbg_insn_addr = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__is_lui_auipc_jal = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_lui_auipc_jal_jalr_addi_add_sub = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_slti_blt_slt = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_sltiu_bltu_sltu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_lbu_lhu_lw = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_compare = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lui = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_auipc = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_jal = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_jalr = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_retirq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_waitirq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_beq_bne_blt_bge_bltu_bgeu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_lb_lh_lw_lbu_lhu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_sb_sh_sw = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_alu_reg_imm = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_alu_reg_reg = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__decoded_imm_j = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__decoded_rd = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__decoded_rs1 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__decoded_rs2 = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__compressed_instr = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pcpi_insn = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__instr_beq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_bne = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_blt = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_bge = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_bltu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_bgeu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lb = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lh = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lw = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lbu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_lhu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sb = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sh = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sw = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_addi = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_slti = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sltiu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_xori = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_ori = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_andi = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_slli = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_srli = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_srai = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_add = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sub = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sll = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_slt = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sltu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_xor = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_srl = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_sra = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_or = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_and = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_rdcycle = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_rdcycleh = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_rdinstr = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_rdinstrh = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_ecall_ebreak = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_getq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_setq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_maskirq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__instr_timer = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_slli_srli_srai = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_jalr_addi_slti_sltiu_xori_ori_andi = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__is_sll_srl_sra = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__decoded_imm = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__clear_prefetched_high_word_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__trap = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__reg_sh = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__reg_out = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__alu_out_0_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__alu_out_q = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__alu_wait = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__alu_wait_2 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dbg_rs1val = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__dbg_rs2val = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__dbg_rs1val_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dbg_rs2val_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__count_cycle = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__decoder_trigger = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__decoder_trigger_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__decoder_pseudo_trigger = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__decoder_pseudo_trigger_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__do_waitirq = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__trace_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__trace_data = VL_RAND_RESET_Q(36);
    vlSelf->__Vdly__mem_do_rinst = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_wordsize = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__reg_pc = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__reg_next_pc = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__latched_store = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_stalu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_branch = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_is_lu = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_is_lh = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_is_lb = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__latched_rd = VL_RAND_RESET_I(5);
    vlSelf->__Vdly__latched_compr = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__irq_delay = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__count_instr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__mem_do_prefetch = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__cpu_state = VL_RAND_RESET_I(8);
    vlSelf->__Vdly__reg_op1 = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__reg_op2 = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__timer = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__latched_trace = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pcpi_valid = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pcpi_timeout = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__irq_active = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__irq_mask = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__irq_state = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__eoi = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__mem_do_rdata = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__mem_do_wdata = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__irq_pending = VL_RAND_RESET_I(32);
}
