Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 16 19:57:15 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.286        0.000                      0                28059        0.027        0.000                      0                28059        3.750        0.000                       0                  9930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.286        0.000                      0                28059        0.027        0.000                      0                28059        3.750        0.000                       0                  9930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 3.082ns (34.331%)  route 5.895ns (65.669%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[4])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[4]
                         net (fo=1, routed)           0.983     8.275    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[3]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_570/O
                         net (fo=1, routed)           1.066     9.466    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.590 f  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_234/O
                         net (fo=1, routed)           0.425    10.014    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_234_n_3
    SLICE_X26Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.138 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72/O
                         net (fo=1, routed)           0.436    10.574    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72_n_3
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.698 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.235    11.933    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.531    12.710    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.219    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.082ns (34.400%)  route 5.877ns (65.600%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[0])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[0]
                         net (fo=1, routed)           1.164     8.457    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.581 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705/O
                         net (fo=1, routed)           0.671     9.252    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705_n_3
    SLICE_X27Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.376 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_311/O
                         net (fo=1, routed)           0.517     9.893    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_7_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.017 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_0_i_92/O
                         net (fo=1, routed)           0.578    10.595    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_7_13
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    10.719 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_0_i_16/O
                         net (fo=8, routed)           1.197    11.915    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.531    12.710    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.219    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 3.082ns (34.683%)  route 5.804ns (65.317%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[0])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[0]
                         net (fo=1, routed)           1.164     8.457    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.581 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705/O
                         net (fo=1, routed)           0.671     9.252    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705_n_3
    SLICE_X27Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.376 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_311/O
                         net (fo=1, routed)           0.517     9.893    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_7_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.017 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_0_i_92/O
                         net (fo=1, routed)           0.578    10.595    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_7_13
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    10.719 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_0_i_16/O
                         net (fo=8, routed)           1.124    11.842    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[0]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.526    12.705    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    12.934    
                         clock uncertainty           -0.154    12.780    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.214    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.082ns (34.375%)  route 5.884ns (65.625%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[6]
                         net (fo=1, routed)           1.130     8.422    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[5]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.546 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_527/O
                         net (fo=1, routed)           0.693     9.239    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_527_n_3
    SLICE_X27Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.363 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_201/O
                         net (fo=1, routed)           0.625     9.988    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_201_n_3
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.112 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.420    10.532    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_63_n_3
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.124    10.656 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.266    11.922    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[6]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.614    12.793    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.302    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 3.082ns (34.440%)  route 5.867ns (65.560%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[0])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[0]
                         net (fo=1, routed)           1.164     8.457    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.581 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705/O
                         net (fo=1, routed)           0.671     9.252    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705_n_3
    SLICE_X27Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.376 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_311/O
                         net (fo=1, routed)           0.517     9.893    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_7_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.017 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_0_i_92/O
                         net (fo=1, routed)           0.578    10.595    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_7_13
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    10.719 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_0_i_16/O
                         net (fo=8, routed)           1.186    11.905    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[0]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.614    12.793    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.302    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 3.082ns (34.457%)  route 5.863ns (65.543%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[4])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[4]
                         net (fo=1, routed)           0.983     8.275    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[3]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_570/O
                         net (fo=1, routed)           1.066     9.466    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72_0
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.590 f  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_234/O
                         net (fo=1, routed)           0.425    10.014    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_234_n_3
    SLICE_X26Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.138 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72/O
                         net (fo=1, routed)           0.436    10.574    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_72_n_3
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.698 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.202    11.901    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[4]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.614    12.793    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.302    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 3.082ns (34.906%)  route 5.747ns (65.094%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[1])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[1]
                         net (fo=1, routed)           1.004     8.296    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.420 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_694/O
                         net (fo=1, routed)           0.761     9.181    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_694_n_3
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.305 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_306/O
                         net (fo=1, routed)           0.626     9.931    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_306_n_3
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.055 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_90/O
                         net (fo=1, routed)           0.417    10.472    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_90_n_3
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.596 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_15/O
                         net (fo=8, routed)           1.189    11.785    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[1]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.531    12.710    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.219    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 3.082ns (35.054%)  route 5.710ns (64.946%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[2]
                         net (fo=1, routed)           1.395     8.687    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_14431/ram_reg_0_i_272_1[0]
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.811 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_14431/ram_reg_0_i_632/O
                         net (fo=1, routed)           0.659     9.470    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_82_2
    SLICE_X26Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.594 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_272/O
                         net (fo=1, routed)           0.438    10.032    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_272_n_3
    SLICE_X27Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.156 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_82/O
                         net (fo=1, routed)           0.306    10.462    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_82_n_3
    SLICE_X26Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.586 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.162    11.748    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[2]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.531    12.710    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    12.939    
                         clock uncertainty           -0.154    12.785    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.219    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         12.219    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 3.082ns (34.753%)  route 5.786ns (65.247%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[0])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[0]
                         net (fo=1, routed)           1.164     8.457    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.581 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705/O
                         net (fo=1, routed)           0.671     9.252    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_705_n_3
    SLICE_X27Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.376 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_311/O
                         net (fo=1, routed)           0.517     9.893    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_7_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.017 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/ram_reg_0_i_92/O
                         net (fo=1, routed)           0.578    10.595    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_7_13
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    10.719 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/ram_reg_0_i_16/O
                         net (fo=8, routed)           1.106    11.824    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[0]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.609    12.788    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.297    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.082ns (35.102%)  route 5.698ns (64.898%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.662     2.956    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/ap_clk
    SLICE_X36Y15         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.518     3.474 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.509     3.983    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/out_w_reg_181[0]
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.107 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.633     4.740    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_16_n_3
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.864 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.608     5.472    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/C[4]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.292 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/tmp_64_fu_457_p2/P[6]
                         net (fo=1, routed)           1.130     8.422    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_162_0[5]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.546 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_527/O
                         net (fo=1, routed)           0.693     9.239    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_527_n_3
    SLICE_X27Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.363 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_201/O
                         net (fo=1, routed)           0.625     9.988    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_201_n_3
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.112 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.420    10.532    design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_63_n_3
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.124    10.656 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_14389/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.080    11.736    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/addr0[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        1.528    12.707    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.216    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.557     0.893    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y35         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.220     1.254    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[15]_0[1]
    SLICE_X51Y37         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.821     1.187    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y37         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.814%)  route 0.219ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.592     0.928    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/Q
                         net (fo=1, routed)           0.219     1.311    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[44]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.898     1.264    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.981    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.277    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.559     0.895    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X32Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[102]/Q
                         net (fo=1, routed)           0.177     1.219    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[101]
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.831     1.197    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.017     1.184    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.577     0.913    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y51         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.109    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X30Y51         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X30Y51         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.577     0.913    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/Q
                         net (fo=1, routed)           0.056     1.109    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/DIA0
    SLICE_X30Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.555     0.891    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X36Y57         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.823     1.189    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X36Y57         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.556     0.892    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y54         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/DIA0
    SLICE_X36Y54         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.824     1.190    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/WCLK
    SLICE_X36Y54         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.594     0.930    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X19Y41         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X18Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.864     1.230    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X18Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.591     0.927    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y34         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X18Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X18Y34         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X18Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.830%)  route 0.204ns (59.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.544     0.880    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y80         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]/Q
                         net (fo=1, routed)           0.204     1.225    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[29]
    SLICE_X49Y77         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9931, routed)        0.811     1.177    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y77         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.046     1.188    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_14543/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_14527/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_14535/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_14496/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_14476/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y1    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_14407/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_14486/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y2    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_14431/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y4    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_14455/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   design_1_i/network_0/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y62  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y61  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y61  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



