INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abaka/RISC V Single cycle processor/RISC V Single cycle processor.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module immediate_gen
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module alu_unit
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module and_logic
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb_top
