// Seed: 1360347957
module module_0 #(
    parameter id_5 = 32'd81
) ();
  task id_1;
    logic id_2 = id_1[('b0)];
    logic id_3, id_4;
  endtask
  assign module_1.id_4 = 0;
  assign id_2 = -1;
  for (_id_5 = id_5; -1'h0; id_1[id_5] = id_1) wire id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd97,
    parameter id_14 = 32'd53,
    parameter id_7  = 32'd86
) (
    output supply1 id_0,
    input tri0 _id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire _id_7,
    output logic id_8,
    input tri0 id_9,
    output logic id_10
);
  bit   id_12;
  wire  id_13;
  logic _id_14;
  ;
  assign id_10 = $unsigned(49);
  ;
  always_latch id_10 <= 1;
  wire id_15;
  struct packed {
    logic id_16;
    logic id_17;
    logic id_18;
    logic id_19;
  } id_20;
  assign id_20.id_16[id_1-id_1] = -1;
  module_0 modCall_1 ();
  wire [id_14 : -1] id_21;
  always for (id_20.id_17 = 1; id_2; id_8 = 1) id_12 = id_12;
  assign id_15 = id_20.id_18[id_7];
endmodule
