{"vcs1":{"timestamp_begin":1680548761.530452947, "rt":0.81, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1680548762.375721768, "rt":1.01, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680548763.410975024, "rt":0.54, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680548761.253967179}
{"VCS_COMP_START_TIME": 1680548761.253967179}
{"VCS_COMP_END_TIME": 1680548764.590034164}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340104}}
{"stitch_vcselab": {"peak_mem": 239076}}
